# Generated by Yosys 0.9+2406 (git sha1 4045d484, x86_64-conda_cos6-linux-gnu-gcc 1.23.0.449-a04d0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-long-path/conda/conda-bld/yosys_1598893160086/work=/usr/local/src/conda/yosys-0.5_7972_g4045d484 -fdebug-prefix-map=/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda=/usr/local/src/conda-prefix -fPIC -Os)

.model AL4S3B_FPGA_top
.inputs spi_miso_i usbn_io_$inp usbp_io_$inp
.outputs led_o spi_cs_o spi_mosi_o spi_sck_o usb_pu_cntrl_o usbn_io_$out usbp_io_$out
.subckt GND GND=$false
.subckt VCC VCC=$true
.subckt VCC VCC=$undef
.subckt BIDIR_CELL I_EN=$false O_DAT=$false O_EN=$true O_PAD_$out=led_o
.cname $iopadmap$AL4S3B_FPGA_top.led_o
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$false O_EN=$true O_PAD_$out=spi_cs_o
.cname $iopadmap$AL4S3B_FPGA_top.spi_cs_o
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$false O_EN=$true O_PAD_$out=spi_mosi_o
.cname $iopadmap$AL4S3B_FPGA_top.spi_mosi_o
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$false O_EN=$true O_PAD_$out=spi_sck_o
.cname $iopadmap$AL4S3B_FPGA_top.spi_sck_o
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$true O_EN=$true O_PAD_$out=usb_pu_cntrl_o
.cname $iopadmap$AL4S3B_FPGA_top.usb_pu_cntrl_o
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=i1_LUT3_O.XB1 QD=Aff_dff_Q_D QEN=$true QRT=$false QST=$false QZ=clk_switch_0.clk_in1_LUT2_O.XAB
.cname Aff_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:176.1-185.4|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=clk_switch_0.clk_in1_LUT2_O.XAB XB1=$false XB2=$false XSL=i1_LUT3_O.XAB XZ=Aff_dff_Q_D
.cname Bff_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=i1_LUT3_O.XB1 QD=clk_switch_0.clk_in1_LUT2_O.XAB QEN=$true QRT=$false QST=$false QZ=i1_LUT3_O.XAB
.cname Bff_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:176.1-185.4|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.Interrupt_o
.cname Interrupt_o_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=Interrupt_o_LUT2_O_I1_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3_F_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2_F_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I0_LUT3_O.XAB
.cname Interrupt_o_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1_F_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XSL XZ=Interrupt_o_LUT2_O_I1_LUT3_O_I0
.cname Interrupt_o_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=WB_RST_LUT2_I0.XAB XB1=$true XB2=$true XSL=WB_RST_LUT2_I0.XSL XZ=u_gclkbuff_reset0_A
.cname WB_RST_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(14) XZ=WBs_RD_DAT(14)
.cname WBs_RD_DAT_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(12) XZ=WBs_RD_DAT(12)
.cname WBs_RD_DAT_LUT2_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(10) XZ=WBs_RD_DAT(10)
.cname WBs_RD_DAT_LUT2_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(6) XZ=WBs_RD_DAT(6)
.cname WBs_RD_DAT_LUT2_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(4) XZ=WBs_RD_DAT(4)
.cname WBs_RD_DAT_LUT2_O_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=WBs_RD_DAT_LUT3_O_7_I0_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2.XA2 XZ=WBs_RD_DAT_LUT3_O_1.XB1
.cname WBs_RD_DAT_LUT2_O_5.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=WBs_RD_DAT_LUT3_O_2.XB2 XB1=$false XB2=$true XSL=WBs_RD_DAT_LUT3_O_9.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2.XA2
.cname WBs_RD_DAT_LUT2_O_5_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XSL XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O.XSL XZ=WBs_RD_DAT_LUT3_O_7_I0_LUT3_O.XSL
.cname WBs_RD_DAT_LUT2_O_5_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL XB1=$false XB2=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O.XAB XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.XAB XZ=WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2
.cname WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XA1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL
.cname WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=WBs_RD_DAT_LUT3_O_1.XB1 XB1=$true XB2=$true XSL=WBs_RD_DAT_LUT3_O_2.XB2 XZ=WBs_RD_DAT_LUT3_O_9.XB2
.cname WBs_RD_DAT_LUT2_O_6.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=WBs_RD_DAT_LUT3_O_9.XAB XB1=$false XB2=$false XSL=WBs_RD_DAT_LUT3_O_2.XB2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2
.cname WBs_RD_DAT_LUT2_O_6_I0_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT2_O_6_I0_LUT3_O_I0 XA2=$false XAB=WBs_RD_DAT_LUT2_O_6_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=WBs_RD_DAT_LUT2_O_6_I0_LUT3_O.XSL XZ=WBs_RD_DAT_LUT3_O_2.XB2
.cname WBs_RD_DAT_LUT2_O_6_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT2_O_6_I0_LUT3_O_I0_LUT3_O.XA1 XA2=$false XAB=WBs_RD_DAT_LUT2_O_6_I0_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=WBs_RD_DAT_LUT2_O_6_I0_LUT3_O_I0_LUT3_O.XSL XZ=WBs_RD_DAT_LUT2_O_6_I0_LUT3_O_I0
.cname WBs_RD_DAT_LUT2_O_6_I0_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(1) XZ=WBs_RD_DAT(1)
.cname WBs_RD_DAT_LUT2_O_7.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_9.XB2 XA2=$false XAB=WBs_RD_DAT_LUT3_O_9.XAB XB1=WBs_RD_DAT_LUT3_O_9.XB2 XB2=WBs_RD_DAT_LUT3_O_9.XB2 XSL=WBs_RD_DAT_LUT3_O_I1 XZ=WBs_RD_DAT(16)
.cname WBs_RD_DAT_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_1.XB1 XA2=WBs_RD_DAT_LUT3_O_1.XB1 XAB=WBs_RD_DAT_LUT3_O_I1 XB1=WBs_RD_DAT_LUT3_O_1.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2 XZ=WBs_RD_DAT(21)
.cname WBs_RD_DAT_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_9.XB2 XA2=$false XAB=WBs_RD_DAT_LUT3_O_9.XAB XB1=WBs_RD_DAT_LUT3_O_9.XB2 XB2=WBs_RD_DAT_LUT3_O_9.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(3) XZ=WBs_RD_DAT(3)
.cname WBs_RD_DAT_LUT3_O_10.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_9.XB2 XA2=$false XAB=WBs_RD_DAT_LUT3_O_9.XAB XB1=WBs_RD_DAT_LUT3_O_9.XB2 XB2=WBs_RD_DAT_LUT3_O_9.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(2) XZ=WBs_RD_DAT(2)
.cname WBs_RD_DAT_LUT3_O_11.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_7_I0 XA2=WBs_RD_DAT_LUT3_O_7_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2 XB1=WBs_RD_DAT_LUT3_O_7_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(0) XZ=WBs_RD_DAT(0)
.cname WBs_RD_DAT_LUT3_O_12.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_2.XB2 XA2=$false XAB=WBs_RD_DAT_LUT3_O_9.XAB XB1=WBs_RD_DAT_LUT3_O_2.XB2 XB2=WBs_RD_DAT_LUT3_O_2.XB2 XSL=WBs_RD_DAT_LUT3_O_I1 XZ=WBs_RD_DAT(29)
.cname WBs_RD_DAT_LUT3_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_9.XB2 XA2=$false XAB=WBs_RD_DAT_LUT3_O_9.XAB XB1=WBs_RD_DAT_LUT3_O_9.XB2 XB2=WBs_RD_DAT_LUT3_O_9.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(15) XZ=WBs_RD_DAT(15)
.cname WBs_RD_DAT_LUT3_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_9.XB2 XA2=$false XAB=WBs_RD_DAT_LUT3_O_9.XAB XB1=WBs_RD_DAT_LUT3_O_9.XB2 XB2=WBs_RD_DAT_LUT3_O_9.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(13) XZ=WBs_RD_DAT(13)
.cname WBs_RD_DAT_LUT3_O_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_9.XB2 XA2=$false XAB=WBs_RD_DAT_LUT3_O_9.XAB XB1=WBs_RD_DAT_LUT3_O_9.XB2 XB2=WBs_RD_DAT_LUT3_O_9.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(11) XZ=WBs_RD_DAT(11)
.cname WBs_RD_DAT_LUT3_O_5.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_9.XB2 XA2=$false XAB=WBs_RD_DAT_LUT3_O_9.XAB XB1=WBs_RD_DAT_LUT3_O_9.XB2 XB2=WBs_RD_DAT_LUT3_O_9.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(9) XZ=WBs_RD_DAT(9)
.cname WBs_RD_DAT_LUT3_O_6.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_7_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(8) XB1=WBs_RD_DAT_LUT3_O_7_I0 XB2=WBs_RD_DAT_LUT3_O_7_I0 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2 XZ=WBs_RD_DAT(8)
.cname WBs_RD_DAT_LUT3_O_7.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2.XA2 XB1=$false XB2=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL XSL=WBs_RD_DAT_LUT3_O_7_I0_LUT3_O.XSL XZ=WBs_RD_DAT_LUT3_O_7_I0
.cname WBs_RD_DAT_LUT3_O_7_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_9.XB2 XA2=$false XAB=WBs_RD_DAT_LUT3_O_9.XAB XB1=WBs_RD_DAT_LUT3_O_9.XB2 XB2=WBs_RD_DAT_LUT3_O_9.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(7) XZ=WBs_RD_DAT(7)
.cname WBs_RD_DAT_LUT3_O_8.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_9.XB2 XA2=$false XAB=WBs_RD_DAT_LUT3_O_9.XAB XB1=WBs_RD_DAT_LUT3_O_9.XB2 XB2=WBs_RD_DAT_LUT3_O_9.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(5) XZ=WBs_RD_DAT(5)
.cname WBs_RD_DAT_LUT3_O_9.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0.XAB XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.XSL XB1=$false XB2=$false XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0.XSL XZ=WBs_RD_DAT_LUT3_O_I1
.cname WBs_RD_DAT_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB XB1=$false XB2=$false XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1.XAB XZ=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0.XAB
.cname WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1.XAB XB1=$true XB2=$true XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1.XSL XZ=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O
.cname WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1.XSL XB1=$false XB2=$true XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB
.cname WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.XAB XZ=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1.XSL
.cname WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB XAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL XB1=$false XB2=$false XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1.XSL XZ=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1.XSL
.cname WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1
.cname WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1
.cname WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XA1 XZ=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1.XAB
.cname WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB XB1=$false XB2=$true XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1
.cname WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XSL XB1=$false XB2=$true XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB
.cname WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XA1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XSL XZ=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0.XSL
.cname WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1.XAB XB1=$false XB2=$true XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB
.cname WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O.XSL XB1=$false XB2=$false XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O.XAB XZ=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1.XAB
.cname WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.XAB XB1=$false XB2=$false XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XSL
.cname WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0.XAB XZ=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O
.cname WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$true XAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0.XAB XB1=$true XB2=$false XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0.XSL XZ=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O
.cname WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 XB1=$false XB2=$false XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1.XSL XZ=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0.XSL
.cname WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1 XB1=$false XB2=$true XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1.XSL XZ=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1.XSL
.cname WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XSL XB1=$true XB2=$false XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1.XSL XZ=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_O
.cname WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1.XAB XB1=$false XB2=$true XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1.XSL XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.XSL
.cname WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XA1 XZ=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1.XSL
.cname WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0.XSL XAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O.XAB XB1=$false XB2=$false XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O.XSL XZ=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1
.cname WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.XSL XB1=$false XB2=$true XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0.XSL XZ=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0_O
.cname WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.XAB XB1=$false XB2=$false XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL XZ=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0.XSL
.cname WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL
.cname WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=clk_48mhz_prebuff_LUT3_O_I0 XA2=clk_48mhz_prebuff_LUT3_O_I0 XAB=clk_switch_0.clk_in1 XB1=clk_48mhz_prebuff_LUT3_O_I0 XB2=$false XSL=clk_switch_0.dff_clk1n_LUT2_I0.XSL XZ=clk_switch_0.clk_out
.cname clk_48mhz_prebuff_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=clk_switch_0.clk_in1_LUT2_O.XAB XB1=$true XB2=$true XSL=i1_LUT3_O.XSL XZ=clk_switch_0.clk_in1
.cname clk_switch_0.clk_in1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=clk_switch_0.dff_clk0n_LUT2_I1_1.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O.XAB XZ=clk_switch_0.dff_clk1p_dff_Q_D
.cname clk_switch_0.dff_clk0n_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=clk_switch_0.dff_clk0n_LUT2_I1_1.XAB XB1=$false XB2=$true XSL=i1_LUT3_O.XB1 XZ=clk_48mhz_prebuff_LUT3_O_I0
.cname clk_switch_0.dff_clk0n_LUT2_I1_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk_switch_0.dff_clk0n_dff_Q_CLK QD=clk_switch_0.dff_clk0p QEN=$true QRT=$false QST=$false QZ=clk_switch_0.dff_clk0n_LUT2_I1_1.XAB
.cname clk_switch_0.dff_clk0n_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:195.12-200.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:25.1-26.28|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:7.9-7.43|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=i1_LUT3_O.XB1 FZ=clk_switch_0.dff_clk0n_dff_Q_CLK
.cname clk_switch_0.dff_clk0n_dff_Q_CLK_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:195.12-200.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:25.1-26.28|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:6.9-6.34|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=i1_LUT3_O.XB1 QD=clk_switch_0.dff_clk0p_dff_Q_D QEN=$true QRT=$false QST=$false QZ=clk_switch_0.dff_clk0p
.cname clk_switch_0.dff_clk0p_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:195.12-200.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:22.1-23.39|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O.XAB XB1=$false XB2=$false XSL=clk_switch_0.dff_clk1n_LUT2_I0.XSL XZ=clk_switch_0.dff_clk0p_dff_Q_D
.cname clk_switch_0.dff_clk1n_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk_switch_0.dff_clk1n_dff_Q_CLK QD=clk_switch_0.dff_clk1p QEN=$true QRT=$false QST=$false QZ=clk_switch_0.dff_clk1n_LUT2_I0.XSL
.cname clk_switch_0.dff_clk1n_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:195.12-200.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:31.1-32.28|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:7.9-7.43|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=clk_switch_0.clk_in1 FZ=clk_switch_0.dff_clk1n_dff_Q_CLK
.cname clk_switch_0.dff_clk1n_dff_Q_CLK_inv_Q.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:195.12-200.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:31.1-32.28|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:6.9-6.34|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=clk_switch_0.clk_in1 QD=clk_switch_0.dff_clk1p_dff_Q_D QEN=$true QRT=$false QST=$false QZ=clk_switch_0.dff_clk1p
.cname clk_switch_0.dff_clk1p_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:195.12-200.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:28.1-29.38|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=i1_LUT3_O.XB1 XAB=i1_LUT3_O.XAB XB1=i1_LUT3_O.XB1 XB2=$false XSL=i1_LUT3_O.XSL XZ=i1_LUT3_O.XSL
.cname i1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt RAM_CE0_FE1_D0_PR0_WSA0_WSB0_VPR A1_b0=$false A1_b1=$false A1_b10=$false A1_b2=$false A1_b3=$false A1_b4=$false A1_b5=$false A1_b6=$false A1_b7=$false A1_b8=$false A1_b9=$false A2_b0=$false A2_b1=$false A2_b10=$false A2_b2=$false A2_b3=$false A2_b4=$false A2_b5=$false A2_b6=$false A2_b7=$false A2_b8=$false A2_b9=$false ASYNC_FLUSH=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB Almost_Empty=u_AL4S3B_FPGA_IP.FIFO_m2u_ae Almost_Full=u_AL4S3B_FPGA_IP.FIFO_m2u_af CLK1=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk CLK1EN=$true CLK2=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk CLK2EN=$true CONCAT_EN=$false CS1=$false CS2=$false DIR=$false DS=$false DS_RB1=$false FIFO_EN=$true LS=$false LS_RB1=$false P1=u_AL4S3B_FPGA_IP.FIFO_m2u_push P2=u_AL4S3B_FPGA_IP.FIFO_m2u_pop PIPELINE_RD=$false POP_FLAG_b0=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O.XAB POP_FLAG_b1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O.XSL POP_FLAG_b2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB POP_FLAG_b3=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL PUSH_FLAG_b0=u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag(0) PUSH_FLAG_b1=u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag(1) PUSH_FLAG_b2=u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag(2) PUSH_FLAG_b3=u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag(3) RD_b0=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7.XSL RD_b1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6.XSL RD_b10=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0(9) RD_b11=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0(10) RD_b12=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0(11) RD_b13=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0(12) RD_b14=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0(13) RD_b15=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0(14) RD_b16=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0(15) RD_b17=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0_1(1) RD_b2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5.XSL RD_b3=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4.XSL RD_b4=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3.XSL RD_b5=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2.XSL RD_b6=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1.XSL RD_b7=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O.XSL RD_b8=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0_1(0) RD_b9=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST_RD_0(8) RMA_b0=$false RMA_b1=$false RMA_b2=$false RMA_b3=$false RMB_b0=$false RMB_b1=$false RMB_b2=$false RMB_b3=$false RMEA=$false RMEB=$false SD=$false SD_RB1=$false SYNC_FIFO=$true TEST1A=$false TEST1B=$false WD_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_7_D_LUT3_O.XAB WD_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_6_D_LUT3_O.XAB WD_b10=$false WD_b11=$false WD_b12=$false WD_b13=$false WD_b14=$false WD_b15=$false WD_b16=$false WD_b17=$false WD_b2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_5_D_LUT3_O.XAB WD_b3=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_4_D_LUT3_O.XAB WD_b4=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_3_D_LUT3_O.XAB WD_b5=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_2_D_LUT3_O.XAB WD_b6=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_1_D_LUT3_O.XAB WD_b7=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_D_LUT3_O.XAB WD_b8=$false WD_b9=$false WEN1_b0=$false WEN1_b1=$false WIDTH_SELECT1[0]=$false WIDTH_SELECT1[1]=$false WIDTH_SELECT2[0]=$false WIDTH_SELECT2[1]=$false
.cname u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RAM_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:85.14-100.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v:53.1-62.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:326.11-346.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:928.11-996.9|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_map.v:979.18-1084.10"
.param INIT 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.subckt RAM_CE0_FE1_D0_PR0_WSA0_WSB0_VPR A1_b0=$false A1_b1=$false A1_b10=$false A1_b2=$false A1_b3=$false A1_b4=$false A1_b5=$false A1_b6=$false A1_b7=$false A1_b8=$false A1_b9=$false A2_b0=$false A2_b1=$false A2_b10=$false A2_b2=$false A2_b3=$false A2_b4=$false A2_b5=$false A2_b6=$false A2_b7=$false A2_b8=$false A2_b9=$false ASYNC_FLUSH=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB Almost_Empty=u_AL4S3B_FPGA_IP.FIFO_u2m_ae Almost_Full=u_AL4S3B_FPGA_IP.FIFO_u2m_af CLK1=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk CLK1EN=$true CLK2=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk CLK2EN=$true CONCAT_EN=$false CS1=$false CS2=$false DIR=$false DS=$false DS_RB1=$false FIFO_EN=$true LS=$false LS_RB1=$false P1=u_AL4S3B_FPGA_IP.FIFO_u2m_push P2=u_AL4S3B_FPGA_IP.FIFO_u2m_pop PIPELINE_RD=$false POP_FLAG_b0=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3_F_LUT3_O.XSL POP_FLAG_b1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2_F_LUT3_O.XSL POP_FLAG_b2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1_F_LUT3_O.XSL POP_FLAG_b3=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XSL PUSH_FLAG_b0=u_AL4S3B_FPGA_IP.FIFO_u2m_pushflag(0) PUSH_FLAG_b1=u_AL4S3B_FPGA_IP.FIFO_u2m_pushflag(1) PUSH_FLAG_b2=u_AL4S3B_FPGA_IP.FIFO_u2m_pushflag(2) PUSH_FLAG_b3=u_AL4S3B_FPGA_IP.FIFO_u2m_pushflag(3) RD_b0=u_AL4S3B_FPGA_IP.FIFO_u2m_dout(0) RD_b1=u_AL4S3B_FPGA_IP.FIFO_u2m_dout(1) RD_b10=u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0(9) RD_b11=u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0(10) RD_b12=u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0(11) RD_b13=u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0(12) RD_b14=u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0(13) RD_b15=u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0(14) RD_b16=u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0(15) RD_b17=u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0_1(1) RD_b2=u_AL4S3B_FPGA_IP.FIFO_u2m_dout(2) RD_b3=u_AL4S3B_FPGA_IP.FIFO_u2m_dout(3) RD_b4=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O.XAB RD_b5=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O.XAB RD_b6=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O.XAB RD_b7=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O.XAB RD_b8=u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0_1(0) RD_b9=u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST_RD_0(8) RMA_b0=$false RMA_b1=$false RMA_b2=$false RMA_b3=$false RMB_b0=$false RMB_b1=$false RMB_b2=$false RMB_b3=$false RMEA=$false RMEB=$false SD=$false SD_RB1=$false SYNC_FIFO=$true TEST1A=$false TEST1B=$false WD_b0=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D_LUT3_O.XAB WD_b1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D_LUT3_O.XAB WD_b10=$false WD_b11=$false WD_b12=$false WD_b13=$false WD_b14=$false WD_b15=$false WD_b16=$false WD_b17=$false WD_b2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D_LUT3_O.XAB WD_b3=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D_LUT3_O.XAB WD_b4=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D_LUT3_O.XAB WD_b5=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D_LUT3_O.XAB WD_b6=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D_LUT3_O.XAB WD_b7=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XAB WD_b8=$false WD_b9=$false WEN1_b0=$false WEN1_b1=$false WIDTH_SELECT1[0]=$false WIDTH_SELECT1[1]=$false WIDTH_SELECT2[0]=$false WIDTH_SELECT2[1]=$false
.cname u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RAM_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:85.14-100.2|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v:53.1-62.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:302.11-322.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:928.11-996.9|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_map.v:979.18-1084.10"
.param INIT 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.FIFO_u2m_pop
.cname u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_STB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_O XA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_B XAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O XB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C XB2=$false XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(15)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A XA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_B XAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O XB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_C XB2=$false XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(14)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_O XA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_B XAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O XB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C XB2=$false XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(5)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_10_D_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_B
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_B_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0_O XA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_B XAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O XB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C XB2=$false XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(4)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_11_D_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_B
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_B_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I1_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_1_D_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_B
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_B_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_C
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_C_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_O XA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_B XAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O XB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_C XB2=$false XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(13)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_2_D_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_B
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_B_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_C
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_C_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_B XAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O XB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_C XB2=$false XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(12)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_3_D_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_B
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_B_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_C
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_C_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A XA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_B XAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O XB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_C XB2=$false XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(11)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_4_D_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_B
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_B_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_C
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_C_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_O XA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_B XAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O XB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_C XB2=$false XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(10)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_5_D_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_B
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_B_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_C
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_C_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_A XA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_B XAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O XB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_C XB2=$false XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(9)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0_O FZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_A
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_A_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_6_D_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_B
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_B_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_C
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_C_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_O XA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_B XAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O XB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_C XB2=$false XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(8)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_7_D_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_B
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_B_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_C
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_C_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_O XA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_B XAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O XB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C XB2=$false XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(7)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_8_D_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_B
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_B_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_B XAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O XB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C XB2=$false XSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(6)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_B
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_B_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I1_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_B
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_B_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.FIFO_u2m_dout(3) BA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F BAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O BB1=$false BB2=u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag(3) BSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O CZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(3) TA1=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_O TA2=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_O TAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_12_D_LUT3_O.XAB TBS=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O TSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.FIFO_u2m_dout(2) BA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1_F BAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O BB1=$false BB2=u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag(2) BSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O CZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(2) TA1=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_O TA2=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_O TAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_13_D_LUT3_O.XAB TBS=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O TSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1_F_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1_F
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1_F_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.FIFO_u2m_dout(1) BA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2_F BAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O BB1=$false BB2=u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag(1) BSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O CZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(1) TA1=$false TA2=$false TAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_14_D_LUT3_O.XAB TBS=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O TSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2_F_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2_F
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2_F_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.FIFO_u2m_dout(0) BA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3_F BAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O.XAB BB2=u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag(0) BSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O CZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(0) TA1=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0_O TA2=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0_O TAB=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O.XAB TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_15_D_LUT3_O.XAB TBS=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0_O TSL=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3_F_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3_F
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3_F_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:424.34-439.66|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1) QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:424.34-439.66|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XAB QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:424.34-439.66|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_I1 XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XSL XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:424.34-439.66|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:424.34-439.66|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XB2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XB2 XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XAB XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_1_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_1_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_1_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_2_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_2_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_2_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_3_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_3_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_3_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_4_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_4_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_4_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_5_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_5_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_5_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_5_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_6_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_6_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_6_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_6_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_7_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_7_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_7_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_7_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_7_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.FIFO_m2u_push
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_valid_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_1_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_1_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_10_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_10_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_10_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_10_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_10_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_11_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_11_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_11_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_11_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_11_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_12_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_12_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_12_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_12_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_12_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_13_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_13_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_13_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_13_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_13_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_14_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_14_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_14_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_14_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_14_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_15_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_15_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_15_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_15_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_15_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_1_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_2_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_2_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_2_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_3_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_3_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_3_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_4_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_4_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_4_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_5_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_5_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_5_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_5_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_6_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_6_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_6_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_6_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_7_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_7_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_7_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_7_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_7_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_8_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_8_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_8_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_8_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_8_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XAB QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.TBS XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XB2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XA1 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XB2 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O.XSL BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O.XSL TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.XSL BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.XSL TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O.XSL BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O.XSL TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I1_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I1_LUT2_O.XAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I1_LUT2_O.XAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.XSL BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.XSL TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O.XSL BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O.XSL TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I1_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203.1-246.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:363.6-400.5|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I1_LUT2_O.XAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I1_LUT2_O.XAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.usb_p_rx_int I_EN=$true I_PAD_$inp=usbp_io_$inp O_DAT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_LUT3_I2.XAB O_EN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe O_PAD_$out=usbp_io_$out
.cname u_AL4S3B_FPGA_IP.u_bipad_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:265.7-265.90|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.usb_n_rx_int I_EN=$true I_PAD_$inp=usbn_io_$inp O_DAT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn_LUT3_I0.XA1 O_EN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe O_PAD_$out=usbn_io_$out
.cname u_AL4S3B_FPGA_IP.u_bipad_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:266.7-266.90|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.TA1 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(6) XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.TA1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1 BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XAB CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.TA1 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1 TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2 TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XA1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2 BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0 BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2 TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0 TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0 TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3 TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I0 BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT3_I0.XB2 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I2 TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I3 TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT3_I0.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](7) XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XB2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](7) XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](7) XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](6) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I3 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT3_I0.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](1) BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](2) CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT3_I0.XB2 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](3) TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](1) TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](0) TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](6) XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](7) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](4) XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](5) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I3
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I3_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O_I0 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XSL XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](5) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](6) XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](5) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XB2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](4) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2 BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0 BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2 TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0 TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0 TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3 TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.XSL BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XB2 BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.XSL BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](3) CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.XSL TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XB2 TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](4) TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](3)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](2) BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](3) BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](2) BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XB2 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](2) TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](3) TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.XSL TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.XSL BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XB2 BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.XSL BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](1) CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.XSL TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XB2 TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](2) TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](0) BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](1) BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](0) BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O.XAB CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](0) TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](1) TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.XSL TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2 BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0 BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2 TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3 TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O_I0 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(5) XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XB2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(6) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(5) XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XB2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(4) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I0 BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(2) BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XB2 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I0 TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I0 TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(2) TB1=$false TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I0 TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I3 TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 1
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(3) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(0) BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O.XAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(1) CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I3 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(0) TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O.XAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.XSL TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(3) XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XB2 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XSL BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XB2 BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(4) CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XB2 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(5) TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(4)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XB2 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XB2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XB2 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XB2 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XB2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XB2 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XB2 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XB2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XB2 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next(2) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:222.3-228.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next(1) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:222.3-228.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next(0) QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XA1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:222.3-228.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B(2) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S1 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_C XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next(2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B(1) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S1 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I1 XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.TSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B(0) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S1 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_C XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TB2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XA1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_O XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I0 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O_I0 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TB2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0_O XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.XSL XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B(2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2.XSL XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2_LUT2_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TB2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0_O FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_C
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_C_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.TB1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2_LUT2_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.TB1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1_LUT3_O.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.TB1 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0_O BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.TB1 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0_O TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.TB1 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_I3 TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XA1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_I3
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_I3_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XSL XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XA1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XA1 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XAB XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.XB1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1_LUT3_O.XAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1_LUT3_O.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XA1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.XB1 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q_A
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.XB1 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O_I2_mux4x0_Q_A
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2.XSL QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/edge_detect.v:8.3-10.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:112.24-116.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I0 BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.XSL BB1=$false BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I0 BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.XB2 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB TA1=$false TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I0 TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.XSL TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I0 TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I0 TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.XAB TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0](0) XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O_I3_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](5) XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](5) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](4) XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](5) XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](5) XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](3) XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](1) XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](2) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O_I0 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1_LUT3_O.XB2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.TAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2_LUT3_O.XSL XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.TAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](4) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0 BA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0 BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](4) BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0 BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0 BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2_LUT3_O.XSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](4) TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0 TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0 TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](5) TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](3) BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](2) BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](3) BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TAB CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](3) TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](2) TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](3) TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](1) TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0 BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0 TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0 TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0 TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I3 TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 1
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TAB BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](2) BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TAB BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](3) CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0 TA1=$false TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TAB TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](2) TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TAB TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](1) TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](3)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](0) BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](1) BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.TAB CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](1) TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](0) TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.TAB TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.TAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](1) XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](2) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I3
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I3_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](4) XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](4) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.TAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_q_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/edge_detect.v:22.3-24.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:82.25-86.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_1_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.TSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(5) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_2_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(4) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_3_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(3) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(2) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_5_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I1_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(1) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_5_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_6_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.TBS XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(0) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_6_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(6) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.TBS XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.XA1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](4) XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](5) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.XA1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](6) XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](7) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1_O XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.TBS XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TBS BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1_O BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TBS BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TBS BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_O TA1=$false TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TBS TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1_O TB1=$false TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TBS TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.TBS TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 BA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TSL BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TB2 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TSL TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O.XB2 BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.TBS TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O.XB2 TB1=$false TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TB2 TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XA1 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](6) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT3_I2.XSL QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(6)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](5) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT3_I2.XSL QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(5)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](4) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT3_I2.XSL QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(4)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](3) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT3_I2.XSL QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(3)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](2) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT3_I2.XSL QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](1) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT3_I2.XSL QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](0) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT3_I2.XSL QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr_dffe_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_EN
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_EN
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:60.3-60.80|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.XA1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.XA1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(24) XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(25) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O.XA2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(11) XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(12) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(13) XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(14) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_EN
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_EN_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](6) XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](4) XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](5) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](1) XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](7) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](3) XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](0) XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](2) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT3_O.XA1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[1]_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[1]_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[1]_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[1]_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[1]_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[1]_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[1]_dffe_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[1]_dffe_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](6)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](5)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](4)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](3)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2](0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2]_dffe_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](7)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3]_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](6)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3]_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](5)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3]_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](4)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3]_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3]_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3]_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3]_dffe_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3]_dffe_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](7)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](6)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](5)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](4)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](3)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6]_dffe_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](7)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](6)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](5)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](4)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](3)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7]_dffe_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XB1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0_O XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I1_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0_O XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TBS CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2 TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3 TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O.XB2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D_LUT2_O.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I1.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I1.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT3_I2.XSL TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TB2 TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT3_O.XA1 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA1 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0_O XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_C_LUT2_O.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0_O XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_LUT2_O.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_C_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_LUT2_O.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 BA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1.XAB BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TBS CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D TA1=$false TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1.XAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3 TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT2_O.XAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.XB2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_C XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_A_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_C
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_C_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A_LUT2_I0.XSL XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_B XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_C XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q(2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A_LUT2_I0.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_B
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_B_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_C
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_C_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_C_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_C XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_C_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_B_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_C_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_C
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_C_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q_A XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT2_O.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q_A
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q_A_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1_LUT2_O.XSL BA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_G(0) BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1_LUT2_O.XSL BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q(0) TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1_LUT2_O.XSL TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_B TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_C TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_A_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_B
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_B_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1_LUT2_O.XSL FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_C
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_C_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_G(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_G_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0_LUT2_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0_O XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D_LUT2_O.XSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0 TA1=$false TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0.XB2 TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TBS XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_EN
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TBS XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1_LUT3_O.XAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B(5) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1_LUT3_O.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(5)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.TAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B(4) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.TAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(4)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.TAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B(3) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.TAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(3)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.TAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B(2) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.TAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B(1) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.TAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_5_B(0) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.TAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_5.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.TAB FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_5_B(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_5_B_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_I1 XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B(5)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_I2 XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.TAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B(3)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.TAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.TAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.TAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.TAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.TAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.TAB XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.TAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.TAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B(4)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.TAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.TAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.TAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.TAB XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.TAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B(2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.TAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.TAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1_LUT3_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XB1 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I1_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XB1 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XB1 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(6)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(5)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_2_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(4)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_2_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(3)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_6_D_LUT2_O.XAB QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_6_D_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_6_D_LUT2_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_6_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_6_D_LUT2_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_6_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.XA1 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT3_I2.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT3_I2.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT3_I2.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT3_I2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT3_I2.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:140.22-167.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231.3-347.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(22) XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I1.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I1.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(23) XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O_I0 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(16) XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(11) XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(12) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O.XA2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(16) XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O.XA2 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O.XA2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(15) BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(20) BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(20) BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(20) TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(20) TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(15) TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(19) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(17) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(18) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(21) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(23) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(24) XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(23) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.TAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.TAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_I0 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_I0 BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_I0 BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_O TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_I0 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_I0 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_I0 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_I0 BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_I0 BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_O TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_I0 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_I0 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XB2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.TAB BB1=$false BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0 BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I1 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2_LUT2_O.XSL TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.TAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1.XAB TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(3) BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0 TA1=$false TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XAB TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(3) TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(2) TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(25) XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(22) XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(24) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TB1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TB1 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TB1 BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TB1 BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0_O TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TB1 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TB1 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.d(1) QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:443.9-443.57|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:72.2-73.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(14) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT2_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(3)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(13) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT2_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(12) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT2_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(11) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT2_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387.3-433.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387.3-433.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I0 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A_LUT2_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387.3-433.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.XA1 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A_LUT2_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0 BA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0 BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0 BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0 BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0 TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0 TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A_LUT2_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2_LUT2_O.XAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O.TBS XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT2_O.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_mux4x0_A.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](5)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](4)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.XAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.XAB XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](3)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA1 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.TAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA1 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA1 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA1 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.TAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2 XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.TAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2 BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5_D TA1=$false TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2 TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D TA1=$false TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I1(5) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](5)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1]_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](4)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1]_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](3)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1]_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1]_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1]_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1]_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](5)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](4)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](3)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2 BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D TA1=$false TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2 TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D TA1=$false TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt RAM_CE0_FE0_PR0_WSA0_WSB0_VPR A1_b0=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WA_Int(0) A1_b1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WA_Int(1) A1_b10=$false A1_b2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WA_Int(2) A1_b3=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WA_Int(3) A1_b4=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WA_Int(4) A1_b5=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL A1_b6=$false A1_b7=$false A1_b8=$false A1_b9=$false A2_b0=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2 A2_b1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.TAB A2_b10=$false A2_b2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA1 A2_b3=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O.XAB A2_b4=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.XAB A2_b5=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 A2_b6=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL A2_b7=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(2) A2_b8=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(3) A2_b9=$false ASYNC_FLUSH=$false Almost_Empty=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.Almost_Empty_0 Almost_Full=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.Almost_Full_0 CLK1=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk CLK1EN=$true CLK2=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk CLK2EN=$true CONCAT_EN=$false CS1=$true CS2=$true DIR=$false DS=$false DS_RB1=$false FIFO_EN=$false LS=$false LS_RB1=$false P1=$false P2=$false PIPELINE_RD=$false POP_FLAG_b0=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.POP_FLAG_0[0] POP_FLAG_b1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.POP_FLAG_0[1] POP_FLAG_b2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.POP_FLAG_0[2] POP_FLAG_b3=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.POP_FLAG_0[3] PUSH_FLAG_b0=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.PUSH_FLAG_0[0] PUSH_FLAG_b1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.PUSH_FLAG_0[1] PUSH_FLAG_b2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.PUSH_FLAG_0[2] PUSH_FLAG_b3=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.PUSH_FLAG_0[3] RD_b0=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H_LUT3_O.XSL RD_b1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XSL RD_b10=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(9) RD_b11=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(10) RD_b12=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(11) RD_b13=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(12) RD_b14=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(13) RD_b15=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(14) RD_b16=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(15) RD_b17=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0_1(1) RD_b2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XSL RD_b3=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XSL RD_b4=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XSL RD_b5=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XSL RD_b6=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XSL RD_b7=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_H_LUT3_O.XSL RD_b8=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0_1(0) RD_b9=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(8) RMA_b0=$false RMA_b1=$false RMA_b2=$false RMA_b3=$false RMB_b0=$false RMB_b1=$false RMB_b2=$false RMB_b3=$false RMEA=$false RMEB=$false SD=$false SD_RB1=$false SYNC_FIFO=$false TEST1A=$false TEST1B=$false WD_b0=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(0) WD_b1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(1) WD_b10=$false WD_b11=$false WD_b12=$false WD_b13=$false WD_b14=$false WD_b15=$false WD_b16=$false WD_b17=$false WD_b2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(2) WD_b3=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(3) WD_b4=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(4) WD_b5=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(5) WD_b6=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(6) WD_b7=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(7) WD_b8=$false WD_b9=$false WEN1_b0=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WE_Int WEN1_b1=$false WIDTH_SELECT1[0]=$false WIDTH_SELECT1[1]=$false WIDTH_SELECT2[0]=$false WIDTH_SELECT2[1]=$false
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:287.16-306.7|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v:61.1-69.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:467.5-536.18|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_map.v:107.18-212.10"
.param INIT 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](4) XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](4) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](4) XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](3) XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](3) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](3) XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](2) XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](2) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](2) XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](1) XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](1) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](1) XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](0) XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](0) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](0) XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.TAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WA_Int(4)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.TAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WA_Int(3)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.TAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WA_Int(2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WA_Int(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.TAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WA_Int(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(7)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(6)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I1_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XB1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_B XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_D XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I1 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_B
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_B_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(5)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q(5) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XB1 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q(5) XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_C XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_E XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q(5)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_C_LUT2_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(4)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I1_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XB1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_C XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.XB2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.XB2 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_C_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_C
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_C_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(3)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_E BA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XB1 TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I0 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_E_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_E_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_E_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1_LUT2_O.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q(5)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_mux4x0_B.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_C_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_mux4x0_C_B XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q(2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_mux4x0_C.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_mux4x0_C_B
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_mux4x0_C_B_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_E_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_E
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_E_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q(2) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XB1 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q(2) XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A(1) XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q(1) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XB1 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q(1) XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.arb_in_ep_data(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A(0) XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q(0) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XB1 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q(0) XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_A XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_C XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_A
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_A_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_C
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_C_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XB1 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XB1 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q(7) XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q(7)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O_I2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.WE_Int TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O_I2 TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(5) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(4) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(3) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(2) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(1) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_Q(0) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0]_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(5) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(4) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(3) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(2) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(1) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(0) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I2_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224.7-249.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224.7-249.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O_I2_mux4x0_Q_A XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.XA1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O_I2_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q_A XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.XA1 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XAB FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q_S0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q_S0_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224.7-249.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224.7-249.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1](0) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_1_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1](1) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2]_dffe_Q_EN
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224.7-249.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224.7-249.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2](0) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_1_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2](1) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_A XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1_O XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1](1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1 XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1_O XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1](0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1 FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_A
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=$true XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_S0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_S0_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2](1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_1_A XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2](0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O.XAB FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_1_A
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_1_A_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(25) XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(25) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(24) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(12) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(11) XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D_LUT2_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XAB FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_S0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_S0_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_C_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT2_I0_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(25) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(24) XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_C_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387.3-433.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387.3-433.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:124.5-154.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_C_LUT2_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_C XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_D XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_LUT2_I0.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_C_LUT2_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_C
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_C_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I1(5) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I1(5) XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_S0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_S0_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I0 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2 BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I1(5) CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I0 TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I0 TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2 TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I0 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3 TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I1(5)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0](5) XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1](5) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2](5) XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I1(5)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I1_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XB2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2 BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0 BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2 TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0 TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0 TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3 TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XB2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.TAB TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XB2 TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O_I0 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I0 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA1 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA1 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.TAB BB1=$false BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.TAB TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XSL TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 1
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA1 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.TAB BB1=$false BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.TAB TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XB2 TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.TAB BB1=$false BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.TAB TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XAB TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I2_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XB2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XSL TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(14) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT3_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1_LUT3_O.XA1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(13) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT3_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(12) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT3_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(11) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT3_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0](0) XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_ep_busy_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359.3-413.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359.3-413.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.XA1 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0_O XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0_O XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1_O XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_D_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](5) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](4) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](3) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](2) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.TAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](1) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.TAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](0) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.TAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](5) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](4) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](3) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](2) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](1) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](0) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](5)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.TAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1_LUT3_O.XB2 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1_LUT3_O.XB2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I1 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1_LUT3_O.XB2 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.TAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.TAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.TAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](4)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I1_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](3)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.TAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I1_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.TAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.TAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.TAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.TAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.TAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.TAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.TAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0](1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I1_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_3.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](4)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_3.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.XB2 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.XB2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_I1_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.XB2 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O.XAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_3.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](5)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O.XB2 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O.XB2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_3.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_I1_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](3)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB2 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_3.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_I1.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_I1.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_3.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1](1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_I1_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt RAM_CE0_FE0_PR0_WSA0_WSB0_VPR A1_b0=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5_D_LUT2_O.XAB A1_b1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_4_D_LUT3_O.XSL A1_b10=$false A1_b2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O.XSL A1_b3=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O.XSL A1_b4=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O_I2_LUT2_O.XSL A1_b5=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL A1_b6=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1_LUT3_O.XAB A1_b7=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1_LUT3_O.XSL A1_b8=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1_LUT3_O.XA1 A1_b9=$false A2_b0=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.RA_Int(0) A2_b1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.RA_Int(1) A2_b10=$false A2_b2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.RA_Int(2) A2_b3=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.RA_Int(3) A2_b4=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.RA_Int(4) A2_b5=u_AL4S3B_FPGA_IP.u_usb2m4_serial.serial_out_ep_data_get A2_b6=$false A2_b7=$false A2_b8=$false A2_b9=$false ASYNC_FLUSH=$false Almost_Empty=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.Almost_Empty_0 Almost_Full=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.Almost_Full_0 CLK1=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk CLK1EN=$true CLK2=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk CLK2EN=$true CONCAT_EN=$false CS1=$true CS2=$true DIR=$false DS=$false DS_RB1=$false FIFO_EN=$false LS=$false LS_RB1=$false P1=$false P2=$false PIPELINE_RD=$false POP_FLAG_b0=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.POP_FLAG_0[0] POP_FLAG_b1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.POP_FLAG_0[1] POP_FLAG_b2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.POP_FLAG_0[2] POP_FLAG_b3=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.POP_FLAG_0[3] PUSH_FLAG_b0=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.PUSH_FLAG_0[0] PUSH_FLAG_b1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.PUSH_FLAG_0[1] PUSH_FLAG_b2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.PUSH_FLAG_0[2] PUSH_FLAG_b3=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.PUSH_FLAG_0[3] RD_b0=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D_LUT3_O.XSL RD_b1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D_LUT3_O.XSL RD_b10=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(9) RD_b11=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(10) RD_b12=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(11) RD_b13=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(12) RD_b14=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(13) RD_b15=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(14) RD_b16=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(15) RD_b17=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0_1(1) RD_b2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D_LUT3_O.XSL RD_b3=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D_LUT3_O.XSL RD_b4=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D_LUT3_O.XSL RD_b5=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D_LUT3_O.XSL RD_b6=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D_LUT3_O.XSL RD_b7=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XSL RD_b8=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0_1(0) RD_b9=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST_RD_0(8) RMA_b0=$false RMA_b1=$false RMA_b2=$false RMA_b3=$false RMB_b0=$false RMB_b1=$false RMB_b2=$false RMB_b3=$false RMEA=$false RMEB=$false SD=$false SD_RB1=$false SYNC_FIFO=$false TEST1A=$false TEST1B=$false WD_b0=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(0) WD_b1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(1) WD_b10=$false WD_b11=$false WD_b12=$false WD_b13=$false WD_b14=$false WD_b15=$false WD_b16=$false WD_b17=$false WD_b2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(2) WD_b3=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(3) WD_b4=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(4) WD_b5=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(5) WD_b6=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(6) WD_b7=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(7) WD_b8=$false WD_b9=$false WEN1_b0=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WE_Int WEN1_b1=$false WIDTH_SELECT1[0]=$false WIDTH_SELECT1[1]=$false WIDTH_SELECT2[0]=$false WIDTH_SELECT2[1]=$false
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RAM_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:427.16-446.7|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v:61.1-69.25|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:467.5-536.18|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_map.v:107.18-212.10"
.param INIT 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.RA_Int(4) TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.TAB TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.XB2 TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.RA_Int(3) TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TAB TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O.XB2 TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.RA_Int(2) TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.TAB TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB2 TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.RA_Int(1) TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.TAB TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.RA_Int(0) TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.TAB TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XAB TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](4) XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](3) XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](2) XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](1) XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_4_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](0) XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5_D_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WE_Int
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](5) XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](5)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](4)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O_I2_LUT2_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O_I2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](3)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O_I2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5_D_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_4_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_4_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5_D_LUT2_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_4_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5_D_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O_I2_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_4_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O_I3_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:225.7-233.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0](0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:225.7-233.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_1_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:225.7-233.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:225.7-233.10|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_1_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.XB2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.XB2 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.XB2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0]_dffe_Q_EN
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0_O XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O_I3_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.XA1 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_A XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O_I3_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.XA1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_A
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_A_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT3_I1_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.XB2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.XB2 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0](0) FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_S0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_S0_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TB2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_3.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TB2 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TB2 BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1]_dffe_Q_EN TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TB2 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TB2 TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TB2 TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0.XB2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0_LUT2_O.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1_O XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_D XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_A XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0_LUT2_O.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1_O XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_A
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(12) XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(11) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0.XB2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT3_O.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0_I1_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0.XA2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1_LUT3_O.XA1 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0.XA2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C_LUT2_O.XAB BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0 BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C_LUT2_O.XSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0.XA2 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C_LUT2_O.XAB TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C_LUT2_O.XSL TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O_I3_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O_I3_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0_LUT2_O.XAB FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_S0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_S0_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C_LUT2_O.XAB QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XB2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XB2 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XB2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XB2 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359.3-413.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359.3-413.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:158.5-187.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next(0) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_1_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next(1) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_start XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1_A XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1_D XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1_I0 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XSL XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(25) XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT3_O.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(11) XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(12) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.XSL FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_S0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_S0_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_5_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(6)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_6_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(5)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_7_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(4)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_8_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(3)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_9_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_10_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q_D_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:135.3-154.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q_D_LUT2_O.XSL QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_dff_Q_D_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:135.3-154.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_dff_Q_D_LUT3_O.XA2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q_D_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_1_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1_O XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q_D_LUT2_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1_O XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_dff_Q_D_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN_LUT3_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:135.3-154.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_dff_Q_D_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q_D_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_dff_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:286.3-299.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:286.3-299.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XB2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:286.3-299.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:286.3-299.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:286.3-299.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:286.3-299.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XB2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_1_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_10_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_10_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_10_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_11_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_11_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_11_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_12_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_12_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_12_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_13_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_13_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_13_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_14_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_14_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_14_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_15_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O_I2 XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_15_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_15_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_1_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_2_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_2_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_3_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_3_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_4_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_4_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_5_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_5_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_6_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_6_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_7_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_7_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_7_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_8_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_8_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_8_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_9_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_9_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_9_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D_LUT3_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_1_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_1_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O_I1 XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_3_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_3_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_4_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1 XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:244.1-265.5|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1 XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_D_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_D_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_D_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_D_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.usb_n_rx_int XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dn
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dn_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.usb_p_rx_int XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dp
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dp_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(1) QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:59.3-61.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(0) QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:59.3-61.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dp QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:59.3-61.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dn QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:59.3-61.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I0_O QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:325.4-334.9|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:343.4-348.9|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I0_O XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data_dff_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_pid_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_pid_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:318.4-323.9|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_LUT2_I0.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:268.5-280.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_D_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:336.4-341.9|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I0_O XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn_dff_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_1_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48(3)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_2_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48(2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_3_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_4_D_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_1_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_1_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_2_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_2_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_3_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_3_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_4_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_4_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_5_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_5_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_6_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_6_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_7_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_7_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_7_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D_LUT3_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193.3-215.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_1_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193.3-215.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193.3-215.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_1_D QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193.3-215.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O.XB1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193.3-215.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O.XB1 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_LUT3_I0.XA2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_LUT3_I0.XA2 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_LUT3_I0.XA2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_LUT3_I0.XA2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_LUT3_I0_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q(2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O.XAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1_O XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S1 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_C XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q(2) XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q(2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_A_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_C
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_C_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S0 BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_G BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_H BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q(1) TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S0 TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB2 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S1 TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S0 BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_G BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_H BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q(0) TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S0 TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S1 TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_G
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_G_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_H
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_H_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_G
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_G_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_H
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_H_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O_I0_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.XAB XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_LUT2_I0.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O_I0_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193.3-215.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O_I0_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q(2) QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:86.3-109.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q(1) QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:86.3-109.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q(0) QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:86.3-109.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:135.3-154.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q_D_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O_I0_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_valid_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193.3-215.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I0_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_pid_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(25)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(24)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(0) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(15)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48(3) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(14)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48(2) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(13)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48(1) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(12)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48(0) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(11)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XAB QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(23)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(22)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(6) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(21)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(5) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(20)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(4) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(19)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(3) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(18)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(2) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(17)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48(1) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(16)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data_dffe_Q_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38.2-47.5|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_out_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_out_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:54.2-55.50|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.sync(1) XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.sync(0) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_out_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_out_dff_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.sync(0) QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.sync(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.sync_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:50.2-51.37|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XSL QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.sync(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.sync_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:476.24-481.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:50.2-51.37|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:468.11-473.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38.2-47.5|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_start FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1_A
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.strobe_out_LUT1_I0.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.strobe_out_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_start
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.strobe_out_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:468.11-473.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:54.2-55.50|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.sync(1) XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.sync(0) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.strobe_out_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.strobe_out_dff_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.sync(0) QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.sync(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.sync_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:468.11-473.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:50.2-51.37|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.XSL QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.sync(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.sync_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:468.11-473.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:50.2-51.37|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_1_D_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_1_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_2_D_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_1_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_1_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_2_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_3_D_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_2_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_2_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_3_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_4_D_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_3_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_3_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_4_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_5_D_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_4_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_4_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_5_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_6_D_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_5_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_5_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_6_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_7_D_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_6_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_6_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_7_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_7_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_7_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_7_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D_LUT3_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_LUT2_I0.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_1_D_LUT2_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(7)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_2_D_LUT2_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(6)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_3_D_LUT2_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(5)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_4_D_LUT2_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(4)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_5_D_LUT2_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(3)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_6_D_LUT2_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_7_D_LUT2_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data_dffe_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XAB QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data_dffe_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_LUT2_I0.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_LUT2_I0.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:496.23-500.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38.2-47.5|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0.XA2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C_LUT2_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0.XA2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:496.23-500.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:54.2-55.50|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.sync(1) XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.sync(0) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_dff_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.sync(0) QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.sync(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.sync_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:496.23-500.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:50.2-51.37|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_LUT2_I0.XSL QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.sync(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.sync_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:496.23-500.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:50.2-51.37|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_1_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_1_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_2_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_10_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_10_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_10_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_10_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_1_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_2_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_3_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_2_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_3_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_4_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_3_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_4_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_5_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_4_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_5_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_6_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_5_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_5_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_6_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_7_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_6_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_6_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_7_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_8_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_7_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_7_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_7_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_8_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_9_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_8_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_8_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_8_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_9_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_10_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_9_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_9_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_9_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.d(0) QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.d(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.d_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:443.9-443.57|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:72.2-73.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.d(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.d_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:443.9-443.57|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:72.2-73.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:189.13-205.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XSL XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XA1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_1_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XSL XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_2_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_2_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XA1 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XA1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XA1 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XA1 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I0 QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_1_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I0 QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_1_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_2_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I0 QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_2_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_3_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I0 QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_3_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_4_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I0 QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I1_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_4_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I1_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I2_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_O.XAB QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_q
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_q_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:92.3-97.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_q QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_qq
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_qq_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:92.3-97.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_qq QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_qqq
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_qqq_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:92.3-97.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_qqq QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_qqqq_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:92.3-97.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_I1.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XA1 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_I1.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_EN
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_I1.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_1_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_10_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_9_D_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_10_D_LUT2_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_10_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_10_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_11_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_10_D_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_11_D_LUT2_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_11_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_11_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_12_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_11_D_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_12_D_LUT2_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_12_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_12_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_13_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_12_D_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_13_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_13_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_13_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_14_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_13_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_14_D_LUT2_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_14_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_14_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_15_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_14_D_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O_I2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_15_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_15_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_1_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_2_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_2_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_3_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_3_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_4_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_4_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_5_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_5_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_6_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_H_LUT3_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_6_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_7_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_H_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_7_D_LUT2_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_7_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_7_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_8_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_7_D_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_8_D_LUT2_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_8_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_8_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_9_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_8_D_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_9_D_LUT2_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_9_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_9_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0.XA2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_EN
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0.XA2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_dffe_Q_EN
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_dffe_Q_EN_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O.XSL BA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_F BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1 BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O.XSL BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_H BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O.XSL TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_B TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1 TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_C TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O.XSL TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data(2) FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_B
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_B_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_C
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_13_D_LUT3_O.XSL FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_F
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_F_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_H
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O.XSL BA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_F BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1 BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O.XSL BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_H BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O.XSL TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_B TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1 TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_C TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O.XSL TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B_LUT2_O.XSL FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_B
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_B_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_C
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_12_D_LUT2_O.XAB FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_F
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_F_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_H
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O.XSL BA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_F BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1 BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O.XSL BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_H BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O.XSL TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_B TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1 TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_C TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O.XSL TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B_LUT2_O.XAB FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_B
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_B_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_C
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_11_D_LUT2_O.XAB FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_F
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_F_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_H
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O.XSL BA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_F BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1 BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O.XSL BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_H BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O.XSL TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data(3) TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1 TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_C TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O.XSL TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_C
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_10_D_LUT2_O.XAB FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_F
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_F_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_H
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O.XSL BA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_F BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1 BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O.XSL BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_H BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O.XSL TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data(2) TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1 TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_C TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O.XSL TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_C
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_9_D_LUT2_O.XAB FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_F
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_F_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_H
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O.XSL BA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_F BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1 BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O.XSL BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_H BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O.XSL TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B_LUT2_O.XSL TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1 TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_C TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O.XSL TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_C
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_8_D_LUT2_O.XAB FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_F
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_F_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_H
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XSL BA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_F BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1 BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XSL BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_H BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XSL TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_B TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1 TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_C TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XSL TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data(3) FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_B
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_B_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_C
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_C_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_14_D_LUT2_O.XAB FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_F
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_F_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_H_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_H_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_H
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_H_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn_LUT3_I0.XA1 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn_dffe_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn_dffe_Q_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn_LUT3_I0.XA1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_LUT3_I2.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop(0) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_D_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_LUT3_I2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_LUT3_I2.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_D_LUT2_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_1_D_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_1_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_2_D_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_1_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_1_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_2_D QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_2_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_2_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_LUT2_I0.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q_D_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q_D XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q_D XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q_D XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0_LUT2_O.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0_LUT2_O.XAB XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q_D XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I0_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I0_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I0_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I0 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I0_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q_D_LUT2_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q_D_LUT2_O.XSL XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q_D XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_pid(3) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data(3)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_pid(2) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data(2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_LUT2_I0.XAB QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_pid(0) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_LUT2_I0.XAB QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XB2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_pid(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XB2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_pid(3)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XB2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C_LUT2_O.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_pid(2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XB2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XB2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A_LUT2_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C_LUT2_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1 XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_LUT2_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_S0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_S0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_LUT2_I0.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_LUT2_I0.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:43.28-50.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:47.2-56.5|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XB2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XB2 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_LUT2_I0.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_out_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_out_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:43.28-50.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:63.5-68.5|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.sync(1) XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.sync(0) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_out_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_out_dff_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.sync(0) QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.sync(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.sync_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:43.28-50.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:59.2-60.37|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_LUT2_I0.XSL QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.sync(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.sync_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:43.28-50.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:59.2-60.37|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D(2) QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D(1) QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2.XB2 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S1 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_C XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D(2) XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D(2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_C XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.TAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_C XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_C XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_C
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_C_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2.XB2 XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XB1 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2.XB2 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D_mux4x0_Q_D XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D(2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D_mux4x0_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D_mux4x0_Q_D_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.TAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XAB BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XB2 BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XAB CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.TAB TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XB2 TB1=$false TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XAB TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XSL TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.XB2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.XB2 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I2_LUT3_O.XA1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I2_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_10
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I0_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_11
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I0_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_12
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I1_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_13
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I1_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_14
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_15
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.TA1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_16
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_17
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_18
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_19
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I2_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.TA1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_20
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_21
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_22
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_23
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.TA1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_24
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_25
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_26
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_27
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_28
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D(0) QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_A XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.TAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_C XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_A
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_A_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_C
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_C_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.TBS XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.TSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.TAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.TSL TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.TA1 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.TAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.TAB TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.TA1 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.TAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.TBS TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.TA1 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.TAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2.XB2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.TAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.TAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.TAB BB1=$false BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.TAB TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.TAB TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 1
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.TAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_EN
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_EN_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.TA1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.TA1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_8
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=$false QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_O QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_9
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_D_LUT3_O.XA1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I0_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I0 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_D_LUT3_O.XA1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I0_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I0 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I0_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I0 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I0 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O.XSL XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q_D XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XSL XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XSL XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q_D XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_D_LUT3_O.XA1 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XSL BA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_F BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1 BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XSL BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XSL TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B_LUT2_O.XAB TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S1 TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XSL TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_S0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_7_D_LUT2_O.XAB FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_F
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_F_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_LUT2_I0.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I0 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB BA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.TAB BB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.TAB TB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119.3-218.6|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XSL XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XSL XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_buffer.d(1) QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_48_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:53.9-53.73|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:72.2-73.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_buffer.d(0) QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_buffer.d(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_buffer.d_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:53.9-53.73|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:72.2-73.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_buffer.d(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_buffer.d_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:53.9-53.73|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:72.2-73.23|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.flag XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.flag_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1.XSL QEN=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_LUT2_I0.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XB1 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XB1 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0.XSL BB1=$false BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2.XB2 BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XB1 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0.XSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3 TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.TAB BB1=$false BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O_I0 BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.TAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XB2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.TA1 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.TAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.TSL CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1 TA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.TA1 TA2=$false TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.TAB TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.TSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I2_LUT3_O.XA1 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I2_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I1_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I1_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I2_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XB2 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B(1) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S1 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D(1) XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XB2 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.TAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XB2 XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XB1 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.clk_48mhz_i QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.flag_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.flag
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.flag_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:62.10-67.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38.2-47.5|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.strobe_out_dff_Q_D QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.strobe_out_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:62.10-67.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:54.2-55.50|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.sync(1) XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.sync(0) XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.strobe_out_dff_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.strobe_out_dff_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.sync(0) QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.sync(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.sync_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:62.10-67.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:50.2-51.37|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.flag QEN=$true QRT=$false QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.sync(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.sync_dff_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:214.5-250.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:62.10-67.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:50.2-51.37|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v:221.13-235.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1 XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.FIFO_m2u_pop
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.FIFO_m2u_pop_reg_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443.1-485.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.FIFO_u2m_push
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.FIFO_out_we_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443.1-485.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O_I1_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443.1-485.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O_I1_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O_I1_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O_I1_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_2_D_LUT3_O.XA2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O_I1_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_2_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_2_D_LUT3_O.XA2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443.1-485.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_2_D_LUT3_O.XA2 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_2_D_LUT3_O.XA2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1_LUT3_O.XAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O_I1_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O_I1_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443.1-485.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_S0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443.1-485.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O.XSL XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B(5) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(5)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XB2 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B(4) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(4)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XSL XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B(3) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(3)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XB2 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B(2) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XSL XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B(1) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XAB XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_5_B(0) XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_S0 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_Q(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_5.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XAB FZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_5_B(0)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_5_B_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_I1 XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B(5)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2 XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B(3)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B(1)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XB2 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XB2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XB2 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B(4)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XB2 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XB2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XB2 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B(2)
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443.1-485.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2 BB1=$false BB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0 BSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1 CZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL TA1=$false TA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0 TAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2 TB1=$false TB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0 TBS=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3 TSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O.XAB XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2 XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O.XB2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.XB2 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.XB2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.XB2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.XB2 XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.XB2 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.XB2 XB2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_r1_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.serial_out_ep_data_get QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0.XSL
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.serial_out_ep_data_get
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk QD=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D QEN=$true QRT=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB QST=$false QZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:244.6-280.59|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:169.20-204.4|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420.1-436.8|/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:275.16-298.2|/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 XAB=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 1
.param XBS2 1
.subckt GMUX_IC IC=clk_switch_0.clk_out IS0=$true IZ=u_AL4S3B_FPGA_IP.clk_48mhz_i
.cname u_gclkbuff_clk48
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:202.10-202.67|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:214.11-218.4"
.subckt GMUX_IC IC=Sys_Clk0 IS0=$true IZ=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk
.cname u_gclkbuff_clock0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:189.10-189.59|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:214.11-218.4"
.subckt GMUX_IC IC=Sys_Clk1_Rst IS0=$true IZ=u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB
.cname u_gclkbuff_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:190.10-190.58|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:214.11-218.4"
.subckt GMUX_IC IC=u_gclkbuff_reset0_A IS0=$true IZ=u_AL4S3B_FPGA_IP.WB_RST
.cname u_gclkbuff_reset0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:188.10-188.74|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:214.11-218.4"
.subckt ASSP Device_ID[0]=$true Device_ID[1]=$false Device_ID[2]=$true Device_ID[3]=$true Device_ID[4]=$true Device_ID[5]=$true Device_ID[6]=$false Device_ID[7]=$true Device_ID[8]=$true Device_ID[9]=$false Device_ID[10]=$true Device_ID[11]=$false Device_ID[12]=$false Device_ID[13]=$true Device_ID[14]=$false Device_ID[15]=$true FB_Busy=$false FB_Int_Clr[0]=$false FB_Int_Clr[1]=$false FB_Int_Clr[2]=$false FB_Int_Clr[3]=$false FB_Int_Clr[4]=$false FB_Int_Clr[5]=$false FB_Int_Clr[6]=$false FB_Int_Clr[7]=$false FB_PKfbData[0]=$false FB_PKfbData[1]=$false FB_PKfbData[2]=$false FB_PKfbData[3]=$false FB_PKfbData[4]=$false FB_PKfbData[5]=$false FB_PKfbData[6]=$false FB_PKfbData[7]=$false FB_PKfbData[8]=$false FB_PKfbData[9]=$false FB_PKfbData[10]=$false FB_PKfbData[11]=$false FB_PKfbData[12]=$false FB_PKfbData[13]=$false FB_PKfbData[14]=$false FB_PKfbData[15]=$false FB_PKfbData[16]=$false FB_PKfbData[17]=$false FB_PKfbData[18]=$false FB_PKfbData[19]=$false FB_PKfbData[20]=$false FB_PKfbData[21]=$false FB_PKfbData[22]=$false FB_PKfbData[23]=$false FB_PKfbData[24]=$false FB_PKfbData[25]=$false FB_PKfbData[26]=$false FB_PKfbData[27]=$false FB_PKfbData[28]=$false FB_PKfbData[29]=$false FB_PKfbData[30]=$false FB_PKfbData[31]=$false FB_PKfbEOF=$false FB_PKfbOverflow=$techmap24833\u_qlal4s3b_cell_macro.FB_PKfbOverflow FB_PKfbPush[0]=$false FB_PKfbPush[1]=$false FB_PKfbPush[2]=$false FB_PKfbPush[3]=$false FB_PKfbSOF=$false FB_Start=$techmap24833\u_qlal4s3b_cell_macro.FB_Start FB_msg_out[0]=u_AL4S3B_FPGA_IP.Interrupt_o FB_msg_out[1]=$false FB_msg_out[2]=$false FB_msg_out[3]=$false SDMA_Active[0]=$techmap24833\u_qlal4s3b_cell_macro.SDMA_Active[0] SDMA_Active[1]=$techmap24833\u_qlal4s3b_cell_macro.SDMA_Active[1] SDMA_Active[2]=$techmap24833\u_qlal4s3b_cell_macro.SDMA_Active[2] SDMA_Active[3]=$techmap24833\u_qlal4s3b_cell_macro.SDMA_Active[3] SDMA_Done[0]=$techmap24833\u_qlal4s3b_cell_macro.SDMA_Done[0] SDMA_Done[1]=$techmap24833\u_qlal4s3b_cell_macro.SDMA_Done[1] SDMA_Done[2]=$techmap24833\u_qlal4s3b_cell_macro.SDMA_Done[2] SDMA_Done[3]=$techmap24833\u_qlal4s3b_cell_macro.SDMA_Done[3] SDMA_Req[0]=$false SDMA_Req[1]=$false SDMA_Req[2]=$false SDMA_Req[3]=$false SDMA_Sreq[0]=$false SDMA_Sreq[1]=$false SDMA_Sreq[2]=$false SDMA_Sreq[3]=$false SPIm_PEnable=$false SPIm_PReady=$techmap24833\u_qlal4s3b_cell_macro.SPIm_PReady SPIm_PSlvErr=$techmap24833\u_qlal4s3b_cell_macro.SPIm_PSlvErr SPIm_PWdata[0]=$false SPIm_PWdata[1]=$false SPIm_PWdata[2]=$false SPIm_PWdata[3]=$false SPIm_PWdata[4]=$false SPIm_PWdata[5]=$false SPIm_PWdata[6]=$false SPIm_PWdata[7]=$false SPIm_PWdata[8]=$false SPIm_PWdata[9]=$false SPIm_PWdata[10]=$false SPIm_PWdata[11]=$false SPIm_PWdata[12]=$false SPIm_PWdata[13]=$false SPIm_PWdata[14]=$false SPIm_PWdata[15]=$false SPIm_PWdata[16]=$false SPIm_PWdata[17]=$false SPIm_PWdata[18]=$false SPIm_PWdata[19]=$false SPIm_PWdata[20]=$false SPIm_PWdata[21]=$false SPIm_PWdata[22]=$false SPIm_PWdata[23]=$false SPIm_PWdata[24]=$false SPIm_PWdata[25]=$false SPIm_PWdata[26]=$false SPIm_PWdata[27]=$false SPIm_PWdata[28]=$false SPIm_PWdata[29]=$false SPIm_PWdata[30]=$false SPIm_PWdata[31]=$false SPIm_PWrite=$false SPIm_Paddr[0]=$false SPIm_Paddr[1]=$false SPIm_Paddr[2]=$false SPIm_Paddr[3]=$false SPIm_Paddr[4]=$false SPIm_Paddr[5]=$false SPIm_Paddr[6]=$false SPIm_Paddr[7]=$false SPIm_Paddr[8]=$false SPIm_Paddr[9]=$false SPIm_Paddr[10]=$false SPIm_Paddr[11]=$false SPIm_Paddr[12]=$false SPIm_Paddr[13]=$false SPIm_Paddr[14]=$false SPIm_Paddr[15]=$false SPIm_Prdata[0]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[0] SPIm_Prdata[1]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[1] SPIm_Prdata[2]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[2] SPIm_Prdata[3]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[3] SPIm_Prdata[4]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[4] SPIm_Prdata[5]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[5] SPIm_Prdata[6]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[6] SPIm_Prdata[7]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[7] SPIm_Prdata[8]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[8] SPIm_Prdata[9]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[9] SPIm_Prdata[10]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[10] SPIm_Prdata[11]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[11] SPIm_Prdata[12]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[12] SPIm_Prdata[13]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[13] SPIm_Prdata[14]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[14] SPIm_Prdata[15]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[15] SPIm_Prdata[16]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[16] SPIm_Prdata[17]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[17] SPIm_Prdata[18]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[18] SPIm_Prdata[19]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[19] SPIm_Prdata[20]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[20] SPIm_Prdata[21]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[21] SPIm_Prdata[22]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[22] SPIm_Prdata[23]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[23] SPIm_Prdata[24]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[24] SPIm_Prdata[25]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[25] SPIm_Prdata[26]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[26] SPIm_Prdata[27]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[27] SPIm_Prdata[28]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[28] SPIm_Prdata[29]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[29] SPIm_Prdata[30]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[30] SPIm_Prdata[31]=$techmap24833\u_qlal4s3b_cell_macro.SPIm_Prdata[31] Sensor_Int[0]=$techmap24833\u_qlal4s3b_cell_macro.Sensor_Int[0] Sensor_Int[1]=$techmap24833\u_qlal4s3b_cell_macro.Sensor_Int[1] Sensor_Int[2]=$techmap24833\u_qlal4s3b_cell_macro.Sensor_Int[2] Sensor_Int[3]=$techmap24833\u_qlal4s3b_cell_macro.Sensor_Int[3] Sensor_Int[4]=$techmap24833\u_qlal4s3b_cell_macro.Sensor_Int[4] Sensor_Int[5]=$techmap24833\u_qlal4s3b_cell_macro.Sensor_Int[5] Sensor_Int[6]=$techmap24833\u_qlal4s3b_cell_macro.Sensor_Int[6] Sensor_Int[7]=$techmap24833\u_qlal4s3b_cell_macro.Sensor_Int[7] Sys_Clk0=Sys_Clk0 Sys_Clk0_Rst=WB_RST_LUT2_I0.XAB Sys_Clk1=i1_LUT3_O.XB1 Sys_Clk1_Rst=Sys_Clk1_Rst Sys_PKfb_Clk=$false Sys_PKfb_Rst=$techmap24833\u_qlal4s3b_cell_macro.Sys_PKfb_Rst Sys_PSel=$false Sys_Pclk=$techmap24833\u_qlal4s3b_cell_macro.Sys_Pclk Sys_Pclk_Rst=$techmap24833\u_qlal4s3b_cell_macro.Sys_Pclk_Rst TimeStamp[0]=$techmap24833\u_qlal4s3b_cell_macro.TimeStamp[0] TimeStamp[1]=$techmap24833\u_qlal4s3b_cell_macro.TimeStamp[1] TimeStamp[2]=$techmap24833\u_qlal4s3b_cell_macro.TimeStamp[2] TimeStamp[3]=$techmap24833\u_qlal4s3b_cell_macro.TimeStamp[3] TimeStamp[4]=$techmap24833\u_qlal4s3b_cell_macro.TimeStamp[4] TimeStamp[5]=$techmap24833\u_qlal4s3b_cell_macro.TimeStamp[5] TimeStamp[6]=$techmap24833\u_qlal4s3b_cell_macro.TimeStamp[6] TimeStamp[7]=$techmap24833\u_qlal4s3b_cell_macro.TimeStamp[7] TimeStamp[8]=$techmap24833\u_qlal4s3b_cell_macro.TimeStamp[8] TimeStamp[9]=$techmap24833\u_qlal4s3b_cell_macro.TimeStamp[9] TimeStamp[10]=$techmap24833\u_qlal4s3b_cell_macro.TimeStamp[10] TimeStamp[11]=$techmap24833\u_qlal4s3b_cell_macro.TimeStamp[11] TimeStamp[12]=$techmap24833\u_qlal4s3b_cell_macro.TimeStamp[12] TimeStamp[13]=$techmap24833\u_qlal4s3b_cell_macro.TimeStamp[13] TimeStamp[14]=$techmap24833\u_qlal4s3b_cell_macro.TimeStamp[14] TimeStamp[15]=$techmap24833\u_qlal4s3b_cell_macro.TimeStamp[15] TimeStamp[16]=$techmap24833\u_qlal4s3b_cell_macro.TimeStamp[16] TimeStamp[17]=$techmap24833\u_qlal4s3b_cell_macro.TimeStamp[17] TimeStamp[18]=$techmap24833\u_qlal4s3b_cell_macro.TimeStamp[18] TimeStamp[19]=$techmap24833\u_qlal4s3b_cell_macro.TimeStamp[19] TimeStamp[20]=$techmap24833\u_qlal4s3b_cell_macro.TimeStamp[20] TimeStamp[21]=$techmap24833\u_qlal4s3b_cell_macro.TimeStamp[21] TimeStamp[22]=$techmap24833\u_qlal4s3b_cell_macro.TimeStamp[22] TimeStamp[23]=$techmap24833\u_qlal4s3b_cell_macro.TimeStamp[23] WB_CLK=u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk WB_RST=WB_RST_LUT2_I0.XSL WBs_ACK=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XAB WBs_ADR[0]=WBs_ADR(0) WBs_ADR[1]=WBs_ADR(1) WBs_ADR[2]=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL WBs_ADR[3]=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.XAB WBs_ADR[4]=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O.XSL WBs_ADR[5]=WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O.XAB WBs_ADR[6]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XAB WBs_ADR[7]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XA1 WBs_ADR[8]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XSL WBs_ADR[9]=WBs_ADR(9) WBs_ADR[10]=WBs_ADR(10) WBs_ADR[11]=WBs_RD_DAT_LUT3_O_9.XAB WBs_ADR[12]=WBs_RD_DAT_LUT2_O_6_I0_LUT3_O.XAB WBs_ADR[13]=WBs_RD_DAT_LUT2_O_6_I0_LUT3_O.XSL WBs_ADR[14]=WBs_RD_DAT_LUT2_O_6_I0_LUT3_O_I0_LUT3_O.XAB WBs_ADR[15]=WBs_RD_DAT_LUT2_O_6_I0_LUT3_O_I0_LUT3_O.XSL WBs_ADR[16]=WBs_RD_DAT_LUT2_O_6_I0_LUT3_O_I0_LUT3_O.XA1 WBs_BYTE_STB[0]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 WBs_BYTE_STB[1]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 WBs_BYTE_STB[2]=WBs_BYTE_STB(2) WBs_BYTE_STB[3]=WBs_BYTE_STB(3) WBs_CYC=u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.XAB WBs_RD=u_AL4S3B_FPGA_IP.WBs_RD WBs_RD_DAT[0]=WBs_RD_DAT(0) WBs_RD_DAT[1]=WBs_RD_DAT(1) WBs_RD_DAT[2]=WBs_RD_DAT(2) WBs_RD_DAT[3]=WBs_RD_DAT(3) WBs_RD_DAT[4]=WBs_RD_DAT(4) WBs_RD_DAT[5]=WBs_RD_DAT(5) WBs_RD_DAT[6]=WBs_RD_DAT(6) WBs_RD_DAT[7]=WBs_RD_DAT(7) WBs_RD_DAT[8]=WBs_RD_DAT(8) WBs_RD_DAT[9]=WBs_RD_DAT(9) WBs_RD_DAT[10]=WBs_RD_DAT(10) WBs_RD_DAT[11]=WBs_RD_DAT(11) WBs_RD_DAT[12]=WBs_RD_DAT(12) WBs_RD_DAT[13]=WBs_RD_DAT(13) WBs_RD_DAT[14]=WBs_RD_DAT(14) WBs_RD_DAT[15]=WBs_RD_DAT(15) WBs_RD_DAT[16]=WBs_RD_DAT(16) WBs_RD_DAT[17]=WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT[18]=WBs_RD_DAT(16) WBs_RD_DAT[19]=WBs_RD_DAT(16) WBs_RD_DAT[20]=WBs_RD_DAT(16) WBs_RD_DAT[21]=WBs_RD_DAT(21) WBs_RD_DAT[22]=WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT[23]=WBs_RD_DAT(16) WBs_RD_DAT[24]=$false WBs_RD_DAT[25]=WBs_RD_DAT(16) WBs_RD_DAT[26]=WBs_RD_DAT_LUT3_O_1.XB1 WBs_RD_DAT[27]=WBs_RD_DAT(16) WBs_RD_DAT[28]=WBs_RD_DAT(16) WBs_RD_DAT[29]=WBs_RD_DAT(29) WBs_RD_DAT[30]=WBs_RD_DAT(21) WBs_RD_DAT[31]=WBs_RD_DAT(16) WBs_STB=u_AL4S3B_FPGA_IP.WBs_STB WBs_WE=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB WBs_WR_DAT[0]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.TBS WBs_WR_DAT[1]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D_LUT4_O.TBS WBs_WR_DAT[2]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D_LUT4_O.TBS WBs_WR_DAT[3]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D_LUT4_O.TBS WBs_WR_DAT[4]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D_LUT4_O.TBS WBs_WR_DAT[5]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D_LUT4_O.TBS WBs_WR_DAT[6]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TBS WBs_WR_DAT[7]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D_LUT4_O.TBS WBs_WR_DAT[8]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D_LUT4_O.TBS WBs_WR_DAT[9]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D_LUT4_O.TBS WBs_WR_DAT[10]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D_LUT4_O.TBS WBs_WR_DAT[11]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D_LUT4_O.TBS WBs_WR_DAT[12]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D_LUT4_O.TBS WBs_WR_DAT[13]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D_LUT4_O.TBS WBs_WR_DAT[14]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TBS WBs_WR_DAT[15]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D_LUT4_O.TBS WBs_WR_DAT[16]=WBs_WR_DAT(16) WBs_WR_DAT[17]=WBs_WR_DAT(17) WBs_WR_DAT[18]=WBs_WR_DAT(18) WBs_WR_DAT[19]=WBs_WR_DAT(19) WBs_WR_DAT[20]=WBs_WR_DAT(20) WBs_WR_DAT[21]=WBs_WR_DAT(21) WBs_WR_DAT[22]=WBs_WR_DAT(22) WBs_WR_DAT[23]=WBs_WR_DAT(23) WBs_WR_DAT[24]=WBs_WR_DAT(24) WBs_WR_DAT[25]=WBs_WR_DAT(25) WBs_WR_DAT[26]=WBs_WR_DAT(26) WBs_WR_DAT[27]=WBs_WR_DAT(27) WBs_WR_DAT[28]=WBs_WR_DAT(28) WBs_WR_DAT[29]=WBs_WR_DAT(29) WBs_WR_DAT[30]=WBs_WR_DAT(30) WBs_WR_DAT[31]=WBs_WR_DAT(31)
.cname u_qlal4s3b_cell_macro
.attr module_not_derived 00000000000000000000000000000001
.attr src "/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:287.34-385.63|/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:1015.12-1060.4"
.names clk_switch_0.clk_in1_LUT2_O.XAB Aff
1 1
.names i1_LUT3_O.XAB Bff
1 1
.names $false Bff_LUT2_I0.I0
1 1
.names $false Bff_LUT2_I0.I1
1 1
.names $false Bff_LUT2_I0.O
1 1
.names $true Bff_LUT2_I0.XA1
1 1
.names $false Bff_LUT2_I0.XA2
1 1
.names clk_switch_0.clk_in1_LUT2_O.XAB Bff_LUT2_I0.XAB
1 1
.names $false Bff_LUT2_I0.XB1
1 1
.names $false Bff_LUT2_I0.XB2
1 1
.names i1_LUT3_O.XAB Bff_LUT2_I0.XSL
1 1
.names $false Interrupt_o_LUT2_O.I0
1 1
.names $false Interrupt_o_LUT2_O.I1
1 1
.names $false Interrupt_o_LUT2_O.O
1 1
.names $false Interrupt_o_LUT2_O.XA1
1 1
.names $true Interrupt_o_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I0_LUT3_O.XAB Interrupt_o_LUT2_O.XAB
1 1
.names $false Interrupt_o_LUT2_O.XB1
1 1
.names $false Interrupt_o_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O.XAB Interrupt_o_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I0_LUT3_O.XAB Interrupt_o_LUT2_O_I1
1 1
.names $false Interrupt_o_LUT2_O_I1_LUT3_O.I0
1 1
.names $false Interrupt_o_LUT2_O_I1_LUT3_O.I1
1 1
.names $false Interrupt_o_LUT2_O_I1_LUT3_O.I2
1 1
.names $false Interrupt_o_LUT2_O_I1_LUT3_O.O
1 1
.names Interrupt_o_LUT2_O_I1_LUT3_O_I0 Interrupt_o_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false Interrupt_o_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3_F_LUT3_O.XSL Interrupt_o_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false Interrupt_o_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false Interrupt_o_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2_F_LUT3_O.XSL Interrupt_o_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false Interrupt_o_LUT2_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false Interrupt_o_LUT2_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false Interrupt_o_LUT2_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $true Interrupt_o_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false Interrupt_o_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1_F_LUT3_O.XSL Interrupt_o_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false Interrupt_o_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false Interrupt_o_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XSL Interrupt_o_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL
1 1
.names WB_RST_LUT2_I0.XAB Sys_Clk0_Rst
1 1
.names WB_RST_LUT2_I0.XSL WB_RST
1 1
.names $false WB_RST_LUT2_I0.I0
1 1
.names $false WB_RST_LUT2_I0.I1
1 1
.names $false WB_RST_LUT2_I0.O
1 1
.names $false WB_RST_LUT2_I0.XA1
1 1
.names $true WB_RST_LUT2_I0.XA2
1 1
.names $true WB_RST_LUT2_I0.XB1
1 1
.names $true WB_RST_LUT2_I0.XB2
1 1
.names WBs_RD_DAT_LUT3_O_9.XAB WBs_ADR(11)
1 1
.names WBs_RD_DAT_LUT2_O_6_I0_LUT3_O.XAB WBs_ADR(12)
1 1
.names WBs_RD_DAT_LUT2_O_6_I0_LUT3_O.XSL WBs_ADR(13)
1 1
.names WBs_RD_DAT_LUT2_O_6_I0_LUT3_O_I0_LUT3_O.XAB WBs_ADR(14)
1 1
.names WBs_RD_DAT_LUT2_O_6_I0_LUT3_O_I0_LUT3_O.XSL WBs_ADR(15)
1 1
.names WBs_RD_DAT_LUT2_O_6_I0_LUT3_O_I0_LUT3_O.XA1 WBs_ADR(16)
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL WBs_ADR(2)
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.XAB WBs_ADR(3)
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O.XSL WBs_ADR(4)
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O.XAB WBs_ADR(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XAB WBs_ADR(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XA1 WBs_ADR(7)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XSL WBs_ADR(8)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 WBs_BYTE_STB(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 WBs_BYTE_STB(1)
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT(17)
1 1
.names WBs_RD_DAT_LUT3_O_1.XB1 WBs_RD_DAT(26)
1 1
.names $false WBs_RD_DAT_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(14) WBs_RD_DAT_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_LUT2_O_1.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_1.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_1.O
1 1
.names $false WBs_RD_DAT_LUT2_O_1.XA1
1 1
.names $false WBs_RD_DAT_LUT2_O_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT2_O_1.XAB
1 1
.names $false WBs_RD_DAT_LUT2_O_1.XB1
1 1
.names $true WBs_RD_DAT_LUT2_O_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(12) WBs_RD_DAT_LUT2_O_1.XSL
1 1
.names $false WBs_RD_DAT_LUT2_O_2.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_2.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_2.O
1 1
.names $false WBs_RD_DAT_LUT2_O_2.XA1
1 1
.names $false WBs_RD_DAT_LUT2_O_2.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT2_O_2.XAB
1 1
.names $false WBs_RD_DAT_LUT2_O_2.XB1
1 1
.names $true WBs_RD_DAT_LUT2_O_2.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(10) WBs_RD_DAT_LUT2_O_2.XSL
1 1
.names $false WBs_RD_DAT_LUT2_O_3.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_3.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_3.O
1 1
.names $false WBs_RD_DAT_LUT2_O_3.XA1
1 1
.names $false WBs_RD_DAT_LUT2_O_3.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT2_O_3.XAB
1 1
.names $false WBs_RD_DAT_LUT2_O_3.XB1
1 1
.names $true WBs_RD_DAT_LUT2_O_3.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(6) WBs_RD_DAT_LUT2_O_3.XSL
1 1
.names $false WBs_RD_DAT_LUT2_O_4.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_4.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_4.O
1 1
.names $false WBs_RD_DAT_LUT2_O_4.XA1
1 1
.names $false WBs_RD_DAT_LUT2_O_4.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT2_O_4.XAB
1 1
.names $false WBs_RD_DAT_LUT2_O_4.XB1
1 1
.names $true WBs_RD_DAT_LUT2_O_4.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(4) WBs_RD_DAT_LUT2_O_4.XSL
1 1
.names $false WBs_RD_DAT_LUT2_O_5.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_5.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_5.O
1 1
.names $false WBs_RD_DAT_LUT2_O_5.XA1
1 1
.names $true WBs_RD_DAT_LUT2_O_5.XA2
1 1
.names WBs_RD_DAT_LUT3_O_7_I0_LUT3_O.XSL WBs_RD_DAT_LUT2_O_5.XAB
1 1
.names $false WBs_RD_DAT_LUT2_O_5.XB1
1 1
.names $false WBs_RD_DAT_LUT2_O_5.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2.XA2 WBs_RD_DAT_LUT2_O_5.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2.XA2 WBs_RD_DAT_LUT2_O_5_I0
1 1
.names $false WBs_RD_DAT_LUT2_O_5_I0_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_5_I0_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_5_I0_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT2_O_5_I0_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT2_O_5_I0_LUT2_O.XA2
1 1
.names WBs_RD_DAT_LUT3_O_2.XB2 WBs_RD_DAT_LUT2_O_5_I0_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT2_O_5_I0_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT2_O_5_I0_LUT2_O.XB2
1 1
.names WBs_RD_DAT_LUT3_O_9.XAB WBs_RD_DAT_LUT2_O_5_I0_LUT2_O.XSL
1 1
.names WBs_RD_DAT_LUT3_O_7_I0_LUT3_O.XSL WBs_RD_DAT_LUT2_O_5_I1
1 1
.names $false WBs_RD_DAT_LUT2_O_5_I1_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_5_I1_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_5_I1_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT2_O_5_I1_LUT3_O.O
1 1
.names $false WBs_RD_DAT_LUT2_O_5_I1_LUT3_O.XA1
1 1
.names $false WBs_RD_DAT_LUT2_O_5_I1_LUT3_O.XA2
1 1
.names WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2 WBs_RD_DAT_LUT2_O_5_I1_LUT3_O.XAB
1 1
.names $false WBs_RD_DAT_LUT2_O_5_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XSL WBs_RD_DAT_LUT2_O_5_I1_LUT3_O.XB2
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O.XSL WBs_RD_DAT_LUT2_O_5_I1_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O.O
1 1
.names $false WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O.XB1
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O.XAB WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.XAB WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O_I2
1 1
.names $false WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XAB WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XA1 WBs_RD_DAT_LUT2_O_5_I1_LUT3_O_I2_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_LUT2_O_6.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_6.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_6.O
1 1
.names $true WBs_RD_DAT_LUT2_O_6.XA1
1 1
.names $false WBs_RD_DAT_LUT2_O_6.XA2
1 1
.names WBs_RD_DAT_LUT3_O_1.XB1 WBs_RD_DAT_LUT2_O_6.XAB
1 1
.names $true WBs_RD_DAT_LUT2_O_6.XB1
1 1
.names $true WBs_RD_DAT_LUT2_O_6.XB2
1 1
.names WBs_RD_DAT_LUT3_O_2.XB2 WBs_RD_DAT_LUT2_O_6.XSL
1 1
.names WBs_RD_DAT_LUT3_O_2.XB2 WBs_RD_DAT_LUT2_O_6_I0
1 1
.names $false WBs_RD_DAT_LUT2_O_6_I0_LUT2_I0.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_6_I0_LUT2_I0.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_6_I0_LUT2_I0.O
1 1
.names $false WBs_RD_DAT_LUT2_O_6_I0_LUT2_I0.XA1
1 1
.names $true WBs_RD_DAT_LUT2_O_6_I0_LUT2_I0.XA2
1 1
.names WBs_RD_DAT_LUT3_O_9.XAB WBs_RD_DAT_LUT2_O_6_I0_LUT2_I0.XAB
1 1
.names $false WBs_RD_DAT_LUT2_O_6_I0_LUT2_I0.XB1
1 1
.names $false WBs_RD_DAT_LUT2_O_6_I0_LUT2_I0.XB2
1 1
.names WBs_RD_DAT_LUT3_O_2.XB2 WBs_RD_DAT_LUT2_O_6_I0_LUT2_I0.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT2_O_6_I0_LUT2_I0_O
1 1
.names $false WBs_RD_DAT_LUT2_O_6_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_6_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_6_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT2_O_6_I0_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT2_O_6_I0_LUT3_O_I0 WBs_RD_DAT_LUT2_O_6_I0_LUT3_O.XA1
1 1
.names $false WBs_RD_DAT_LUT2_O_6_I0_LUT3_O.XA2
1 1
.names $false WBs_RD_DAT_LUT2_O_6_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT2_O_6_I0_LUT3_O.XB2
1 1
.names $false WBs_RD_DAT_LUT2_O_6_I0_LUT3_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_6_I0_LUT3_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_6_I0_LUT3_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT2_O_6_I0_LUT3_O_I0_LUT3_O.O
1 1
.names $false WBs_RD_DAT_LUT2_O_6_I0_LUT3_O_I0_LUT3_O.XA2
1 1
.names $false WBs_RD_DAT_LUT2_O_6_I0_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT2_O_6_I0_LUT3_O_I0_LUT3_O.XB2
1 1
.names $false WBs_RD_DAT_LUT2_O_7.I0
1 1
.names $false WBs_RD_DAT_LUT2_O_7.I1
1 1
.names $false WBs_RD_DAT_LUT2_O_7.O
1 1
.names $false WBs_RD_DAT_LUT2_O_7.XA1
1 1
.names $false WBs_RD_DAT_LUT2_O_7.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT2_O_7.XAB
1 1
.names $false WBs_RD_DAT_LUT2_O_7.XB1
1 1
.names $true WBs_RD_DAT_LUT2_O_7.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(1) WBs_RD_DAT_LUT2_O_7.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O.XA2
1 1
.names WBs_RD_DAT_LUT3_O_9.XAB WBs_RD_DAT_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O.XB1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O.XB2
1 1
.names WBs_RD_DAT_LUT3_O_I1 WBs_RD_DAT_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_1.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_1.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_1.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_1.O
1 1
.names WBs_RD_DAT_LUT3_O_1.XB1 WBs_RD_DAT_LUT3_O_1.XA1
1 1
.names WBs_RD_DAT_LUT3_O_1.XB1 WBs_RD_DAT_LUT3_O_1.XA2
1 1
.names WBs_RD_DAT_LUT3_O_I1 WBs_RD_DAT_LUT3_O_1.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT3_O_1.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_10.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_10.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_10.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_10.O
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_10.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_10.XA2
1 1
.names WBs_RD_DAT_LUT3_O_9.XAB WBs_RD_DAT_LUT3_O_10.XAB
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_10.XB1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_10.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(3) WBs_RD_DAT_LUT3_O_10.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_11.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_11.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_11.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_11.O
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_11.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_11.XA2
1 1
.names WBs_RD_DAT_LUT3_O_9.XAB WBs_RD_DAT_LUT3_O_11.XAB
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_11.XB1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_11.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(2) WBs_RD_DAT_LUT3_O_11.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_12.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_12.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_12.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_12.O
1 1
.names WBs_RD_DAT_LUT3_O_7_I0 WBs_RD_DAT_LUT3_O_12.XA1
1 1
.names WBs_RD_DAT_LUT3_O_7_I0 WBs_RD_DAT_LUT3_O_12.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT3_O_12.XAB
1 1
.names WBs_RD_DAT_LUT3_O_7_I0 WBs_RD_DAT_LUT3_O_12.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_12.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(0) WBs_RD_DAT_LUT3_O_12.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_2.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_2.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_2.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_2.O
1 1
.names WBs_RD_DAT_LUT3_O_2.XB2 WBs_RD_DAT_LUT3_O_2.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_2.XA2
1 1
.names WBs_RD_DAT_LUT3_O_9.XAB WBs_RD_DAT_LUT3_O_2.XAB
1 1
.names WBs_RD_DAT_LUT3_O_2.XB2 WBs_RD_DAT_LUT3_O_2.XB1
1 1
.names WBs_RD_DAT_LUT3_O_I1 WBs_RD_DAT_LUT3_O_2.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_3.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_3.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_3.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_3.O
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_3.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_3.XA2
1 1
.names WBs_RD_DAT_LUT3_O_9.XAB WBs_RD_DAT_LUT3_O_3.XAB
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_3.XB1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_3.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(15) WBs_RD_DAT_LUT3_O_3.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_4.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_4.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_4.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_4.O
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_4.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_4.XA2
1 1
.names WBs_RD_DAT_LUT3_O_9.XAB WBs_RD_DAT_LUT3_O_4.XAB
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_4.XB1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_4.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(13) WBs_RD_DAT_LUT3_O_4.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_5.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_5.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_5.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_5.O
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_5.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_5.XA2
1 1
.names WBs_RD_DAT_LUT3_O_9.XAB WBs_RD_DAT_LUT3_O_5.XAB
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_5.XB1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_5.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(11) WBs_RD_DAT_LUT3_O_5.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_6.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_6.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_6.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_6.O
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_6.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_6.XA2
1 1
.names WBs_RD_DAT_LUT3_O_9.XAB WBs_RD_DAT_LUT3_O_6.XAB
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_6.XB1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_6.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(9) WBs_RD_DAT_LUT3_O_6.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_7.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_7.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_7.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_7.O
1 1
.names WBs_RD_DAT_LUT3_O_7_I0 WBs_RD_DAT_LUT3_O_7.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_7.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(8) WBs_RD_DAT_LUT3_O_7.XAB
1 1
.names WBs_RD_DAT_LUT3_O_7_I0 WBs_RD_DAT_LUT3_O_7.XB1
1 1
.names WBs_RD_DAT_LUT3_O_7_I0 WBs_RD_DAT_LUT3_O_7.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2 WBs_RD_DAT_LUT3_O_7.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_7_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_7_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_7_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_7_I0_LUT3_O.O
1 1
.names $false WBs_RD_DAT_LUT3_O_7_I0_LUT3_O.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_7_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2.XA2 WBs_RD_DAT_LUT3_O_7_I0_LUT3_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_7_I0_LUT3_O.XB1
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL WBs_RD_DAT_LUT3_O_7_I0_LUT3_O.XB2
1 1
.names $false WBs_RD_DAT_LUT3_O_8.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_8.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_8.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_8.O
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_8.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_8.XA2
1 1
.names WBs_RD_DAT_LUT3_O_9.XAB WBs_RD_DAT_LUT3_O_8.XAB
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_8.XB1
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_8.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(7) WBs_RD_DAT_LUT3_O_8.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_9.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_9.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_9.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_9.O
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_9.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_9.XA2
1 1
.names WBs_RD_DAT_LUT3_O_9.XB2 WBs_RD_DAT_LUT3_O_9.XB1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(5) WBs_RD_DAT_LUT3_O_9.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O.O
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O.XB2
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O.XSL
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $true WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1.O
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1.XA1
1 1
.names $true WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1.XA2
1 1
.names $true WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1.XB1
1 1
.names $true WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1.XB2
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1.XSL
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1.O
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1.XA2
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1.XB1
1 1
.names $true WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1.XB2
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_I1_O
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1.O
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1.XA2
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1.XB2
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1.O
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1.XB2
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1.O
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_1_O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT3_I1_O
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O.O
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XA1 WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1.O
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1.XB1
1 1
.names $true WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1.XB2
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1.XSL
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0.O
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0.XB1
1 1
.names $true WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT2_I0_O
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XA1 WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_I1_O
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA2
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB2
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT2_O.O
1 1
.names $true WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT2_O.XA2
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT2_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT2_O.XB2
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_I1.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_I1.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_I1.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_I1.O
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_I1.XA1
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_I1.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_I1.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_I1.XB2
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O_I0_LUT2_O_I1_LUT3_I1.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XB2
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XSL
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0.O
1 1
.names $true WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0.XA1
1 1
.names $true WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0.XA2
1 1
.names $true WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_I0.XB2
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O.O
1 1
.names $true WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB2
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O.XSL
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O.XA2
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1 WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O.XB2
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O.XSL
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0.O
1 1
.names $true WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0.XA1
1 1
.names $true WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0.XAB
1 1
.names $true WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0.XB2
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1.O
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1.XA2
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1.XB1
1 1
.names $true WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_1_O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT2_I0_I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XA1 WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O.O
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O.XA2
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O.XB2
1 1
.names WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0.O
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.XSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0.XB1
1 1
.names $true WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_I0.XB2
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $true WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1.O
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL WBs_RD_DAT_LUT3_O_I1_LUT3_O_I1_LUT2_O_I0_LUT3_I1_O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.TBS WBs_WR_DAT(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D_LUT4_O.TBS WBs_WR_DAT(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D_LUT4_O.TBS WBs_WR_DAT(10)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D_LUT4_O.TBS WBs_WR_DAT(11)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D_LUT4_O.TBS WBs_WR_DAT(12)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D_LUT4_O.TBS WBs_WR_DAT(13)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TBS WBs_WR_DAT(14)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D_LUT4_O.TBS WBs_WR_DAT(15)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D_LUT4_O.TBS WBs_WR_DAT(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D_LUT4_O.TBS WBs_WR_DAT(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D_LUT4_O.TBS WBs_WR_DAT(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D_LUT4_O.TBS WBs_WR_DAT(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TBS WBs_WR_DAT(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D_LUT4_O.TBS WBs_WR_DAT(7)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D_LUT4_O.TBS WBs_WR_DAT(8)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D_LUT4_O.TBS WBs_WR_DAT(9)
1 1
.names $false clk_48mhz_prebuff_LUT3_O.I0
1 1
.names $false clk_48mhz_prebuff_LUT3_O.I1
1 1
.names $false clk_48mhz_prebuff_LUT3_O.I2
1 1
.names $false clk_48mhz_prebuff_LUT3_O.O
1 1
.names clk_48mhz_prebuff_LUT3_O_I0 clk_48mhz_prebuff_LUT3_O.XA1
1 1
.names clk_48mhz_prebuff_LUT3_O_I0 clk_48mhz_prebuff_LUT3_O.XA2
1 1
.names clk_switch_0.clk_in1 clk_48mhz_prebuff_LUT3_O.XAB
1 1
.names clk_48mhz_prebuff_LUT3_O_I0 clk_48mhz_prebuff_LUT3_O.XB1
1 1
.names $false clk_48mhz_prebuff_LUT3_O.XB2
1 1
.names clk_switch_0.dff_clk1n_LUT2_I0.XSL clk_48mhz_prebuff_LUT3_O.XSL
1 1
.names i1_LUT3_O.XB1 clk_switch_0.clk_in0
1 1
.names $false clk_switch_0.clk_in1_LUT2_O.I0
1 1
.names $false clk_switch_0.clk_in1_LUT2_O.I1
1 1
.names $false clk_switch_0.clk_in1_LUT2_O.O
1 1
.names $false clk_switch_0.clk_in1_LUT2_O.XA1
1 1
.names $true clk_switch_0.clk_in1_LUT2_O.XA2
1 1
.names $true clk_switch_0.clk_in1_LUT2_O.XB1
1 1
.names $true clk_switch_0.clk_in1_LUT2_O.XB2
1 1
.names i1_LUT3_O.XSL clk_switch_0.clk_in1_LUT2_O.XSL
1 1
.names clk_switch_0.dff_clk0n_LUT2_I1_1.XAB clk_switch_0.dff_clk0n
1 1
.names $false clk_switch_0.dff_clk0n_LUT2_I1.I0
1 1
.names $false clk_switch_0.dff_clk0n_LUT2_I1.I1
1 1
.names $false clk_switch_0.dff_clk0n_LUT2_I1.O
1 1
.names $false clk_switch_0.dff_clk0n_LUT2_I1.XA1
1 1
.names $true clk_switch_0.dff_clk0n_LUT2_I1.XA2
1 1
.names clk_switch_0.dff_clk0n_LUT2_I1_1.XAB clk_switch_0.dff_clk0n_LUT2_I1.XAB
1 1
.names $false clk_switch_0.dff_clk0n_LUT2_I1.XB1
1 1
.names $false clk_switch_0.dff_clk0n_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O.XAB clk_switch_0.dff_clk0n_LUT2_I1.XSL
1 1
.names $false clk_switch_0.dff_clk0n_LUT2_I1_1.I0
1 1
.names $false clk_switch_0.dff_clk0n_LUT2_I1_1.I1
1 1
.names $false clk_switch_0.dff_clk0n_LUT2_I1_1.O
1 1
.names $false clk_switch_0.dff_clk0n_LUT2_I1_1.XA1
1 1
.names $false clk_switch_0.dff_clk0n_LUT2_I1_1.XA2
1 1
.names $false clk_switch_0.dff_clk0n_LUT2_I1_1.XB1
1 1
.names $true clk_switch_0.dff_clk0n_LUT2_I1_1.XB2
1 1
.names i1_LUT3_O.XB1 clk_switch_0.dff_clk0n_LUT2_I1_1.XSL
1 1
.names $false clk_switch_0.dff_clk0n_dff_Q_CLK_inv_Q.A
1 1
.names $false clk_switch_0.dff_clk0n_dff_Q_CLK_inv_Q.Q
1 1
.names clk_switch_0.dff_clk1n_LUT2_I0.XSL clk_switch_0.dff_clk1n
1 1
.names $false clk_switch_0.dff_clk1n_LUT2_I0.I0
1 1
.names $false clk_switch_0.dff_clk1n_LUT2_I0.I1
1 1
.names $false clk_switch_0.dff_clk1n_LUT2_I0.O
1 1
.names $true clk_switch_0.dff_clk1n_LUT2_I0.XA1
1 1
.names $false clk_switch_0.dff_clk1n_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O.XAB clk_switch_0.dff_clk1n_LUT2_I0.XAB
1 1
.names $false clk_switch_0.dff_clk1n_LUT2_I0.XB1
1 1
.names $false clk_switch_0.dff_clk1n_LUT2_I0.XB2
1 1
.names $false clk_switch_0.dff_clk1n_dff_Q_CLK_inv_Q.A
1 1
.names $false clk_switch_0.dff_clk1n_dff_Q_CLK_inv_Q.Q
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O.XAB clk_switch_0.sel
1 1
.names i1_LUT3_O.XSL i1
1 1
.names $false i1_LUT3_O.I0
1 1
.names $false i1_LUT3_O.I1
1 1
.names $false i1_LUT3_O.I2
1 1
.names $false i1_LUT3_O.O
1 1
.names $false i1_LUT3_O.XA1
1 1
.names i1_LUT3_O.XB1 i1_LUT3_O.XA2
1 1
.names $false i1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_7_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.FIFO_m2u_din(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_6_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.FIFO_m2u_din(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_5_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.FIFO_m2u_din(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_4_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.FIFO_m2u_din(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_3_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.FIFO_m2u_din(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_2_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.FIFO_m2u_din(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_1_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.FIFO_m2u_din(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.FIFO_m2u_din(7)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7.XSL u_AL4S3B_FPGA_IP.FIFO_m2u_dout(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6.XSL u_AL4S3B_FPGA_IP.FIFO_m2u_dout(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5.XSL u_AL4S3B_FPGA_IP.FIFO_m2u_dout(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4.XSL u_AL4S3B_FPGA_IP.FIFO_m2u_dout(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3.XSL u_AL4S3B_FPGA_IP.FIFO_m2u_dout(4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2.XSL u_AL4S3B_FPGA_IP.FIFO_m2u_dout(5)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1.XSL u_AL4S3B_FPGA_IP.FIFO_m2u_dout(6)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O.XSL u_AL4S3B_FPGA_IP.FIFO_m2u_dout(7)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.FIFO_m2u_popflag(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.FIFO_m2u_popflag(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.FIFO_m2u_popflag(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.FIFO_m2u_popflag(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.FIFO_u2m_din(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.FIFO_u2m_din(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.FIFO_u2m_din(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.FIFO_u2m_din(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.FIFO_u2m_din(4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.FIFO_u2m_din(5)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.FIFO_u2m_din(6)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.FIFO_u2m_din(7)
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O.XAB u_AL4S3B_FPGA_IP.FIFO_u2m_dout(4)
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O.XAB u_AL4S3B_FPGA_IP.FIFO_u2m_dout(5)
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O.XAB u_AL4S3B_FPGA_IP.FIFO_u2m_dout(6)
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O.XAB u_AL4S3B_FPGA_IP.FIFO_u2m_dout(7)
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3_F_LUT3_O.XSL u_AL4S3B_FPGA_IP.FIFO_u2m_popflag(0)
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2_F_LUT3_O.XSL u_AL4S3B_FPGA_IP.FIFO_u2m_popflag(1)
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1_F_LUT3_O.XSL u_AL4S3B_FPGA_IP.FIFO_u2m_popflag(2)
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XSL u_AL4S3B_FPGA_IP.FIFO_u2m_popflag(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Async_Flush
1 1
.names $true u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.Clk_En
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A1_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A1_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A1_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A1_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A1_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A1_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A1_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A1_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A1_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A1_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A1_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A1_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A1_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A1_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A1_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A1_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A1_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A1_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A2_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A2_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A2_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A2_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A2_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A2_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A2_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A2_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A2_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A2_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A2_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A2_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A2_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A2_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A2_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A2_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A2_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A2_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A2_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A2_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A2_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.A2_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.ASYNC_FLUSH_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.ASYNC_FLUSH_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.ASYNC_FLUSH_S0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.ASYNC_FLUSH_S1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.Almost_Empty_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.Almost_Full_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.CLK1EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.CLK1EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.CLK1S_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.CLK1S_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.CLK1_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.CLK1_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.CLK2EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.CLK2EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.CLK2S_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.CLK2S_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.CLK2_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.CLK2_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.CONCAT_EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.CONCAT_EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.CS1_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.CS1_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.CS2_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.CS2_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.DIR_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.DIR_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.DS
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.DS_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.FIFO_EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.FIFO_EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.LS
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.LS_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.P1_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.P1_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.P2_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.P2_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.PIPELINE_RD_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.PIPELINE_RD_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.POP_FLAG_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.POP_FLAG_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.POP_FLAG_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.POP_FLAG_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.PUSH_FLAG_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.PUSH_FLAG_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.PUSH_FLAG_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.PUSH_FLAG_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RD_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RD_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RD_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RD_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RD_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RD_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RD_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RD_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RD_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RD_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RD_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RD_0[11]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RD_0[12]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RD_0[13]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RD_0[14]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RD_0[15]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RD_0[16]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RD_0[17]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RMA[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RMA[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RMA[2]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RMA[3]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RMB[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RMB[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RMB[2]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RMB[3]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RMEA
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.RMEB
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.SD
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.SD_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.SYNC_FIFO_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.SYNC_FIFO_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.TEST1A
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.TEST1B
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_0[11]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_0[12]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_0[13]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_0[14]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_0[15]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_0[16]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_0[17]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_1[11]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_1[12]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_1[13]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_1[14]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_1[15]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_1[16]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WD_1[17]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WEN1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WEN1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WEN1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WEN1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WIDTH_SELECT1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WIDTH_SELECT1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WIDTH_SELECT1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WIDTH_SELECT1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WIDTH_SELECT2_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WIDTH_SELECT2_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WIDTH_SELECT2_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST.WIDTH_SELECT2_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A1_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A1_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A1_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A1_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A1_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A1_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A1_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A1_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A1_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A1_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A1_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A1_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A1_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A1_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A1_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A1_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A1_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A1_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A2_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A2_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A2_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A2_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A2_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A2_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A2_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A2_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A2_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A2_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A2_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A2_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A2_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A2_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A2_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A2_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A2_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A2_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A2_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A2_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A2_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.A2_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.ASYNC_FLUSH_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.ASYNC_FLUSH_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.ASYNC_FLUSH_S0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.ASYNC_FLUSH_S1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.Almost_Empty_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.Almost_Full_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.CLK1EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.CLK1EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.CLK1S_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.CLK1S_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.CLK1_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.CLK1_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.CLK2EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.CLK2EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.CLK2S_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.CLK2S_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.CLK2_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.CLK2_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.CONCAT_EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.CONCAT_EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.CS1_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.CS1_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.CS2_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.CS2_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.DIR_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.DIR_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.DS
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.DS_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.FIFO_EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.FIFO_EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.LS
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.LS_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.P1_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.P1_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.P2_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.P2_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.PIPELINE_RD_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.PIPELINE_RD_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.POP_FLAG_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.POP_FLAG_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.POP_FLAG_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.POP_FLAG_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.PUSH_FLAG_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.PUSH_FLAG_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.PUSH_FLAG_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.PUSH_FLAG_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RD_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RD_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RD_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RD_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RD_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RD_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RD_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RD_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RD_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RD_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RD_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RD_0[11]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RD_0[12]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RD_0[13]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RD_0[14]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RD_0[15]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RD_0[16]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RD_0[17]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RMA[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RMA[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RMA[2]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RMA[3]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RMB[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RMB[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RMB[2]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RMB[3]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RMEA
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.RMEB
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.SD
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.SD_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.SYNC_FIFO_0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.SYNC_FIFO_1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.TEST1A
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.TEST1B
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_0[11]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_0[12]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_0[13]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_0[14]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_0[15]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_0[16]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_0[17]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_1[11]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_1[12]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_1[13]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_1[14]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_1[15]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_1[16]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WD_1[17]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WEN1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WEN1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WEN1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WEN1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WIDTH_SELECT1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WIDTH_SELECT1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WIDTH_SELECT1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WIDTH_SELECT1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WIDTH_SELECT2_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WIDTH_SELECT2_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WIDTH_SELECT2_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST.WIDTH_SELECT2_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I2 u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I0 u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XAB u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I0_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2 u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XSL u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.POP_LUT3_O_I2_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_ACK
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2.XAB u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved
1 1
.names u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.XAB u_AL4S3B_FPGA_IP.WBs_CYC
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_STB u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1_O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_B_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_B_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_B_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_B_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_B_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_B_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_B_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_B_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_10_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_B_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O_I1 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O_I1_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_10_C_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_B_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_B_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_B_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_B_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_B_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_B_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_B_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_B_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_11_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_B_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O_I1 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O_I1_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_11_C_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_B_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_B_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_B_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_B_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_B_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_B_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_B_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_B_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_1_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_B_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_C_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_C_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_C_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_C_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_C_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_C_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_C_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_C_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_C_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_1_C_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_B_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_B_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_B_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_B_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_B_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_B_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_B_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_B_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_2_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_B_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_C_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_C_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_C_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_C_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_C_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_C_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_C_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_C_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_C_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_2_C_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_B_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_B_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_B_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_B_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_B_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_B_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_B_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_B_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_3_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_B_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_C_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_C_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_C_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_C_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_C_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_C_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_C_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_C_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_C_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_3_C_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_A_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_B_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_B_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_B_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_B_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_B_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_B_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_B_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_B_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_4_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_B_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_C_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_C_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_C_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_C_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_C_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_C_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_C_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_C_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_C_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_4_C_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_B_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_B_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_B_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_B_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_B_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_B_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_B_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_B_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_5_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_B_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_C_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_C_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_C_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_C_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_C_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_C_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_C_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_C_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_C_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_5_C_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_A_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_A_LUT1_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_B_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_B_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_B_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_B_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_B_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_B_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_B_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_B_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_6_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_B_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_C_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_C_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_C_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_C_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_C_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_C_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_C_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_C_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_C_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_6_C_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_B_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_B_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_B_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_B_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_B_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_B_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_B_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_B_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_7_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_B_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_C_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_C_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_C_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_C_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_C_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_C_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_C_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_C_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_C_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_7_C_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_B_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_B_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_B_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_B_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_B_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_B_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_B_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_B_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_8_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_B_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O_I1 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O_I1_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_8_C_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_B_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_B_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_B_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_B_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_B_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_B_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_B_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_B_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_B_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O_I1 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O_I1_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_9_C_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_B_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_B_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_B_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_B_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_B_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_B_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_B_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_B_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_B_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux4x0_Q_C_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q.E
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q.F
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q.G
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q.H
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q.S2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1.E
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1.F
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1.G
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1.H
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1.S2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1_F_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1_F_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1_F_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1_F_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1_F_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1_F_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1_F_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1_F_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_1_F_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2.E
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2.F
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2.G
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2.H
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2.S2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2_F_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2_F_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2_F_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2_F_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2_F_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2_F_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2_F_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2_F_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_2_F_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3.A
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3.B
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3.C
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3.D
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3.E
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3.F
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3.G
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3.H
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3.Q
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3.S0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3.S1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3.S2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3_F_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3_F_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3_F_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3_F_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3_F_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3_F_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3_F_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3_F_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_3_F_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB1 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_mux8x0_Q_F_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.WBs_WE
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_1.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_1.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_1.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_I1_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en_dffc_Q_D_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_1_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_1_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_1_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_2_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_2_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_2_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_2_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_2_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_3_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_3_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_3_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_3_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_3_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_3_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_3_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_3_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_3_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_4_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_4_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_4_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_4_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_4_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_5_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_5_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_5_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_5_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_5_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_5_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_5_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_5_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_5_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_6_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_6_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_6_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_6_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_6_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_6_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_6_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_6_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_6_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_7_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_7_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_7_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_7_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_7_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_7_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_7_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_7_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_7_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.M2U_FIFO_WDATA_reg_dffc_Q_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_15_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_14_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_5_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(10)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_4_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(11)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_3_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(12)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_2_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(13)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_1_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(14)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(15)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_13_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_12_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_11_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_10_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_8_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(7)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_7_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(8)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_6_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg(9)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_10_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_10_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_10_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_10_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_10_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_10_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_10_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_10_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_10_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_11_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_11_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_11_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_11_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_11_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_11_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_11_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_11_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_11_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_12_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_12_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_12_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_12_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_12_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_12_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_12_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_12_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_12_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_13_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_13_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_13_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_13_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_13_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_13_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_13_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_13_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_13_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_14_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_14_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_14_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_14_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_14_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_14_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_14_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_14_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_14_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_15_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_15_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_15_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_15_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_15_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_15_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_15_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_15_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_15_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_1_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_1_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_1_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_2_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_2_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_2_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_2_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_2_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_3_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_3_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_3_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_3_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_3_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_3_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_3_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_3_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_3_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_4_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_4_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_4_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_4_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_4_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_5_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_5_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_5_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_5_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_5_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_5_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_5_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_5_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_5_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_6_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_6_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_6_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_6_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_6_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_6_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_6_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_6_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_6_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_7_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_7_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_7_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_7_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_7_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_7_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_7_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_7_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_7_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_8_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_8_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_8_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_8_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_8_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_8_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_8_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_8_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_8_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_9_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg_dffc_Q_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(10)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(11)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(12)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(13)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(14)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(15)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(5)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(6)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(7)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(8)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_o(9)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_10_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_11_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_1_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_2_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_3_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_4_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_5_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_6_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_7_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_8_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_9_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffc_Q_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_1_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_2_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_3_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg_dffp_Q_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.TA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.TA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(6) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_I1_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I0_LUT4_I0_O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](7) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I0_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](7) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](7) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](6) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I0_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT3_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT3_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT3_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT3_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT3_I0.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT3_I0.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](3) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I1_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I2_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](6) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](7) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I3_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I3_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I3_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I3_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I3_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](4) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I3_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I3_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I3_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7](5) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I0_LUT4_O_I3_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](5) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](6) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I1_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](5) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](4) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I2_LUT3_O_I0_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](3) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](4) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](3) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](3) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](3) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I1_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I1_LUT4_O_I3_LUT4_O_I3_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(5) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(6) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I0_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(5) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(4) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(3) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I2_LUT4_O_I3_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(3) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(4) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(5) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length(4) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.all_data_sent_LUT3_O_I2_LUT4_O_I3_LUT3_O_I0_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(5)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(6)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bRequest(7)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bmRequestType(7)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(5)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(6)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent(7)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O_I0_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_1_D_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_2_D_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_3_D_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_4_D_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_6_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_7_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent_dffe_Q_D_LUT3_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state(2)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_1_B_mux4x0_Q_S0_LUT2_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O_I1_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_A_LUT3_O_I1_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I0_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_B_LUT3_O_I1_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_2_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I1_LUT2_O_I0_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I2_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_B_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_C_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_C_LUT1_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT3_O_I1_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_I3 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0.TBS
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_I3_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_I3_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_I3_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_I3_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_I3_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_I3_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_I3_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_I3_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_I3_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_I3_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_D_LUT2_O_I0_LUT4_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S0_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S1_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next_mux4x0_Q_S1_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O_I2_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_I0_LUT3_O_I2_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_in_data_transfer_done.in_q_LUT2_I0_O_LUT3_I2_O_LUT3_I0_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0](0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O_I3_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I0_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](5) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](5) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](4) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](5) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](5) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](3) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I1_LUT2_O_I1_LUT3_O_I1_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](4) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I2_LUT3_O_I0_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](4) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](4) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](5) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](3) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](3) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](3) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](3) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I0_LUT4_O_I0_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](3) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](3) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I0_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I1_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I3_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I3_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I3_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I3_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I3_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I3_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I3_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I3_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I1_LUT4_O_I3_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](4) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](4) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_LUT4_O_I3_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.detect_pkt_end.in_q
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(5)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i(6)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_1_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_1_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_1_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(5) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_1_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_2_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_2_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_2_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_2_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_2_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(4) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_2_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_3_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_3_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_3_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_3_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_3_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_3_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_3_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_3_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_3_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(3) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_3_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_4_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_5_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_5_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_5_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_5_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_5_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_5_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_5_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_5_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_5_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_5_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_6_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_6_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_6_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_6_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_6_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_6_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_6_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_6_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_6_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_6_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr(6) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i_dffc_Q_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I0_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](4) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](5) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](6) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](7) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT3_I1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_I3_I1_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_stall_dff_Q_D_LUT2_O_I1_LUT4_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(5)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(6)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data(7)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I0.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I0.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2_I1_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid_LUT2_I0_O_LUT3_I2_I1_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(24) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_I0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(25) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_I0_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_I1_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(11) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(12) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(13) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(14) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_EN_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_EN_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_EN_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_EN_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_EN_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_EN_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_EN_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_EN_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_setup_dffe_Q_EN_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](6) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](4) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](5) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](7) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](3) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6](2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0]_dffe_Q_EN_LUT2_O_I0_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3](3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(5)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr(6)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_1_D_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I2_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_I0_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT3_I2.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I0_O_LUT4_I2_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I1.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I1.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT2_I1_O_LUT3_I1_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_2_D_LUT4_O_I3_LUT3_O_I0_LUT2_O_I1_LUT3_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_C_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_C_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_3_D_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_4_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C.S1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_1_O_mux4x0_C_B_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D.S1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_A_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_A_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_A_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_A_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_A_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_A_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_A_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_A_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_A_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_C_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_C_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_C_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_C_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_C_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_C_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_C_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_C_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_C_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_C_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q.S1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A_LUT2_I0.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A_LUT2_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A_LUT2_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A_LUT2_I0.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_A_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_B_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_B_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_B_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_B_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_B_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_B_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_B_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_B_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_B_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_B_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_C_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_C_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_C_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_C_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_C_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_C_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_C_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_C_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_C_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_C_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A.S1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_C_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_B_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_B_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_B_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_B_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_B_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_B_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_B_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_B_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_B_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_C_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_C_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_C_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_C_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_C_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_C_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_C_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_C_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q_A_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q_A_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q_A_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q_A_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q_A_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q_A_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q_A_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q_A_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q_A_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux4x0_Q_D_mux4x0_A_Q_mux4x0_Q_A_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q.E
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q.F
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q.G
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q.H
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q.S2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_A_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_A_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_A_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_A_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_A_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_A_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_A_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_A_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_A_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_B_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_B_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_B_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_B_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_B_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_B_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_B_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_B_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_B_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_C_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_C_LUT1_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_G_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_I1_O_mux4x0_D_Q_mux8x0_Q_G_LUT1_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_5_D_LUT4_O_I3_LUT2_O_I1_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6_D_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_6_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_1.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_1.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_1.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_1.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_1.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_1.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_1.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_2.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_2.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_2.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_2.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_2.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_2.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_2.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_3.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_3.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_3.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_3.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_3.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_3.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_3.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_4.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_4.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_4.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_4.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_4.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_4.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_4.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_5.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_5.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_5.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_5.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_5.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_5.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_5.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_5_B_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_5_B_LUT1_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_1.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_1.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_2.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_2.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_2.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_2.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_2.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_2.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_1.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_1.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_1.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_1.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_I0_O_LUT2_I1_1_O_mux4x0_S0_B_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT2_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I0_LUT4_O_I3_LUT3_I0.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr_dffe_Q_D_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_2_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_2_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_2_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_2_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_2_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_2_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_2_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_2_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_2_D_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_6_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_4_D_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_6_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_5_D_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_6_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_6_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_6_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_6_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_6_D_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_6_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_6_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_6_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_I1.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I0_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length_dffe_Q_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT3_I2.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT3_I2.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT2_I0.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT3_I2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT3_I2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT3_I2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT3_I2.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT3_I2.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT3_I2.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT3_I2.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr_LUT3_I2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr(2)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_1_D_LUT3_O_I2_LUT3_I0.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_2_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I0.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_I1.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_data_addr_dffc_Q_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.serial_out_ep_data_avail
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.bit_strobe
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.out_tx_pkt_start
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_data_put
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_end
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(22) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(23) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(16) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(11) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(12) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(16) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I1_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(15) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(20) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(20) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(20) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(20) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(15) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I0_LUT4_O.TB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(19) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(17) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(18) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(21) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I0_O_LUT3_I2_O_LUT2_I1_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I1.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(23) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(24) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I1.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT2_I0_O_LUT3_I1_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(23) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT2_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT2_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT2_I1.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT2_I1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT2_I1.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT2_I1_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_I1_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_I0_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_I0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_1_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_I0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT2_I1_O_LUT3_I2_O_LUT2_I1_O_LUT4_I1_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(3) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(3) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I0_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(25) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(22) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(24) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I1_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_I1_O_LUT4_I0.TBS
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_I3_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.rx_pkt_valid_LUT3_I0_O_LUT4_I2_O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(5)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(6)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_H_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data(7)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_avail
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_data_get
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.tx_pkt_start
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.RA_Int(4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle(2)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_2_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_dff_Q_D_LUT4_O_I0_LUT3_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_mux4x0_A.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_mux4x0_A.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_mux4x0_A.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_mux4x0_A.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_mux4x0_A.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_mux4x0_A.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle_mux4x0_A.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.endp_free(0)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.endp_free(1)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O_I2_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O_I2_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O_I2_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_1_D_LUT4_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_2_D_LUT4_O_I2_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O_I2_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O_I2_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O_I2_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_3_D_LUT4_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O_I2_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_4_D_LUT4_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5_D_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5_D_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5_D_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_5_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I1(5) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0]_dffe_Q_D_LUT4_O_I3_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_1_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_2_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_3_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_4_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_5_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2]_dffe_Q_D_LUT4_O.TB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A1_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A1_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A1_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A1_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A1_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A1_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A1_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A1_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A1_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A1_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A1_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A1_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A1_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A1_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A1_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A1_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A1_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A1_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A2_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A2_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A2_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A2_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A2_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A2_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A2_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A2_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A2_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A2_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A2_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A2_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A2_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A2_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A2_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A2_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A2_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A2_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A2_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A2_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A2_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.A2_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.ASYNC_FLUSH_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.ASYNC_FLUSH_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.ASYNC_FLUSH_S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.ASYNC_FLUSH_S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.CLK1EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.CLK1EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.CLK1S_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.CLK1S_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.CLK1_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.CLK1_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.CLK2EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.CLK2EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.CLK2S_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.CLK2S_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.CLK2_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.CLK2_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.CONCAT_EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.CONCAT_EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.CS1_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.CS1_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.CS2_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.CS2_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.DIR_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.DIR_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.DS
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.DS_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.FIFO_EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.FIFO_EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.LS
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.LS_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.P1_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.P1_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.P2_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.P2_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.PIPELINE_RD_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.PIPELINE_RD_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[11]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[12]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[13]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[14]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[15]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[16]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[17]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RMA[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RMA[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RMA[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RMA[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RMB[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RMB[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RMB[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RMB[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RMEA
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.RMEB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.SD
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.SD_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.SYNC_FIFO_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.SYNC_FIFO_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.TEST1A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.TEST1B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[11]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[12]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[13]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[14]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[15]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[16]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[17]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[11]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[12]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[13]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[14]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[15]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[16]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[17]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WEN1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WEN1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WEN1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WEN1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WIDTH_SELECT1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WIDTH_SELECT1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WIDTH_SELECT1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WIDTH_SELECT1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WIDTH_SELECT2_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WIDTH_SELECT2_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WIDTH_SELECT2_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST.WIDTH_SELECT2_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_1.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_1.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_1.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_1.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_1.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_1.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_1.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_2.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_2.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_2.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_2.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_2.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_2.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_2.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_3.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_3.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_3.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_3.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_3.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_3.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_3.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_4.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_4.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_4.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_4.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_4.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_4.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA_mux4x0_Q_4.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_1.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_1.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_2.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_2.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_2.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_2.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_2.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_2.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_3.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_3.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_3.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_3.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_3.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_3.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_3.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_3.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_3.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_3.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_4.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_4.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_4.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_4.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_4.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_4.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_4.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_4.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_4.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA_LUT3_O_4.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I1_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I1_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_B_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_B_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_B_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_B_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_B_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_B_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_B_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_B_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_B_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_B_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_D_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_1_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I1_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_C u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_E u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I2_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_C_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_2_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I1_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I1_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_A_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_C_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_C_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_C_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_C_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_C_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_C_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_C_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_3_I0_LUT3_O_I2_LUT2_O_I0_LUT3_O_I2_LUT2_O_I0_mux4x0_Q_C_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q.E
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q.F
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q.G
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q.H
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q.S2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I0_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_B_LUT3_O_I1_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_E_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_E_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_mux4x0_B.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_mux4x0_B.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_mux4x0_B.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_mux4x0_B.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_mux4x0_B.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_mux4x0_B.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I1_mux4x0_B.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_mux4x0_C.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_mux4x0_C.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_mux4x0_C.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_mux4x0_C.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_mux4x0_C.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_mux4x0_C.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_mux4x0_C.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_mux4x0_C_B_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_mux4x0_C_B_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_mux4x0_C_B_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_mux4x0_C_B_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_mux4x0_C_B_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_mux4x0_C_B_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_mux4x0_C_B_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_mux4x0_C_B_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_mux4x0_C_B_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_D_LUT3_O_I2_mux4x0_C_B_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_E_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_E_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_E_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_E_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_E_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_E_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_E_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_4_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux8x0_Q_E_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_5_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_6_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_A_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_A_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_A_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_A_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_A_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_A_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_A_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_A_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_A_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_A_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_C_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_C_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_C_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_C_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_C_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_C_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_C_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_C_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_C_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_7_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_A_mux4x0_Q_C_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_I1.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_B_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I2_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD_LUT3_O_I0_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_mux4x0_Q_S0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O_I2_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O_I2_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WEN_LUT4_O_I2_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0](5)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1](5)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1]_dffe_Q_EN_LUT1_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I2_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2](0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2](1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2](2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2](3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2](4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2](5)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0](0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0](1)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O_I2_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O_I2_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O_I2_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O_I2_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O_I2_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O_I2_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_1_D_LUT3_O_I2_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q_S0_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0]_dff_Q_D_LUT3_O_I2_mux4x0_Q_S0_LUT1_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1](0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1](1)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_1_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_1_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_1_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_1_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_1_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_1_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_1_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_1_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1](0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_1_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1](1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1]_dff_Q_D_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2](0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2](1)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_LUT3_I0.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_LUT3_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_LUT3_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_LUT3_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_LUT3_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_LUT3_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_LUT3_I0.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_1_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_1_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_1_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_1_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_1_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_1_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_1_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_1_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2](0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_1_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2](1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2]_dff_Q_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_1.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_1.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_1.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_1.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_1.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_1.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_1.S1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_1_A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT1_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT2_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_S0_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[1]_mux4x0_Q_S0_LUT1_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_1.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_1.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_1.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_1.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_1.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_1.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_1.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_1_A_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_1_A_LUT1_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(25) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(25) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(24) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_I2_O_LUT2_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(12) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(11) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_C_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_S0_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state_next[2]_mux4x0_Q_S0_LUT1_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_ep_acked(0)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_ep_data_free(0)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_ep_data_free(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_C_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT2_I0.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT2_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT2_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_C_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT2_I0.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(25) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(24) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_token_received_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state(1)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O_I2_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O_I2_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O_I2_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_dff_Q_D_LUT3_O_I2_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next(0)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_LUT2_I0.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_LUT2_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_LUT2_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_LUT2_I0.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_C_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_C_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_C_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_C_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_C_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_C_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_C_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_C_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I1(5) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I1(5) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_S0_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_next_mux4x0_Q_S0_LUT1_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I1(5) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I1(5) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I1_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I1_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I1_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I1_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I1_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I1_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I1_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I2_LUT3_O_I1_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I1_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I0_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I2_LUT3_O_I1_LUT2_O_I1_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I1_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I2_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I1_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_i_LUT4_O_I3_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.WA_Int(4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_ep_busy
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_ep_busy_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_ep_busy_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_ep_busy_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_ep_busy_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_ep_busy_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_ep_busy_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0](0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_ep_busy_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_ep_busy_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_ep_busy_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_ep_busy_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle(1)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_1_D_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_D_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle_dff_Q_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0](5)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1](5)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_1.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_1.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_1_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_2_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_3.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_3.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_3.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_3.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_3.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_3.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_3.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_3.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_3.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_3.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I1_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0]_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_3.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_1.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_3.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_1.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I0_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I0_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_3.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT2_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_3.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_1.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_1.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_3.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_1.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_3.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_I1.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_I1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_I1.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_I1_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_2_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_3.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_3.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_3.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_3.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_3.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_3.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_3.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_3.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_3.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1]_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A1_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A1_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A1_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A1_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A1_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A1_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A1_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A1_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A1_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A1_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A1_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A1_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A1_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A1_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A1_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A1_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A1_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A1_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A2_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A2_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A2_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A2_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A2_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A2_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A2_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A2_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A2_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A2_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A2_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A2_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A2_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A2_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A2_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A2_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A2_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A2_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A2_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A2_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A2_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.A2_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.ASYNC_FLUSH_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.ASYNC_FLUSH_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.ASYNC_FLUSH_S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.ASYNC_FLUSH_S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.CLK1EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.CLK1EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.CLK1S_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.CLK1S_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.CLK1_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.CLK1_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.CLK2EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.CLK2EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.CLK2S_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.CLK2S_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.CLK2_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.CLK2_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.CONCAT_EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.CONCAT_EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.CS1_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.CS1_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.CS2_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.CS2_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.DIR_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.DIR_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.DS
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.DS_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.FIFO_EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.FIFO_EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.LS
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.LS_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.P1_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.P1_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.P2_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.P2_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.PIPELINE_RD_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.PIPELINE_RD_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[11]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[12]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[13]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[14]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[15]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[16]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RD_0[17]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RMA[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RMA[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RMA[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RMA[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RMB[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RMB[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RMB[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RMB[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RMEA
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.RMEB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.SD
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.SD_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.SYNC_FIFO_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.SYNC_FIFO_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.TEST1A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.TEST1B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[11]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[12]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[13]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[14]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[15]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[16]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_0[17]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[11]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[12]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[13]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[14]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[15]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[16]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WD_1[17]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WEN1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WEN1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WEN1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WEN1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WIDTH_SELECT1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WIDTH_SELECT1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WIDTH_SELECT1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WIDTH_SELECT1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WIDTH_SELECT2_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WIDTH_SELECT2_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WIDTH_SELECT2_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST.WIDTH_SELECT2_1[1]
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_1.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_2.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_3.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA_LUT4_O_4.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](4) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_1.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](3) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_1.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_2.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_2.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_2.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_2.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_2.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_2.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_3.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_3.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_3.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_3.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_3.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_3.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_3.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_3.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_3.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_3.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_4.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_4.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_4.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_4.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_4.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_4.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_4.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_4.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_4.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA_LUT3_O_4.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0](5) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O_I0_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WEN_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_1_D_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_2_D_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_3_D_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_4_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_4_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_4_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_4_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_4_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5_D_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_5_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0]_dffe_Q_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1](5)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1]_dffe_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O_I3_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0](1)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_1_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_1_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_1_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_1_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_1_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_1_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_1_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_1_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_1_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0]_dff_Q_D_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1](0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1](1)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_1_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_1_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_1_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_1_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_1_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_1_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_1_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_1_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_1_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1]_dff_Q_D_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0](0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0](1)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT2_I0.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT2_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT2_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT2_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT2_I0.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_LUT3_I0.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_A_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_A_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_A_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_A_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_A_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_A_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_A_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_A_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_A_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_A_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_A_LUT3_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT3_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT3_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT3_I1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT3_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT3_I1.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT3_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT3_I1.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT3_I1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT3_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_1_B_LUT3_O_I0_LUT3_I1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_S0_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0]_mux4x0_Q_S0_LUT1_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1](0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1](1)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT2_I0.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT2_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT2_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT2_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT2_I0.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_LUT4_I0.TBS
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_A_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_I1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(12) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(11) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_1_B_LUT3_O_I1_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0_I1_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0_I1_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0_I1_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0_I1_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0_I1_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0_I1_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_I0_I1_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT3_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O_I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O_I3_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O_I3_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O_I3_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O_I3_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O_I3_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O_I3_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O_I3_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O_I3_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_A_LUT3_O_I2_LUT4_O_I3_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_S0_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1]_mux4x0_Q_S0_LUT1_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_I2_O_LUT2_I0_O_LUT3_I0_1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer_dffe_Q_EN_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.new_pkt_end
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_ep_acked(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state(1)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_1_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_1_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_1_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_1_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_1_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_1_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_1_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_1_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next(0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_1_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next(1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_dff_Q_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_1_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_I1_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data(25) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_D_LUT3_O_I2_LUT2_O_I0_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_S0_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state_next_mux4x0_Q_S0_LUT1_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.rollback_data
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48_dffe_Q_EN_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_dff_Q_D_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_1_D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_1_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_1_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_1_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_1_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_1_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_dff_Q_D_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_1_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_1_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_1_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_1_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_dff_Q_D_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase_dff_Q_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_LUT2_I0.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_LUT2_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_LUT2_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_LUT2_I0.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_LUT2_I1.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_LUT2_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_LUT2_I1.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_LUT2_I1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_LUT2_I1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_dff_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_dff_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_dff_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_dff_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_dff_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_dff_Q_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_dff_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_dff_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_strobe_dff_Q_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history(5)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O_I1_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_1_D_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O_I1_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_2_D_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O_I1_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_3_D_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O_I1_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_4_D_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O_I1_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_5_D_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O_I1_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history_dffc_Q_D_LUT2_O_I1_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(10)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(11)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(12)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(13)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(14)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(15)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(5)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(6)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(7)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(8)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16(9)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_10_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_10_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_10_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_10_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_10_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_10_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_10_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_10_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_10_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_11_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_11_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_11_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_11_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_11_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_11_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_11_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_11_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_11_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_12_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_12_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_12_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_12_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_12_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_12_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_12_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_12_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_12_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_13_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_13_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_13_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_13_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_13_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_13_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_13_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_13_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_13_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_13_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_14_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_14_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_14_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_14_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_14_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_14_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_14_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_14_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_14_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_15_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_15_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_15_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_15_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_15_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_15_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_15_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_15_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_15_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_1_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_1_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_1_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_1_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_1_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_1_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_1_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_1_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_1_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_2_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_2_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_2_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_2_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_2_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_2_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_2_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_2_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_2_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_3_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_3_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_3_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_3_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_3_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_3_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_3_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_3_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_3_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_4_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_4_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_4_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_4_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_4_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_4_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_4_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_4_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_4_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_5_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_5_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_5_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_5_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_5_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_5_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_5_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_5_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_5_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_6_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_6_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_6_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_6_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_6_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_6_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_6_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_6_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_6_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_7_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_7_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_7_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_7_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_7_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_7_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_7_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_7_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_7_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_8_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_8_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_8_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_8_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_8_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_8_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_8_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_8_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_8_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_9_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_9_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_9_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_9_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_9_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_9_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_9_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_9_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_9_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O_I2_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16_dffe_Q_D_LUT3_O_I2_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5(4)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_1_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_1_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_1_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_1_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_1_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_1_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_1_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_1_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_1_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O_I1_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_2_D_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_3_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_3_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_3_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_3_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_3_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_3_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_3_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_3_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_3_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_4_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_4_D_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_4_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_4_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_4_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_4_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5_dffe_Q_D_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O_I1_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.din_dff_Q_D_LUT2_O_I1_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dn_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dn_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dn_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dn_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dn_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dn_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dn_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dn_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.usb_n_rx_int u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dn_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dp_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dp_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dp_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dp_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dp_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.usb_p_rx_int u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dp_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dp_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dp_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dp_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_crc
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data_dff_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data_dff_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data_dff_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data_dff_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data_dff_Q_D_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data_dff_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data_dff_Q_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data_dff_Q_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data_dff_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_data_dff_Q_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_pid
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_LUT2_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_LUT2_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_LUT2_I0.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_LUT2_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O_I0_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_raw_dff_Q_D_LUT3_O_I0_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn_dff_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn_dff_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn_dff_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn_dff_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn_dff_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn_dff_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn_dff_Q_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn_dff_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn_dff_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dvalid_tkn_dff_Q_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(5)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(6)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(7)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid(8)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_1_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_1_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_1_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_1_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_1_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_1_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_1_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_1_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_1_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_2_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_2_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_2_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_2_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_2_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_2_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_2_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_2_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_2_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_3_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_3_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_3_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_3_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_3_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_3_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_3_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_3_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_3_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_4_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_4_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_4_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_4_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_4_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_4_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_4_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_4_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_4_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_5_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_5_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_5_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_5_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_5_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_5_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_5_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_5_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_5_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_6_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_6_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_6_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_6_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_6_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_6_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_6_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_6_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_6_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_7_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_7_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_7_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_7_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_7_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_7_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_7_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_7_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_7_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid_dffe_Q_D_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history(3)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_1_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_1_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_1_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_1_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffc_Q_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_1_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_1_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_1_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_1_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_dffp_Q_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_LUT2_I0.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_LUT2_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_LUT2_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_LUT2_I0.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_LUT2_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_LUT3_I0.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_LUT3_I0.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_LUT3_I0.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_LUT3_I0.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_LUT3_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_LUT3_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_LUT3_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_LUT3_I0.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D.S1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_A_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_A_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_A_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_A_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_A_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_A_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_A_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_A_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_A_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_A_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_C_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_C_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_C_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_C_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_C_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_C_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_C_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_C_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_C_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_C_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q.E
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q.F
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q.G
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q.H
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q.S2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1.E
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1.F
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1.G
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1.H
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1.S2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_G_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_G_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_G_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_G_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_G_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_G_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_G_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_G_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_G_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_G_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_H_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_H_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_H_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_H_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_H_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_H_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_H_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_H_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_H_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_1_H_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_G_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_G_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_G_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_G_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_G_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_G_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_G_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_G_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_G_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_G_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_H_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_H_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_H_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_H_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_H_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_H_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_H_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_H_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_H_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_H_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I0_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I1_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_Q_mux8x0_Q_S0_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S0_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I0_O_mux4x0_S1_Q_mux4x0_D_S1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(2) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_I1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h0_dffc_Q_D_LUT3_O_I2_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT2_I1_1.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I0.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_LUT3_I0_O_LUT3_I2.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state(0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history_h25_dffc_Q_D_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q_D_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state_valid_dff_Q_D_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid_LUT2_O_I0_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_end
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_valid
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I0.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I0.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_LUT2_I1_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pid_complete_dffe_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag_LUT2_I0.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_in_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_out_dff_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_out_dff_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_out_dff_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_out_dff_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_out_dff_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.sync(1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_out_dff_Q_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_out_dff_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_out_dff_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.sync(0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.strobe_out_dff_Q_D_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag_LUT2_I0.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.strobe_out_LUT1_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.strobe_out_LUT1_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.strobe_out_dff_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.strobe_out_dff_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.strobe_out_dff_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.strobe_out_dff_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.strobe_out_dff_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.sync(1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.strobe_out_dff_Q_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.strobe_out_dff_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.strobe_out_dff_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.sync(0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.strobe_out_dff_Q_D_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_7_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_6_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_5_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_4_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(5)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_3_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(6)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_2_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(7)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_1_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer(8)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_1_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_1_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_1_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_1_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_1_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_1_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_1_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_1_D_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_2_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_2_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_2_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_2_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_2_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_2_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_2_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_2_D_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_3_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_3_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_3_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_3_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_3_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_3_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_3_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_3_D_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_4_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_4_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_4_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_4_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_4_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_4_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_4_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_4_D_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_5_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_5_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_5_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_5_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_5_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_5_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_5_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_5_D_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_6_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_6_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_6_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_6_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_6_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_6_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_6_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_6_D_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_7_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_7_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_7_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_7_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_7_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_7_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_7_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_7_D_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_dffe_Q_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer_full_dffe_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_LUT2_I0.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_LUT2_I0.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_LUT2_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag_LUT2_I0.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_I1_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_I1_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_LUT3_I0_O_LUT2_I0.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_dff_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_dff_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_dff_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_dff_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_dff_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.sync(1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_dff_Q_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_dff_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_dff_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.sync(0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.strobe_out_dff_Q_D_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_2_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(10)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_1_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(11)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_10_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_9_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_8_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_7_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(5)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(6)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_5_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(7)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(8)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_3_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload(9)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_10_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_10_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_10_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_10_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_10_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_10_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_10_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_10_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_10_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_1_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_1_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_1_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_2_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_2_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_2_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_2_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_2_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_3_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_3_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_3_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_3_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_3_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_3_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_3_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_3_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_3_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_4_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_4_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_4_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_4_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_4_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_5_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_5_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_5_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_5_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_5_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_5_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_5_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_5_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_5_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_6_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_6_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_6_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_6_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_6_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_6_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_6_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_6_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_6_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_7_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_7_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_7_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_7_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_7_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_7_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_7_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_7_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_7_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_8_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_8_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_8_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_8_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_8_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_8_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_8_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_8_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_8_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_9_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_9_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_9_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_9_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_9_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_9_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_9_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_9_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_9_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_dffe_Q_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload_done_dffe_Q_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.valid_buffer.in_LUT3_O_I2_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count(2)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_1_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_1_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_1_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_1_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_2_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_2_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_2_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_2_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_2_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_2_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_2_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_2_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_2_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O_I1_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count_dffe_Q_D_LUT2_O_I1_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q(4)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_1_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_1_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_1_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_1_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_1_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_1_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_1_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_1_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_1_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_2_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_2_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_2_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_2_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_2_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_2_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_2_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_2_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_2_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_3_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_3_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_3_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_3_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_3_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_3_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_3_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_3_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_3_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_4_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_4_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_4_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_4_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_4_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_4_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_4_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_4_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_4_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q_dffe_Q_D_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT2_I1_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I2_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_qqqq
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_I1.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_I1.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_I1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_I1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe_dff_Q_D_LUT2_O_I1_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_14_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_13_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(10)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(11)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(12)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(13)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(14)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(15)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_12_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_11_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_10_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_9_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(5)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_8_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(6)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_7_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(7)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_H_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(8)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16(9)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_10_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_10_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_10_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_10_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_10_D_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_10_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_10_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_10_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_11_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_11_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_11_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_11_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_11_D_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_11_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_11_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_11_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_12_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_12_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_12_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_12_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_12_D_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_12_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_12_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_12_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_13_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_13_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_13_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_13_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_13_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_13_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_13_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_13_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_13_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_14_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_14_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_14_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_14_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_14_D_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_14_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_14_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_14_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_15_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_15_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_15_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_15_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_15_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_15_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_15_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_15_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_15_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_1_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_1_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_1_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_1_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_1_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_1_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_1_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_1_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_1_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_2_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_2_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_2_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_2_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_2_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_2_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_2_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_2_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_2_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_3_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_3_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_3_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_3_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_3_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_3_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_3_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_3_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_3_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_4_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_4_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_4_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_4_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_4_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_4_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_4_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_4_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_4_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_5_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_5_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_5_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_5_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_5_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_5_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_5_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_5_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_5_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_6_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_6_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_6_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_6_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_6_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_H_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_6_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_6_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_6_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_6_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_7_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_7_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_7_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_7_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_7_D_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_7_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_7_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_7_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_8_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_8_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_8_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_8_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_8_D_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_8_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_8_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_8_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_9_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_9_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_9_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_9_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_9_D_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_9_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_9_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_9_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O_I2_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16_dffe_Q_D_LUT3_O_I2_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_LUT3_I0_O_LUT2_I1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_dffe_Q_EN_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_dffe_Q_EN_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_dffe_Q_EN_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_dffe_Q_EN_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_dffe_Q_EN_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_dffe_Q_EN_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_dffe_Q_EN_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_dffe_Q_EN_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload_dffe_Q_EN_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(5)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(6)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg(7)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q.E
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q.F
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q.G
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q.H
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q.S2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_B_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_B_LUT1_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_F_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_F_LUT1_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_1_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q.E
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q.F
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q.G
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q.H
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q.S2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_B_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_B_LUT1_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_F_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_F_LUT1_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_2_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q.E
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q.F
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q.G
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q.H
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q.S2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_B_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_B_LUT1_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_F_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_F_LUT1_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_3_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q.E
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q.F
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q.G
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q.H
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q.S2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_F_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_F_LUT1_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_4_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q.E
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q.F
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q.G
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q.H
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q.S2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_F_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_F_LUT1_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_5_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q.E
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q.F
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q.G
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q.H
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q.S2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_C_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_F_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_F_LUT1_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_6_D_LUT3_O_I2_mux8x0_Q_H_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q.E
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q.F
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q.G
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q.H
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q.S2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_B_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_B_LUT1_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_C_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_C_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_C_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_F_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_F_LUT1_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_H_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_H_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_H_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_H_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_H_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_H_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_H_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg_dff_Q_D_LUT2_O_I0_mux8x0_Q_H_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn_LUT3_I0.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn_LUT3_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn_LUT3_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn_LUT3_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn_LUT3_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn_LUT3_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn_LUT3_I0.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_LUT3_I2.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_LUT3_I2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_LUT3_I2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_LUT3_I2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_LUT3_I2.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_LUT3_I2.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_LUT3_I2.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_LUT3_I2.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_LUT3_I2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop(0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_LUT3_I2.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_D_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_LUT3_I2_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_D_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_dffe_Q_EN_LUT2_O_I1_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_2_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_1_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop(2)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_1_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_1_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_1_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_1_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_1_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_1_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_1_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_1_D_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_2_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_2_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_2_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_2_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_2_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_2_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_2_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_2_D_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop_dffe_Q_EN_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_dffe_Q_EN
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(5)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(6)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg(7)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_1_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_2_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_4_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I2_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_5_D_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I2_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_6_D_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg_dff_Q_D_LUT2_O_I0_mux4x0_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_48
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data(1)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I0_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_A_LUT2_O_I1_LUT3_O_I1_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_1_C_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_A_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_C_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_S0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_S0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_S0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_S0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_S0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_S0_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_S0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_S0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data_in_mux4x0_Q_S0_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_LUT2_I0.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_LUT2_I0.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_LUT2_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag_LUT2_I0.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_in_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_out_dff_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_out_dff_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_out_dff_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_out_dff_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_out_dff_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.sync(1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_out_dff_Q_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_out_dff_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_out_dff_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.sync(0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.strobe_out_dff_Q_D_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(10)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.TA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(11)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(12)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(13)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(14)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.TA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(15)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(16)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(17)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I1_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(18)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(19)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(20)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(21)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(22)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(23)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.TA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(24)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(25)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(26)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(27)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.TA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(28)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(29)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(30)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I2_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(31)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(5)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(6)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.TA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(7)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(8)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state(9)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_C u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_C u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_C u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O_I1_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_B_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_C_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_C_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_C_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_C_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_C_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_C_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_C_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_C_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_C_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D_mux4x0_Q_D_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_D_mux4x0_Q_D_LUT1_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT2_O_I1_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S0_LUT3_I0.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S1_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S1_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dff_Q_D_mux4x0_Q_S1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I0_LUT2_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I1_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_A_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_A_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_A_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_A_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_A_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_A_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_A_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_A_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_A_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_C_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_C_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_C_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_C_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_C_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_C_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_C_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_C_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_C_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I0_LUT3_O_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT3_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT3_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT3_I1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT3_I1.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT3_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT3_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT3_I1.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT3_I1.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT3_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT3_I1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT2_O_I1_LUT3_I2_O_LUT4_I2.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_D_LUT3_O_I2_LUT3_O_I0_mux4x0_Q_S0_LUT3_I0_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_EN_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_EN_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_EN_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_EN_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_EN_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_EN_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_EN_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_EN_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state_dffe_Q_29_EN_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(2)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(3)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(4)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(5)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(6)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_D_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg(7)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_D_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_1_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I0_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_2_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I0_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_3_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I0_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_4_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_5_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_6_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg_dff_Q_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q.E
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q.F
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q.G
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q.H
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q.S2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_C_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_F_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_F_LUT1_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_data_dff_Q_D_LUT3_O_I0_LUT2_O_I0_mux8x0_Q_H_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_LUT2_I0.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_LUT2_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_LUT2_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_LUT2_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_LUT2_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I0_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_oe_dff_Q_D_LUT3_O_I1_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.serial_tx_se0_dff_Q_D_LUT3_O_I2_mux4x0_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_avail_48
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_LUT2_I0.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.flag u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_LUT2_I0.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_LUT2_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O.TB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O_I0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I1_LUT4_O_I0_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT2_I0_O_LUT3_I2_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I0_LUT4_O.TB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.TSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I1_LUT4_O.TB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I2_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I0_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I1_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I1_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I1_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I2_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I2_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I0_LUT4_O_I3_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_D_LUT3_I1_O_mux4x0_D_B_mux4x0_Q_B_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_I1.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48_dffe_Q_EN_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.strobe_out_dff_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.strobe_out_dff_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.strobe_out_dff_Q_D_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.strobe_out_dff_Q_D_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.strobe_out_dff_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.sync(1) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.strobe_out_dff_Q_D_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.strobe_out_dff_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.strobe_out_dff_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.sync(0) u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.strobe_out_dff_Q_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I0_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_2_D_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt(0)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O_I1_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt(1)
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt(2)
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O_I1_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O_I1_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_2_D_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_1_D_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_2_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_2_D_LUT3_O.XA2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_2_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_2_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_2_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_2_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_2_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O_I1_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_byte_cnt_dffc_Q_D_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_dffc_Q_D_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_LUT3_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_LUT3_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_LUT3_I1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_LUT3_I1.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_LUT3_I1.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_LUT3_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_LUT3_I1.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_LUT3_I1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_LUT3_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_LUT3_I1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0_O u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_1.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_1.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_1.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_1.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_1.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_1.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_1.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_2.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_2.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_2.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_2.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_2.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_2.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_2.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_3.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_3.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_3.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_3.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_3.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_3.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_3.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_4.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_4.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_4.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_4.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_4.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_4.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_4.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_5.A
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_5.B
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_5.C
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_5.D
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_5.Q
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_5.S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_5.S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_5_B_LUT1_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_5_B_LUT1_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_1.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_1.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_2.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_2.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_2.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_2.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_2.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_2.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_1.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_1.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_1.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_1.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put_dffc_Q_D_LUT3_O_I0_LUT3_O_I2_mux4x0_S1_B_LUT3_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_LUT2_I0.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_dffc_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.TAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I0_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I1_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I1_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I2_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I0_LUT3_O_I2_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_avail_r1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_data_get_r1_LUT2_I0_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_ep_grant_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_1_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_2_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_3_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_4_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_5_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_6_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_7_D_LUT3_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB1 u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.usb_out_data_reg_dffc_Q_D_LUT3_O.XB2
1 1
.end
