Partition Merge report for DE1_SoC_Computer
Fri May 05 15:41:18 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge DSP Block Usage Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Partition Merge Summary                                                       ;
+---------------------------------+---------------------------------------------+
; Partition Merge Status          ; Successful - Fri May 05 15:41:18 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; DE1_SoC_Computer                            ;
; Top-level Entity Name           ; DE1_SoC_Computer                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 6492                                        ;
; Total pins                      ; 368                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,571,648                                   ;
; Total DSP Blocks                ; 6                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                                                                                                                        ;
+-------------------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                                  ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents                                                                                                                                        ;
+-------------------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Top                                             ; User-created   ; Source File       ; Source File            ;                                                                                                                                                           ;
; Computer_System_ARM_A9_HPS_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border ;
; sld_hub:auto_hub                                ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub                                                                                                                                          ;
; sld_signaltap:auto_signaltap_0                  ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0                                                                                                                            ;
; hard_block:auto_generated_inst                  ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst                                                                                                                            ;
+-------------------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                      ;
+----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                               ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                   ; Details ;
+----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; read_DPS_module:readOne|clock                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                            ; N/A     ;
; read_DPS_module:readOne|clock                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                            ; N/A     ;
; read_DPS_module:readOne|count[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|count[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|count[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|count[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|count[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|count[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|count[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|count[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|count[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|count[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|count[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|count[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|count[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|count[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|count[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|count[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|count[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|count[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|data_buffer[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|reset                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]~_wirecell                                                                                                                    ; N/A     ;
; read_DPS_module:readOne|reset                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]~_wirecell                                                                                                                    ; N/A     ;
; read_DPS_module:readOne|sram_address[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[0]~reg0       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[0]~reg0       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[1]~reg0       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[1]~reg0       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[2]~reg0       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[2]~reg0       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[3]~reg0       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[3]~reg0       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[4]~reg0       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[4]~reg0       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[5]~reg0       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[5]~reg0       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[6]~reg0       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[6]~reg0       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[7]~reg0       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_address[7]~reg0       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_readdata[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[0]  ; N/A     ;
; read_DPS_module:readOne|sram_readdata[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[0]  ; N/A     ;
; read_DPS_module:readOne|sram_readdata[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[10] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[10] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[11] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[11] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[12] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[12] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[13] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[13] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[14] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[14] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[15] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[15] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[16] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[16] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[17] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[17] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[18] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[18] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[19] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[19] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[1]  ; N/A     ;
; read_DPS_module:readOne|sram_readdata[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[1]  ; N/A     ;
; read_DPS_module:readOne|sram_readdata[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[20] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[20] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[21] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[21] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[22] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[22] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[23] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[23] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[24] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[24] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[25] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[25] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[26] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[26] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[27] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[27] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[28] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[28] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[29] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[29] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[2]  ; N/A     ;
; read_DPS_module:readOne|sram_readdata[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[2]  ; N/A     ;
; read_DPS_module:readOne|sram_readdata[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[30] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[30] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[31] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[31] ; N/A     ;
; read_DPS_module:readOne|sram_readdata[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[3]  ; N/A     ;
; read_DPS_module:readOne|sram_readdata[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[3]  ; N/A     ;
; read_DPS_module:readOne|sram_readdata[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[4]  ; N/A     ;
; read_DPS_module:readOne|sram_readdata[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[4]  ; N/A     ;
; read_DPS_module:readOne|sram_readdata[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[5]  ; N/A     ;
; read_DPS_module:readOne|sram_readdata[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[5]  ; N/A     ;
; read_DPS_module:readOne|sram_readdata[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[6]  ; N/A     ;
; read_DPS_module:readOne|sram_readdata[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[6]  ; N/A     ;
; read_DPS_module:readOne|sram_readdata[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[7]  ; N/A     ;
; read_DPS_module:readOne|sram_readdata[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[7]  ; N/A     ;
; read_DPS_module:readOne|sram_readdata[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[8]  ; N/A     ;
; read_DPS_module:readOne|sram_readdata[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[8]  ; N/A     ;
; read_DPS_module:readOne|sram_readdata[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[9]  ; N/A     ;
; read_DPS_module:readOne|sram_readdata[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|q_a[9]  ; N/A     ;
; read_DPS_module:readOne|sram_write                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_write                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[0]~reg0     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[0]~reg0     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[10]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[10]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[11]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[11]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[12]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[12]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[13]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[13]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[14]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[14]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[15]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[15]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[16]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[16]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[17]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[17]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[18]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[18]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[19]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[19]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[1]~reg0     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[1]~reg0     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[20]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[20]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[21]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[21]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[22]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[22]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[23]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[23]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[24]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[24]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[25]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[25]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[26]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[26]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[27]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[27]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[28]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[28]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[29]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[29]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[2]~reg0     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[2]~reg0     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[30]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[30]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[31]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[31]~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[3]~reg0     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[3]~reg0     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[4]~reg0     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[4]~reg0     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[5]~reg0     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[5]~reg0     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[6]~reg0     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[6]~reg0     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[7]~reg0     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[7]~reg0     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[8]~reg0     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[8]~reg0     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[9]~reg0     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_writedata[9]~reg0     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_write~reg0            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|sram_write~reg0            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|state.00000000             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|state.00000000             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|state.00000001             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|state.00000001             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|state.00000010             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|state.00000010             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|state.00000011             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|state.00000011             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|state.00000100             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|state.00000100             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|state.00000101             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|state.00000101             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|state.00000110             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|state.00000110             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|state.00000111             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|state.00000111             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|state.00001000             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|state.00001000             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|state.00001001             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|state.00001001             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|state.00001010             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|state.00001010             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|state.00001011             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|state.00001011             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|state.00001100             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|state.00001100             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[0]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[0]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[10]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[10]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[11]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[11]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[12]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[12]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[13]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[13]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[14]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[14]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[15]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[15]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[16]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[16]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[17]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[17]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[18]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[18]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[19]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[19]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[1]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[1]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[20]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[20]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[21]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[21]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[22]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[22]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[23]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[23]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[24]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[24]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[25]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[25]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[26]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[26]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[27]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[27]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[28]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[28]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[29]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[29]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[2]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[2]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[30]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[30]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[31]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[31]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[3]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[3]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[4]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[4]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[5]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[5]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[6]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[6]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[7]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[7]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[8]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[8]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[9]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_address[9]~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_write             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_write             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[0]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[0]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[1]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[1]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[2]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[2]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[3]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[3]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[4]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[4]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[5]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[5]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[6]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[6]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[7]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_writedata[7]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_write~reg0        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|vga_sram_write~reg0        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|x[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|x[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|x[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|x[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|x[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|x[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|x[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|x[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|x[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|x[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|x[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|x[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|x[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|x[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|x[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|x[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|x[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|x[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|x[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|x[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|y[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|y[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|y[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|y[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|y[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|y[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|y[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|y[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|y[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|y[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|y[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|y[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|y[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|y[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|y[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|y[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|y[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|y[8]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|y[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; read_DPS_module:readOne|y[9]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                 ; N/A     ;
; CLOCK_50                                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
; auto_signaltap_0|vcc                               ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                 ; N/A     ;
+----------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                                                                    ;
+--------------------------------------------------------+---------+-------------------------------------------------+------------------+--------------------------------+--------------------------------+
; Statistic                                              ; Top     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+--------------------------------------------------------+---------+-------------------------------------------------+------------------+--------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed)            ; 2301    ; 15                                              ; 60               ; 1565                           ; 0                              ;
;                                                        ;         ;                                                 ;                  ;                                ;                                ;
; Combinational ALUT usage for logic                     ; 4274    ; 1                                               ; 91               ; 542                            ; 0                              ;
;     -- 7 input functions                               ; 17      ; 0                                               ; 0                ; 0                              ; 0                              ;
;     -- 6 input functions                               ; 928     ; 0                                               ; 12               ; 103                            ; 0                              ;
;     -- 5 input functions                               ; 568     ; 0                                               ; 25               ; 305                            ; 0                              ;
;     -- 4 input functions                               ; 962     ; 0                                               ; 17               ; 25                             ; 0                              ;
;     -- <=3 input functions                             ; 1799    ; 1                                               ; 37               ; 109                            ; 0                              ;
; Memory ALUT usage                                      ; 0       ; 0                                               ; 0                ; 0                              ; 0                              ;
;     -- 64-address deep                                 ; 0       ; 0                                               ; 0                ; 0                              ; 0                              ;
;     -- 32-address deep                                 ; 0       ; 0                                               ; 0                ; 0                              ; 0                              ;
;                                                        ;         ;                                                 ;                  ;                                ;                                ;
; Dedicated logic registers                              ; 2639    ; 36                                              ; 91               ; 3540                           ; 0                              ;
;                                                        ;         ;                                                 ;                  ;                                ;                                ;
;                                                        ;         ;                                                 ;                  ;                                ;                                ;
; I/O pins                                               ; 287     ; 77                                              ; 0                ; 0                              ; 4                              ;
; I/O registers                                          ; 50      ; 136                                             ; 0                ; 0                              ; 0                              ;
; Total block memory bits                                ; 2536832 ; 0                                               ; 0                ; 34816                          ; 0                              ;
; Total block memory implementation bits                 ; 0       ; 0                                               ; 0                ; 0                              ; 0                              ;
; JTAG                                                   ; 0       ; 0                                               ; 0                ; 0                              ; 1                              ;
; DSP block                                              ; 6       ; 0                                               ; 0                ; 0                              ; 0                              ;
; DLL                                                    ; 0       ; 1                                               ; 0                ; 0                              ; 0                              ;
; Impedance control block                                ; 0       ; 1                                               ; 0                ; 0                              ; 0                              ;
; Double data rate I/O input circuitry                   ; 0       ; 32                                              ; 0                ; 0                              ; 0                              ;
; Double data rate I/O output circuitry                  ; 0       ; 252                                             ; 0                ; 0                              ; 0                              ;
; Double data rate I/O output enable circuitry           ; 0       ; 4                                               ; 0                ; 0                              ; 0                              ;
; Impedance logic block                                  ; 0       ; 1                                               ; 0                ; 0                              ; 0                              ;
; DQS pin delay chain                                    ; 0       ; 4                                               ; 0                ; 0                              ; 0                              ;
; DQS pin enable control                                 ; 0       ; 4                                               ; 0                ; 0                              ; 0                              ;
; Delay chain                                            ; 0       ; 124                                             ; 0                ; 0                              ; 0                              ;
; Pin configuration                                      ; 0       ; 40                                              ; 0                ; 0                              ; 0                              ;
; DQS pin configuration                                  ; 0       ; 4                                               ; 0                ; 0                              ; 0                              ;
; Signal Splitter                                        ; 0       ; 5                                               ; 0                ; 0                              ; 0                              ;
; Leveling delay chain                                   ; 0       ; 40                                              ; 0                ; 0                              ; 0                              ;
; Clock Phase Select                                     ; 0       ; 46                                              ; 0                ; 0                              ; 0                              ;
; Read FIFO Read Clock Select Block                      ; 0       ; 32                                              ; 0                ; 0                              ; 0                              ;
; LFIFO                                                  ; 0       ; 4                                               ; 0                ; 0                              ; 0                              ;
; HPS SDRAM PLL                                          ; 0       ; 1                                               ; 0                ; 0                              ; 0                              ;
; HPS EMAC peripheral                                    ; 0       ; 1                                               ; 0                ; 0                              ; 0                              ;
; HPS GPIO peripheral                                    ; 0       ; 1                                               ; 0                ; 0                              ; 0                              ;
; HPS I2C peripheral                                     ; 0       ; 2                                               ; 0                ; 0                              ; 0                              ;
; HPS SDMMC peripheral                                   ; 0       ; 1                                               ; 0                ; 0                              ; 0                              ;
; HPS QSPI peripheral                                    ; 0       ; 1                                               ; 0                ; 0                              ; 0                              ;
; HPS SPI Master peripheral                              ; 0       ; 1                                               ; 0                ; 0                              ; 0                              ;
; HPS UART peripheral                                    ; 0       ; 1                                               ; 0                ; 0                              ; 0                              ;
; HPS USB peripheral                                     ; 0       ; 1                                               ; 0                ; 0                              ; 0                              ;
; HPS DBG APB interface                                  ; 0       ; 0                                               ; 0                ; 0                              ; 1                              ;
; Hard Memory Controller                                 ; 0       ; 1                                               ; 0                ; 0                              ; 0                              ;
; HPS boot from FPGA interface                           ; 0       ; 0                                               ; 0                ; 0                              ; 1                              ;
; HPS clock resets interface                             ; 0       ; 0                                               ; 0                ; 0                              ; 1                              ;
; FPGA-to-HPS interface                                  ; 0       ; 0                                               ; 0                ; 0                              ; 1                              ;
; HPS FPGA-to-SDRAM interface                            ; 0       ; 0                                               ; 0                ; 0                              ; 1                              ;
; HPS-to-FPGA interface                                  ; 0       ; 0                                               ; 0                ; 0                              ; 1                              ;
; HPS-to-FPGA lightweight interface                      ; 0       ; 0                                               ; 0                ; 0                              ; 1                              ;
; HPS interrupts interface                               ; 0       ; 0                                               ; 0                ; 0                              ; 1                              ;
; HPS TPIU trace interface                               ; 0       ; 0                                               ; 0                ; 0                              ; 1                              ;
; IR FIFO USERDES Block                                  ; 0       ; 32                                              ; 0                ; 0                              ; 0                              ;
; Hard Memory PHY                                        ; 0       ; 1                                               ; 0                ; 0                              ; 0                              ;
; VFIFO                                                  ; 0       ; 4                                               ; 0                ; 0                              ; 0                              ;
;                                                        ;         ;                                                 ;                  ;                                ;                                ;
; Connections                                            ;         ;                                                 ;                  ;                                ;                                ;
;     -- Input Connections                               ; 5085    ; 82                                              ; 134              ; 5144                           ; 221                            ;
;     -- Registered Input Connections                    ; 2691    ; 0                                               ; 110              ; 4103                           ; 0                              ;
;     -- Output Connections                              ; 872     ; 109                                             ; 489              ; 34                             ; 9162                           ;
;     -- Registered Output Connections                   ; 0       ; 0                                               ; 489              ; 0                              ; 0                              ;
;                                                        ;         ;                                                 ;                  ;                                ;                                ;
; Internal Connections                                   ;         ;                                                 ;                  ;                                ;                                ;
;     -- Total Connections                               ; 40104   ; 5583                                            ; 1137             ; 18011                          ; 9408                           ;
;     -- Registered Connections                          ; 18741   ; 100                                             ; 960              ; 14544                          ; 0                              ;
;                                                        ;         ;                                                 ;                  ;                                ;                                ;
; External Connections                                   ;         ;                                                 ;                  ;                                ;                                ;
;     -- Top                                             ; 196     ; 51                                              ; 0                ; 542                            ; 5168                           ;
;     -- Computer_System_ARM_A9_HPS_hps_io_border:border ; 51      ; 140                                             ; 0                ; 0                              ; 0                              ;
;     -- sld_hub:auto_hub                                ; 0       ; 0                                               ; 20               ; 480                            ; 123                            ;
;     -- sld_signaltap:auto_signaltap_0                  ; 542     ; 0                                               ; 480              ; 64                             ; 4092                           ;
;     -- hard_block:auto_generated_inst                  ; 5168    ; 0                                               ; 123              ; 4092                           ; 0                              ;
;                                                        ;         ;                                                 ;                  ;                                ;                                ;
; Partition Interface                                    ;         ;                                                 ;                  ;                                ;                                ;
;     -- Input Ports                                     ; 47      ; 12                                              ; 45               ; 885                            ; 226                            ;
;     -- Output Ports                                    ; 429     ; 46                                              ; 62               ; 559                            ; 377                            ;
;     -- Bidir Ports                                     ; 168     ; 70                                              ; 0                ; 0                              ; 0                              ;
;                                                        ;         ;                                                 ;                  ;                                ;                                ;
; Registered Ports                                       ;         ;                                                 ;                  ;                                ;                                ;
;     -- Registered Input Ports                          ; 0       ; 0                                               ; 13               ; 549                            ; 0                              ;
;     -- Registered Output Ports                         ; 0       ; 0                                               ; 29               ; 545                            ; 0                              ;
;                                                        ;         ;                                                 ;                  ;                                ;                                ;
; Port Connectivity                                      ;         ;                                                 ;                  ;                                ;                                ;
;     -- Input Ports driven by GND                       ; 0       ; 0                                               ; 0                ; 456                            ; 0                              ;
;     -- Output Ports driven by GND                      ; 0       ; 0                                               ; 28               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC                       ; 0       ; 0                                               ; 0                ; 52                             ; 0                              ;
;     -- Output Ports driven by VCC                      ; 0       ; 0                                               ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source                      ; 0       ; 0                                               ; 25               ; 276                            ; 0                              ;
;     -- Output Ports with no Source                     ; 0       ; 0                                               ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                      ; 0       ; 0                                               ; 30               ; 290                            ; 0                              ;
;     -- Output Ports with no Fanout                     ; 0       ; 0                                               ; 29               ; 547                            ; 0                              ;
+--------------------------------------------------------+---------+-------------------------------------------------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                            ; Partition                                       ; Type          ; Location ; Status                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+----------+--------------------------------------------+
; ADC_CS_N                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- ADC_CS_N                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_CS_N~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; ADC_DIN                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- ADC_DIN                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_DIN~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_DOUT~input                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; ADC_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- ADC_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_SCLK~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_ADCDAT~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_ADCLRCK~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_BCLK~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; AUD_DACDAT                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- AUD_DACDAT                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- AUD_DACDAT~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_DACLRCK~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; AUD_XCK                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- AUD_XCK                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- AUD_XCK~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK2_50~input                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK3_50~input                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK4_50~input                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK_50~input                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CKE~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; FPGA_I2C_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- FPGA_I2C_SCLK                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- FPGA_I2C_SCLK~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_I2C_SDAT~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[0]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[10]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[11]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[12]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[13]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[14]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[15]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[16]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[17]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[18]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[19]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[1]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[20]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[21]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[22]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[23]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[24]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[25]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[26]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[27]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[28]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[29]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[2]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[30]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[31]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[32]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[33]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[34]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[35]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[3]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[4]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[5]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[6]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[7]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[8]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[9]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[0]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[10]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[11]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[12]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[13]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[14]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[15]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[16]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[17]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[18]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[19]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[1]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[20]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[21]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[22]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[23]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[24]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[25]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[26]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[27]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[28]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[29]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[2]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[30]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[31]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[32]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[33]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[34]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[35]~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[3]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[4]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[5]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[6]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[7]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[8]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[9]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX0[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX1[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX2[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX3[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX4[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HEX5[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[0]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[10]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[11]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[12]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[13]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[13]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[14]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[14]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[1]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[2]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[3]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[4]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[5]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[6]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[7]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[8]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_a[9]                                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ba[0]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ba[1]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[2]~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ba[2]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_cas_n[0]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CKE~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_cke[0]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ck_n[0]                                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0                ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ck[0]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CS_N~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_cs_n[0]                                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dm[0]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dm[1]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dm[2]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dm[3]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs_n[0]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs_n[1]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs_n[2]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs_n[3]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs[0]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs[1]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs[2]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dqs[3]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[0]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[10]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[11]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[12]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[13]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[14]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[15]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[16]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[17]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[18]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[19]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[1]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[20]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[21]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[22]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[23]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[24]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[25]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[26]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[27]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[28]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[29]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[2]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[30]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[31]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[3]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[4]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[5]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[6]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[7]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[8]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_dq[9]                                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ODT~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_odt[0]                                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RAS_N~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_ras_n[0]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RESET_N~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_reset_n[0]                                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RZQ~input                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|oct_rzqin[0]                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_WE_N~output                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|mem_we_n[0]                                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_GTX_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TX_CLK[0]                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_MDC~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_MDC[0]                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_MDIO[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_MDIO[0]~output                                                                                                                                                                                                                               ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_CLK~input                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RX_CLK[0]                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RXD0[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RXD1[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RXD2[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RXD3[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DV~input                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_RX_CTL[0]                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[0]~output                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TXD0[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[1]~output                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TXD1[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[2]~output                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TXD2[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[3]~output                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TXD3[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_EN~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_emac1_inst_TX_CTL[0]                                                                                                                                                                                                                                    ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO0[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO0[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO1[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO1[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO2[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO2[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO3[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_IO3[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_FLASH_DCLK                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_FLASH_DCLK                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_FLASH_DCLK~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_CLK[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_FLASH_NCSO                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_FLASH_NCSO                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_FLASH_NCSO~output                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_qspi_inst_SS0[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_GPIO[0]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_GPIO[0]                                                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_GPIO[1]                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO41[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_GPIO[1]                                                                                                                                                                                                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO41[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c0_inst_SCL[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c0_inst_SCL[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c0_inst_SDA[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c0_inst_SDA[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c1_inst_SCL[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c1_inst_SCL[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c1_inst_SDA[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_i2c1_inst_SDA[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_KEY                                                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]                                                                                                                                                                                                                                     ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_LED                                                                                                                                                                                                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]~output                                                                                                                                                                                                                              ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SD_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_CLK[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_CMD[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                                                               ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_CMD[0]~output                                                                                                                                                                                                                                 ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D0[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D0[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D1[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D1[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D2[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D2[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D3[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                           ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_sdio_inst_D3[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_spim1_inst_CLK[0]                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_MISO~input                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_spim1_inst_MISO[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_spim1_inst_MOSI[0]                                                                                                                                                                                                                                      ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                                                                            ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_spim1_inst_MOSI[0]~output                                                                                                                                                                                                                               ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_SS~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_spim1_inst_SS0[0]                                                                                                                                                                                                                                       ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_RX~input                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_uart0_inst_RX[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_TX~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_uart0_inst_TX[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_CLKOUT~input                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_CLK[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D0[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D0[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D1[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D1[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D2[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D2[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D3[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D3[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D4[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D4[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D5[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D5[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D6[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D6[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D7[0]                                                                                                                                                                                                                                         ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_D7[0]~output                                                                                                                                                                                                                                  ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_DIR~input                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_DIR[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_NXT~input                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_NXT[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_STP~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_usb1_inst_STP[0]                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; IRDA_RXD                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- IRDA_RXD                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- IRDA_RXD~input                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; IRDA_TXD                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- IRDA_TXD                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- IRDA_TXD~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[0]~input                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- KEY[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[1]~input                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- KEY[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[2]~input                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- KEY[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[3]~input                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[0]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[0]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[1]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[1]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[2]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[3]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[3]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[4]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[4]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[5]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[5]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[5]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[6]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[6]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[6]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[7]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[7]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[7]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[8]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[8]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[8]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; LEDR[9]                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[9]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[9]~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; PS2_CLK                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_CLK                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; PS2_CLK2                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_CLK2                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_CLK2~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; PS2_DAT                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_DAT                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_DAT~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; PS2_DAT2                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_DAT2                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_DAT2~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[0]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[1]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[1]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[2]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[2]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[3]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[3]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[4]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[4]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[5]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[5]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[6]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[7]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[7]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[8]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[8]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- SW[9]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[9]~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_CLK27                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_CLK27                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_CLK27~input                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[4]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[5]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[6]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[7]~input                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_HS                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_HS                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_HS~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_RESET_N                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- TD_RESET_N                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- TD_RESET_N~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; TD_VS                                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- TD_VS                                                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_VS~input                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_BLANK_N                                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_BLANK_N                                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_BLANK_N~output                                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[0]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[0]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[1]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[1]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[2]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[3]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[3]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[4]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[4]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[5]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[5]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[5]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[6]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[6]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[6]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_B[7]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[7]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[7]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_CLK                                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_CLK                                                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_CLK~output                                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[0]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[0]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[1]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[1]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[2]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[2]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[3]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[3]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[4]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[4]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[5]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[5]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[5]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[6]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[6]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[6]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_G[7]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[7]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[7]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_HS                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_HS                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_HS~output                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[0]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[0]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[1]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[2]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[2]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[3]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[3]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[4]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[4]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[5]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[5]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[5]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[6]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[6]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[6]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_R[7]                                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[7]                                                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[7]~output                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_SYNC_N                                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_SYNC_N                                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_SYNC_N~output                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; VGA_VS                                                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- VGA_VS                                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_VS~output                                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                             ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_clock                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_count_0_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_count_1_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_count_2_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_count_3_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_count_4_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_count_5_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_count_6_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_count_7_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_count_8_                                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_0_                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_10_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_11_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_12_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_13_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_14_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_15_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_16_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_17_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_18_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_19_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_1_                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_20_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_21_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_22_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_23_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_24_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_25_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_26_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_27_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_28_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_29_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_2_                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_30_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_31_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_3_                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_4_                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_5_                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_6_                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_7_                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_8_                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_data_buffer_9_                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_reset                                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_address_0_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_address_0_~reg0                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_address_1_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_address_1_~reg0                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_address_2_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_address_2_~reg0                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_address_3_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_address_3_~reg0                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_address_4_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_address_4_~reg0                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_address_5_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_address_5_~reg0                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_address_6_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_address_6_~reg0                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_address_7_                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_address_7_~reg0                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_0_                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_10_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_11_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_12_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_13_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_14_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_15_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_16_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_17_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_18_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_19_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_1_                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_20_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_21_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_22_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_23_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_24_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_25_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_26_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_27_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_28_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_29_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_2_                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_30_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_31_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_3_                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_4_                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_5_                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_6_                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_7_                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_8_                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_readdata_9_                                                                                                                                                                                                                                                                                                                                                                                             ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_write                                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_0_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_0_~reg0                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_10_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_10_~reg0                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_11_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_11_~reg0                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_12_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_12_~reg0                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_13_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_13_~reg0                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_14_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_14_~reg0                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_15_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_15_~reg0                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_16_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_16_~reg0                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_17_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_17_~reg0                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_18_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_18_~reg0                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_19_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_19_~reg0                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_1_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_1_~reg0                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_20_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_20_~reg0                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_21_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_21_~reg0                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_22_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_22_~reg0                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_23_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_23_~reg0                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_24_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_24_~reg0                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_25_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_25_~reg0                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_26_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_26_~reg0                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_27_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_27_~reg0                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_28_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_28_~reg0                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_29_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_29_~reg0                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_2_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_2_~reg0                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_30_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_30_~reg0                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_31_                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_31_~reg0                                                                                                                                                                                                                                                                                                                                                                                      ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_3_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_3_~reg0                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_4_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_4_~reg0                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_5_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_5_~reg0                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_6_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_6_~reg0                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_7_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_7_~reg0                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_8_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_8_~reg0                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_9_                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_writedata_9_~reg0                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_sram_write~reg0                                                                                                                                                                                                                                                                                                                                                                                              ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_state.00000000                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_state.00000001                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_state.00000010                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_state.00000011                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_state.00000100                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_state.00000101                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_state.00000110                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_state.00000111                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_state.00001000                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_state.00001001                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_state.00001010                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_state.00001011                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_state.00001100                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_0_                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_0_~reg0                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_10_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_10_~reg0                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_11_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_11_~reg0                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_12_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_12_~reg0                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_13_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_13_~reg0                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_14_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_14_~reg0                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_15_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_15_~reg0                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_16_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_16_~reg0                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_17_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_17_~reg0                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_18_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_18_~reg0                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_19_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_19_~reg0                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_1_                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_1_~reg0                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_20_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_20_~reg0                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_21_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_21_~reg0                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_22_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_22_~reg0                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_23_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_23_~reg0                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_24_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_24_~reg0                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_25_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_25_~reg0                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_26_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_26_~reg0                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_27_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_27_~reg0                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_28_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_28_~reg0                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_29_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_29_~reg0                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_2_                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_2_~reg0                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_30_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_30_~reg0                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_31_                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_31_~reg0                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_3_                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_3_~reg0                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_4_                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_4_~reg0                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_5_                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_5_~reg0                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_6_                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_6_~reg0                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_7_                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_7_~reg0                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_8_                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_8_~reg0                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_9_                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_address_9_~reg0                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_write                                                                                                                                                                                                                                                                                                                                                                                               ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_writedata_0_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_writedata_0_~reg0                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_writedata_1_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_writedata_1_~reg0                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_writedata_2_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_writedata_2_~reg0                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_writedata_3_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_writedata_3_~reg0                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_writedata_4_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_writedata_4_~reg0                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_writedata_5_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_writedata_5_~reg0                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_writedata_6_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_writedata_6_~reg0                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_writedata_7_                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_writedata_7_~reg0                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_vga_sram_write~reg0                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_x_0_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_x_1_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_x_2_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_x_3_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_x_4_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_x_5_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_x_6_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_x_7_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_x_8_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_x_9_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_y_0_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_y_1_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_y_2_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_y_3_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_y_4_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_y_5_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_y_6_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_y_7_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_y_8_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
; pre_syn.bp.readOne_y_9_                                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                             ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                 ;               ;          ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------+----------+--------------------------------------------+


+--------------------------------------------------------------+
; Partition Merge Resource Usage Summary                       ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 3940           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 4908           ;
;     -- 7 input functions                    ; 17             ;
;     -- 6 input functions                    ; 1043           ;
;     -- 5 input functions                    ; 898            ;
;     -- 4 input functions                    ; 1004           ;
;     -- <=3 input functions                  ; 1946           ;
;                                             ;                ;
; Dedicated logic registers                   ; 6306           ;
;                                             ;                ;
; I/O pins                                    ; 368            ;
; I/O registers                               ; 186            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2571648        ;
;                                             ;                ;
; Total DSP Blocks                            ; 6              ;
;                                             ;                ;
; Total PLLs                                  ; 4              ;
;     -- PLLs                                 ; 4              ;
;                                             ;                ;
; Total DLLs                                  ; 1              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2898           ;
; Total fan-out                               ; 55140          ;
; Average fan-out                             ; 4.10           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------+
; Name                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------+
; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192    ; None                                  ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_ggo1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 8192         ; 1            ; --           ; --           ; 8192    ; altera_up_video_char_mode_rom_128.mif ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_6dd2:auto_generated|ALTSYNCRAM                                                 ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536   ; None                                  ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None                                  ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280    ; None                                  ;
; Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_v2q1:auto_generated|altsyncram_ra81:fifo_ram|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280    ; None                                  ;
; Computer_System:The_System|Computer_System_onchip_vga_buffer:onchip_vga_buffer|altsyncram:the_altsyncram|altsyncram_mp02:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; True Dual Port   ; 307200       ; 8            ; 307200       ; 8            ; 2457600 ; None                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_se84:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 128          ; 272          ; 128          ; 272          ; 34816   ; None                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------+


+-----------------------------------------------+
; Partition Merge DSP Block Usage Summary       ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 3           ;
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 6           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 6           ;
+---------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri May 05 15:41:11 2023
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer --merge=on
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "Computer_System_ARM_A9_HPS_hps_io_border:border" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v Line: 157
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 577 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 4 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 30 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning: RST port on the PLL is not properly connected on instance Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: OUTCLK port on the PLL is not properly connected on instance Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 29 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 98
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 99
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 104
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 108
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 145
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 149
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 149
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 149
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 162
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 162
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 162
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 162
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 162
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 162
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 162
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 162
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 162
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 162
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 165
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 166
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 166
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 166
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 166
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 166
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 166
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 166
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 166
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 167
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer.v Line: 169
Info (21057): Implemented 11064 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 47 input pins
    Info (21059): Implemented 157 output pins
    Info (21060): Implemented 168 bidirectional pins
    Info (21061): Implemented 9371 logic cells
    Info (21064): Implemented 659 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Partition Merge was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 4869 megabytes
    Info: Processing ended: Fri May 05 15:41:18 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


