
/Users/tianzeng/Documents/workspace/playground/bin/targets/my_blinky/app/apps/blinky/blinky.elf:     file format elf32-littlearm
/Users/tianzeng/Documents/workspace/playground/bin/targets/my_blinky/app/apps/blinky/blinky.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00014121

Program Header:
0x70000001 off    0x0000be5c vaddr 0x0001be5c paddr 0x0001be5c align 2**2
         filesz 0x00000018 memsz 0x00000018 flags r--
    LOAD off    0x00000000 vaddr 0x00010000 paddr 0x00010000 align 2**16
         filesz 0x0000be74 memsz 0x0000be74 flags rwx
    LOAD off    0x00010100 vaddr 0x10000100 paddr 0x0001be74 align 2**16
         filesz 0x000000d8 memsz 0x00005d6c flags rw-
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x00000000 memsz 0x00000100 flags rw-
private flags = 5000200: [Version5 EABI] [soft-float ABI]

Sections:
Idx Name               Size      VMA       LMA       File off  Algn  Flags
  0 .imghdr            00000020  00014000  00014000  00004000  2**0  ALLOC
  1 .text              00007e3c  00014020  00014020  00004020  2**2  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.extab         00000000  0001be5c  0001be5c  000101d8  2**0  CONTENTS
  3 .ARM.exidx         00000018  0001be5c  0001be5c  0000be5c  2**2  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .vector_relocation 00000100  10000000  10000000  00020000  2**0  ALLOC
  5 .data              000000d8  10000100  0001be74  00010100  2**2  CONTENTS, ALLOC, LOAD, DATA
  6 .bss               00005c94  100001d8  0001bf4c  000101d8  2**3  ALLOC
  7 .stack_dummy       000001b0  10005e70  10005e70  000101d8  2**3  CONTENTS, READONLY
  8 .ARM.attributes    0000002a  00000000  00000000  00010388  2**0  CONTENTS, READONLY
  9 .comment           00000079  00000000  00000000  000103b2  2**0  CONTENTS, READONLY
 10 .svc_table         00000004  00000000  00000000  0001042b  2**0  CONTENTS, READONLY
 11 .debug_line        000295b2  00000000  00000000  0001042f  2**0  CONTENTS, READONLY, DEBUGGING
 12 .debug_info        0007d77d  00000000  00000000  000399e1  2**0  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev      0000cf2b  00000000  00000000  000b715e  2**0  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges     00001e08  00000000  00000000  000c4090  2**3  CONTENTS, READONLY, DEBUGGING
 15 .debug_str         000135eb  00000000  00000000  000c5e98  2**0  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges      00002198  00000000  00000000  000d9483  2**0  CONTENTS, READONLY, DEBUGGING
 17 .debug_frame       0000546c  00000000  00000000  000db61c  2**2  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc         00021e16  00000000  00000000  000e0a88  2**0  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
00014000 l    d  .imghdr	00000000 .imghdr
00014020 l    d  .text	00000000 .text
0001be5c l    d  .ARM.extab	00000000 .ARM.extab
0001be5c l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .vector_relocation	00000000 .vector_relocation
10000100 l    d  .data	00000000 .data
100001d8 l    d  .bss	00000000 .bss
10005e70 l    d  .stack_dummy	00000000 .stack_dummy
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .svc_table	00000000 .svc_table
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    df *ABS*	00000000 gcc_startup_apollo3.o
000001b0 l       *ABS*	00000000 Stack_Size
00000000 l       *ABS*	00000000 Heap_Size
000140e0 l       .text	00000000 __ble_patch
00014128 l       .text	00000000 .bss_zero_loop
00000000 l    df *ABS*	00000000 HAL_CM4.o
000141d0 l       .text	00000000 SVC_User
000141ee l       .text	00000000 SVC_Done
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 system_apollo3.c
00000000 l    df *ABS*	00000000 cmsis_nvic.c
00000000 l    df *ABS*	00000000 sbrk.c
100001d8 l     O .bss	00000004 brk
100001dc l     O .bss	00000004 sbrk_base
100001e0 l     O .bss	00000004 sbrk_limit
00000000 l    df *ABS*	00000000 hal_system.c
00000000 l    df *ABS*	00000000 start.c
00000000 l    df *ABS*	00000000 main.c
100001e4 l     O .bss	00000004 g_task1_loops
00000000 l    df *ABS*	00000000 my_blinky-sysinit-app.c
00000000 l    df *ABS*	00000000 bus.c
100001e8 l     O .bss	00000004 g_bus_node_lock_timeout
00000000 l    df *ABS*	00000000 am_hal_gpio.c
000147bc l     F .text	0000000e pincfg_equ
0001b6a0 l     O .text	00000032 g_ui8Bit76Capabilities
0001b6d4 l     O .text	00000032 g_ui8Inpen
0001b708 l     O .text	000000c8 g_ui8NCEtable
0001b7d0 l     O .text	00000032 g_ui8nCEpins
00000000 l    df *ABS*	00000000 am_hal_interrupt.c
00000000 l    df *ABS*	00000000 os_fault.c
00000000 l    df *ABS*	00000000 os.c
00014ba8 l     F .text	0000001e os_main
10000348 l     O .bss	00001000 g_os_main_stack
10000240 l     O .bss	00000100 g_idle_task_stack
00000000 l    df *ABS*	00000000 os_callout.c
00000000 l    df *ABS*	00000000 os_dev.c
00014e3c l     F .text	00000060 os_dev_add
00014e9c l     F .text	00000022 os_dev_initialize
00014ebe l     F .text	00000024 os_dev_init
100013a4 l     O .bss	00000008 g_os_dev_list
00000000 l    df *ABS*	00000000 os_eventq.c
100013ac l     O .bss	00000010 os_eventq_main
00000000 l    df *ABS*	00000000 os_mempool.c
00015068 l     F .text	00000078 os_mempool_init_internal
00000000 l    df *ABS*	00000000 os_msys.c
00015184 l     F .text	00000058 os_msys_init_once
100013c4 l     O .bss	00000db0 os_msys_1_data
10002174 l     O .bss	0000000c os_msys_1_mbuf_pool
10002180 l     O .bss	0000001c os_msys_1_mempool
10000104 l     O .data	00000008 g_msys_pool_list
00000000 l    df *ABS*	00000000 os_mutex.c
00000000 l    df *ABS*	00000000 os_sanity.c
000153d4 l     F .text	00000020 os_sanity_check_list_lock
000153f4 l     F .text	0000001c os_sanity_check_list_unlock
00000000 l    df *ABS*	00000000 os_sched.c
00000000 l    df *ABS*	00000000 os_task.c
00015768 l     F .text	00000018 _clear_stack
00000000 l    df *ABS*	00000000 os_time.c
00015870 l     F .text	00000044 os_deltatime
000158b4 l     F .text	00000064 os_time_tick
100021c0 l     O .bss	00000030 basetod
00000000 l    df *ABS*	00000000 os_arch_arm.c
00015996 l     F .text	00000002 os_arch_task_return_handler
00000000 l    df *ABS*	00000000 os_mbuf.c
00000000 l    df *ABS*	00000000 memcmp.c
00015b76 l       .text	00000000 test1
00015b6a l       .text	00000000 loop1
00015b7c l       .text	00000000 res1
00015b98 l       .text	00000000 test2
00015ba0 l       .text	00000000 done
00015b8c l       .text	00000000 loop2
00000000 l    df *ABS*	00000000 memcpy.c
00015bac l       .text	00000000 test1
00015ba8 l       .text	00000000 loop1
00015bba l       .text	00000000 test2
00015bb6 l       .text	00000000 loop2
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 console.c
00015c20 l     F .text	0000004c add_ascii_num_with_char
00015c6c l     F .text	0000003c console_handle_line
00015ca8 l     F .text	0000003c console_filter_out
00015ce4 l     F .text	0000001e console_filter_write
00015d04 l     F .text	00000044 console_append_char
00015d48 l     F .text	0000001e console_write_nolock
00015d68 l     F .text	00000050 handle_end
00015db8 l     F .text	00000050 handle_home
00015e08 l     F .text	00000068 del_char
00015e70 l     F .text	00000020 handle_delete
00015e90 l     F .text	00000190 handle_ansi
00016020 l     F .text	00000058 handle_backspace
00016078 l     F .text	0000005c console_clear_line
000160d4 l     F .text	000000a8 insert_char
00016188 l     F .text	0000000a console_nlip_enable_echo
00016192 l     F .text	0000000a console_nlip_disable_echo
0001619c l     F .text	00000104 handle_nlip
100021f8 l     O .bss	00000004 ansi_val
100021fc l     O .bss	00000004 ansi_val_2
10002200 l     O .bss	00000010 avail_queue
10002210 l     O .bss	00000004 completion
10002214 l     O .bss	00000004 console_compat_rx_cb
1000221c l     O .bss	0000000c console_write_lock
10002228 l     O .bss	00000002 cur
1000222c l     O .bss	00000004 current_line_ev
10002230 l     O .bss	00000004 esc_state
10002238 l     O .bss	00000004 lines_queue
1000223c l     O .bss	00000004 nlip_state
10002240 l     O .bss	00000001 prev_endl.19707
10002241 l     O .bss	00000001 rx_stalled
10002242 l     O .bss	00000002 trailing_chars
1000011c l     O .data	00000004 echo
00000000 l    df *ABS*	00000000 console_fmt.c
00000000 l    df *ABS*	00000000 ticks.c
10000120 l     O .data	00000001 do_ticks
00000000 l    df *ABS*	00000000 uart_console.c
000165e4 l     F .text	00000008 uart_blocking_tx
000165ec l     F .text	00000014 uart_console_ring_add_char
00016600 l     F .text	00000014 uart_console_ring_pull_char
00016614 l     F .text	00000016 uart_console_ring_is_full
0001662a l     F .text	0000000e uart_console_ring_is_empty
00016638 l     F .text	00000030 uart_console_tx_flush
00016668 l     F .text	0000001c uart_console_tx_char
00016684 l     F .text	00000058 uart_console_queue_char
000166dc l     F .text	00000044 uart_console_rx_char
00016720 l     F .text	00000074 uart_console_rx_char_event
10002244 l     O .bss	00000008 cr_rx
1000224c l     O .bss	00000020 cr_rx_buf
1000226c l     O .bss	00000008 cr_tx
10002274 l     O .bss	00000020 cr_tx_buf
100022a4 l     O .bss	00000001 uart_console_rx_stalled
100022a8 l     O .bss	00000004 uart_dev
100022ac l     O .bss	00000004 write_char_cb
10000124 l     O .data	00000004 b.19555
00000000 l    df *ABS*	00000000 flash_map.c
000168a8 l     F .text	00000038 flash_area_find_idx
000168e0 l     F .text	00000058 flash_map_area_overlaps
00016938 l     F .text	00000080 flash_map_add_new_dflt_areas
00000000 l    df *ABS*	00000000 log.c
00016a20 l     F .text	0000001c log_registered
00016aa0 l     F .text	0000003c log_read_last_hdr
00016bd0 l     F .text	00000040 log_read_hdr_walk
100022c0 l     O .bss	00000001 log_written
10000128 l     O .data	00000008 g_log_list
00000000 l    df *ABS*	00000000 log_console.c
00016c10 l     F .text	00000004 log_console_read
00016c14 l     F .text	00000004 log_console_walk
00016c18 l     F .text	00000004 log_console_flush
00016c1c l     F .text	00000048 log_console_print_hdr
00016c64 l     F .text	00000048 log_console_dump_cbor_entry
00016cac l     F .text	00000040 log_console_append_body
00016cec l     F .text	0000001c log_console_append
100022c4 l     O .bss	0000001c log_console
00000000 l    df *ABS*	00000000 modlog.c
00016d70 l     F .text	00000028 modlog_find_by_module
00016d98 l     F .text	0000003c modlog_insert
00016dd4 l     F .text	0000001c modlog_alloc
00016df0 l     F .text	00000058 modlog_infer_handle
00016e48 l     F .text	00000046 modlog_register_no_lock
100022e0 l     O .bss	00000004 modlog_first_dflt
100022e4 l     O .bss	000000c0 modlog_mapping_buf
100023c0 l     O .bss	00000004 modlog_mappings
100023c4 l     O .bss	00000024 modlog_rwl
00000000 l    df *ABS*	00000000 sysinit.c
00016f8c l     F .text	00000006 sysinit_dflt_panic_cb
00000000 l    df *ABS*	00000000 mem.c
00000000 l    df *ABS*	00000000 rwlock.c
00016fdc l     F .text	0000000c rwlock_complete_handoff
00016fe8 l     F .text	00000016 rwlock_write_must_block
00016ffe l     F .text	0000003a rwlock_unblock
00000000 l    df *ABS*	00000000 cbor_buf_reader.c
000170da l     F .text	00000006 cbuf_buf_reader_get8
000170e0 l     F .text	00000014 cbor_buf_reader_cpy
000170f4 l     F .text	0000001a cbor_buf_reader_cmp
0001710e l     F .text	0000001c cbuf_buf_reader_get64
0001712a l     F .text	00000008 cbuf_buf_reader_get32
00017132 l     F .text	0000000a cbuf_buf_reader_get16
00000000 l    df *ABS*	00000000 cborparser.c
00017174 l     F .text	00000024 is_fixed_type
00017198 l     F .text	00000004 iterate_noop
0001719c l     F .text	0000013c preparse_value
000172d8 l     F .text	0000004a preparse_next_value
00017322 l     F .text	000000ba extract_length
000173dc l     F .text	00000172 iterate_string_chunks
0001754e l     F .text	000000f6 advance_internal
00000000 l    df *ABS*	00000000 cborpretty.c
00017914 l     F .text	00000028 hexDump
0001793c l     F .text	0000022c utf8EscapedDump
00017b68 l     F .text	000003dc value_to_pretty
00017f44 l     F .text	00000064 container_to_pretty
00000000 l    df *ABS*	00000000 cborparser_dup_string.c
00000000 l    df *ABS*	00000000 hal_bsp.c
100025ec l     O .bss	00000048 os_bsp_adc0
10002634 l     O .bss	0000003c os_bsp_uart0
10000134 l     O .data	00000018 os_bsp_adc0_config
0001bb20 l     O .text	00000002 hal_bsp_i2c0m_cfg
0001bb24 l     O .text	00000004 hal_bsp_spi1m_cfg
0001bb28 l     O .text	00000004 os_bsp_uart0_cfg
00000000 l    df *ABS*	00000000 adc_apollo3.c
00018178 l     F .text	00000008 apollo3_adc_size_buffer
000181c4 l     F .text	00000038 apollo3_adc_read_buffer
000181fc l     F .text	0000007c apollo3_adc_release_buffer
00018278 l     F .text	00000084 apollo3_adc_set_buffer
000182fc l     F .text	00000018 apollo3_adc_sample
00018314 l     F .text	000000e4 apollo3_adc_read_channel
000183f8 l     F .text	0000006c apollo3_adc_configure_channel
00018464 l     F .text	00000058 apollo3_adc_close
000184bc l     F .text	00000034 init_adc_timer
000184f0 l     F .text	000000c0 apollo3_adc_open
10002670 l     O .bss	00000030 apollo3_adc_chans
0001bb2c l     O .text	0000001c apollo3_adc_funcs
00000000 l    df *ABS*	00000000 uart_hal.c
000185f8 l     F .text	00000022 uart_hal_blocking_tx
0001861a l     F .text	00000022 uart_hal_start_rx
0001863c l     F .text	00000022 uart_hal_start_tx
0001865e l     F .text	0000002c uart_hal_resume
0001868a l     F .text	0000002c uart_hal_suspend
000186b6 l     F .text	00000012 uart_hal_close
000186c8 l     F .text	00000086 uart_hal_open
00000000 l    df *ABS*	00000000 hal_flash.c
00000000 l    df *ABS*	00000000 am_hal_adc.c
100026ec l     O .bss	00000010 priv_temp_trims
00000000 l    df *ABS*	00000000 am_hal_ctimer.c
00018ce4 l     F .text	00000028 ctimer_clr
1000014c l     O .data	00000010 g_ui8ClkSrc
0001bb48 l     O .text	00000020 g_ui32TMRAddrTbl
0001bb68 l     O .text	00000020 g_ui8TmrClkSrcMask
00000000 l    df *ABS*	00000000 am_hal_flash.c
00000000 l    df *ABS*	00000000 am_hal_global.c
00000000 l    df *ABS*	00000000 am_hal_pwrctrl.c
000190f4 l     F .text	0000007c pwrctrl_periph_disable_msk_check
00000000 l    df *ABS*	00000000 hal_flash.c
00019274 l     F .text	0000000e apollo3_flash_sector_info
00019282 l     F .text	00000004 apollo3_flash_init
00019288 l     F .text	00000018 apollo3_flash_erase_sector
000192a0 l     F .text	0000004c apollo3_flash_write_odd
000192ec l     F .text	000000ac apollo3_flash_write
00019398 l     F .text	0000000e apollo3_flash_read
0001bc54 l     O .text	0000001c apollo3_flash_funcs
00000000 l    df *ABS*	00000000 hal_i2c.c
000193a6 l     F .text	00000022 hal_i2c_pin_config
1000015c l     O .data	00000014 g_sIOMI2cDefaultConfig
00000000 l    df *ABS*	00000000 hal_os_tick.c
00019450 l     F .text	00000044 apollo2_os_tick_set_timer
00019494 l     F .text	00000048 apollo2_os_tick_handler
10002714 l     O .bss	00000004 apollo2_os_tick_dur
10002718 l     O .bss	00000004 apollo2_os_tick_prev
00000000 l    df *ABS*	00000000 hal_spi.c
00019578 l     F .text	00000010 apollo3_spi_resolve
00019588 l     F .text	00000032 hal_spi_pin_config_master
000195ba l     F .text	00000012 hal_spi_pin_config
000195cc l     F .text	00000024 get_uNCE
000195f0 l     F .text	00000006 hal_spi_init_slave
00019610 l     F .text	00000118 hal_spi_init_master
1000271c l     O .bss	00000010 apollo3_spi1
10000170 l     O .data	00000014 g_sIOMSpiConfig
00000000 l    df *ABS*	00000000 hal_timer.c
0001974c l     F .text	0000001c apollo3_timer_resolve
00019768 l     F .text	00000040 apollo3_timer_tbl_find
000197a8 l     F .text	0000007c apollo3_timer_sdk_cfg
00019824 l     F .text	00000020 apollo3_timer_isr_cfg
00019844 l     F .text	0000000e apollo3_timer_cur_ticks
00019852 l     F .text	00000060 apollo3_timer_set_ocmp
000198b2 l     F .text	00000042 apollo3_timer_set_ocmp_at
000198f4 l     F .text	0000002c apollo3_timer_clear_ocmp
00019920 l     F .text	00000058 apollo3_timer_chk_queue
00019978 l     F .text	00000034 apollo3_timer_isr
1000272c l     O .bss	00000004 nvic_configured.21946
10000184 l     O .data	00000014 apollo3_timer_0
10000198 l     O .data	00000014 apollo3_timer_1
0001bc70 l     O .text	00000030 apollo3_timer_tbl_hfrc
0001bca0 l     O .text	00000028 apollo3_timer_tbl_lfrc
0001bcc8 l     O .text	00000028 apollo3_timer_tbl_xt
00000000 l    df *ABS*	00000000 hal_uart.c
00019a6c l     F .text	000000cc apollo3_uart_irqh_x
00019b38 l     F .text	0000000a apollo3_uart_irqh_0
00019b42 l     F .text	0000000a apollo3_uart_irqh_1
00019b4c l     F .text	00000030 apollo3_uart_irq_info
00019b7c l     F .text	0000003c apollo3_uart_set_nvic
10002834 l     O .bss	00000030 uarts
00000000 l    df *ABS*	00000000 hal_watchdog.c
00000000 l    df *ABS*	00000000 am_hal_iom.c
00019fe8 l     F .text	00000024 enable_submodule
0001a00c l     F .text	0000002c compute_freq
0001a038 l     F .text	00000014 onebit
0001a04c l     F .text	00000144 iom_get_interface_clock_cfg
00000000 l    df *ABS*	00000000 am_hal_stimer.c
00000000 l    df *ABS*	00000000 am_hal_uart.c
0001a770 l     F .text	000000b0 config_baudrate
0001a8d8 l     F .text	00000084 buffer_configure
10005c3c l     O .bss	000000d0 g_am_hal_uart_states
00000000 l    df *ABS*	00000000 am_hal_cmdq.c
10005d0c l     O .bss	00000160 gAmHalCmdq
0001bd18 l     O .text	00000140 gAmHalCmdQReg
00000000 l    df *ABS*	00000000 am_hal_queue.c
00000000 l    df *ABS*	00000000 os_cputime.c
00000000 l    df *ABS*	00000000 os_sem.c
00000000 l    df *ABS*	00000000 malloc.c
0001ae34 l     F .text	00000004 malloc_lock_nop
0001ae38 l     F .text	00000002 malloc_unlock_nop
0001ae3a l     F .text	00000048 __malloc_from_block
0001ae84 l     F .text	00000064 __free_block
100001ac l     O .data	00000018 __malloc_head
100001c4 l     O .data	00000004 malloc_lock
100001c8 l     O .data	00000004 malloc_unlock
00000000 l    df *ABS*	00000000 mynewt.c
0001afd0 l     F .text	00000004 stdin_read
0001afd4 l     F .text	00000010 stdout_write
100001cc l     O .data	00000004 _stdin
100001d0 l     O .data	00000008 _stdin_methods
00000000 l    df *ABS*	00000000 tinyprintf.c
0001afe4 l     F .text	000000fc ui2a
0001b0e0 l     F .text	00000028 i2a
0001b108 l     F .text	00000030 a2d
0001b138 l     F .text	00000036 a2i
0001b16e l     F .text	00000024 putf
0001b194 l     F .text	00000124 putchw
0001b2b8 l     F .text	00000064 intarg
00000000 l    df *ABS*	00000000 vprintf.c
00000000 l    df *ABS*	00000000 my_blinky-sysflash.c
00000000 l    df *ABS*	00000000 SVC_Table.S
00000000 l       .svc_table	00000000 SVC_End
00000000 l    df *ABS*	00000000 
100001d8 l       .data	00000000 __init_array_end
100001d8 l       .data	00000000 __preinit_array_end
100001d8 l       .data	00000000 __init_array_start
100001d8 l       .data	00000000 __preinit_array_start
00017644 g     F .text	00000090 _cbor_value_decode_int64_internal
00018ad0 g     F .text	00000030 am_hal_adc_interrupt_disable
00014190  w    F .text	00000002 GPIO_IRQHandler
00016808 g     F .text	000000a0 uart_console_init
00015ac0 g     F .text	00000030 os_arch_start
10005e70 g       .bss	00000000 __HeapBase
100021b4 g     O .bss	00000008 g_os_task_list
00014b24 g     F .text	00000084 os_idle_task
0001a764 g     F .text	0000000c am_hal_stimer_int_clear
00000000 g       .svc_table	00000000 SVC_Count
00014190  w    F .text	00000002 IOMASTER5_IRQHandler
0001418a  w    F .text	00000002 DebugMon_Handler
100013bc g     O .bss	00000008 g_os_mempool_list
100026a8 g     O .bss	00000004 g_ADCSlotsConfigured
0001aee8 g     F .text	00000050 add_malloc_block
00014fd6 g     F .text	00000070 os_eventq_put
0001900c g     F .text	00000034 am_hal_ctimer_int_status_get
10000100 g       .data	00000000 __data_start__
0001ab7c g     F .text	00000024 am_hal_uart_control
00014190  w    F .text	00000002 IOSLAVE_IOS_IRQHandler
0001b640 g     F .text	00000024 printf
0001be58 g     O .text	00000004 stdout
0001a820 g     F .text	00000058 am_hal_uart_initialize
00015a30 g     F .text	0000008c os_arch_os_init
0001417e  w    F .text	00000002 HardFault_Handler
000189f4 g     F .text	00000040 am_hal_adc_enable
000199ac g     F .text	00000050 hal_timer_init
00015af0 g     F .text	00000060 os_arch_os_start
10002234 g     O .bss	00000001 g_console_ignore_non_nlip
10002236 g     O .bss	00000001 g_console_silence_non_nlip
00014190  w    F .text	00000002 STIMER_CMPR4_IRQHandler
000176f6 g     F .text	00000048 cbor_value_advance_fixed
00014190  w    F .text	00000002 STIMER_CMPR6_IRQHandler
00016bb0 g     F .text	00000014 log_read
000193dc g     F .text	00000074 hal_i2c_init
0001421e g     F .text	0000000c SysTick_Handler
00018980 g     F .text	00000074 am_hal_adc_configure_dma
00019170 g     F .text	00000090 am_hal_pwrctrl_periph_enable
100023ec g     O .bss	00000200 g_ui32ADCSampleBuffer
00014a38 g     F .text	00000008 am_hal_interrupt_master_disable
100022b0 g     O .bss	00000004 flash_map
000141f4 g     F .text	0000002a PendSV_Handler
0001417c  w    F .text	00000002 NMI_Handler
00014190  w    F .text	00000002 IOMASTER1_IRQHandler
0001be74 g       .ARM.exidx	00000000 __exidx_end
00014020 g       .text	00000000 __isr_vector_start
00016a3c g     F .text	00000048 log_init
000159a4 g     F .text	00000014 os_arch_ctx_sw
00018750 g     F .text	00000068 uart_hal_init
0001463c g     F .text	0000002c hal_system_reset
00014190  w    F .text	00000002 STIMER_IRQHandler
00014bd4 g     F .text	00000088 os_init_idle_task
0001713c g     F .text	00000038 cbor_buf_reader_init
00014190  w    F .text	00000002 UART1_IRQHandler
10000100 g       .data	00000000 __aeabi_unwind_cpp_pr0
00015564 g     F .text	0000000c os_sched_set_current_task
0001be74 g       .ARM.exidx	00000000 __etext
0001a53c g     F .text	00000148 am_hal_iom_configure
0001a2f8 g     F .text	00000244 am_hal_iom_power_ctrl
00016580 g     F .text	0000003c console_vprintf
0001a6b8 g     F .text	00000020 am_hal_stimer_counter_clear
00014190  w    F .text	00000002 STIMER_CMPR1_IRQHandler
00018a68 g     F .text	00000038 am_hal_adc_deinitialize
10002294 g     O .bss	00000010 rx_ev
00015234 g     F .text	000000c0 os_mutex_release
00015420 g     F .text	00000020 os_sanity_check_register
00015970 g     F .text	00000026 os_time_delay
00014190  w    F .text	00000002 IOMASTER2_IRQHandler
0001a254 g     F .text	000000a4 am_hal_iom_enable
00014190  w    F .text	00000002 PDM_IRQHandler
000165d8 g     F .text	0000000c console_get_ticks
000176d4 g     F .text	00000022 cbor_parser_init
00015128 g     F .text	00000010 os_mempool_module_init
000159ca g     F .text	0000000a os_arch_in_critical
0001aa68 g     F .text	0000002c am_hal_uart_interrupt_clear
00014190  w    F .text	00000002 UART0_IRQHandler
00015998 g     F .text	0000000a timer_handler
0001ac6c g     F .text	00000040 am_hal_cmdq_enable
00014f48 g     F .text	00000020 os_dev_lookup
00015570 g     F .text	00000090 os_sched_sleep
00015ba6 g     F .text	0000001a memcpy
00019fe0 g     F .text	00000004 hal_watchdog_init
0001ad00 g     F .text	0000000c os_cputime_init
0001bc3c g     O .text	00000018 apollo3_flash_dev
0001425c g     F .text	00000000 .hidden __aeabi_uldivmod
00014190  w    F .text	00000002 WATCHDOG_IRQHandler
00000020 g       *ABS*	00000000 _imghdr_size
00015528 g     F .text	00000030 os_sched_ctx_sw_hook
10002218 g     O .bss	00000004 console_is_midline
10000100 g     O .data	00000004 SystemCoreClock
00014628 g     F .text	00000002 hal_system_init
000159d4 g     F .text	00000044 os_arch_task_stack_init
0001af38 g     F .text	0000006c malloc
00014a48 g     F .text	00000044 __assert_func
000190d8 g     F .text	0000001c am_hal_triple_read
000156c4 g     F .text	00000048 os_sched_wakeup_ticks
00016520 g     F .text	00000060 console_pkg_init
00014184  w    F .text	00000002 UsageFault_Handler
00018ec4 g     F .text	00000094 am_hal_ctimer_period_set
1000139c g     O .bss	00000008 g_callout_list
00018f7c g     F .text	00000028 am_hal_ctimer_int_enable
0001904c g     F .text	00000058 am_hal_flash_program_main
0001b31c g     F .text	00000300 tfp_format
1005fe48 g       *ABS*	00000000 __HeapLimit
0001acac g     F .text	00000040 am_hal_cmdq_disable
100001d8 g       .bss	00000000 __bss_start__
0001462c g     F .text	00000010 hal_debugger_connected
0001428c g     F .text	000002be .hidden __udivmoddi4
000178dc g     F .text	00000038 _cbor_value_copy_string
100021ac g     O .bss	00000004 g_current_task
00015440 g     F .text	00000084 os_sanity_run
000159b8 g     F .text	0000000c os_arch_save_sr
00019f5c g     F .text	00000084 hal_uart_close
000150e0 g     F .text	00000014 os_mempool_init
100021bc g     O .bss	00000001 g_task_id
0001aa94 g     F .text	000000e8 am_hal_uart_power_control
00019d04 g     F .text	0000002c hal_uart_blocking_tx
0001be5c g       .text	00000000 __exidx_start
000154c4 g     F .text	00000010 os_sanity_init
00014194 g     F .text	00000014 os_set_env
00018030 g     F .text	00000010 hal_bsp_flash_dev
00018d8c g     F .text	00000054 am_hal_ctimer_start
0001466c g     F .text	0000004c __libc_init_array
100021a0 g     O .bss	0000000c g_os_sanity_check_mu
00014190  w    F .text	00000002 CLKGEN_IRQHandler
00018bf4 g     F .text	00000028 am_hal_adc_sw_trigger
000145f0 g     F .text	00000038 _sbrk
000194dc g     F .text	00000038 os_tick_idle
000165bc g     F .text	0000001c console_printf
00016388 g     F .text	00000008 console_blocking_mode
0001773e g     F .text	0000014e cbor_value_enter_container
00019040 g     F .text	0000000c am_hal_flash_page_erase
00014668  w    F .text	00000002 _init
00018fcc g     F .text	00000020 am_hal_ctimer_int_clear
00019514 g     F .text	00000064 os_tick_init
00014190  w    F .text	00000002 RTC_IRQHandler
00016d08 g     F .text	00000008 log_console_get
00014c5c g     F .text	000000d8 os_init
00014120 g     F .text	0000005c Reset_Handler
00018aa0 g     F .text	00000030 am_hal_adc_interrupt_enable
00018180 g     F .text	00000044 apollo3_irq_handler
0001617c g     F .text	0000000c console_echo
100023e8 g     O .bss	00000001 sysinit_active
10002235 g     O .bss	00000001 g_console_silence
0001b69c g     O .text	00000004 g_AM_HAL_GPIO_DISABLE
00015b54 g     F .text	0000000a os_mbuf_pool_init
0001422a g     F .text	0000001e os_default_irq_asm
0001570c g     F .text	0000000c os_sched_next_task
00018f58 g     F .text	00000024 am_hal_ctimer_adc_trigger_enable
000193c8 g     F .text	00000014 hal_i2c_enable
000154d4 g     F .text	00000054 os_sched_insert
0001a1c6 g     F .text	00000026 am_hal_iom_CQEnable
00014fac g     F .text	00000010 os_dev_reset
0001b624 g     F .text	0000001c fprintf
00015220 g     F .text	00000014 os_mutex_init
000145d4 g     F .text	0000001c _sbrkInit
00015046 g     F .text	0000001a os_eventq_get_no_wait
000169b8 g     F .text	00000068 flash_map_init
0001b664 g     F .text	00000014 vprintf
00014bc8 g     F .text	0000000c os_started
10000000 g       .bss	00000000 _ram_start
00015688 g     F .text	0000003c os_sched_os_timer_exp
10000000 g       .vector_relocation	00000000 __vector_tbl_reloc__
0001b9d8 g     O .text	0000002c log_console_handler
0001708c g     F .text	0000001e rwlock_release_write
0001a878 g     F .text	00000030 am_hal_uart_interrupt_enable
00014190  w    F .text	00000002 IOMASTER0_IRQHandler
100001d8 g       .data	00000000 __data_end__
00016adc g     F .text	000000d4 log_register
0001a95c g     F .text	0000010c am_hal_uart_configure
00018b40 g     F .text	00000028 am_hal_adc_interrupt_clear
100021f0 g     O .bss	00000004 g_os_time
00014a40 g     F .text	00000006 am_hal_interrupt_master_set
00014186  w    F .text	00000002 SecureFault_Handler
00019728 g     F .text	00000022 hal_spi_init
00019bb8 g     F .text	00000040 hal_uart_init_cbs
00019fe6 g     F .text	00000002 hal_watchdog_tickle
10005e6c g       .bss	00000000 __bss_end__
00016a84 g     F .text	00000010 log_hdr_len
000151dc g     F .text	00000010 os_msys_reset
00014190 g     F .text	00000002 Default_Handler
000146b8 g     F .text	00000018 _start
100026ac g     O .bss	00000040 g_ADCState
00016bc4 g     F .text	0000000c log_fill_current_img_hash
0001a1ec g     F .text	0000000c am_hal_iom_CQDisable
000141a8 g     F .text	00000006 os_arch_init_task_stack
00014a30 g     F .text	00000008 am_hal_interrupt_master_enable
000162a0 g     F .text	00000034 console_lock
00014190  w    F .text	00000002 ADC_IRQHandler
100001ec g     O .bss	00000050 g_idle_task
00018fec g     F .text	00000020 am_hal_ctimer_int_set
10000130 g     O .data	00000004 sysinit_panic_cb
00014190  w    F .text	00000002 IOMASTER4_IRQHandler
10002730 g     O .bss	00000002 g_pui8RxBuffer
1000219c g     O .bss	00000004 g_os_sanity_check_list
100026a4 g     O .bss	00000001 g_bADCDMAComplete
00019bf8 g     F .text	000000a4 hal_uart_start_tx
00014190  w    F .text	00000002 CTIMER_IRQHandler
000150f4 g     F .text	00000032 os_memblock_get
00015600 g     F .text	00000088 os_sched_wakeup
0001ad0c g     F .text	00000010 os_sem_init
00016fac g     F .text	00000030 mem_init_mbuf_pool
00018918 g     F .text	00000068 am_hal_adc_configure_slot
00014a8c g     F .text	00000098 os_default_irq
00018e0c g     F .text	00000028 am_hal_ctimer_clear
00014190  w    F .text	00000002 IOSLAVE_ACC_IRQHandler
100021b0 g     O .bss	00000004 g_os_last_ctx_sw_time
0001ad1c g     F .text	00000064 os_sem_release
00014190  w    F .text	00000002 SOFTWARE0_IRQHandler
00015b5e g     F .text	00000048 memcmp
00015a18 g     F .text	00000018 os_arch_init
00014190  w    F .text	00000002 STIMER_CMPR3_IRQHandler
00018b00 g     F .text	00000040 am_hal_adc_interrupt_status
000147b0 g     F .text	0000000c bus_pkg_init
0001454c  w    F .text	00000002 .hidden __aeabi_ldiv0
00016f94 g     F .text	0000000c sysinit_start
000199fc g     F .text	00000070 hal_timer_config
00014f68 g     F .text	00000044 os_dev_open
00016518 g     F .text	00000008 console_is_init
0001ad80 g     F .text	000000b4 os_sem_pend
00019fe4 g     F .text	00000002 hal_watchdog_enable
000170aa g     F .text	00000030 rwlock_init
00015138 g     F .text	0000004c os_msys_register
10000340 g     O .bss	00000004 g_os_idle_ctr
00015bc0 g     F .text	00000038 memset
00014020 g       .text	00000100 __isr_vector
000146d0 g     F .text	000000c4 main
00014190  w    F .text	00000002 STIMER_CMPR2_IRQHandler
000167c0 g     F .text	00000038 console_out_nolock
00016e90 g     F .text	00000034 modlog_register
00016fa0 g     F .text	0000000c sysinit_end
00016ec4 g     F .text	000000c8 modlog_init
000141ae g     F .text	00000046 SVC_Handler
00014fcc g     F .text	0000000a os_eventq_inited
000162d4 g     F .text	0000003c console_unlock
00015060 g     F .text	00000008 os_eventq_dflt_get
100026fc g     O .bss	00000018 g_i2c_handles
00016a94 g     F .text	0000000a log_walk
00014e00 g     F .text	0000003c os_callout_wakeup_ticks
100022b4 g     O .bss	00000004 flash_map_entries
00014190  w    F .text	00000002 SCARD_IRQHandler
000188a8 g     F .text	00000070 am_hal_adc_configure
00014020 g       .imghdr	00000000 __text
00018a34 g     F .text	00000034 am_hal_adc_disable
00015bf8 g     F .text	00000018 strcmp
00016794 g     F .text	0000002c uart_console_blocking_mode
00015558 g     F .text	0000000c os_sched_get_current_task
00016310 g     F .text	00000078 console_write
00014570 g     F .text	00000030 SystemInit
0001aba0 g     F .text	000000cc am_hal_cmdq_init
0001a698 g     F .text	00000020 am_hal_stimer_counter_get
0001a684 g     F .text	00000014 am_hal_stimer_config
0001a8a8 g     F .text	00000030 am_hal_uart_interrupt_disable
00015718 g     F .text	00000022 os_sched
00018c1c g     F .text	000000c8 am_hal_adc_power_control
00019c9c g     F .text	00000068 hal_uart_start_rx
000152f4 g     F .text	000000e0 os_mutex_pend
00000000 g       .svc_table	00000000 SVC_Table
0001be74 g       *ABS*	00000000 _init_data
1005fff8 g       .bss	00000000 __StackTop
000185b0 g     F .text	00000048 apollo3_adc_dev_init
100026a0 g     O .bss	00000004 apollo3_adc_handle
00019200 g     F .text	00000074 am_hal_pwrctrl_periph_disable
00018d0c g     F .text	00000080 am_hal_ctimer_config_single
00014190  w    F .text	00000002 VCOMP_IRQHandler
0001a6d8 g     F .text	00000078 am_hal_stimer_compare_delta_set
00018e34 g     F .text	00000090 am_hal_ctimer_read
00014da4 g     F .text	0000005c os_callout_tick
0001ba18 g     O .text	00000048 sysflash_map_dflt
000167f8 g     F .text	00000010 uart_console_is_init
00014120 g       .text	00000000 __isr_vector_end
00014d34 g     F .text	00000022 os_start
000195f6 g     F .text	00000018 hal_spi_enable
00015780 g     F .text	0000000a os_task_stacktop_get
00014190  w    F .text	00000002 MSPI_IRQHandler
00019e28 g     F .text	00000134 hal_uart_config
0001a750 g     F .text	00000014 am_hal_stimer_int_enable
00018fa4 g     F .text	00000028 am_hal_ctimer_int_disable
0001a1f8 g     F .text	0000005c am_hal_iom_initialize
00016390 g     F .text	00000188 console_handle_char
00018de0 g     F .text	0000002c am_hal_ctimer_stop
00017fb0 g     F .text	0000007e _cbor_value_dup_string
1000010c g     O .data	00000008 g_os_run_list
0001a190 g     F .text	00000036 am_hal_iom_CQInit
000145a0 g     F .text	00000034 NVIC_Relocate
0001bb88 g     O .text	000000b4 am_hal_pwrctrl_peripheral_control
00014190  w    F .text	00000002 IOMASTER3_IRQHandler
00014794 g     F .text	0000001c sysinit_app
100021f4 g     O .bss	00000004 os_flags
000159c4 g     F .text	00000006 os_arch_restore_sr
00014190  w    F .text	00000002 BLE_IRQHandler
0001bcf0 g     O .text	00000028 g_sUartConfig
1005fe48 g       *ABS*	000001b0 __StackLimit
10001398 g     O .bss	00000004 g_os_started
00014190  w    F .text	00000002 STIMER_CMPR7_IRQHandler
0001788c g     F .text	00000050 cbor_value_leave_container
00014550 g     F .text	00000020 SystemCoreClockUpdate
000151ec g     F .text	00000034 os_msys_init
10002237 g     O .bss	00000001 g_is_output_nlip
00015918 g     F .text	0000000c os_time_get
100023a4 g     O .bss	0000001c modlog_mapping_pool
000190a4 g     F .text	00000028 am_hal_flash_delay
00018b68 g     F .text	0000008c am_hal_adc_samples_read
100022b8 g     O .bss	00000008 g_log_info
0001454c  w    F .text	00000002 .hidden __aeabi_idiv0
00014190  w    F .text	00000002 STIMER_CMPR0_IRQHandler
0001578c g     F .text	000000e4 os_task_init
00014190  w    F .text	00000002 BROWNOUT_IRQHandler
00014182  w    F .text	00000002 BusFault_Handler
00016d10 g     F .text	00000060 log_console_init
00015c10 g     F .text	0000000e strlen
00014ee4 g     F .text	00000038 os_dev_create
00017038 g     F .text	00000054 rwlock_acquire_write
00014fbc g     F .text	00000010 os_eventq_init
00015924 g     F .text	0000004c os_time_advance
0001573c g     F .text	0000002c os_sched_resort
10002734 g     O .bss	00000100 g_pui8TxBuffer
000187b8 g     F .text	0000002c hal_flash_init
00014180  w    F .text	00000002 MemoryManagement_Handler
0001acec g     F .text	00000014 am_hal_queue_init
10002864 g     O .bss	000033d8 g_IOMhandles
00014f1c g     F .text	0000002c os_dev_initialize_all
000147cc g     F .text	00000264 am_hal_gpio_pinconfig
000187e4 g     F .text	000000c4 am_hal_adc_initialize
10000114 g     O .data	00000008 g_os_sleep_list
00018040 g     F .text	00000138 hal_bsp_init
00014190  w    F .text	00000002 STIMER_CMPR5_IRQHandler
00014d58 g     F .text	0000004c os_pkg_init
100026a5 g     O .bss	00000001 g_bADCDMAError
00015410 g     F .text	00000010 os_sanity_check_init
00019d30 g     F .text	000000f8 hal_uart_init
00017fa8 g     F .text	00000008 cbor_value_to_pretty_advance
0001b61c g     F .text	00000008 vfprintf
000190cc g     F .text	0000000c am_hal_flash_load_ui32
10001348 g     O .bss	00000050 g_os_main_task
0001afa4 g     F .text	0000002c free



Disassembly of section .text:

00014020 <__isr_vector>:
   14020:	1005fff8 	.word	0x1005fff8
   14024:	00014121 	.word	0x00014121
   14028:	0001417d 	.word	0x0001417d
   1402c:	0001417f 	.word	0x0001417f
   14030:	00014181 	.word	0x00014181
   14034:	00014183 	.word	0x00014183
   14038:	00014185 	.word	0x00014185
   1403c:	00014187 	.word	0x00014187
	...
   1404c:	000141af 	.word	0x000141af
   14050:	0001418b 	.word	0x0001418b
   14054:	00000000 	.word	0x00000000
   14058:	000141f5 	.word	0x000141f5
   1405c:	0001421f 	.word	0x0001421f
   14060:	00014191 	.word	0x00014191
   14064:	00014191 	.word	0x00014191
   14068:	00014191 	.word	0x00014191
   1406c:	00014191 	.word	0x00014191
   14070:	00014191 	.word	0x00014191
   14074:	00014191 	.word	0x00014191
   14078:	00014191 	.word	0x00014191
   1407c:	00014191 	.word	0x00014191
   14080:	00014191 	.word	0x00014191
   14084:	00014191 	.word	0x00014191
   14088:	00014191 	.word	0x00014191
   1408c:	00014191 	.word	0x00014191
   14090:	00014191 	.word	0x00014191
   14094:	00014191 	.word	0x00014191
   14098:	00014191 	.word	0x00014191
   1409c:	00014191 	.word	0x00014191
   140a0:	00014191 	.word	0x00014191
   140a4:	00014191 	.word	0x00014191
   140a8:	00014191 	.word	0x00014191
   140ac:	00014191 	.word	0x00014191
   140b0:	00014191 	.word	0x00014191
   140b4:	00014191 	.word	0x00014191
   140b8:	00014191 	.word	0x00014191
   140bc:	00014191 	.word	0x00014191
   140c0:	00014191 	.word	0x00014191
   140c4:	00014191 	.word	0x00014191
   140c8:	00014191 	.word	0x00014191
   140cc:	00014191 	.word	0x00014191
   140d0:	00014191 	.word	0x00014191
   140d4:	00014191 	.word	0x00014191
   140d8:	00014191 	.word	0x00014191
   140dc:	00014191 	.word	0x00014191

000140e0 <__ble_patch>:
	...

00014120 <Reset_Handler>:
    .type    Reset_Handler, %function
Reset_Handler:
    .fnstart

    /* Clear BSS */
    mov     r0, #0
   14120:	f04f 0000 	mov.w	r0, #0
    ldr     r2, =__bss_start__
   14124:	4a0c      	ldr	r2, [pc, #48]	; (14158 <.bss_zero_loop+0x30>)
    ldr     r3, =__bss_end__
   14126:	4b0d      	ldr	r3, [pc, #52]	; (1415c <.bss_zero_loop+0x34>)

00014128 <.bss_zero_loop>:
.bss_zero_loop:
    cmp     r2, r3
   14128:	429a      	cmp	r2, r3
    itt     lt
   1412a:	bfbc      	itt	lt
    strlt   r0, [r2], #4
   1412c:	f842 0b04 	strlt.w	r0, [r2], #4
    blt    .bss_zero_loop
   14130:	e7fa      	blt.n	14128 <.bss_zero_loop>
 *      of copy from/to are specified by following symbols evaluated in
 *      linker script.
 *      __etext: End of code section, i.e., begin of data sections to copy from.
 *      __data_start__/__data_end__: RAM address range that data should be
 *      copied to. Both must be aligned to 4 bytes boundary.  */
    ldr    r1, =__etext
   14132:	490b      	ldr	r1, [pc, #44]	; (14160 <.bss_zero_loop+0x38>)
    ldr    r2, =__data_start__
   14134:	4a0b      	ldr	r2, [pc, #44]	; (14164 <.bss_zero_loop+0x3c>)
    ldr    r3, =__data_end__
   14136:	4b0c      	ldr	r3, [pc, #48]	; (14168 <.bss_zero_loop+0x40>)

    subs    r3, r2
   14138:	1a9b      	subs	r3, r3, r2
    ble     .LC0
   1413a:	dd03      	ble.n	14144 <.bss_zero_loop+0x1c>

.LC1:
    subs    r3, 4
   1413c:	3b04      	subs	r3, #4
    ldr    r0, [r1,r3]
   1413e:	58c8      	ldr	r0, [r1, r3]
    str    r0, [r2,r3]
   14140:	50d0      	str	r0, [r2, r3]
    bgt    .LC1
   14142:	dcfb      	bgt.n	1413c <.bss_zero_loop+0x14>

.LC0:

    LDR     R0, =__HeapBase
   14144:	4809      	ldr	r0, [pc, #36]	; (1416c <.bss_zero_loop+0x44>)
    LDR     R1, =__HeapLimit
   14146:	490a      	ldr	r1, [pc, #40]	; (14170 <.bss_zero_loop+0x48>)
    BL      _sbrkInit
   14148:	f000 fa44 	bl	145d4 <_sbrkInit>

    LDR     R0, =SystemInit
   1414c:	4809      	ldr	r0, [pc, #36]	; (14174 <.bss_zero_loop+0x4c>)
    BLX     R0
   1414e:	4780      	blx	r0

    BL      hal_system_init
   14150:	f000 fa6a 	bl	14628 <hal_system_init>

    LDR     R0, =_start
   14154:	4808      	ldr	r0, [pc, #32]	; (14178 <.bss_zero_loop+0x50>)
    BX      R0
   14156:	4700      	bx	r0
    ldr     r2, =__bss_start__
   14158:	100001d8 	.word	0x100001d8
    ldr     r3, =__bss_end__
   1415c:	10005e6c 	.word	0x10005e6c
    ldr    r1, =__etext
   14160:	0001be74 	.word	0x0001be74
    ldr    r2, =__data_start__
   14164:	10000100 	.word	0x10000100
    ldr    r3, =__data_end__
   14168:	100001d8 	.word	0x100001d8
    LDR     R0, =__HeapBase
   1416c:	10005e70 	.word	0x10005e70
    LDR     R1, =__HeapLimit
   14170:	1005fe48 	.word	0x1005fe48
    LDR     R0, =SystemInit
   14174:	00014571 	.word	0x00014571
    LDR     R0, =_start
   14178:	000146b9 	.word	0x000146b9

0001417c <NMI_Handler>:
/* Dummy Exception Handlers (infinite loops which can be modified) */

    .weak   NMI_Handler
    .type   NMI_Handler, %function
NMI_Handler:
    B       .
   1417c:	e7fe      	b.n	1417c <NMI_Handler>

0001417e <HardFault_Handler>:


    .weak   HardFault_Handler
    .type   HardFault_Handler, %function
HardFault_Handler:
    B       .
   1417e:	e7fe      	b.n	1417e <HardFault_Handler>

00014180 <MemoryManagement_Handler>:


    .weak   MemoryManagement_Handler
    .type   MemoryManagement_Handler, %function
MemoryManagement_Handler:
    B       .
   14180:	e7fe      	b.n	14180 <MemoryManagement_Handler>

00014182 <BusFault_Handler>:


    .weak   BusFault_Handler
    .type   BusFault_Handler, %function
BusFault_Handler:
    B       .
   14182:	e7fe      	b.n	14182 <BusFault_Handler>

00014184 <UsageFault_Handler>:


    .weak   UsageFault_Handler
    .type   UsageFault_Handler, %function
UsageFault_Handler:
    B       .
   14184:	e7fe      	b.n	14184 <UsageFault_Handler>

00014186 <SecureFault_Handler>:


    .weak   SecureFault_Handler
    .type   SecureFault_Handler, %function
SecureFault_Handler:
    B       .
   14186:	e7fe      	b.n	14186 <SecureFault_Handler>


    .weak   SVC_Handler
    .type   SVC_Handler, %function
SVC_Handler:
    B       .
   14188:	e7fe      	b.n	14188 <SecureFault_Handler+0x2>

0001418a <DebugMon_Handler>:


    .weak   DebugMon_Handler
    .type   DebugMon_Handler, %function
DebugMon_Handler:
    B       .
   1418a:	e7fe      	b.n	1418a <DebugMon_Handler>


    .weak   PendSV_Handler
    .type   PendSV_Handler, %function
PendSV_Handler:
    B       .
   1418c:	e7fe      	b.n	1418c <DebugMon_Handler+0x2>


    .weak   SysTick_Handler
    .type   SysTick_Handler, %function
SysTick_Handler:
    B       .
   1418e:	e7fe      	b.n	1418e <DebugMon_Handler+0x4>

00014190 <Default_Handler>:
/* IRQ Handlers */

    .globl  Default_Handler
    .type   Default_Handler, %function
Default_Handler:
    B       .
   14190:	e7fe      	b.n	14190 <Default_Handler>
   14192:	bf00      	nop

00014194 <os_set_env>:
        .global os_set_env
os_set_env:
        .fnstart
        .cantunwind

        MSR     PSP,R0
   14194:	f380 8809 	msr	PSP, r0
        LDR     R0,=os_flags
   14198:	482b      	ldr	r0, [pc, #172]	; (14248 <os_default_irq_asm+0x1e>)
        LDRB    R0,[R0]
   1419a:	7800      	ldrb	r0, [r0, #0]
        ADDS    R0, R0, #2
   1419c:	3002      	adds	r0, #2
        MSR     CONTROL,R0
   1419e:	f380 8814 	msr	CONTROL, r0
        ISB
   141a2:	f3bf 8f6f 	isb	sy
        BX      LR
   141a6:	4770      	bx	lr

000141a8 <os_arch_init_task_stack>:
        .type   os_arch_init_task_stack, %function
        .global os_arch_init_task_stack
os_arch_init_task_stack:
        .fnstart

        STMIA   R0,{R4-R11}
   141a8:	e880 0ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp}
        BX      LR
   141ac:	4770      	bx	lr

000141ae <SVC_Handler>:
        PUSH    {R4,LR}
        BL      os_trace_isr_enter
        POP     {R4,LR}
#endif

        MRS     R0,PSP                  /* Read PSP */
   141ae:	f3ef 8009 	mrs	r0, PSP
        LDR     R1,[R0,#24]             /* Read Saved PC from Stack */
   141b2:	6981      	ldr	r1, [r0, #24]
        LDRB    R1,[R1,#-2]             /* Load SVC Number */
   141b4:	f811 1c02 	ldrb.w	r1, [r1, #-2]
        CBNZ    R1,SVC_User
   141b8:	b951      	cbnz	r1, 141d0 <SVC_User>

        LDM     R0,{R0-R3,R12}          /* Read R0-R3,R12 from stack */
   141ba:	e890 100f 	ldmia.w	r0, {r0, r1, r2, r3, ip}
        PUSH    {R4,LR}                 /* Save EXC_RETURN */
   141be:	b510      	push	{r4, lr}
        BLX     R12                     /* Call SVC Function */
   141c0:	47e0      	blx	ip
        POP     {R4,LR}                 /* Restore EXC_RETURN */
   141c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

        MRS     R12,PSP                 /* Read PSP */
   141c6:	f3ef 8c09 	mrs	ip, PSP
        STM     R12,{R0-R2}             /* Store return values */
   141ca:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
        PUSH    {R4,LR}
        BL      os_trace_isr_exit
        POP     {R4,LR}
#endif

        BX      LR                      /* Return from interrupt */
   141ce:	4770      	bx	lr

000141d0 <SVC_User>:

        /*------------------- User SVC ------------------------------*/
SVC_User:
        PUSH    {R4,LR}                 /* Save EXC_RETURN */
   141d0:	b510      	push	{r4, lr}
        LDR     R2,=SVC_Count
   141d2:	4a1e      	ldr	r2, [pc, #120]	; (1424c <os_default_irq_asm+0x22>)
        LDR     R2,[R2]
   141d4:	6812      	ldr	r2, [r2, #0]
        CMP     R1,R2
   141d6:	4291      	cmp	r1, r2
        BHI     SVC_Done                /* Overflow */
   141d8:	d809      	bhi.n	141ee <SVC_Done>

        LDR     R4,=SVC_Table-4
   141da:	4c1d      	ldr	r4, [pc, #116]	; (14250 <os_default_irq_asm+0x26>)
        LDR     R4,[R4,R1,LSL #2]       /* Load SVC Function Address */
   141dc:	f854 4021 	ldr.w	r4, [r4, r1, lsl #2]

        LDM     R0,{R0-R3,R12}          /* Read R0-R3,R12 from stack */
   141e0:	e890 100f 	ldmia.w	r0, {r0, r1, r2, r3, ip}
        BLX     R4                      /* Call SVC Function */
   141e4:	47a0      	blx	r4

        MRS     R12,PSP
   141e6:	f3ef 8c09 	mrs	ip, PSP
        STM     R12,{R0-R3}             /* Function return values */
   141ea:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

000141ee <SVC_Done>:
SVC_Done:
#if MYNEWT_VAL(OS_SYSVIEW)
        BL      os_trace_isr_exit
#endif
        POP     {R4,LR}                 /* Restore EXC_RETURN */
   141ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        BX      LR                      /* Return from interrupt */
   141f2:	4770      	bx	lr

000141f4 <PendSV_Handler>:
        .global PendSV_Handler
PendSV_Handler:
        .fnstart
        .cantunwind

        LDR     R3,=g_os_run_list       /* Get highest priority task ready to run */
   141f4:	4b17      	ldr	r3, [pc, #92]	; (14254 <os_default_irq_asm+0x2a>)
        LDR     R2,[R3]                 /* Store in R2 */
   141f6:	681a      	ldr	r2, [r3, #0]
        LDR     R3,=g_current_task      /* Get current task */
   141f8:	4b17      	ldr	r3, [pc, #92]	; (14258 <os_default_irq_asm+0x2e>)
        LDR     R1,[R3]                 /* Current task in R1 */
   141fa:	6819      	ldr	r1, [r3, #0]
        CMP     R1,R2
   141fc:	4291      	cmp	r1, r2
        IT      EQ
   141fe:	bf08      	it	eq
        BXEQ    LR                      /* RETI, no task switch */
   14200:	4770      	bxeq	lr

        MRS     R12,PSP                 /* Read PSP */
   14202:	f3ef 8c09 	mrs	ip, PSP
        TST     LR,#0x10                /* is it extended frame? */
        IT      EQ
        VSTMDBEQ R12!,{S16-S31}         /* yes; push the regs */
        STMDB   R12!,{R4-R11,LR}        /* Save Old context */
#else
        STMDB   R12!,{R4-R11}           /* Save Old context */
   14206:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#endif
        STR     R12,[R1,#0]             /* Update stack pointer in current task */
   1420a:	f8c1 c000 	str.w	ip, [r1]
        STR     R2,[R3]                 /* g_current_task = highest ready */
   1420e:	601a      	str	r2, [r3, #0]

        LDR     R12,[R2,#0]             /* get stack pointer of task we will start */
   14210:	f8d2 c000 	ldr.w	ip, [r2]
        ITTE    EQ
        VLDMIAEQ R12!,{S16-S31}         /* yes; pull the regs */
        MVNEQ   LR,#~0xFFFFFFED         /* BX treats it as extended */
        MVNNE   LR,#~0xFFFFFFFD         /* BX treats is as basic frame */
#else
        LDMIA   R12!,{R4-R11}           /* Restore New Context */
   14214:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#endif
        MSR     PSP,R12                 /* Write PSP */
   14218:	f38c 8809 	msr	PSP, ip
        MOV     R0, R2
        BL      os_trace_task_start_exec
        POP     {R4,LR}
#endif

        BX      LR                      /* Return to Thread Mode */
   1421c:	4770      	bx	lr

0001421e <SysTick_Handler>:
        .global SysTick_Handler
SysTick_Handler:
        .fnstart
        .cantunwind

        PUSH    {R4,LR}                 /* Save EXC_RETURN */
   1421e:	b510      	push	{r4, lr}
#if MYNEWT_VAL(OS_SYSVIEW)
        BL      os_trace_isr_enter
#endif
        BL      timer_handler
   14220:	f001 fbba 	bl	15998 <timer_handler>
#if MYNEWT_VAL(OS_SYSVIEW)
        BL      os_trace_isr_exit
#endif
        POP     {R4,LR}                 /* Restore EXC_RETURN */
   14224:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        BX      LR
   14228:	4770      	bx	lr

0001422a <os_default_irq_asm>:

        /*
         * LR = 0xfffffff9 if we were using MSP as SP
         * LR = 0xfffffffd if we were using PSP as SP
         */
        TST     LR,#4
   1422a:	f01e 0f04 	tst.w	lr, #4
        ITE     EQ
   1422e:	bf0c      	ite	eq
        MRSEQ   R3,MSP
   14230:	f3ef 8308 	mrseq	r3, MSP
        MRSNE   R3,PSP
   14234:	f3ef 8309 	mrsne	r3, PSP
        PUSH    {R3-R11,LR}
   14238:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        MOV     R0, SP
   1423c:	4668      	mov	r0, sp
        BL      os_default_irq
   1423e:	f000 fc25 	bl	14a8c <os_default_irq>
        POP     {R3-R11,LR}                 /* Restore EXC_RETURN */
   14242:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        PUSH    {R4,LR}
        BL      os_trace_isr_exit
        POP     {R4,LR}
#endif

        BX      LR
   14246:	4770      	bx	lr
        LDR     R0,=os_flags
   14248:	100021f4 	.word	0x100021f4
        LDR     R2,=SVC_Count
   1424c:	00000000 	.word	0x00000000
        LDR     R4,=SVC_Table-4
   14250:	fffffffc 	.word	0xfffffffc
        LDR     R3,=g_os_run_list       /* Get highest priority task ready to run */
   14254:	1000010c 	.word	0x1000010c
        LDR     R3,=g_current_task      /* Get current task */
   14258:	100021ac 	.word	0x100021ac

0001425c <__aeabi_uldivmod>:
   1425c:	b953      	cbnz	r3, 14274 <__aeabi_uldivmod+0x18>
   1425e:	b94a      	cbnz	r2, 14274 <__aeabi_uldivmod+0x18>
   14260:	2900      	cmp	r1, #0
   14262:	bf08      	it	eq
   14264:	2800      	cmpeq	r0, #0
   14266:	bf1c      	itt	ne
   14268:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
   1426c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
   14270:	f000 b96c 	b.w	1454c <__aeabi_idiv0>
   14274:	f1ad 0c08 	sub.w	ip, sp, #8
   14278:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   1427c:	f000 f806 	bl	1428c <__udivmoddi4>
   14280:	f8dd e004 	ldr.w	lr, [sp, #4]
   14284:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   14288:	b004      	add	sp, #16
   1428a:	4770      	bx	lr

0001428c <__udivmoddi4>:
   1428c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   14290:	9e08      	ldr	r6, [sp, #32]
   14292:	460d      	mov	r5, r1
   14294:	4604      	mov	r4, r0
   14296:	468e      	mov	lr, r1
   14298:	2b00      	cmp	r3, #0
   1429a:	f040 8082 	bne.w	143a2 <__udivmoddi4+0x116>
   1429e:	428a      	cmp	r2, r1
   142a0:	4617      	mov	r7, r2
   142a2:	d946      	bls.n	14332 <__udivmoddi4+0xa6>
   142a4:	fab2 f282 	clz	r2, r2
   142a8:	b14a      	cbz	r2, 142be <__udivmoddi4+0x32>
   142aa:	f1c2 0120 	rsb	r1, r2, #32
   142ae:	fa05 f302 	lsl.w	r3, r5, r2
   142b2:	fa20 f101 	lsr.w	r1, r0, r1
   142b6:	4097      	lsls	r7, r2
   142b8:	ea41 0e03 	orr.w	lr, r1, r3
   142bc:	4094      	lsls	r4, r2
   142be:	ea4f 4817 	mov.w	r8, r7, lsr #16
   142c2:	0c23      	lsrs	r3, r4, #16
   142c4:	fbbe fcf8 	udiv	ip, lr, r8
   142c8:	b2b9      	uxth	r1, r7
   142ca:	fb08 ee1c 	mls	lr, r8, ip, lr
   142ce:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
   142d2:	fb0c f001 	mul.w	r0, ip, r1
   142d6:	4298      	cmp	r0, r3
   142d8:	d90a      	bls.n	142f0 <__udivmoddi4+0x64>
   142da:	18fb      	adds	r3, r7, r3
   142dc:	f10c 35ff 	add.w	r5, ip, #4294967295	; 0xffffffff
   142e0:	f080 8116 	bcs.w	14510 <__udivmoddi4+0x284>
   142e4:	4298      	cmp	r0, r3
   142e6:	f240 8113 	bls.w	14510 <__udivmoddi4+0x284>
   142ea:	f1ac 0c02 	sub.w	ip, ip, #2
   142ee:	443b      	add	r3, r7
   142f0:	1a1b      	subs	r3, r3, r0
   142f2:	b2a4      	uxth	r4, r4
   142f4:	fbb3 f0f8 	udiv	r0, r3, r8
   142f8:	fb08 3310 	mls	r3, r8, r0, r3
   142fc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
   14300:	fb00 f101 	mul.w	r1, r0, r1
   14304:	42a1      	cmp	r1, r4
   14306:	d909      	bls.n	1431c <__udivmoddi4+0x90>
   14308:	193c      	adds	r4, r7, r4
   1430a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
   1430e:	f080 8101 	bcs.w	14514 <__udivmoddi4+0x288>
   14312:	42a1      	cmp	r1, r4
   14314:	f240 80fe 	bls.w	14514 <__udivmoddi4+0x288>
   14318:	3802      	subs	r0, #2
   1431a:	443c      	add	r4, r7
   1431c:	1a64      	subs	r4, r4, r1
   1431e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
   14322:	2100      	movs	r1, #0
   14324:	b11e      	cbz	r6, 1432e <__udivmoddi4+0xa2>
   14326:	40d4      	lsrs	r4, r2
   14328:	2300      	movs	r3, #0
   1432a:	e9c6 4300 	strd	r4, r3, [r6]
   1432e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   14332:	b902      	cbnz	r2, 14336 <__udivmoddi4+0xaa>
   14334:	deff      	udf	#255	; 0xff
   14336:	fab2 f282 	clz	r2, r2
   1433a:	2a00      	cmp	r2, #0
   1433c:	d14f      	bne.n	143de <__udivmoddi4+0x152>
   1433e:	1bcb      	subs	r3, r1, r7
   14340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
   14344:	fa1f f887 	uxth.w	r8, r7
   14348:	2101      	movs	r1, #1
   1434a:	fbb3 fcfe 	udiv	ip, r3, lr
   1434e:	0c25      	lsrs	r5, r4, #16
   14350:	fb0e 331c 	mls	r3, lr, ip, r3
   14354:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
   14358:	fb08 f30c 	mul.w	r3, r8, ip
   1435c:	42ab      	cmp	r3, r5
   1435e:	d907      	bls.n	14370 <__udivmoddi4+0xe4>
   14360:	197d      	adds	r5, r7, r5
   14362:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
   14366:	d202      	bcs.n	1436e <__udivmoddi4+0xe2>
   14368:	42ab      	cmp	r3, r5
   1436a:	f200 80e7 	bhi.w	1453c <__udivmoddi4+0x2b0>
   1436e:	4684      	mov	ip, r0
   14370:	1aed      	subs	r5, r5, r3
   14372:	b2a3      	uxth	r3, r4
   14374:	fbb5 f0fe 	udiv	r0, r5, lr
   14378:	fb0e 5510 	mls	r5, lr, r0, r5
   1437c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
   14380:	fb08 f800 	mul.w	r8, r8, r0
   14384:	45a0      	cmp	r8, r4
   14386:	d907      	bls.n	14398 <__udivmoddi4+0x10c>
   14388:	193c      	adds	r4, r7, r4
   1438a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
   1438e:	d202      	bcs.n	14396 <__udivmoddi4+0x10a>
   14390:	45a0      	cmp	r8, r4
   14392:	f200 80d7 	bhi.w	14544 <__udivmoddi4+0x2b8>
   14396:	4618      	mov	r0, r3
   14398:	eba4 0408 	sub.w	r4, r4, r8
   1439c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
   143a0:	e7c0      	b.n	14324 <__udivmoddi4+0x98>
   143a2:	428b      	cmp	r3, r1
   143a4:	d908      	bls.n	143b8 <__udivmoddi4+0x12c>
   143a6:	2e00      	cmp	r6, #0
   143a8:	f000 80af 	beq.w	1450a <__udivmoddi4+0x27e>
   143ac:	2100      	movs	r1, #0
   143ae:	e9c6 0500 	strd	r0, r5, [r6]
   143b2:	4608      	mov	r0, r1
   143b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   143b8:	fab3 f183 	clz	r1, r3
   143bc:	2900      	cmp	r1, #0
   143be:	d14b      	bne.n	14458 <__udivmoddi4+0x1cc>
   143c0:	42ab      	cmp	r3, r5
   143c2:	d302      	bcc.n	143ca <__udivmoddi4+0x13e>
   143c4:	4282      	cmp	r2, r0
   143c6:	f200 80b7 	bhi.w	14538 <__udivmoddi4+0x2ac>
   143ca:	1a84      	subs	r4, r0, r2
   143cc:	eb65 0303 	sbc.w	r3, r5, r3
   143d0:	2001      	movs	r0, #1
   143d2:	469e      	mov	lr, r3
   143d4:	2e00      	cmp	r6, #0
   143d6:	d0aa      	beq.n	1432e <__udivmoddi4+0xa2>
   143d8:	e9c6 4e00 	strd	r4, lr, [r6]
   143dc:	e7a7      	b.n	1432e <__udivmoddi4+0xa2>
   143de:	f1c2 0c20 	rsb	ip, r2, #32
   143e2:	fa01 f302 	lsl.w	r3, r1, r2
   143e6:	4097      	lsls	r7, r2
   143e8:	fa20 f00c 	lsr.w	r0, r0, ip
   143ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
   143f0:	fa21 fc0c 	lsr.w	ip, r1, ip
   143f4:	4318      	orrs	r0, r3
   143f6:	fbbc f1fe 	udiv	r1, ip, lr
   143fa:	0c05      	lsrs	r5, r0, #16
   143fc:	fb0e cc11 	mls	ip, lr, r1, ip
   14400:	fa1f f887 	uxth.w	r8, r7
   14404:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
   14408:	fb01 f308 	mul.w	r3, r1, r8
   1440c:	42ab      	cmp	r3, r5
   1440e:	fa04 f402 	lsl.w	r4, r4, r2
   14412:	d909      	bls.n	14428 <__udivmoddi4+0x19c>
   14414:	197d      	adds	r5, r7, r5
   14416:	f101 3cff 	add.w	ip, r1, #4294967295	; 0xffffffff
   1441a:	f080 808b 	bcs.w	14534 <__udivmoddi4+0x2a8>
   1441e:	42ab      	cmp	r3, r5
   14420:	f240 8088 	bls.w	14534 <__udivmoddi4+0x2a8>
   14424:	3902      	subs	r1, #2
   14426:	443d      	add	r5, r7
   14428:	1aeb      	subs	r3, r5, r3
   1442a:	b285      	uxth	r5, r0
   1442c:	fbb3 f0fe 	udiv	r0, r3, lr
   14430:	fb0e 3310 	mls	r3, lr, r0, r3
   14434:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
   14438:	fb00 f308 	mul.w	r3, r0, r8
   1443c:	42ab      	cmp	r3, r5
   1443e:	d907      	bls.n	14450 <__udivmoddi4+0x1c4>
   14440:	197d      	adds	r5, r7, r5
   14442:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
   14446:	d271      	bcs.n	1452c <__udivmoddi4+0x2a0>
   14448:	42ab      	cmp	r3, r5
   1444a:	d96f      	bls.n	1452c <__udivmoddi4+0x2a0>
   1444c:	3802      	subs	r0, #2
   1444e:	443d      	add	r5, r7
   14450:	1aeb      	subs	r3, r5, r3
   14452:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
   14456:	e778      	b.n	1434a <__udivmoddi4+0xbe>
   14458:	f1c1 0c20 	rsb	ip, r1, #32
   1445c:	408b      	lsls	r3, r1
   1445e:	fa22 f70c 	lsr.w	r7, r2, ip
   14462:	431f      	orrs	r7, r3
   14464:	fa20 f40c 	lsr.w	r4, r0, ip
   14468:	fa05 f301 	lsl.w	r3, r5, r1
   1446c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
   14470:	fa25 f50c 	lsr.w	r5, r5, ip
   14474:	431c      	orrs	r4, r3
   14476:	0c23      	lsrs	r3, r4, #16
   14478:	fbb5 f9fe 	udiv	r9, r5, lr
   1447c:	fa1f f887 	uxth.w	r8, r7
   14480:	fb0e 5519 	mls	r5, lr, r9, r5
   14484:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
   14488:	fb09 fa08 	mul.w	sl, r9, r8
   1448c:	45aa      	cmp	sl, r5
   1448e:	fa02 f201 	lsl.w	r2, r2, r1
   14492:	fa00 f301 	lsl.w	r3, r0, r1
   14496:	d908      	bls.n	144aa <__udivmoddi4+0x21e>
   14498:	197d      	adds	r5, r7, r5
   1449a:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
   1449e:	d247      	bcs.n	14530 <__udivmoddi4+0x2a4>
   144a0:	45aa      	cmp	sl, r5
   144a2:	d945      	bls.n	14530 <__udivmoddi4+0x2a4>
   144a4:	f1a9 0902 	sub.w	r9, r9, #2
   144a8:	443d      	add	r5, r7
   144aa:	eba5 050a 	sub.w	r5, r5, sl
   144ae:	b2a4      	uxth	r4, r4
   144b0:	fbb5 f0fe 	udiv	r0, r5, lr
   144b4:	fb0e 5510 	mls	r5, lr, r0, r5
   144b8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   144bc:	fb00 f808 	mul.w	r8, r0, r8
   144c0:	45a0      	cmp	r8, r4
   144c2:	d907      	bls.n	144d4 <__udivmoddi4+0x248>
   144c4:	193c      	adds	r4, r7, r4
   144c6:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
   144ca:	d22d      	bcs.n	14528 <__udivmoddi4+0x29c>
   144cc:	45a0      	cmp	r8, r4
   144ce:	d92b      	bls.n	14528 <__udivmoddi4+0x29c>
   144d0:	3802      	subs	r0, #2
   144d2:	443c      	add	r4, r7
   144d4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   144d8:	eba4 0408 	sub.w	r4, r4, r8
   144dc:	fba0 8902 	umull	r8, r9, r0, r2
   144e0:	454c      	cmp	r4, r9
   144e2:	46c6      	mov	lr, r8
   144e4:	464d      	mov	r5, r9
   144e6:	d319      	bcc.n	1451c <__udivmoddi4+0x290>
   144e8:	d016      	beq.n	14518 <__udivmoddi4+0x28c>
   144ea:	b15e      	cbz	r6, 14504 <__udivmoddi4+0x278>
   144ec:	ebb3 020e 	subs.w	r2, r3, lr
   144f0:	eb64 0405 	sbc.w	r4, r4, r5
   144f4:	fa04 fc0c 	lsl.w	ip, r4, ip
   144f8:	40ca      	lsrs	r2, r1
   144fa:	ea4c 0202 	orr.w	r2, ip, r2
   144fe:	40cc      	lsrs	r4, r1
   14500:	e9c6 2400 	strd	r2, r4, [r6]
   14504:	2100      	movs	r1, #0
   14506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1450a:	4631      	mov	r1, r6
   1450c:	4630      	mov	r0, r6
   1450e:	e70e      	b.n	1432e <__udivmoddi4+0xa2>
   14510:	46ac      	mov	ip, r5
   14512:	e6ed      	b.n	142f0 <__udivmoddi4+0x64>
   14514:	4618      	mov	r0, r3
   14516:	e701      	b.n	1431c <__udivmoddi4+0x90>
   14518:	4543      	cmp	r3, r8
   1451a:	d2e6      	bcs.n	144ea <__udivmoddi4+0x25e>
   1451c:	ebb8 0e02 	subs.w	lr, r8, r2
   14520:	eb69 0507 	sbc.w	r5, r9, r7
   14524:	3801      	subs	r0, #1
   14526:	e7e0      	b.n	144ea <__udivmoddi4+0x25e>
   14528:	4628      	mov	r0, r5
   1452a:	e7d3      	b.n	144d4 <__udivmoddi4+0x248>
   1452c:	4660      	mov	r0, ip
   1452e:	e78f      	b.n	14450 <__udivmoddi4+0x1c4>
   14530:	4681      	mov	r9, r0
   14532:	e7ba      	b.n	144aa <__udivmoddi4+0x21e>
   14534:	4661      	mov	r1, ip
   14536:	e777      	b.n	14428 <__udivmoddi4+0x19c>
   14538:	4608      	mov	r0, r1
   1453a:	e74b      	b.n	143d4 <__udivmoddi4+0x148>
   1453c:	f1ac 0c02 	sub.w	ip, ip, #2
   14540:	443d      	add	r5, r7
   14542:	e715      	b.n	14370 <__udivmoddi4+0xe4>
   14544:	3802      	subs	r0, #2
   14546:	443c      	add	r4, r7
   14548:	e726      	b.n	14398 <__udivmoddi4+0x10c>
   1454a:	bf00      	nop

0001454c <__aeabi_idiv0>:
   1454c:	4770      	bx	lr
   1454e:	bf00      	nop

00014550 <SystemCoreClockUpdate>:
    //
    // Calculate the system frequency based upon the current register settings.
    // This function can be used to retrieve the system core clock frequeny
    // after user changed register sittings.
    //
    SystemCoreClock = __SYS_OSC_CLK / (CLKGEN->CCTRL_b.CORESEL + 1);
   14550:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   14554:	699b      	ldr	r3, [r3, #24]
   14556:	f003 0301 	and.w	r3, r3, #1
   1455a:	3301      	adds	r3, #1
   1455c:	4a02      	ldr	r2, [pc, #8]	; (14568 <SystemCoreClockUpdate+0x18>)
   1455e:	fb92 f3f3 	sdiv	r3, r2, r3
   14562:	4a02      	ldr	r2, [pc, #8]	; (1456c <SystemCoreClockUpdate+0x1c>)
   14564:	6013      	str	r3, [r2, #0]
}
   14566:	4770      	bx	lr
   14568:	02dc6c00 	.word	0x02dc6c00
   1456c:	10000100 	.word	0x10000100

00014570 <SystemInit>:
//! @return None.
//
//*****************************************************************************
void
SystemInit(void)
{
   14570:	b508      	push	{r3, lr}
    //
    // Initialize the system
    // Do not use global variables because this function is called before
    // reaching pre-main. RW section maybe overwritten afterwards.
    //
    SystemCoreClock = __SYSTEM_CLOCK;
   14572:	4b09      	ldr	r3, [pc, #36]	; (14598 <SystemInit+0x28>)
   14574:	4a09      	ldr	r2, [pc, #36]	; (1459c <SystemInit+0x2c>)
   14576:	601a      	str	r2, [r3, #0]

    CLKGEN->CLKKEY = 0x47;              // Enable write to CCTRL
   14578:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   1457c:	2247      	movs	r2, #71	; 0x47
   1457e:	615a      	str	r2, [r3, #20]
    CLKGEN->CCTRL_b.CORESEL = 0;        // Div by 1 for 48MHz
   14580:	699a      	ldr	r2, [r3, #24]
   14582:	f36f 0200 	bfc	r2, #0, #1
   14586:	619a      	str	r2, [r3, #24]
    CLKGEN->CLKKEY = 0;                 // Disable write to CCTRL
   14588:	2200      	movs	r2, #0
   1458a:	615a      	str	r2, [r3, #20]

    SystemCoreClockUpdate();
   1458c:	f7ff ffe0 	bl	14550 <SystemCoreClockUpdate>

    NVIC_Relocate();
   14590:	f000 f806 	bl	145a0 <NVIC_Relocate>
}
   14594:	bd08      	pop	{r3, pc}
   14596:	bf00      	nop
   14598:	10000100 	.word	0x10000100
   1459c:	02dc6c00 	.word	0x02dc6c00

000145a0 <NVIC_Relocate>:
     * designated in the linker script.
     */
    current_location = (uint32_t *)&__isr_vector;
    new_location = (uint32_t *)&__vector_tbl_reloc__;

    if (new_location != current_location) {
   145a0:	4a09      	ldr	r2, [pc, #36]	; (145c8 <NVIC_Relocate+0x28>)
   145a2:	4b0a      	ldr	r3, [pc, #40]	; (145cc <NVIC_Relocate+0x2c>)
   145a4:	429a      	cmp	r2, r3
   145a6:	d00a      	beq.n	145be <NVIC_Relocate+0x1e>
        for (i = 0; i < NVIC_NUM_VECTORS; i++) {
   145a8:	2300      	movs	r3, #0
   145aa:	2b29      	cmp	r3, #41	; 0x29
   145ac:	dc07      	bgt.n	145be <NVIC_Relocate+0x1e>
            new_location[i] = current_location[i];
   145ae:	4a07      	ldr	r2, [pc, #28]	; (145cc <NVIC_Relocate+0x2c>)
   145b0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
   145b4:	4a04      	ldr	r2, [pc, #16]	; (145c8 <NVIC_Relocate+0x28>)
   145b6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (i = 0; i < NVIC_NUM_VECTORS; i++) {
   145ba:	3301      	adds	r3, #1
   145bc:	e7f5      	b.n	145aa <NVIC_Relocate+0xa>
    }

    /* Set VTOR except for M0 */
#if ((__CORTEX_M == 0) && (__VTOR_PRESENT == 0))
#else
    SCB->VTOR = (uint32_t)&__vector_tbl_reloc__;
   145be:	4a02      	ldr	r2, [pc, #8]	; (145c8 <NVIC_Relocate+0x28>)
   145c0:	4b03      	ldr	r3, [pc, #12]	; (145d0 <NVIC_Relocate+0x30>)
   145c2:	609a      	str	r2, [r3, #8]
#endif
}
   145c4:	4770      	bx	lr
   145c6:	bf00      	nop
   145c8:	10000000 	.word	0x10000000
   145cc:	00014020 	.word	0x00014020
   145d0:	e000ed00 	.word	0xe000ed00

000145d4 <_sbrkInit>:
static char *brk;

void
_sbrkInit(char *base, char *limit)
{
    sbrk_base = base;
   145d4:	4b03      	ldr	r3, [pc, #12]	; (145e4 <_sbrkInit+0x10>)
   145d6:	6018      	str	r0, [r3, #0]
    sbrk_limit = limit;
   145d8:	4b03      	ldr	r3, [pc, #12]	; (145e8 <_sbrkInit+0x14>)
   145da:	6019      	str	r1, [r3, #0]
    brk = base;
   145dc:	4b03      	ldr	r3, [pc, #12]	; (145ec <_sbrkInit+0x18>)
   145de:	6018      	str	r0, [r3, #0]
}
   145e0:	4770      	bx	lr
   145e2:	bf00      	nop
   145e4:	100001dc 	.word	0x100001dc
   145e8:	100001e0 	.word	0x100001e0
   145ec:	100001d8 	.word	0x100001d8

000145f0 <_sbrk>:

void *
_sbrk(int incr)
{
   145f0:	4603      	mov	r3, r0
    char *prev_brk;
    char *new_brk = brk + incr;
   145f2:	4a0a      	ldr	r2, [pc, #40]	; (1461c <_sbrk+0x2c>)
   145f4:	6810      	ldr	r0, [r2, #0]
   145f6:	4403      	add	r3, r0

    if (new_brk < sbrk_base || new_brk > sbrk_limit) {
   145f8:	4a09      	ldr	r2, [pc, #36]	; (14620 <_sbrk+0x30>)
   145fa:	6812      	ldr	r2, [r2, #0]
   145fc:	429a      	cmp	r2, r3
   145fe:	d806      	bhi.n	1460e <_sbrk+0x1e>
   14600:	4a08      	ldr	r2, [pc, #32]	; (14624 <_sbrk+0x34>)
   14602:	6812      	ldr	r2, [r2, #0]
   14604:	429a      	cmp	r2, r3
   14606:	d305      	bcc.n	14614 <_sbrk+0x24>
        prev_brk = (char *)-1;
    } else {
        prev_brk = brk;
        brk = new_brk;
   14608:	4a04      	ldr	r2, [pc, #16]	; (1461c <_sbrk+0x2c>)
   1460a:	6013      	str	r3, [r2, #0]
   1460c:	4770      	bx	lr
        prev_brk = (char *)-1;
   1460e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   14612:	4770      	bx	lr
   14614:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    }

    return prev_brk;
}
   14618:	4770      	bx	lr
   1461a:	bf00      	nop
   1461c:	100001d8 	.word	0x100001d8
   14620:	100001dc 	.word	0x100001dc
   14624:	100001e0 	.word	0x100001e0

00014628 <hal_system_init>:
am_hal_mcuctrl_device_t adevinfo;

void
hal_system_init(void)
{
}
   14628:	4770      	bx	lr
	...

0001462c <hal_debugger_connected>:
}

int
hal_debugger_connected(void)
{
    return CoreDebug->DHCSR & CoreDebug_DHCSR_C_DEBUGEN_Msk;
   1462c:	4b02      	ldr	r3, [pc, #8]	; (14638 <hal_debugger_connected+0xc>)
   1462e:	6818      	ldr	r0, [r3, #0]
}
   14630:	f000 0001 	and.w	r0, r0, #1
   14634:	4770      	bx	lr
   14636:	bf00      	nop
   14638:	e000edf0 	.word	0xe000edf0

0001463c <hal_system_reset>:
{
   1463c:	b508      	push	{r3, lr}
        HAL_DEBUG_BREAK();
   1463e:	f7ff fff5 	bl	1462c <hal_debugger_connected>
   14642:	b100      	cbz	r0, 14646 <hal_system_reset+0xa>
#endif

static inline void
hal_debug_break(void)
{
    __BKPT(1);
   14644:	be01      	bkpt	0x0001
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
   14646:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
   1464a:	4905      	ldr	r1, [pc, #20]	; (14660 <hal_system_reset+0x24>)
   1464c:	68ca      	ldr	r2, [r1, #12]
   1464e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
   14652:	4b04      	ldr	r3, [pc, #16]	; (14664 <hal_system_reset+0x28>)
   14654:	4313      	orrs	r3, r2
   14656:	60cb      	str	r3, [r1, #12]
   14658:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
   1465c:	bf00      	nop
  for(;;)                                                           /* wait until reset */
   1465e:	e7fd      	b.n	1465c <hal_system_reset+0x20>
   14660:	e000ed00 	.word	0xe000ed00
   14664:	05fa0004 	.word	0x05fa0004

00014668 <_init>:
}

__attribute__((weak)) void
_init(void)
{
}
   14668:	4770      	bx	lr
	...

0001466c <__libc_init_array>:
extern void (*__init_array_start[])(void);
extern void (*__init_array_end[])(void);

void
__libc_init_array(void)
{
   1466c:	b538      	push	{r3, r4, r5, lr}
    size_t count;
    size_t i;

    count = __preinit_array_end - __preinit_array_start;
   1466e:	4d0e      	ldr	r5, [pc, #56]	; (146a8 <__libc_init_array+0x3c>)
   14670:	4b0e      	ldr	r3, [pc, #56]	; (146ac <__libc_init_array+0x40>)
   14672:	1aed      	subs	r5, r5, r3
   14674:	10ad      	asrs	r5, r5, #2
    for (i = 0; i < count; i++)
   14676:	2400      	movs	r4, #0
   14678:	42ac      	cmp	r4, r5
   1467a:	d205      	bcs.n	14688 <__libc_init_array+0x1c>
        __preinit_array_start[i]();
   1467c:	4b0b      	ldr	r3, [pc, #44]	; (146ac <__libc_init_array+0x40>)
   1467e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
   14682:	4798      	blx	r3
    for (i = 0; i < count; i++)
   14684:	3401      	adds	r4, #1
   14686:	e7f7      	b.n	14678 <__libc_init_array+0xc>

    _init();
   14688:	f7ff ffee 	bl	14668 <_init>

    count = __init_array_end - __init_array_start;
   1468c:	4d08      	ldr	r5, [pc, #32]	; (146b0 <__libc_init_array+0x44>)
   1468e:	4b09      	ldr	r3, [pc, #36]	; (146b4 <__libc_init_array+0x48>)
   14690:	1aed      	subs	r5, r5, r3
   14692:	10ad      	asrs	r5, r5, #2
    for (i = 0; i < count; i++)
   14694:	2400      	movs	r4, #0
   14696:	e004      	b.n	146a2 <__libc_init_array+0x36>
        __init_array_start[i]();
   14698:	4b06      	ldr	r3, [pc, #24]	; (146b4 <__libc_init_array+0x48>)
   1469a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
   1469e:	4798      	blx	r3
    for (i = 0; i < count; i++)
   146a0:	3401      	adds	r4, #1
   146a2:	42ac      	cmp	r4, r5
   146a4:	d3f8      	bcc.n	14698 <__libc_init_array+0x2c>
}
   146a6:	bd38      	pop	{r3, r4, r5, pc}
   146a8:	100001d8 	.word	0x100001d8
   146ac:	100001d8 	.word	0x100001d8
   146b0:	100001d8 	.word	0x100001d8
   146b4:	100001d8 	.word	0x100001d8

000146b8 <_start>:
{
   146b8:	b508      	push	{r3, lr}
        __libc_init_array();
   146ba:	f7ff ffd7 	bl	1466c <__libc_init_array>
    os_init(main);
   146be:	4803      	ldr	r0, [pc, #12]	; (146cc <_start+0x14>)
   146c0:	f000 facc 	bl	14c5c <os_init>
    os_start();
   146c4:	f000 fb36 	bl	14d34 <os_start>
}
   146c8:	bd08      	pop	{r3, pc}
   146ca:	bf00      	nop
   146cc:	000146d1 	.word	0x000146d1

000146d0 <main>:
 *
 * @return int NOTE: this function should never return!
 */
int
main(int argc, char **argv)
{
   146d0:	b510      	push	{r4, lr}
   146d2:	f5ad 7d08 	sub.w	sp, sp, #544	; 0x220

#ifdef ARCH_sim
    mcu_sim_parse_args(argc, argv);
#endif

    sysinit();
   146d6:	f002 fc5d 	bl	16f94 <sysinit_start>
   146da:	f000 f85b 	bl	14794 <sysinit_app>
   146de:	f002 fc5f 	bl	16fa0 <sysinit_end>
#if ADC_TEST
    /* Pick one of the pins to use as adc pin */
    int adc_pin = MYNEWT_VAL(BUTTON_0_PIN);

    /* Call ambiq hal directly as mynewt hal gpio doesnt support pin config */
    const am_hal_gpio_pincfg_t g_AM_PIN_16_ADCSE0 =
   146e2:	2400      	movs	r4, #0
    {
        .uFuncSel       = AM_HAL_PIN_16_ADCSE0,
    };
    am_hal_gpio_pinconfig(adc_pin, g_AM_PIN_16_ADCSE0);
   146e4:	4621      	mov	r1, r4
   146e6:	2010      	movs	r0, #16
   146e8:	f000 f870 	bl	147cc <am_hal_gpio_pinconfig>

    #define ADC_SAMPLE_BUF_SIZE 128
    uint32_t g_ui32ADCSampleBuffer[ADC_SAMPLE_BUF_SIZE];

    struct adc_cfg os_bsp_adc0_config = {
   146ec:	2301      	movs	r3, #1
   146ee:	f88d 3008 	strb.w	r3, [sp, #8]
   146f2:	f88d 4009 	strb.w	r4, [sp, #9]
   146f6:	2207      	movs	r2, #7
   146f8:	f88d 200a 	strb.w	r2, [sp, #10]
   146fc:	f88d 300b 	strb.w	r3, [sp, #11]
   14700:	f88d 300c 	strb.w	r3, [sp, #12]
   14704:	f88d 400d 	strb.w	r4, [sp, #13]
   14708:	f88d 300e 	strb.w	r3, [sp, #14]
   1470c:	f88d 200f 	strb.w	r2, [sp, #15]
   14710:	f88d 4010 	strb.w	r4, [sp, #16]
   14714:	f88d 4011 	strb.w	r4, [sp, #17]
   14718:	f88d 4012 	strb.w	r4, [sp, #18]
   1471c:	f88d 3013 	strb.w	r3, [sp, #19]
   14720:	f88d 3014 	strb.w	r3, [sp, #20]
   14724:	f88d 3015 	strb.w	r3, [sp, #21]
   14728:	f88d 3016 	strb.w	r3, [sp, #22]
   1472c:	2380      	movs	r3, #128	; 0x80
   1472e:	9306      	str	r3, [sp, #24]
        .ADCDMAConfig = {
            .bDynamicPriority = true,
            .ePriority = AM_HAL_ADC_PRIOR_SERVICE_IMMED,
            .bDMAEnable = true,
            .ui32SampleCount = ADC_SAMPLE_BUF_SIZE,
            .ui32TargetAddress = (uint32_t)g_ui32ADCSampleBuffer
   14730:	ab08      	add	r3, sp, #32
    struct adc_cfg os_bsp_adc0_config = {
   14732:	9307      	str	r3, [sp, #28]
        }
    };
    struct adc_dev *dev = (struct adc_dev *) os_dev_open("adc0", OS_TIMEOUT_NEVER, &os_bsp_adc0_config);
   14734:	aa02      	add	r2, sp, #8
   14736:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   1473a:	4812      	ldr	r0, [pc, #72]	; (14784 <main+0xb4>)
   1473c:	f000 fc14 	bl	14f68 <os_dev_open>
    assert(dev != NULL);
   14740:	4604      	mov	r4, r0
   14742:	b1a8      	cbz	r0, 14770 <main+0xa0>
#endif

    while (1) {
#if UART_TEST
        console_printf("Hello world!\n");
   14744:	4810      	ldr	r0, [pc, #64]	; (14788 <main+0xb8>)
   14746:	f001 ff39 	bl	165bc <console_printf>
        /* Toggle the LED */
        hal_gpio_toggle(g_led_pin[g_task1_loops%5]);
#endif

#if ADC_TEST && UART_TEST
        int result = 0;
   1474a:	2100      	movs	r1, #0
   1474c:	9101      	str	r1, [sp, #4]
 * @return 0 on success, non-zero error code on failure
 */
static inline int
adc_read_channel(struct adc_dev *dev, uint8_t ch, int *result)
{
    return (dev->ad_funcs->af_read_channel(dev, ch, result));
   1474e:	6b23      	ldr	r3, [r4, #48]	; 0x30
   14750:	689b      	ldr	r3, [r3, #8]
   14752:	aa01      	add	r2, sp, #4
   14754:	4620      	mov	r0, r4
   14756:	4798      	blx	r3
        adc_read_channel(dev, 0, &result);
        console_printf("Result: %d\n", result);
   14758:	9901      	ldr	r1, [sp, #4]
   1475a:	480c      	ldr	r0, [pc, #48]	; (1478c <main+0xbc>)
   1475c:	f001 ff2e 	bl	165bc <console_printf>
#endif
        
        ++g_task1_loops;
   14760:	4a0b      	ldr	r2, [pc, #44]	; (14790 <main+0xc0>)
   14762:	6813      	ldr	r3, [r2, #0]
   14764:	3301      	adds	r3, #1
   14766:	6013      	str	r3, [r2, #0]

        /* Wait one second */
        os_time_delay(OS_TICKS_PER_SEC);
   14768:	2080      	movs	r0, #128	; 0x80
   1476a:	f001 f901 	bl	15970 <os_time_delay>
    while (1) {
   1476e:	e7e9      	b.n	14744 <main+0x74>
    assert(dev != NULL);
   14770:	f7ff ff5c 	bl	1462c <hal_debugger_connected>
   14774:	b100      	cbz	r0, 14778 <main+0xa8>
   14776:	be01      	bkpt	0x0001
   14778:	2300      	movs	r3, #0
   1477a:	461a      	mov	r2, r3
   1477c:	4619      	mov	r1, r3
   1477e:	4618      	mov	r0, r3
   14780:	f000 f962 	bl	14a48 <__assert_func>
   14784:	0001b678 	.word	0x0001b678
   14788:	0001b680 	.word	0x0001b680
   1478c:	0001b690 	.word	0x0001b690
   14790:	100001e4 	.word	0x100001e4

00014794 <sysinit_app>:
void log_init(void);
void modlog_init(void);

void
sysinit_app(void)
{
   14794:	b508      	push	{r3, lr}
    /*** Stage 0 */
    /* 0.0: os_pkg_init (kernel/os) */
    os_pkg_init();
   14796:	f000 fadf 	bl	14d58 <os_pkg_init>

    /*** Stage 9 */
    /* 9.0: flash_map_init (sys/flash_map) */
    flash_map_init();
   1479a:	f002 f90d 	bl	169b8 <flash_map_init>

    /*** Stage 20 */
    /* 20.0: console_pkg_init (sys/console/full) */
    console_pkg_init();
   1479e:	f001 febf 	bl	16520 <console_pkg_init>

    /*** Stage 100 */
    /* 100.0: bus_pkg_init (hw/bus) */
    bus_pkg_init();
   147a2:	f000 f805 	bl	147b0 <bus_pkg_init>
    /* 100.1: log_init (sys/log/full) */
    log_init();
   147a6:	f002 f949 	bl	16a3c <log_init>
    /* 100.2: modlog_init (sys/log/modlog) */
    modlog_init();
   147aa:	f002 fb8b 	bl	16ec4 <modlog_init>
}
   147ae:	bd08      	pop	{r3, pc}

000147b0 <bus_pkg_init>:
{
    uint32_t lock_timeout_ms;

    lock_timeout_ms = MYNEWT_VAL(BUS_DEFAULT_LOCK_TIMEOUT_MS);

    g_bus_node_lock_timeout = os_time_ms_to_ticks32(lock_timeout_ms);
   147b0:	4b01      	ldr	r3, [pc, #4]	; (147b8 <bus_pkg_init+0x8>)
   147b2:	2280      	movs	r2, #128	; 0x80
   147b4:	601a      	str	r2, [r3, #0]
}
   147b6:	4770      	bx	lr
   147b8:	100001e8 	.word	0x100001e8

000147bc <pincfg_equ>:

    //
    // We're assuming that am_hal_gpio_pincfg_t boils down to a uint32_t,
    // which is its intent.
    //
    ui32A = *((uint32_t*)cfg1);
   147bc:	6800      	ldr	r0, [r0, #0]
    ui32B = *((uint32_t*)cfg2);
   147be:	680b      	ldr	r3, [r1, #0]

    return ui32A == ui32B ? true : false;

} // pincfg_equ()
   147c0:	4298      	cmp	r0, r3
   147c2:	bf14      	ite	ne
   147c4:	2000      	movne	r0, #0
   147c6:	2001      	moveq	r0, #1
   147c8:	4770      	bx	lr
	...

000147cc <am_hal_gpio_pinconfig>:
//
//*****************************************************************************
uint32_t
am_hal_gpio_pinconfig(uint32_t ui32Pin, am_hal_gpio_pincfg_t bfGpioCfg)

{
   147cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   147d0:	b087      	sub	sp, #28
   147d2:	9103      	str	r1, [sp, #12]
    uint32_t ui32Padreg, ui32AltPadCfg, ui32GPCfg;
    uint32_t ui32Funcsel, ui32PowerSw;
    bool bClearEnable = false;

#ifndef AM_HAL_DISABLE_API_VALIDATION
    if ( ui32Pin >= AM_HAL_GPIO_MAX_PADS )
   147d4:	2831      	cmp	r0, #49	; 0x31
   147d6:	f200 8102 	bhi.w	149de <am_hal_gpio_pinconfig+0x212>
   147da:	4604      	mov	r4, r0
    ui32GPCfg = ui32Padreg = ui32AltPadCfg = 0;

    //
    // Get the requested function and/or power switch.
    //
    ui32Funcsel = bfGpioCfg.uFuncSel;
   147dc:	f89d 300c 	ldrb.w	r3, [sp, #12]
   147e0:	f003 0107 	and.w	r1, r3, #7
    ui32PowerSw = bfGpioCfg.ePowerSw;
   147e4:	f3c3 05c1 	ubfx	r5, r3, #3, #2

    ui32Padreg |= ui32Funcsel << PADREG_FLD_FNSEL_S;
   147e8:	00ca      	lsls	r2, r1, #3

    //
    // Check for invalid configuration requests.
    //
    if ( bfGpioCfg.ePullup != AM_HAL_GPIO_PIN_PULLUP_NONE )
   147ea:	f013 03e0 	ands.w	r3, r3, #224	; 0xe0
   147ee:	d013      	beq.n	14818 <am_hal_gpio_pinconfig+0x4c>
    {
        //
        // This setting is needed for all pullup settings including
        // AM_HAL_GPIO_PIN_PULLUP_WEAK and AM_HAL_GPIO_PIN_PULLDOWN.
        //
        ui32Padreg |= (0x1 << PADREG_FLD_PULLUP_S);
   147f0:	f042 0201 	orr.w	r2, r2, #1

        //
        // Check for specific pullup or pulldown settings.
        //
        if ( (bfGpioCfg.ePullup >= AM_HAL_GPIO_PIN_PULLUP_1_5K) &&
   147f4:	f89d 000c 	ldrb.w	r0, [sp, #12]
   147f8:	0940      	lsrs	r0, r0, #5
   147fa:	1d86      	adds	r6, r0, #6
   147fc:	f006 0607 	and.w	r6, r6, #7
   14800:	2e03      	cmp	r6, #3
   14802:	f200 80a2 	bhi.w	1494a <am_hal_gpio_pinconfig+0x17e>
             (bfGpioCfg.ePullup <= AM_HAL_GPIO_PIN_PULLUP_24K) )
        {
            ui32Padreg |= ((bfGpioCfg.ePullup - AM_HAL_GPIO_PIN_PULLUP_1_5K) <<
   14806:	3802      	subs	r0, #2
   14808:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
                           PADREG_FLD_76_S);
#ifndef AM_HAL_DISABLE_API_VALIDATION
            if ( !(g_ui8Bit76Capabilities[ui32Pin] & CAP_PUP) )
   1480c:	4b7a      	ldr	r3, [pc, #488]	; (149f8 <am_hal_gpio_pinconfig+0x22c>)
   1480e:	5d1b      	ldrb	r3, [r3, r4]
   14810:	f013 0f01 	tst.w	r3, #1
   14814:	f000 80e5 	beq.w	149e2 <am_hal_gpio_pinconfig+0x216>
    }

    //
    // Check if requesting a power switch pin
    //
    if ( ui32PowerSw != AM_HAL_GPIO_PIN_POWERSW_NONE )
   14818:	b16d      	cbz	r5, 14836 <am_hal_gpio_pinconfig+0x6a>
    {
        if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VDD)  &&
   1481a:	2d01      	cmp	r5, #1
   1481c:	f000 80a4 	beq.w	14968 <am_hal_gpio_pinconfig+0x19c>
             (g_ui8Bit76Capabilities[ui32Pin] & CAP_VDD) )
        {
            ui32Padreg |= 0x1 << PADREG_FLD_76_S;
        }
        else if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VSS)  &&
   14820:	2d02      	cmp	r5, #2
   14822:	f040 80e0 	bne.w	149e6 <am_hal_gpio_pinconfig+0x21a>
                  (g_ui8Bit76Capabilities[ui32Pin] & CAP_VSS) )
   14826:	4b74      	ldr	r3, [pc, #464]	; (149f8 <am_hal_gpio_pinconfig+0x22c>)
   14828:	5d1b      	ldrb	r3, [r3, r4]
        else if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VSS)  &&
   1482a:	f013 0f04 	tst.w	r3, #4
   1482e:	f000 80dc 	beq.w	149ea <am_hal_gpio_pinconfig+0x21e>
        {
            ui32Padreg |= 0x2 << PADREG_FLD_76_S;
   14832:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    }

    //
    // Depending on the selected pin and FNSEL, determine if INPEN needs to be set.
    //
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
   14836:	4b71      	ldr	r3, [pc, #452]	; (149fc <am_hal_gpio_pinconfig+0x230>)
   14838:	5d1d      	ldrb	r5, [r3, r4]
   1483a:	410d      	asrs	r5, r1
   1483c:	006d      	lsls	r5, r5, #1
   1483e:	f005 0502 	and.w	r5, r5, #2
   14842:	4315      	orrs	r5, r2

    //
    // Configure ui32GpCfg based on whether nCE requested.
    //
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
   14844:	4b6e      	ldr	r3, [pc, #440]	; (14a00 <am_hal_gpio_pinconfig+0x234>)
   14846:	5d1b      	ldrb	r3, [r3, r4]
   14848:	428b      	cmp	r3, r1
   1484a:	f000 8096 	beq.w	1497a <am_hal_gpio_pinconfig+0x1ae>
    {
        //
        // It's not nCE, it's one of the other funcsels.
        // Start by setting the value of the requested GPIO input.
        //
        ui32Padreg |= (bfGpioCfg.eGPInput << PADREG_FLD_INPEN_S);
   1484e:	f89d 700d 	ldrb.w	r7, [sp, #13]
   14852:	f3c7 1300 	ubfx	r3, r7, #4, #1
   14856:	ea45 0543 	orr.w	r5, r5, r3, lsl #1
        //  GPIOCFG register field, which is a 4-bit field:
        //  [INTD(1):OUTCFG(2):INCFG(1)].
        // Bit0 of eIntDir maps to GPIOCFG.INTD  (b3).
        // Bit1 of eIntDir maps to GPIOCFG.INCFG (b0).
        //
        ui32GPCfg |= (bfGpioCfg.eGPOutcfg << GPIOCFG_FLD_OUTCFG_S)              |
   1485a:	f3c7 0281 	ubfx	r2, r7, #2, #2
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
   1485e:	f3c7 1341 	ubfx	r3, r7, #5, #2
   14862:	00de      	lsls	r6, r3, #3
   14864:	f006 0608 	and.w	r6, r6, #8
        ui32GPCfg |= (bfGpioCfg.eGPOutcfg << GPIOCFG_FLD_OUTCFG_S)              |
   14868:	ea46 0642 	orr.w	r6, r6, r2, lsl #1
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
   1486c:	ea46 0653 	orr.w	r6, r6, r3, lsr #1
                     (((bfGpioCfg.eIntDir >> 1) & 0x1) << GPIOCFG_FLD_INCFG_S);

        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
   14870:	f007 030c 	and.w	r3, r7, #12
   14874:	2b04      	cmp	r3, #4
   14876:	f000 80a5 	beq.w	149c4 <am_hal_gpio_pinconfig+0x1f8>
             pincfg_equ(&bfGpioCfg, (void*)&g_AM_HAL_GPIO_DISABLE) )
   1487a:	4962      	ldr	r1, [pc, #392]	; (14a04 <am_hal_gpio_pinconfig+0x238>)
   1487c:	a803      	add	r0, sp, #12
   1487e:	f7ff ff9d 	bl	147bc <pincfg_equ>
   14882:	9002      	str	r0, [sp, #8]
        //  use when GPIO interrupts are not in use and can be used when no
        //  eIntDir setting is provided.
        // If eIntDir is provided, eGPRdZero is ignored and can only be
        //  achieved via the AM_HAL_GPIO_PIN_INTDIR_NONE setting.
        //
        if ( bfGpioCfg.eIntDir == 0 )
   14884:	f017 0f60 	tst.w	r7, #96	; 0x60
   14888:	d104      	bne.n	14894 <am_hal_gpio_pinconfig+0xc8>
        {
            ui32GPCfg &= ~(1 << GPIOCFG_FLD_INCFG_S);
            ui32GPCfg |= (bfGpioCfg.eGPRdZero << GPIOCFG_FLD_INCFG_S);
   1488a:	f89d 300d 	ldrb.w	r3, [sp, #13]
   1488e:	09db      	lsrs	r3, r3, #7
   14890:	f363 0600 	bfi	r6, r3, #0, #1
        }
    }

    switch ( bfGpioCfg.eDriveStrength )
   14894:	f89d 300d 	ldrb.w	r3, [sp, #13]
   14898:	f003 0303 	and.w	r3, r3, #3
   1489c:	2b02      	cmp	r3, #2
   1489e:	f000 809c 	beq.w	149da <am_hal_gpio_pinconfig+0x20e>
   148a2:	2b03      	cmp	r3, #3
   148a4:	f000 8095 	beq.w	149d2 <am_hal_gpio_pinconfig+0x206>
   148a8:	2b01      	cmp	r3, #1
   148aa:	f000 808e 	beq.w	149ca <am_hal_gpio_pinconfig+0x1fe>
   148ae:	2000      	movs	r0, #0
    //
    uint32_t ui32GPCfgAddr, ui32PadregAddr, ui32AltpadAddr;
    uint32_t ui32GPCfgClearMask, ui32PadClearMask;
    uint32_t ui32GPCfgShft, ui32PadShft;

    ui32GPCfgAddr       = AM_REGADDR(GPIO, CFGA)       + ((ui32Pin >> 1) & ~0x3);
   148b0:	ea4f 0854 	mov.w	r8, r4, lsr #1
   148b4:	f028 0803 	bic.w	r8, r8, #3
   148b8:	f8df b170 	ldr.w	fp, [pc, #368]	; 14a2c <am_hal_gpio_pinconfig+0x260>
    ui32PadregAddr      = AM_REGADDR(GPIO, PADREGA)    + (ui32Pin & ~0x3);
   148bc:	f024 0a03 	bic.w	sl, r4, #3
   148c0:	f10a 4980 	add.w	r9, sl, #1073741824	; 0x40000000
   148c4:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
    ui32AltpadAddr      = AM_REGADDR(GPIO, ALTPADCFGA) + (ui32Pin & ~0x3);

    ui32GPCfgShft       = ((ui32Pin & 0x7) << 2);
   148c8:	00a2      	lsls	r2, r4, #2
   148ca:	f002 021c 	and.w	r2, r2, #28
    ui32PadShft         = ((ui32Pin & 0x3) << 3);
   148ce:	00e3      	lsls	r3, r4, #3
   148d0:	f003 0318 	and.w	r3, r3, #24
    ui32GPCfgClearMask  = ~((uint32_t)0xF  << ui32GPCfgShft);
   148d4:	210f      	movs	r1, #15
   148d6:	4091      	lsls	r1, r2
   148d8:	43c9      	mvns	r1, r1
   148da:	9100      	str	r1, [sp, #0]
    ui32PadClearMask    = ~((uint32_t)0xFF << ui32PadShft);
   148dc:	27ff      	movs	r7, #255	; 0xff
   148de:	409f      	lsls	r7, r3
   148e0:	43ff      	mvns	r7, r7

    //
    // Get the new values into their rightful bit positions.
    //
    ui32Padreg    <<= ui32PadShft;
   148e2:	409d      	lsls	r5, r3
    ui32AltPadCfg <<= ui32PadShft;
   148e4:	fa00 f303 	lsl.w	r3, r0, r3
   148e8:	9301      	str	r3, [sp, #4]
    ui32GPCfg     <<= ui32GPCfgShft;
   148ea:	4096      	lsls	r6, r2

    AM_CRITICAL_BEGIN
   148ec:	f000 f8a4 	bl	14a38 <am_hal_interrupt_master_disable>
   148f0:	9005      	str	r0, [sp, #20]

    if ( bClearEnable )
   148f2:	9b02      	ldr	r3, [sp, #8]
   148f4:	b143      	cbz	r3, 14908 <am_hal_gpio_pinconfig+0x13c>
    {
        //
        // We're configuring a mode that requires clearing the Enable bit.
        //
        am_hal_gpio_output_tristate_disable(ui32Pin);
   148f6:	f004 021f 	and.w	r2, r4, #31
   148fa:	08e4      	lsrs	r4, r4, #3
   148fc:	f004 0404 	and.w	r4, r4, #4
   14900:	2301      	movs	r3, #1
   14902:	4093      	lsls	r3, r2
   14904:	4a40      	ldr	r2, [pc, #256]	; (14a08 <am_hal_gpio_pinconfig+0x23c>)
   14906:	50a3      	str	r3, [r4, r2]
    }

    GPIO->PADKEY = GPIO_PADKEY_PADKEY_Key;
   14908:	4a40      	ldr	r2, [pc, #256]	; (14a0c <am_hal_gpio_pinconfig+0x240>)
   1490a:	2373      	movs	r3, #115	; 0x73
   1490c:	6613      	str	r3, [r2, #96]	; 0x60

    AM_REGVAL(ui32PadregAddr)  = (AM_REGVAL(ui32PadregAddr) & ui32PadClearMask)   | ui32Padreg;
   1490e:	f8d9 3000 	ldr.w	r3, [r9]
   14912:	403b      	ands	r3, r7
   14914:	431d      	orrs	r5, r3
   14916:	f8c9 5000 	str.w	r5, [r9]
    AM_REGVAL(ui32GPCfgAddr)   = (AM_REGVAL(ui32GPCfgAddr)  & ui32GPCfgClearMask) | ui32GPCfg;
   1491a:	f858 300b 	ldr.w	r3, [r8, fp]
   1491e:	9900      	ldr	r1, [sp, #0]
   14920:	400b      	ands	r3, r1
   14922:	431e      	orrs	r6, r3
   14924:	f848 600b 	str.w	r6, [r8, fp]
    AM_REGVAL(ui32AltpadAddr)  = (AM_REGVAL(ui32AltpadAddr) & ui32PadClearMask)   | ui32AltPadCfg;
   14928:	4939      	ldr	r1, [pc, #228]	; (14a10 <am_hal_gpio_pinconfig+0x244>)
   1492a:	f85a 3001 	ldr.w	r3, [sl, r1]
   1492e:	401f      	ands	r7, r3
   14930:	9b01      	ldr	r3, [sp, #4]
   14932:	431f      	orrs	r7, r3
   14934:	f84a 7001 	str.w	r7, [sl, r1]

    GPIO->PADKEY = 0;
   14938:	2400      	movs	r4, #0
   1493a:	6614      	str	r4, [r2, #96]	; 0x60

    AM_CRITICAL_END
   1493c:	9805      	ldr	r0, [sp, #20]
   1493e:	f000 f87f 	bl	14a40 <am_hal_interrupt_master_set>

    return AM_HAL_STATUS_SUCCESS;
   14942:	4620      	mov	r0, r4

} // am_hal_gpio_pinconfig()
   14944:	b007      	add	sp, #28
   14946:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        else if ( bfGpioCfg.ePullup == AM_HAL_GPIO_PIN_PULLDOWN )
   1494a:	2bc0      	cmp	r3, #192	; 0xc0
   1494c:	d007      	beq.n	1495e <am_hal_gpio_pinconfig+0x192>
        else if ( bfGpioCfg.ePullup == AM_HAL_GPIO_PIN_PULLUP_WEAK )
   1494e:	2b20      	cmp	r3, #32
   14950:	f47f af62 	bne.w	14818 <am_hal_gpio_pinconfig+0x4c>
            if ( ui32Pin == 20 )
   14954:	2c14      	cmp	r4, #20
   14956:	f47f af5f 	bne.w	14818 <am_hal_gpio_pinconfig+0x4c>
                return AM_HAL_GPIO_ERR_PULLUP;
   1495a:	482e      	ldr	r0, [pc, #184]	; (14a14 <am_hal_gpio_pinconfig+0x248>)
   1495c:	e7f2      	b.n	14944 <am_hal_gpio_pinconfig+0x178>
            if ( ui32Pin != 20 )
   1495e:	2c14      	cmp	r4, #20
   14960:	f43f af5a 	beq.w	14818 <am_hal_gpio_pinconfig+0x4c>
                return AM_HAL_GPIO_ERR_PULLDOWN;
   14964:	482c      	ldr	r0, [pc, #176]	; (14a18 <am_hal_gpio_pinconfig+0x24c>)
   14966:	e7ed      	b.n	14944 <am_hal_gpio_pinconfig+0x178>
             (g_ui8Bit76Capabilities[ui32Pin] & CAP_VDD) )
   14968:	4b23      	ldr	r3, [pc, #140]	; (149f8 <am_hal_gpio_pinconfig+0x22c>)
   1496a:	5d1b      	ldrb	r3, [r3, r4]
        if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VDD)  &&
   1496c:	f013 0f02 	tst.w	r3, #2
   14970:	f43f af56 	beq.w	14820 <am_hal_gpio_pinconfig+0x54>
            ui32Padreg |= 0x1 << PADREG_FLD_76_S;
   14974:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   14978:	e75d      	b.n	14836 <am_hal_gpio_pinconfig+0x6a>
        if ( bfGpioCfg.uIOMnum > IOMNUM_MAX )
   1497a:	f89d 300e 	ldrb.w	r3, [sp, #14]
   1497e:	f003 0307 	and.w	r3, r3, #7
   14982:	2b07      	cmp	r3, #7
   14984:	d033      	beq.n	149ee <am_hal_gpio_pinconfig+0x222>
        ui8CEtbl = (bfGpioCfg.uIOMnum << 4) | bfGpioCfg.uNCE;
   14986:	f89d 300e 	ldrb.w	r3, [sp, #14]
   1498a:	f003 0107 	and.w	r1, r3, #7
   1498e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
   14992:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
        for ( ui32Outcfg = 0; ui32Outcfg < 4; ui32Outcfg++ )
   14996:	2300      	movs	r3, #0
   14998:	2b03      	cmp	r3, #3
   1499a:	d807      	bhi.n	149ac <am_hal_gpio_pinconfig+0x1e0>
            if ( g_ui8NCEtable[ui32Pin][ui32Outcfg] == ui8CEtbl )
   1499c:	4a1f      	ldr	r2, [pc, #124]	; (14a1c <am_hal_gpio_pinconfig+0x250>)
   1499e:	eb02 0284 	add.w	r2, r2, r4, lsl #2
   149a2:	5cd2      	ldrb	r2, [r2, r3]
   149a4:	428a      	cmp	r2, r1
   149a6:	d001      	beq.n	149ac <am_hal_gpio_pinconfig+0x1e0>
        for ( ui32Outcfg = 0; ui32Outcfg < 4; ui32Outcfg++ )
   149a8:	3301      	adds	r3, #1
   149aa:	e7f5      	b.n	14998 <am_hal_gpio_pinconfig+0x1cc>
        if ( ui32Outcfg >= 4 )
   149ac:	2b03      	cmp	r3, #3
   149ae:	d820      	bhi.n	149f2 <am_hal_gpio_pinconfig+0x226>
                     (bfGpioCfg.eCEpol << GPIOCFG_FLD_INTD_S)   |
   149b0:	f89d 600e 	ldrb.w	r6, [sp, #14]
   149b4:	f3c6 1640 	ubfx	r6, r6, #5, #1
   149b8:	00f6      	lsls	r6, r6, #3
   149ba:	ea46 0643 	orr.w	r6, r6, r3, lsl #1
    bool bClearEnable = false;
   149be:	2300      	movs	r3, #0
   149c0:	9302      	str	r3, [sp, #8]
   149c2:	e767      	b.n	14894 <am_hal_gpio_pinconfig+0xc8>
            bClearEnable = true;
   149c4:	2301      	movs	r3, #1
   149c6:	9302      	str	r3, [sp, #8]
   149c8:	e75c      	b.n	14884 <am_hal_gpio_pinconfig+0xb8>
            ui32Padreg    |= (1 << PADREG_FLD_DRVSTR_S);
   149ca:	f045 0504 	orr.w	r5, r5, #4
            ui32AltPadCfg |= (0 << 0);
   149ce:	2000      	movs	r0, #0
            break;
   149d0:	e76e      	b.n	148b0 <am_hal_gpio_pinconfig+0xe4>
            ui32Padreg    |= (1 << PADREG_FLD_DRVSTR_S);
   149d2:	f045 0504 	orr.w	r5, r5, #4
            ui32AltPadCfg |= (1 << 0);
   149d6:	2001      	movs	r0, #1
            break;
   149d8:	e76a      	b.n	148b0 <am_hal_gpio_pinconfig+0xe4>
            ui32AltPadCfg |= (1 << 0);
   149da:	2001      	movs	r0, #1
   149dc:	e768      	b.n	148b0 <am_hal_gpio_pinconfig+0xe4>
        return AM_HAL_STATUS_INVALID_ARG;
   149de:	2006      	movs	r0, #6
   149e0:	e7b0      	b.n	14944 <am_hal_gpio_pinconfig+0x178>
                return AM_HAL_GPIO_ERR_PULLUP;
   149e2:	480c      	ldr	r0, [pc, #48]	; (14a14 <am_hal_gpio_pinconfig+0x248>)
   149e4:	e7ae      	b.n	14944 <am_hal_gpio_pinconfig+0x178>
            return AM_HAL_GPIO_ERR_PWRSW;
   149e6:	480e      	ldr	r0, [pc, #56]	; (14a20 <am_hal_gpio_pinconfig+0x254>)
   149e8:	e7ac      	b.n	14944 <am_hal_gpio_pinconfig+0x178>
   149ea:	480d      	ldr	r0, [pc, #52]	; (14a20 <am_hal_gpio_pinconfig+0x254>)
   149ec:	e7aa      	b.n	14944 <am_hal_gpio_pinconfig+0x178>
            return AM_HAL_GPIO_ERR_INVCE;   // Invalid CE specified
   149ee:	480d      	ldr	r0, [pc, #52]	; (14a24 <am_hal_gpio_pinconfig+0x258>)
   149f0:	e7a8      	b.n	14944 <am_hal_gpio_pinconfig+0x178>
            return AM_HAL_GPIO_ERR_INVCEPIN;
   149f2:	480d      	ldr	r0, [pc, #52]	; (14a28 <am_hal_gpio_pinconfig+0x25c>)
   149f4:	e7a6      	b.n	14944 <am_hal_gpio_pinconfig+0x178>
   149f6:	bf00      	nop
   149f8:	0001b6a0 	.word	0x0001b6a0
   149fc:	0001b6d4 	.word	0x0001b6d4
   14a00:	0001b7d0 	.word	0x0001b7d0
   14a04:	0001b69c 	.word	0x0001b69c
   14a08:	400100b4 	.word	0x400100b4
   14a0c:	40010000 	.word	0x40010000
   14a10:	400100e0 	.word	0x400100e0
   14a14:	08000100 	.word	0x08000100
   14a18:	08000101 	.word	0x08000101
   14a1c:	0001b708 	.word	0x0001b708
   14a20:	08000102 	.word	0x08000102
   14a24:	08000103 	.word	0x08000103
   14a28:	08000104 	.word	0x08000104
   14a2c:	40010040 	.word	0x40010040

00014a30 <am_hal_interrupt_master_enable>:
}
#elif defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_hal_interrupt_master_enable(void)
{
    __asm("    mrs     r0, PRIMASK");
   14a30:	f3ef 8010 	mrs	r0, PRIMASK
    __asm("    cpsie i");
   14a34:	b662      	cpsie	i
    __asm("    bx lr");
   14a36:	4770      	bx	lr

00014a38 <am_hal_interrupt_master_disable>:
}
#elif defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_hal_interrupt_master_disable(void)
{
    __asm("    mrs     r0, PRIMASK");
   14a38:	f3ef 8010 	mrs	r0, PRIMASK
    __asm("    cpsid i");
   14a3c:	b672      	cpsid	i
    __asm("    bx lr");
   14a3e:	4770      	bx	lr

00014a40 <am_hal_interrupt_master_set>:
}
#elif defined(__GNUC_STDC_INLINE__)
void __attribute__((naked))
am_hal_interrupt_master_set(uint32_t ui32InterruptState)
{
    __asm("    msr     PRIMASK, r0");
   14a40:	f380 8810 	msr	PRIMASK, r0
    __asm("    bx lr");
   14a44:	4770      	bx	lr
	...

00014a48 <__assert_func>:
}
#endif

void
__assert_func(const char *file, int line, const char *func, const char *e)
{
   14a48:	b508      	push	{r3, lr}
   14a4a:	4675      	mov	r5, lr
   14a4c:	4604      	mov	r4, r0
   14a4e:	460e      	mov	r6, r1
#if MYNEWT_VAL(OS_CRASH_LOG)
    struct log_reboot_info lri;
#endif
    int sr;

    OS_ENTER_CRITICAL(sr);
   14a50:	f000 ffb2 	bl	159b8 <os_arch_save_sr>
    (void)sr;
    console_blocking_mode();
   14a54:	f001 fc98 	bl	16388 <console_blocking_mode>
    OS_PRINT_ASSERT(file, line, func, e);
   14a58:	b16c      	cbz	r4, 14a76 <__assert_func+0x2e>
   14a5a:	4633      	mov	r3, r6
   14a5c:	4622      	mov	r2, r4
   14a5e:	4629      	mov	r1, r5
   14a60:	4807      	ldr	r0, [pc, #28]	; (14a80 <__assert_func+0x38>)
   14a62:	f001 fdab 	bl	165bc <console_printf>

#if MYNEWT_VAL(OS_ASSERT_CB)
    os_assert_cb();
#endif

    SCB->ICSR = SCB_ICSR_NMIPENDSET_Msk;
   14a66:	4b07      	ldr	r3, [pc, #28]	; (14a84 <__assert_func+0x3c>)
   14a68:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
   14a6c:	605a      	str	r2, [r3, #4]
    asm("isb");
   14a6e:	f3bf 8f6f 	isb	sy
    hal_system_reset();
   14a72:	f7ff fde3 	bl	1463c <hal_system_reset>
    OS_PRINT_ASSERT(file, line, func, e);
   14a76:	4629      	mov	r1, r5
   14a78:	4803      	ldr	r0, [pc, #12]	; (14a88 <__assert_func+0x40>)
   14a7a:	f001 fd9f 	bl	165bc <console_printf>
   14a7e:	e7f2      	b.n	14a66 <__assert_func+0x1e>
   14a80:	0001b814 	.word	0x0001b814
   14a84:	e000ed00 	.word	0xe000ed00
   14a88:	0001b804 	.word	0x0001b804

00014a8c <os_default_irq>:
}

void
os_default_irq(struct trap_frame *tf)
{
   14a8c:	b500      	push	{lr}
   14a8e:	b083      	sub	sp, #12
   14a90:	4604      	mov	r4, r0
#endif
#if MYNEWT_VAL(OS_CRASH_RESTORE_REGS)
    uint32_t orig_sp;
#endif

    console_blocking_mode();
   14a92:	f001 fc79 	bl	16388 <console_blocking_mode>
    console_printf("Unhandled interrupt (%ld), exception sp 0x%08lx\n",
      SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk, (uint32_t)tf->ef);
   14a96:	4d1b      	ldr	r5, [pc, #108]	; (14b04 <os_default_irq+0x78>)
   14a98:	6869      	ldr	r1, [r5, #4]
    console_printf("Unhandled interrupt (%ld), exception sp 0x%08lx\n",
   14a9a:	6822      	ldr	r2, [r4, #0]
   14a9c:	f3c1 0108 	ubfx	r1, r1, #0, #9
   14aa0:	4819      	ldr	r0, [pc, #100]	; (14b08 <os_default_irq+0x7c>)
   14aa2:	f001 fd8b 	bl	165bc <console_printf>
    console_printf(" r0:0x%08lx  r1:0x%08lx  r2:0x%08lx  r3:0x%08lx\n",
      tf->ef->r0, tf->ef->r1, tf->ef->r2, tf->ef->r3);
   14aa6:	6820      	ldr	r0, [r4, #0]
    console_printf(" r0:0x%08lx  r1:0x%08lx  r2:0x%08lx  r3:0x%08lx\n",
   14aa8:	6883      	ldr	r3, [r0, #8]
   14aaa:	6842      	ldr	r2, [r0, #4]
   14aac:	6801      	ldr	r1, [r0, #0]
   14aae:	68c0      	ldr	r0, [r0, #12]
   14ab0:	9000      	str	r0, [sp, #0]
   14ab2:	4816      	ldr	r0, [pc, #88]	; (14b0c <os_default_irq+0x80>)
   14ab4:	f001 fd82 	bl	165bc <console_printf>
    console_printf(" r4:0x%08lx  r5:0x%08lx  r6:0x%08lx  r7:0x%08lx\n",
   14ab8:	6923      	ldr	r3, [r4, #16]
   14aba:	9300      	str	r3, [sp, #0]
   14abc:	68e3      	ldr	r3, [r4, #12]
   14abe:	68a2      	ldr	r2, [r4, #8]
   14ac0:	6861      	ldr	r1, [r4, #4]
   14ac2:	4813      	ldr	r0, [pc, #76]	; (14b10 <os_default_irq+0x84>)
   14ac4:	f001 fd7a 	bl	165bc <console_printf>
      tf->r4, tf->r5, tf->r6, tf->r7);
    console_printf(" r8:0x%08lx  r9:0x%08lx r10:0x%08lx r11:0x%08lx\n",
   14ac8:	6a23      	ldr	r3, [r4, #32]
   14aca:	9300      	str	r3, [sp, #0]
   14acc:	69e3      	ldr	r3, [r4, #28]
   14ace:	69a2      	ldr	r2, [r4, #24]
   14ad0:	6961      	ldr	r1, [r4, #20]
   14ad2:	4810      	ldr	r0, [pc, #64]	; (14b14 <os_default_irq+0x88>)
   14ad4:	f001 fd72 	bl	165bc <console_printf>
      tf->r8, tf->r9, tf->r10, tf->r11);
    console_printf("r12:0x%08lx  lr:0x%08lx  pc:0x%08lx psr:0x%08lx\n",
      tf->ef->r12, tf->ef->lr, tf->ef->pc, tf->ef->psr);
   14ad8:	6820      	ldr	r0, [r4, #0]
    console_printf("r12:0x%08lx  lr:0x%08lx  pc:0x%08lx psr:0x%08lx\n",
   14ada:	6983      	ldr	r3, [r0, #24]
   14adc:	6942      	ldr	r2, [r0, #20]
   14ade:	6901      	ldr	r1, [r0, #16]
   14ae0:	69c0      	ldr	r0, [r0, #28]
   14ae2:	9000      	str	r0, [sp, #0]
   14ae4:	480c      	ldr	r0, [pc, #48]	; (14b18 <os_default_irq+0x8c>)
   14ae6:	f001 fd69 	bl	165bc <console_printf>
    console_printf("ICSR:0x%08lx HFSR:0x%08lx CFSR:0x%08lx\n",
   14aea:	6869      	ldr	r1, [r5, #4]
   14aec:	6aea      	ldr	r2, [r5, #44]	; 0x2c
   14aee:	6aab      	ldr	r3, [r5, #40]	; 0x28
   14af0:	480a      	ldr	r0, [pc, #40]	; (14b1c <os_default_irq+0x90>)
   14af2:	f001 fd63 	bl	165bc <console_printf>
      SCB->ICSR, SCB->HFSR, SCB->CFSR);
    console_printf("BFAR:0x%08lx MMFAR:0x%08lx\n", SCB->BFAR, SCB->MMFAR);
   14af6:	6ba9      	ldr	r1, [r5, #56]	; 0x38
   14af8:	6b6a      	ldr	r2, [r5, #52]	; 0x34
   14afa:	4809      	ldr	r0, [pc, #36]	; (14b20 <os_default_irq+0x94>)
   14afc:	f001 fd5e 	bl	165bc <console_printf>
            : "r0"
        );
    }
#endif

    hal_system_reset();
   14b00:	f7ff fd9c 	bl	1463c <hal_system_reset>
   14b04:	e000ed00 	.word	0xe000ed00
   14b08:	0001b82c 	.word	0x0001b82c
   14b0c:	0001b860 	.word	0x0001b860
   14b10:	0001b894 	.word	0x0001b894
   14b14:	0001b8c8 	.word	0x0001b8c8
   14b18:	0001b8fc 	.word	0x0001b8fc
   14b1c:	0001b930 	.word	0x0001b930
   14b20:	0001b958 	.word	0x0001b958

00014b24 <os_idle_task>:
 *
 * @param arg unused
 */
void
os_idle_task(void *arg)
{
   14b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

    sanity_itvl_ticks = (MYNEWT_VAL(SANITY_INTERVAL) * OS_TICKS_PER_SEC) / 1000;
    sanity_last = 0;

#if MYNEWT_VAL(WATCHDOG_INTERVAL) > 0
    hal_watchdog_tickle();
   14b26:	f005 fa5e 	bl	19fe6 <hal_watchdog_tickle>
    sanity_last = 0;
   14b2a:	2600      	movs	r6, #0
   14b2c:	e00e      	b.n	14b4c <os_idle_task+0x28>
    while (1) {
        ++g_os_idle_ctr;

        now = os_time_get();
        if (OS_TIME_TICK_GEQ(now, sanity_last + sanity_itvl_ticks)) {
            os_sanity_run();
   14b2e:	f000 fc87 	bl	15440 <os_sanity_run>
#if MYNEWT_VAL(WATCHDOG_INTERVAL) > 0
            /* Tickle the watchdog after successfully running sanity */
            hal_watchdog_tickle();
   14b32:	f005 fa58 	bl	19fe6 <hal_watchdog_tickle>
#if MYNEWT_VAL(OS_WATCHDOG_MONITOR)
            os_cputime_timer_stop(&os_wdog_monitor);
            os_cputime_timer_relative(&os_wdog_monitor, OS_WDOG_MONITOR_TMO);
#endif
#endif
            sanity_last = now;
   14b36:	4626      	mov	r6, r4
   14b38:	e014      	b.n	14b64 <os_idle_task+0x40>
         * happens on next interval in case it was already performed on current
         * tick.
         */
        sanity_to_next = sanity_last + sanity_itvl_ticks - now;
        if ((int)sanity_to_next <= 0) {
            sanity_to_next += sanity_itvl_ticks;
   14b3a:	f500 60f0 	add.w	r0, r0, #1920	; 0x780
   14b3e:	e025      	b.n	14b8c <os_idle_task+0x68>
        }
        iticks = min(iticks, sanity_to_next);

        if (iticks < MIN_IDLE_TICKS) {
            iticks = 0;
   14b40:	2000      	movs	r0, #0
        /* Tell the architecture specific support to put the processor to sleep
         * for 'n' ticks.
         */

        os_trace_idle();
        os_tick_idle(iticks);
   14b42:	f004 fccb 	bl	194dc <os_tick_idle>
        OS_EXIT_CRITICAL(sr);
   14b46:	4628      	mov	r0, r5
   14b48:	f000 ff3c 	bl	159c4 <os_arch_restore_sr>
        ++g_os_idle_ctr;
   14b4c:	4a15      	ldr	r2, [pc, #84]	; (14ba4 <os_idle_task+0x80>)
   14b4e:	6813      	ldr	r3, [r2, #0]
   14b50:	3301      	adds	r3, #1
   14b52:	6013      	str	r3, [r2, #0]
        now = os_time_get();
   14b54:	f000 fee0 	bl	15918 <os_time_get>
   14b58:	4604      	mov	r4, r0
        if (OS_TIME_TICK_GEQ(now, sanity_last + sanity_itvl_ticks)) {
   14b5a:	f506 63f0 	add.w	r3, r6, #1920	; 0x780
   14b5e:	1ac3      	subs	r3, r0, r3
   14b60:	2b00      	cmp	r3, #0
   14b62:	dae4      	bge.n	14b2e <os_idle_task+0xa>
        OS_ENTER_CRITICAL(sr);
   14b64:	f000 ff28 	bl	159b8 <os_arch_save_sr>
   14b68:	4605      	mov	r5, r0
        now = os_time_get();
   14b6a:	f000 fed5 	bl	15918 <os_time_get>
   14b6e:	4607      	mov	r7, r0
        sticks = os_sched_wakeup_ticks(now);
   14b70:	f000 fda8 	bl	156c4 <os_sched_wakeup_ticks>
   14b74:	4604      	mov	r4, r0
        cticks = os_callout_wakeup_ticks(now);
   14b76:	4638      	mov	r0, r7
   14b78:	f000 f942 	bl	14e00 <os_callout_wakeup_ticks>
        iticks = min(sticks, cticks);
   14b7c:	4284      	cmp	r4, r0
   14b7e:	bf28      	it	cs
   14b80:	4604      	movcs	r4, r0
        sanity_to_next = sanity_last + sanity_itvl_ticks - now;
   14b82:	f506 63f0 	add.w	r3, r6, #1920	; 0x780
   14b86:	1bd8      	subs	r0, r3, r7
        if ((int)sanity_to_next <= 0) {
   14b88:	2800      	cmp	r0, #0
   14b8a:	ddd6      	ble.n	14b3a <os_idle_task+0x16>
        iticks = min(iticks, sanity_to_next);
   14b8c:	42a0      	cmp	r0, r4
   14b8e:	bf28      	it	cs
   14b90:	4620      	movcs	r0, r4
        if (iticks < MIN_IDLE_TICKS) {
   14b92:	280b      	cmp	r0, #11
   14b94:	d9d4      	bls.n	14b40 <os_idle_task+0x1c>
        } else if (iticks > MAX_IDLE_TICKS) {
   14b96:	f5b0 3f96 	cmp.w	r0, #76800	; 0x12c00
   14b9a:	d9d2      	bls.n	14b42 <os_idle_task+0x1e>
            iticks = MAX_IDLE_TICKS;
   14b9c:	f44f 3096 	mov.w	r0, #76800	; 0x12c00
   14ba0:	e7cf      	b.n	14b42 <os_idle_task+0x1e>
   14ba2:	bf00      	nop
   14ba4:	10000340 	.word	0x10000340

00014ba8 <os_main>:
    return (g_os_started);
}

static void
os_main(void *arg)
{
   14ba8:	b508      	push	{r3, lr}
   14baa:	4603      	mov	r3, r0
    int (*fn)(int argc, char **argv) = arg;

#if !MYNEWT_VAL(SELFTEST)
    fn(0, NULL);
   14bac:	2100      	movs	r1, #0
   14bae:	4608      	mov	r0, r1
   14bb0:	4798      	blx	r3
    (void)fn;
    while (1) {
        os_eventq_run(os_eventq_dflt_get());
    }
#endif
    assert(0);
   14bb2:	f7ff fd3b 	bl	1462c <hal_debugger_connected>
   14bb6:	b100      	cbz	r0, 14bba <os_main+0x12>
   14bb8:	be01      	bkpt	0x0001
   14bba:	2300      	movs	r3, #0
   14bbc:	461a      	mov	r2, r3
   14bbe:	4619      	mov	r1, r3
   14bc0:	4618      	mov	r0, r3
   14bc2:	f7ff ff41 	bl	14a48 <__assert_func>
	...

00014bc8 <os_started>:
}
   14bc8:	4b01      	ldr	r3, [pc, #4]	; (14bd0 <os_started+0x8>)
   14bca:	6818      	ldr	r0, [r3, #0]
   14bcc:	4770      	bx	lr
   14bce:	bf00      	nop
   14bd0:	10001398 	.word	0x10001398

00014bd4 <os_init_idle_task>:
}
#endif

void
os_init_idle_task(void)
{
   14bd4:	b500      	push	{lr}
   14bd6:	b085      	sub	sp, #20
    int rc;

    rc = os_task_init(&g_idle_task, "idle", os_idle_task, NULL,
   14bd8:	2340      	movs	r3, #64	; 0x40
   14bda:	9303      	str	r3, [sp, #12]
   14bdc:	4b1b      	ldr	r3, [pc, #108]	; (14c4c <os_init_idle_task+0x78>)
   14bde:	9302      	str	r3, [sp, #8]
   14be0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   14be4:	9301      	str	r3, [sp, #4]
   14be6:	23ff      	movs	r3, #255	; 0xff
   14be8:	9300      	str	r3, [sp, #0]
   14bea:	2300      	movs	r3, #0
   14bec:	4a18      	ldr	r2, [pc, #96]	; (14c50 <os_init_idle_task+0x7c>)
   14bee:	4919      	ldr	r1, [pc, #100]	; (14c54 <os_init_idle_task+0x80>)
   14bf0:	4819      	ldr	r0, [pc, #100]	; (14c58 <os_init_idle_task+0x84>)
   14bf2:	f000 fdcb 	bl	1578c <os_task_init>
            OS_IDLE_PRIO, OS_WAIT_FOREVER, g_idle_task_stack,
            OS_STACK_ALIGN(OS_IDLE_STACK_SIZE));
    assert(rc == 0);
   14bf6:	b950      	cbnz	r0, 14c0e <os_init_idle_task+0x3a>

    /* Initialize sanity */
    rc = os_sanity_init();
   14bf8:	f000 fc64 	bl	154c4 <os_sanity_init>
    assert(rc == 0);
   14bfc:	b988      	cbnz	r0, 14c22 <os_init_idle_task+0x4e>

#if MYNEWT_VAL(WATCHDOG_INTERVAL) > 0
    rc = hal_watchdog_init(MYNEWT_VAL(WATCHDOG_INTERVAL));
   14bfe:	f247 5030 	movw	r0, #30000	; 0x7530
   14c02:	f005 f9ed 	bl	19fe0 <hal_watchdog_init>
    assert(rc == 0);
   14c06:	b9b0      	cbnz	r0, 14c36 <os_init_idle_task+0x62>
#if MYNEWT_VAL(OS_WATCHDOG_MONITOR)
    os_cputime_timer_init(&os_wdog_monitor, os_wdog_monitor_tmo, NULL);
    os_cputime_timer_relative(&os_wdog_monitor, OS_WDOG_MONITOR_TMO);
#endif
#endif
}
   14c08:	b005      	add	sp, #20
   14c0a:	f85d fb04 	ldr.w	pc, [sp], #4
    assert(rc == 0);
   14c0e:	f7ff fd0d 	bl	1462c <hal_debugger_connected>
   14c12:	b100      	cbz	r0, 14c16 <os_init_idle_task+0x42>
   14c14:	be01      	bkpt	0x0001
   14c16:	2300      	movs	r3, #0
   14c18:	461a      	mov	r2, r3
   14c1a:	4619      	mov	r1, r3
   14c1c:	4618      	mov	r0, r3
   14c1e:	f7ff ff13 	bl	14a48 <__assert_func>
    assert(rc == 0);
   14c22:	f7ff fd03 	bl	1462c <hal_debugger_connected>
   14c26:	b100      	cbz	r0, 14c2a <os_init_idle_task+0x56>
   14c28:	be01      	bkpt	0x0001
   14c2a:	2300      	movs	r3, #0
   14c2c:	461a      	mov	r2, r3
   14c2e:	4619      	mov	r1, r3
   14c30:	4618      	mov	r0, r3
   14c32:	f7ff ff09 	bl	14a48 <__assert_func>
    assert(rc == 0);
   14c36:	f7ff fcf9 	bl	1462c <hal_debugger_connected>
   14c3a:	b100      	cbz	r0, 14c3e <os_init_idle_task+0x6a>
   14c3c:	be01      	bkpt	0x0001
   14c3e:	2300      	movs	r3, #0
   14c40:	461a      	mov	r2, r3
   14c42:	4619      	mov	r1, r3
   14c44:	4618      	mov	r0, r3
   14c46:	f7ff feff 	bl	14a48 <__assert_func>
   14c4a:	bf00      	nop
   14c4c:	10000240 	.word	0x10000240
   14c50:	00014b25 	.word	0x00014b25
   14c54:	0001b974 	.word	0x0001b974
   14c58:	100001ec 	.word	0x100001ec

00014c5c <os_init>:

void
os_init(int (*main_fn)(int argc, char **arg))
{
   14c5c:	b510      	push	{r4, lr}
   14c5e:	b084      	sub	sp, #16
   14c60:	4604      	mov	r4, r0
#if MYNEWT_VAL(RTT)
    memset(&_SEGGER_RTT, 0, sizeof(_SEGGER_RTT));
    SEGGER_RTT_Init();
#endif

    TAILQ_INIT(&g_callout_list);
   14c62:	4b2e      	ldr	r3, [pc, #184]	; (14d1c <os_init+0xc0>)
   14c64:	2200      	movs	r2, #0
   14c66:	601a      	str	r2, [r3, #0]
   14c68:	605b      	str	r3, [r3, #4]
    STAILQ_INIT(&g_os_task_list);
   14c6a:	4b2d      	ldr	r3, [pc, #180]	; (14d20 <os_init+0xc4>)
   14c6c:	601a      	str	r2, [r3, #0]
   14c6e:	605b      	str	r3, [r3, #4]
    os_eventq_init(os_eventq_dflt_get());
   14c70:	f000 f9f6 	bl	15060 <os_eventq_dflt_get>
   14c74:	f000 f9a2 	bl	14fbc <os_eventq_init>

    /* Initialize device list. */
    os_dev_reset();
   14c78:	f000 f998 	bl	14fac <os_dev_reset>

    err = os_arch_os_init();
   14c7c:	f000 fed8 	bl	15a30 <os_arch_os_init>
    assert(err == OS_OK);
   14c80:	bb18      	cbnz	r0, 14cca <os_init+0x6e>

    if (main_fn) {
   14c82:	b194      	cbz	r4, 14caa <os_init+0x4e>
        err = os_task_init(&g_os_main_task, "main", os_main, main_fn,
   14c84:	f44f 6380 	mov.w	r3, #1024	; 0x400
   14c88:	9303      	str	r3, [sp, #12]
   14c8a:	4b26      	ldr	r3, [pc, #152]	; (14d24 <os_init+0xc8>)
   14c8c:	9302      	str	r3, [sp, #8]
   14c8e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   14c92:	9301      	str	r3, [sp, #4]
   14c94:	237f      	movs	r3, #127	; 0x7f
   14c96:	9300      	str	r3, [sp, #0]
   14c98:	4623      	mov	r3, r4
   14c9a:	4a23      	ldr	r2, [pc, #140]	; (14d28 <os_init+0xcc>)
   14c9c:	4923      	ldr	r1, [pc, #140]	; (14d2c <os_init+0xd0>)
   14c9e:	4824      	ldr	r0, [pc, #144]	; (14d30 <os_init+0xd4>)
   14ca0:	f000 fd74 	bl	1578c <os_task_init>
                   OS_MAIN_TASK_PRIO,
                   (OS_MAIN_TASK_TIMER_TICKS == 0) ? OS_WAIT_FOREVER : OS_MAIN_TASK_TIMER_TICKS,
                   g_os_main_stack, OS_STACK_ALIGN(OS_MAIN_STACK_SIZE));
        assert(err == 0);
   14ca4:	f010 0fff 	tst.w	r0, #255	; 0xff
   14ca8:	d119      	bne.n	14cde <os_init+0x82>
    }

    /* Call bsp related OS initializations */
    hal_bsp_init();
   14caa:	f003 f9c9 	bl	18040 <hal_bsp_init>

    err = (os_error_t) os_dev_initialize_all(OS_DEV_INIT_PRIMARY);
   14cae:	2001      	movs	r0, #1
   14cb0:	f000 f934 	bl	14f1c <os_dev_initialize_all>
    assert(err == OS_OK);
   14cb4:	f010 0fff 	tst.w	r0, #255	; 0xff
   14cb8:	d11b      	bne.n	14cf2 <os_init+0x96>

    err = (os_error_t) os_dev_initialize_all(OS_DEV_INIT_SECONDARY);
   14cba:	2002      	movs	r0, #2
   14cbc:	f000 f92e 	bl	14f1c <os_dev_initialize_all>
    assert(err == OS_OK);
   14cc0:	f010 0fff 	tst.w	r0, #255	; 0xff
   14cc4:	d11f      	bne.n	14d06 <os_init+0xaa>
}
   14cc6:	b004      	add	sp, #16
   14cc8:	bd10      	pop	{r4, pc}
    assert(err == OS_OK);
   14cca:	f7ff fcaf 	bl	1462c <hal_debugger_connected>
   14cce:	b100      	cbz	r0, 14cd2 <os_init+0x76>
   14cd0:	be01      	bkpt	0x0001
   14cd2:	2300      	movs	r3, #0
   14cd4:	461a      	mov	r2, r3
   14cd6:	4619      	mov	r1, r3
   14cd8:	4618      	mov	r0, r3
   14cda:	f7ff feb5 	bl	14a48 <__assert_func>
        assert(err == 0);
   14cde:	f7ff fca5 	bl	1462c <hal_debugger_connected>
   14ce2:	b100      	cbz	r0, 14ce6 <os_init+0x8a>
   14ce4:	be01      	bkpt	0x0001
   14ce6:	2300      	movs	r3, #0
   14ce8:	461a      	mov	r2, r3
   14cea:	4619      	mov	r1, r3
   14cec:	4618      	mov	r0, r3
   14cee:	f7ff feab 	bl	14a48 <__assert_func>
    assert(err == OS_OK);
   14cf2:	f7ff fc9b 	bl	1462c <hal_debugger_connected>
   14cf6:	b100      	cbz	r0, 14cfa <os_init+0x9e>
   14cf8:	be01      	bkpt	0x0001
   14cfa:	2300      	movs	r3, #0
   14cfc:	461a      	mov	r2, r3
   14cfe:	4619      	mov	r1, r3
   14d00:	4618      	mov	r0, r3
   14d02:	f7ff fea1 	bl	14a48 <__assert_func>
    assert(err == OS_OK);
   14d06:	f7ff fc91 	bl	1462c <hal_debugger_connected>
   14d0a:	b100      	cbz	r0, 14d0e <os_init+0xb2>
   14d0c:	be01      	bkpt	0x0001
   14d0e:	2300      	movs	r3, #0
   14d10:	461a      	mov	r2, r3
   14d12:	4619      	mov	r1, r3
   14d14:	4618      	mov	r0, r3
   14d16:	f7ff fe97 	bl	14a48 <__assert_func>
   14d1a:	bf00      	nop
   14d1c:	1000139c 	.word	0x1000139c
   14d20:	100021b4 	.word	0x100021b4
   14d24:	10000348 	.word	0x10000348
   14d28:	00014ba9 	.word	0x00014ba9
   14d2c:	0001b97c 	.word	0x0001b97c
   14d30:	10001348 	.word	0x10001348

00014d34 <os_start>:

void
os_start(void)
{
   14d34:	b508      	push	{r3, lr}
#if MYNEWT_VAL(OS_SCHEDULING)
    os_error_t err;

#if MYNEWT_VAL(WATCHDOG_INTERVAL) > 0
    /* Enable the watchdog prior to starting the OS */
    hal_watchdog_enable();
   14d36:	f005 f955 	bl	19fe4 <hal_watchdog_enable>
#endif

    err = os_arch_os_start();
   14d3a:	f000 fed9 	bl	15af0 <os_arch_os_start>
    assert(err == OS_OK);
   14d3e:	b900      	cbnz	r0, 14d42 <os_start+0xe>
#else
    assert(0);
#endif
}
   14d40:	bd08      	pop	{r3, pc}
    assert(err == OS_OK);
   14d42:	f7ff fc73 	bl	1462c <hal_debugger_connected>
   14d46:	b100      	cbz	r0, 14d4a <os_start+0x16>
   14d48:	be01      	bkpt	0x0001
   14d4a:	2300      	movs	r3, #0
   14d4c:	461a      	mov	r2, r3
   14d4e:	4619      	mov	r1, r3
   14d50:	4618      	mov	r0, r3
   14d52:	f7ff fe79 	bl	14a48 <__assert_func>
	...

00014d58 <os_pkg_init>:
    hal_system_reset();
}

void
os_pkg_init(void)
{
   14d58:	b508      	push	{r3, lr}
    os_error_t err;

    /* Ensure this function only gets called by sysinit. */
    SYSINIT_ASSERT_ACTIVE();
   14d5a:	4b11      	ldr	r3, [pc, #68]	; (14da0 <os_pkg_init+0x48>)
   14d5c:	781b      	ldrb	r3, [r3, #0]
   14d5e:	b153      	cbz	r3, 14d76 <os_pkg_init+0x1e>

    err = os_dev_initialize_all(OS_DEV_INIT_KERNEL);
   14d60:	2003      	movs	r0, #3
   14d62:	f000 f8db 	bl	14f1c <os_dev_initialize_all>
    assert(err == OS_OK);
   14d66:	f010 0fff 	tst.w	r0, #255	; 0xff
   14d6a:	d10e      	bne.n	14d8a <os_pkg_init+0x32>

    os_mempool_module_init();
   14d6c:	f000 f9dc 	bl	15128 <os_mempool_module_init>
    os_msys_init();
   14d70:	f000 fa3c 	bl	151ec <os_msys_init>
}
   14d74:	bd08      	pop	{r3, pc}
    SYSINIT_ASSERT_ACTIVE();
   14d76:	f7ff fc59 	bl	1462c <hal_debugger_connected>
   14d7a:	b100      	cbz	r0, 14d7e <os_pkg_init+0x26>
   14d7c:	be01      	bkpt	0x0001
   14d7e:	2300      	movs	r3, #0
   14d80:	461a      	mov	r2, r3
   14d82:	4619      	mov	r1, r3
   14d84:	4618      	mov	r0, r3
   14d86:	f7ff fe5f 	bl	14a48 <__assert_func>
    assert(err == OS_OK);
   14d8a:	f7ff fc4f 	bl	1462c <hal_debugger_connected>
   14d8e:	b100      	cbz	r0, 14d92 <os_pkg_init+0x3a>
   14d90:	be01      	bkpt	0x0001
   14d92:	2300      	movs	r3, #0
   14d94:	461a      	mov	r2, r3
   14d96:	4619      	mov	r1, r3
   14d98:	4618      	mov	r0, r3
   14d9a:	f7ff fe55 	bl	14a48 <__assert_func>
   14d9e:	bf00      	nop
   14da0:	100023e8 	.word	0x100023e8

00014da4 <os_callout_tick>:
 * to run, it posts an event for each callout that's ready to run,
 * to the event queue provided to os_callout_init().
 */
void
os_callout_tick(void)
{
   14da4:	b538      	push	{r3, r4, r5, lr}
    struct os_callout *c;
    uint32_t now;

    os_trace_api_void(OS_TRACE_ID_CALLOUT_TICK);

    now = os_time_get();
   14da6:	f000 fdb7 	bl	15918 <os_time_get>
   14daa:	4605      	mov	r5, r0
   14dac:	e00f      	b.n	14dce <os_callout_tick+0x2a>
    while (1) {
        OS_ENTER_CRITICAL(sr);
        c = TAILQ_FIRST(&g_callout_list);
        if (c) {
            if (OS_TIME_TICK_GEQ(now, c->c_ticks)) {
                TAILQ_REMOVE(&g_callout_list, c, c_next);
   14dae:	69e2      	ldr	r2, [r4, #28]
   14db0:	4b12      	ldr	r3, [pc, #72]	; (14dfc <os_callout_tick+0x58>)
   14db2:	605a      	str	r2, [r3, #4]
   14db4:	69e3      	ldr	r3, [r4, #28]
   14db6:	69a2      	ldr	r2, [r4, #24]
   14db8:	601a      	str	r2, [r3, #0]
                c->c_next.tqe_prev = NULL;
   14dba:	2300      	movs	r3, #0
   14dbc:	61e3      	str	r3, [r4, #28]
            } else {
                c = NULL;
            }
        }
        OS_EXIT_CRITICAL(sr);
   14dbe:	f000 fe01 	bl	159c4 <os_arch_restore_sr>

        if (c) {
   14dc2:	b1d4      	cbz	r4, 14dfa <os_callout_tick+0x56>
            if (c->c_evq) {
   14dc4:	6920      	ldr	r0, [r4, #16]
   14dc6:	b1a0      	cbz	r0, 14df2 <os_callout_tick+0x4e>
                os_eventq_put(c->c_evq, &c->c_ev);
   14dc8:	4621      	mov	r1, r4
   14dca:	f000 f904 	bl	14fd6 <os_eventq_put>
        OS_ENTER_CRITICAL(sr);
   14dce:	f000 fdf3 	bl	159b8 <os_arch_save_sr>
        c = TAILQ_FIRST(&g_callout_list);
   14dd2:	4b0a      	ldr	r3, [pc, #40]	; (14dfc <os_callout_tick+0x58>)
   14dd4:	681c      	ldr	r4, [r3, #0]
        if (c) {
   14dd6:	2c00      	cmp	r4, #0
   14dd8:	d0f1      	beq.n	14dbe <os_callout_tick+0x1a>
            if (OS_TIME_TICK_GEQ(now, c->c_ticks)) {
   14dda:	6963      	ldr	r3, [r4, #20]
   14ddc:	1aeb      	subs	r3, r5, r3
   14dde:	2b00      	cmp	r3, #0
   14de0:	db05      	blt.n	14dee <os_callout_tick+0x4a>
                TAILQ_REMOVE(&g_callout_list, c, c_next);
   14de2:	69a3      	ldr	r3, [r4, #24]
   14de4:	2b00      	cmp	r3, #0
   14de6:	d0e2      	beq.n	14dae <os_callout_tick+0xa>
   14de8:	69e2      	ldr	r2, [r4, #28]
   14dea:	61da      	str	r2, [r3, #28]
   14dec:	e7e2      	b.n	14db4 <os_callout_tick+0x10>
                c = NULL;
   14dee:	2400      	movs	r4, #0
   14df0:	e7e5      	b.n	14dbe <os_callout_tick+0x1a>
            } else {
                c->c_ev.ev_cb(&c->c_ev);
   14df2:	6863      	ldr	r3, [r4, #4]
   14df4:	4620      	mov	r0, r4
   14df6:	4798      	blx	r3
   14df8:	e7e9      	b.n	14dce <os_callout_tick+0x2a>
            break;
        }
    }

    os_trace_api_ret(OS_TRACE_ID_CALLOUT_TICK);
}
   14dfa:	bd38      	pop	{r3, r4, r5, pc}
   14dfc:	1000139c 	.word	0x1000139c

00014e00 <os_callout_wakeup_ticks>:
 *
 * @return Number of ticks to first pending callout
 */
os_time_t
os_callout_wakeup_ticks(os_time_t now)
{
   14e00:	b510      	push	{r4, lr}
   14e02:	4604      	mov	r4, r0
    os_time_t rt;
    struct os_callout *c;

    OS_ASSERT_CRITICAL();
   14e04:	f000 fde1 	bl	159ca <os_arch_in_critical>
   14e08:	b130      	cbz	r0, 14e18 <os_callout_wakeup_ticks+0x18>

    c = TAILQ_FIRST(&g_callout_list);
   14e0a:	4b0b      	ldr	r3, [pc, #44]	; (14e38 <os_callout_wakeup_ticks+0x38>)
   14e0c:	681b      	ldr	r3, [r3, #0]
    if (c != NULL) {
   14e0e:	b17b      	cbz	r3, 14e30 <os_callout_wakeup_ticks+0x30>
        if (OS_TIME_TICK_GEQ(c->c_ticks, now)) {
   14e10:	6958      	ldr	r0, [r3, #20]
   14e12:	1b00      	subs	r0, r0, r4
   14e14:	d40a      	bmi.n	14e2c <os_callout_wakeup_ticks+0x2c>
    } else {
        rt = OS_TIMEOUT_NEVER;
    }

    return (rt);
}
   14e16:	bd10      	pop	{r4, pc}
    OS_ASSERT_CRITICAL();
   14e18:	f7ff fc08 	bl	1462c <hal_debugger_connected>
   14e1c:	b100      	cbz	r0, 14e20 <os_callout_wakeup_ticks+0x20>
   14e1e:	be01      	bkpt	0x0001
   14e20:	2300      	movs	r3, #0
   14e22:	461a      	mov	r2, r3
   14e24:	4619      	mov	r1, r3
   14e26:	4618      	mov	r0, r3
   14e28:	f7ff fe0e 	bl	14a48 <__assert_func>
            rt = 0;     /* callout time is in the past */
   14e2c:	2000      	movs	r0, #0
   14e2e:	e7f2      	b.n	14e16 <os_callout_wakeup_ticks+0x16>
        rt = OS_TIMEOUT_NEVER;
   14e30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    return (rt);
   14e34:	e7ef      	b.n	14e16 <os_callout_wakeup_ticks+0x16>
   14e36:	bf00      	nop
   14e38:	1000139c 	.word	0x1000139c

00014e3c <os_dev_add>:
 *
 * @return 0 on success, non-zero on failure.
 */
static int
os_dev_add(struct os_dev *dev)
{
   14e3c:	b430      	push	{r4, r5}
    struct os_dev *cur_dev;
    struct os_dev *prev_dev;

    /* If no devices present, insert into head */
    if (STAILQ_FIRST(&g_os_dev_list) == NULL) {
   14e3e:	4b16      	ldr	r3, [pc, #88]	; (14e98 <os_dev_add+0x5c>)
   14e40:	681d      	ldr	r5, [r3, #0]
   14e42:	b115      	cbz	r5, 14e4a <os_dev_add+0xe>
    /* Add devices to the list, sorted first by stage, then by
     * priority.  Keep sorted in this order for initialization
     * stage.
     */
    prev_dev = NULL;
    STAILQ_FOREACH(cur_dev, &g_os_dev_list, od_next) {
   14e44:	462b      	mov	r3, r5
    prev_dev = NULL;
   14e46:	2400      	movs	r4, #0
   14e48:	e008      	b.n	14e5c <os_dev_add+0x20>
        STAILQ_INSERT_HEAD(&g_os_dev_list, dev, od_next);
   14e4a:	4603      	mov	r3, r0
   14e4c:	f843 5f20 	str.w	r5, [r3, #32]!
   14e50:	4a11      	ldr	r2, [pc, #68]	; (14e98 <os_dev_add+0x5c>)
   14e52:	6053      	str	r3, [r2, #4]
   14e54:	6010      	str	r0, [r2, #0]
        return (0);
   14e56:	e012      	b.n	14e7e <os_dev_add+0x42>
        } else if (dev->od_stage < cur_dev->od_stage ||
                   ((dev->od_stage == cur_dev->od_stage) &&
                    (dev->od_priority < cur_dev->od_priority))) {
            break;
        }
        prev_dev = cur_dev;
   14e58:	461c      	mov	r4, r3
    STAILQ_FOREACH(cur_dev, &g_os_dev_list, od_next) {
   14e5a:	6a1b      	ldr	r3, [r3, #32]
   14e5c:	b153      	cbz	r3, 14e74 <os_dev_add+0x38>
        if (dev == cur_dev) {
   14e5e:	4283      	cmp	r3, r0
   14e60:	d00d      	beq.n	14e7e <os_dev_add+0x42>
        } else if (dev->od_stage < cur_dev->od_stage ||
   14e62:	7e01      	ldrb	r1, [r0, #24]
   14e64:	7e1a      	ldrb	r2, [r3, #24]
   14e66:	4291      	cmp	r1, r2
   14e68:	d304      	bcc.n	14e74 <os_dev_add+0x38>
   14e6a:	d1f5      	bne.n	14e58 <os_dev_add+0x1c>
                    (dev->od_priority < cur_dev->od_priority))) {
   14e6c:	7e41      	ldrb	r1, [r0, #25]
   14e6e:	7e5a      	ldrb	r2, [r3, #25]
                   ((dev->od_stage == cur_dev->od_stage) &&
   14e70:	4291      	cmp	r1, r2
   14e72:	d2f1      	bcs.n	14e58 <os_dev_add+0x1c>
    }

    if (prev_dev) {
   14e74:	b15c      	cbz	r4, 14e8e <os_dev_add+0x52>
        STAILQ_INSERT_AFTER(&g_os_dev_list, prev_dev, dev, od_next);
   14e76:	6a23      	ldr	r3, [r4, #32]
   14e78:	6203      	str	r3, [r0, #32]
   14e7a:	b11b      	cbz	r3, 14e84 <os_dev_add+0x48>
   14e7c:	6220      	str	r0, [r4, #32]
    } else {
        STAILQ_INSERT_HEAD(&g_os_dev_list, dev, od_next);
    }

    return (0);
}
   14e7e:	2000      	movs	r0, #0
   14e80:	bc30      	pop	{r4, r5}
   14e82:	4770      	bx	lr
        STAILQ_INSERT_AFTER(&g_os_dev_list, prev_dev, dev, od_next);
   14e84:	f100 0320 	add.w	r3, r0, #32
   14e88:	4a03      	ldr	r2, [pc, #12]	; (14e98 <os_dev_add+0x5c>)
   14e8a:	6053      	str	r3, [r2, #4]
   14e8c:	e7f6      	b.n	14e7c <os_dev_add+0x40>
        STAILQ_INSERT_HEAD(&g_os_dev_list, dev, od_next);
   14e8e:	6205      	str	r5, [r0, #32]
   14e90:	4b01      	ldr	r3, [pc, #4]	; (14e98 <os_dev_add+0x5c>)
   14e92:	6018      	str	r0, [r3, #0]
   14e94:	e7f3      	b.n	14e7e <os_dev_add+0x42>
   14e96:	bf00      	nop
   14e98:	100013a4 	.word	0x100013a4

00014e9c <os_dev_initialize>:
 *
 * @return 0 on success, non-zero on failure.
 */
static int
os_dev_initialize(struct os_dev *dev)
{
   14e9c:	b510      	push	{r4, lr}
   14e9e:	4604      	mov	r4, r0
    int rc;

    rc = dev->od_init(dev, dev->od_init_arg);
   14ea0:	6903      	ldr	r3, [r0, #16]
   14ea2:	6941      	ldr	r1, [r0, #20]
   14ea4:	4798      	blx	r3
    if (rc != 0) {
   14ea6:	b128      	cbz	r0, 14eb4 <os_dev_initialize+0x18>
        if (dev->od_flags & OS_DEV_F_INIT_CRITICAL) {
   14ea8:	7ee3      	ldrb	r3, [r4, #27]
   14eaa:	f013 0f08 	tst.w	r3, #8
   14eae:	d105      	bne.n	14ebc <os_dev_initialize+0x20>
            goto err;
        }
    } else {
        dev->od_flags |= OS_DEV_F_STATUS_READY;
    }
    return 0;
   14eb0:	2000      	movs	r0, #0
   14eb2:	e003      	b.n	14ebc <os_dev_initialize+0x20>
        dev->od_flags |= OS_DEV_F_STATUS_READY;
   14eb4:	7ee3      	ldrb	r3, [r4, #27]
   14eb6:	f043 0301 	orr.w	r3, r3, #1
   14eba:	76e3      	strb	r3, [r4, #27]
err:
    return rc;
}
   14ebc:	bd10      	pop	{r4, pc}

00014ebe <os_dev_init>:
{
   14ebe:	b410      	push	{r4}
   14ec0:	4604      	mov	r4, r0
    dev->od_name = name;
   14ec2:	61c1      	str	r1, [r0, #28]
    dev->od_stage = stage;
   14ec4:	7602      	strb	r2, [r0, #24]
    dev->od_priority = priority;
   14ec6:	7643      	strb	r3, [r0, #25]
    dev->od_flags = 0;
   14ec8:	2000      	movs	r0, #0
   14eca:	76e0      	strb	r0, [r4, #27]
    dev->od_open_ref = 0;
   14ecc:	76a0      	strb	r0, [r4, #26]
    dev->od_init = od_init;
   14ece:	9b01      	ldr	r3, [sp, #4]
   14ed0:	6123      	str	r3, [r4, #16]
    dev->od_init_arg = arg;
   14ed2:	9b02      	ldr	r3, [sp, #8]
   14ed4:	6163      	str	r3, [r4, #20]
    memset(&dev->od_handlers, 0, sizeof(dev->od_handlers));
   14ed6:	6020      	str	r0, [r4, #0]
   14ed8:	6060      	str	r0, [r4, #4]
   14eda:	60a0      	str	r0, [r4, #8]
   14edc:	60e0      	str	r0, [r4, #12]
}
   14ede:	bc10      	pop	{r4}
   14ee0:	4770      	bx	lr
	...

00014ee4 <os_dev_create>:

int
os_dev_create(struct os_dev *dev, const char *name, uint8_t stage,
        uint8_t priority, os_dev_init_func_t od_init, void *arg)
{
   14ee4:	b530      	push	{r4, r5, lr}
   14ee6:	b083      	sub	sp, #12
   14ee8:	4604      	mov	r4, r0
    int rc;

    rc = os_dev_init(dev, name, stage, priority, od_init, arg);
   14eea:	9d07      	ldr	r5, [sp, #28]
   14eec:	9501      	str	r5, [sp, #4]
   14eee:	9d06      	ldr	r5, [sp, #24]
   14ef0:	9500      	str	r5, [sp, #0]
   14ef2:	f7ff ffe4 	bl	14ebe <os_dev_init>
    if (rc != 0) {
   14ef6:	b108      	cbz	r0, 14efc <os_dev_create+0x18>
    if (g_os_started) {
        rc = os_dev_initialize(dev);
    }
err:
    return (rc);
}
   14ef8:	b003      	add	sp, #12
   14efa:	bd30      	pop	{r4, r5, pc}
    rc = os_dev_add(dev);
   14efc:	4620      	mov	r0, r4
   14efe:	f7ff ff9d 	bl	14e3c <os_dev_add>
    if (rc != 0) {
   14f02:	2800      	cmp	r0, #0
   14f04:	d1f8      	bne.n	14ef8 <os_dev_create+0x14>
    if (g_os_started) {
   14f06:	4b04      	ldr	r3, [pc, #16]	; (14f18 <os_dev_create+0x34>)
   14f08:	681b      	ldr	r3, [r3, #0]
   14f0a:	2b00      	cmp	r3, #0
   14f0c:	d0f4      	beq.n	14ef8 <os_dev_create+0x14>
        rc = os_dev_initialize(dev);
   14f0e:	4620      	mov	r0, r4
   14f10:	f7ff ffc4 	bl	14e9c <os_dev_initialize>
    return (rc);
   14f14:	e7f0      	b.n	14ef8 <os_dev_create+0x14>
   14f16:	bf00      	nop
   14f18:	10001398 	.word	0x10001398

00014f1c <os_dev_initialize_all>:

int
os_dev_initialize_all(uint8_t stage)
{
   14f1c:	b538      	push	{r3, r4, r5, lr}
   14f1e:	4605      	mov	r5, r0
    struct os_dev *dev;
    int rc = 0;

    STAILQ_FOREACH(dev, &g_os_dev_list, od_next) {
   14f20:	4b08      	ldr	r3, [pc, #32]	; (14f44 <os_dev_initialize_all+0x28>)
   14f22:	681c      	ldr	r4, [r3, #0]
    int rc = 0;
   14f24:	2200      	movs	r2, #0
    STAILQ_FOREACH(dev, &g_os_dev_list, od_next) {
   14f26:	e000      	b.n	14f2a <os_dev_initialize_all+0xe>
   14f28:	6a24      	ldr	r4, [r4, #32]
   14f2a:	b144      	cbz	r4, 14f3e <os_dev_initialize_all+0x22>
        if (dev->od_stage == stage) {
   14f2c:	7e23      	ldrb	r3, [r4, #24]
   14f2e:	42ab      	cmp	r3, r5
   14f30:	d1fa      	bne.n	14f28 <os_dev_initialize_all+0xc>
            rc = os_dev_initialize(dev);
   14f32:	4620      	mov	r0, r4
   14f34:	f7ff ffb2 	bl	14e9c <os_dev_initialize>
            if (rc) {
   14f38:	4602      	mov	r2, r0
   14f3a:	2800      	cmp	r0, #0
   14f3c:	d0f4      	beq.n	14f28 <os_dev_initialize_all+0xc>
            }
        }
    }

    return (rc);
}
   14f3e:	4610      	mov	r0, r2
   14f40:	bd38      	pop	{r3, r4, r5, pc}
   14f42:	bf00      	nop
   14f44:	100013a4 	.word	0x100013a4

00014f48 <os_dev_lookup>:
    return (rc);
}

struct os_dev *
os_dev_lookup(const char *name)
{
   14f48:	b538      	push	{r3, r4, r5, lr}
   14f4a:	4605      	mov	r5, r0
    struct os_dev *dev;

    dev = NULL;
    STAILQ_FOREACH(dev, &g_os_dev_list, od_next) {
   14f4c:	4b05      	ldr	r3, [pc, #20]	; (14f64 <os_dev_lookup+0x1c>)
   14f4e:	681c      	ldr	r4, [r3, #0]
   14f50:	b134      	cbz	r4, 14f60 <os_dev_lookup+0x18>
        if (!strcmp(dev->od_name, name)) {
   14f52:	4629      	mov	r1, r5
   14f54:	69e0      	ldr	r0, [r4, #28]
   14f56:	f000 fe4f 	bl	15bf8 <strcmp>
   14f5a:	b108      	cbz	r0, 14f60 <os_dev_lookup+0x18>
    STAILQ_FOREACH(dev, &g_os_dev_list, od_next) {
   14f5c:	6a24      	ldr	r4, [r4, #32]
   14f5e:	e7f7      	b.n	14f50 <os_dev_lookup+0x8>
            break;
        }
    }
    return (dev);
}
   14f60:	4620      	mov	r0, r4
   14f62:	bd38      	pop	{r3, r4, r5, pc}
   14f64:	100013a4 	.word	0x100013a4

00014f68 <os_dev_open>:

struct os_dev *
os_dev_open(const char *devname, uint32_t timo, void *arg)
{
   14f68:	b570      	push	{r4, r5, r6, lr}
   14f6a:	460d      	mov	r5, r1
   14f6c:	4616      	mov	r6, r2
    struct os_dev *dev;
    os_sr_t sr;
    int rc;

    dev = os_dev_lookup(devname);
   14f6e:	f7ff ffeb 	bl	14f48 <os_dev_lookup>
    if (dev == NULL) {
   14f72:	4604      	mov	r4, r0
   14f74:	b1a0      	cbz	r0, 14fa0 <os_dev_open+0x38>
        return (NULL);
    }

    /* Device is not ready to be opened. */
    if ((dev->od_flags & OS_DEV_F_STATUS_READY) == 0) {
   14f76:	7ec3      	ldrb	r3, [r0, #27]
   14f78:	f013 0f01 	tst.w	r3, #1
   14f7c:	d012      	beq.n	14fa4 <os_dev_open+0x3c>
        return (NULL);
    }

    if (dev->od_handlers.od_open) {
   14f7e:	6803      	ldr	r3, [r0, #0]
   14f80:	b11b      	cbz	r3, 14f8a <os_dev_open+0x22>
        rc = dev->od_handlers.od_open(dev, timo, arg);
   14f82:	4632      	mov	r2, r6
   14f84:	4629      	mov	r1, r5
   14f86:	4798      	blx	r3
        if (rc != 0) {
   14f88:	b970      	cbnz	r0, 14fa8 <os_dev_open+0x40>
            goto err;
        }
    }

    OS_ENTER_CRITICAL(sr);
   14f8a:	f000 fd15 	bl	159b8 <os_arch_save_sr>
    ++dev->od_open_ref;
   14f8e:	7ea3      	ldrb	r3, [r4, #26]
   14f90:	3301      	adds	r3, #1
   14f92:	76a3      	strb	r3, [r4, #26]
    dev->od_flags |= OS_DEV_F_STATUS_OPEN;
   14f94:	7ee3      	ldrb	r3, [r4, #27]
   14f96:	f043 0302 	orr.w	r3, r3, #2
   14f9a:	76e3      	strb	r3, [r4, #27]
    OS_EXIT_CRITICAL(sr);
   14f9c:	f000 fd12 	bl	159c4 <os_arch_restore_sr>

    return (dev);
err:
    return (NULL);
}
   14fa0:	4620      	mov	r0, r4
   14fa2:	bd70      	pop	{r4, r5, r6, pc}
        return (NULL);
   14fa4:	2400      	movs	r4, #0
   14fa6:	e7fb      	b.n	14fa0 <os_dev_open+0x38>
    return (NULL);
   14fa8:	2400      	movs	r4, #0
   14faa:	e7f9      	b.n	14fa0 <os_dev_open+0x38>

00014fac <os_dev_reset>:
}

void
os_dev_reset(void)
{
    STAILQ_INIT(&g_os_dev_list);
   14fac:	4b02      	ldr	r3, [pc, #8]	; (14fb8 <os_dev_reset+0xc>)
   14fae:	2200      	movs	r2, #0
   14fb0:	601a      	str	r2, [r3, #0]
   14fb2:	605b      	str	r3, [r3, #4]
}
   14fb4:	4770      	bx	lr
   14fb6:	bf00      	nop
   14fb8:	100013a4 	.word	0x100013a4

00014fbc <os_eventq_init>:
static struct os_eventq os_eventq_main;

void
os_eventq_init(struct os_eventq *evq)
{
    memset(evq, 0, sizeof(*evq));
   14fbc:	2200      	movs	r2, #0
   14fbe:	6002      	str	r2, [r0, #0]
   14fc0:	6042      	str	r2, [r0, #4]
    STAILQ_INIT(&evq->evq_list);
   14fc2:	4603      	mov	r3, r0
   14fc4:	f843 2f08 	str.w	r2, [r3, #8]!
   14fc8:	60c3      	str	r3, [r0, #12]
}
   14fca:	4770      	bx	lr

00014fcc <os_eventq_inited>:

int
os_eventq_inited(const struct os_eventq *evq)
{
    return evq->evq_list.stqh_last != NULL;
   14fcc:	68c0      	ldr	r0, [r0, #12]
}
   14fce:	3800      	subs	r0, #0
   14fd0:	bf18      	it	ne
   14fd2:	2001      	movne	r0, #1
   14fd4:	4770      	bx	lr

00014fd6 <os_eventq_put>:

void
os_eventq_put(struct os_eventq *evq, struct os_event *ev)
{
   14fd6:	b570      	push	{r4, r5, r6, lr}
    int resched;
    os_sr_t sr;

    assert(evq != NULL && os_eventq_inited(evq));
   14fd8:	b1f0      	cbz	r0, 15018 <os_eventq_put+0x42>
   14fda:	460c      	mov	r4, r1
   14fdc:	4606      	mov	r6, r0
   14fde:	f7ff fff5 	bl	14fcc <os_eventq_inited>
   14fe2:	b1c8      	cbz	r0, 15018 <os_eventq_put+0x42>

    os_trace_api_u32x2(OS_TRACE_ID_EVENTQ_PUT, (uint32_t)evq, (uint32_t)ev);

    OS_ENTER_CRITICAL(sr);
   14fe4:	f000 fce8 	bl	159b8 <os_arch_save_sr>
   14fe8:	4605      	mov	r5, r0

    /* Do not queue if already queued */
    if (OS_EVENT_QUEUED(ev)) {
   14fea:	7823      	ldrb	r3, [r4, #0]
   14fec:	b9f3      	cbnz	r3, 1502c <os_eventq_put+0x56>
        os_trace_api_ret(OS_TRACE_ID_EVENTQ_PUT);
        return;
    }

    /* Queue the event */
    ev->ev_queued = 1;
   14fee:	2301      	movs	r3, #1
   14ff0:	7023      	strb	r3, [r4, #0]
    STAILQ_INSERT_TAIL(&evq->evq_list, ev, ev_next);
   14ff2:	2300      	movs	r3, #0
   14ff4:	60e3      	str	r3, [r4, #12]
   14ff6:	68f3      	ldr	r3, [r6, #12]
   14ff8:	601c      	str	r4, [r3, #0]
   14ffa:	340c      	adds	r4, #12
   14ffc:	60f4      	str	r4, [r6, #12]

    resched = 0;
    if (evq->evq_task) {
   14ffe:	6870      	ldr	r0, [r6, #4]
   15000:	b1d8      	cbz	r0, 1503a <os_eventq_put+0x64>
        /* If task waiting on event, wake it up.
         * Check if task is sleeping, because another event
         * queue may have woken this task up beforehand.
         */
        if (evq->evq_task->t_state == OS_TASK_SLEEP) {
   15002:	7b03      	ldrb	r3, [r0, #12]
   15004:	2b02      	cmp	r3, #2
   15006:	d014      	beq.n	15032 <os_eventq_put+0x5c>
    resched = 0;
   15008:	2400      	movs	r4, #0
            resched = 1;
        }
        /* Either way, NULL out the task, because the task will
         * be awake upon exit of this function.
         */
        evq->evq_task = NULL;
   1500a:	2300      	movs	r3, #0
   1500c:	6073      	str	r3, [r6, #4]
    }

    OS_EXIT_CRITICAL(sr);
   1500e:	4628      	mov	r0, r5
   15010:	f000 fcd8 	bl	159c4 <os_arch_restore_sr>

    if (resched) {
   15014:	b99c      	cbnz	r4, 1503e <os_eventq_put+0x68>
        os_sched(NULL);
    }

    os_trace_api_ret(OS_TRACE_ID_EVENTQ_PUT);
}
   15016:	bd70      	pop	{r4, r5, r6, pc}
    assert(evq != NULL && os_eventq_inited(evq));
   15018:	f7ff fb08 	bl	1462c <hal_debugger_connected>
   1501c:	b100      	cbz	r0, 15020 <os_eventq_put+0x4a>
   1501e:	be01      	bkpt	0x0001
   15020:	2300      	movs	r3, #0
   15022:	461a      	mov	r2, r3
   15024:	4619      	mov	r1, r3
   15026:	4618      	mov	r0, r3
   15028:	f7ff fd0e 	bl	14a48 <__assert_func>
        OS_EXIT_CRITICAL(sr);
   1502c:	f000 fcca 	bl	159c4 <os_arch_restore_sr>
        return;
   15030:	e7f1      	b.n	15016 <os_eventq_put+0x40>
            os_sched_wakeup(evq->evq_task);
   15032:	f000 fae5 	bl	15600 <os_sched_wakeup>
            resched = 1;
   15036:	2401      	movs	r4, #1
   15038:	e7e7      	b.n	1500a <os_eventq_put+0x34>
    resched = 0;
   1503a:	2400      	movs	r4, #0
   1503c:	e7e7      	b.n	1500e <os_eventq_put+0x38>
        os_sched(NULL);
   1503e:	2000      	movs	r0, #0
   15040:	f000 fb6a 	bl	15718 <os_sched>
   15044:	e7e7      	b.n	15016 <os_eventq_put+0x40>

00015046 <os_eventq_get_no_wait>:

struct os_event *
os_eventq_get_no_wait(struct os_eventq *evq)
{
   15046:	4603      	mov	r3, r0
    struct os_event *ev;

    os_trace_api_u32(OS_TRACE_ID_EVENTQ_GET_NO_WAIT, (uint32_t)evq);

    ev = STAILQ_FIRST(&evq->evq_list);
   15048:	6880      	ldr	r0, [r0, #8]
    if (ev) {
   1504a:	b120      	cbz	r0, 15056 <os_eventq_get_no_wait+0x10>
        STAILQ_REMOVE(&evq->evq_list, ev, os_event, ev_next);
   1504c:	68c2      	ldr	r2, [r0, #12]
   1504e:	609a      	str	r2, [r3, #8]
   15050:	b112      	cbz	r2, 15058 <os_eventq_get_no_wait+0x12>
        ev->ev_queued = 0;
   15052:	2300      	movs	r3, #0
   15054:	7003      	strb	r3, [r0, #0]
    }

    os_trace_api_ret_u32(OS_TRACE_ID_EVENTQ_GET_NO_WAIT, (uint32_t)ev);

    return ev;
}
   15056:	4770      	bx	lr
        STAILQ_REMOVE(&evq->evq_list, ev, os_event, ev_next);
   15058:	f103 0208 	add.w	r2, r3, #8
   1505c:	60da      	str	r2, [r3, #12]
   1505e:	e7f8      	b.n	15052 <os_eventq_get_no_wait+0xc>

00015060 <os_eventq_dflt_get>:

struct os_eventq *
os_eventq_dflt_get(void)
{
    return &os_eventq_main;
}
   15060:	4800      	ldr	r0, [pc, #0]	; (15064 <os_eventq_dflt_get+0x4>)
   15062:	4770      	bx	lr
   15064:	100013ac 	.word	0x100013ac

00015068 <os_mempool_init_internal>:
    int i;
    uint8_t *block_addr;
    struct os_memblock *block_ptr;

    /* Check for valid parameters */
    if (!mp || (block_size == 0)) {
   15068:	2800      	cmp	r0, #0
   1506a:	d031      	beq.n	150d0 <os_mempool_init_internal+0x68>
{
   1506c:	b430      	push	{r4, r5}
   1506e:	4604      	mov	r4, r0
    if (!mp || (block_size == 0)) {
   15070:	2a00      	cmp	r2, #0
   15072:	d02f      	beq.n	150d4 <os_mempool_init_internal+0x6c>
        return OS_INVALID_PARM;
    }

    if ((!membuf) && (blocks != 0)) {
   15074:	b1bb      	cbz	r3, 150a6 <os_mempool_init_internal+0x3e>
        return OS_INVALID_PARM;
    }

    if (membuf != NULL) {
   15076:	b113      	cbz	r3, 1507e <os_mempool_init_internal+0x16>
        /* Blocks need to be sized properly and memory buffer should be
         * aligned
         */
        if (((uint32_t)membuf & (OS_ALIGNMENT - 1)) != 0) {
   15078:	f013 0f03 	tst.w	r3, #3
   1507c:	d12c      	bne.n	150d8 <os_mempool_init_internal+0x70>
            return OS_MEM_NOT_ALIGNED;
        }
    }

    /* Initialize the memory pool structure */
    mp->mp_block_size = block_size;
   1507e:	6022      	str	r2, [r4, #0]
    mp->mp_num_free = blocks;
   15080:	80e1      	strh	r1, [r4, #6]
    mp->mp_min_free = blocks;
   15082:	8121      	strh	r1, [r4, #8]
    mp->mp_flags = flags;
   15084:	f89d 000c 	ldrb.w	r0, [sp, #12]
   15088:	72a0      	strb	r0, [r4, #10]
    mp->mp_num_blocks = blocks;
   1508a:	80a1      	strh	r1, [r4, #4]
    mp->mp_membuf_addr = (uint32_t)membuf;
   1508c:	60e3      	str	r3, [r4, #12]
    mp->name = name;
   1508e:	9802      	ldr	r0, [sp, #8]
   15090:	61a0      	str	r0, [r4, #24]
    SLIST_FIRST(mp) = membuf;
   15092:	6163      	str	r3, [r4, #20]

    if (blocks > 0) {
   15094:	b199      	cbz	r1, 150be <os_mempool_init_internal+0x56>
        os_mempool_poison(mp, membuf);
        os_mempool_guard(mp, membuf);
        true_block_size = OS_MEMPOOL_TRUE_BLOCK_SIZE(mp);
   15096:	f012 0f03 	tst.w	r2, #3
   1509a:	d002      	beq.n	150a2 <os_mempool_init_internal+0x3a>
   1509c:	f022 0203 	bic.w	r2, r2, #3
   150a0:	3204      	adds	r2, #4

        /* Chain the memory blocks to the free list */
        block_addr = (uint8_t *)membuf;
        block_ptr = (struct os_memblock *)block_addr;
        for (i = 1; i < blocks; i++) {
   150a2:	2001      	movs	r0, #1
   150a4:	e007      	b.n	150b6 <os_mempool_init_internal+0x4e>
    if ((!membuf) && (blocks != 0)) {
   150a6:	2900      	cmp	r1, #0
   150a8:	d0e5      	beq.n	15076 <os_mempool_init_internal+0xe>
        return OS_INVALID_PARM;
   150aa:	2003      	movs	r0, #3
   150ac:	e00e      	b.n	150cc <os_mempool_init_internal+0x64>
            block_addr += true_block_size;
   150ae:	189d      	adds	r5, r3, r2
            os_mempool_poison(mp, block_addr);
            os_mempool_guard(mp, block_addr);
            SLIST_NEXT(block_ptr, mb_next) = (struct os_memblock *)block_addr;
   150b0:	601d      	str	r5, [r3, #0]
        for (i = 1; i < blocks; i++) {
   150b2:	3001      	adds	r0, #1
            block_addr += true_block_size;
   150b4:	462b      	mov	r3, r5
        for (i = 1; i < blocks; i++) {
   150b6:	4281      	cmp	r1, r0
   150b8:	dcf9      	bgt.n	150ae <os_mempool_init_internal+0x46>
            block_ptr = (struct os_memblock *)block_addr;
        }

        /* Last one in the list should be NULL */
        SLIST_NEXT(block_ptr, mb_next) = NULL;
   150ba:	2200      	movs	r2, #0
   150bc:	601a      	str	r2, [r3, #0]
    }

    STAILQ_INSERT_TAIL(&g_os_mempool_list, mp, mp_list);
   150be:	2000      	movs	r0, #0
   150c0:	6120      	str	r0, [r4, #16]
   150c2:	4b06      	ldr	r3, [pc, #24]	; (150dc <os_mempool_init_internal+0x74>)
   150c4:	685a      	ldr	r2, [r3, #4]
   150c6:	6014      	str	r4, [r2, #0]
   150c8:	3410      	adds	r4, #16
   150ca:	605c      	str	r4, [r3, #4]

    return OS_OK;
}
   150cc:	bc30      	pop	{r4, r5}
   150ce:	4770      	bx	lr
        return OS_INVALID_PARM;
   150d0:	2003      	movs	r0, #3
}
   150d2:	4770      	bx	lr
        return OS_INVALID_PARM;
   150d4:	2003      	movs	r0, #3
   150d6:	e7f9      	b.n	150cc <os_mempool_init_internal+0x64>
            return OS_MEM_NOT_ALIGNED;
   150d8:	2004      	movs	r0, #4
   150da:	e7f7      	b.n	150cc <os_mempool_init_internal+0x64>
   150dc:	100013bc 	.word	0x100013bc

000150e0 <os_mempool_init>:

os_error_t
os_mempool_init(struct os_mempool *mp, uint16_t blocks, uint32_t block_size,
                void *membuf, char *name)
{
   150e0:	b510      	push	{r4, lr}
   150e2:	b082      	sub	sp, #8
    return os_mempool_init_internal(mp, blocks, block_size, membuf, name, 0);
   150e4:	2400      	movs	r4, #0
   150e6:	9401      	str	r4, [sp, #4]
   150e8:	9c04      	ldr	r4, [sp, #16]
   150ea:	9400      	str	r4, [sp, #0]
   150ec:	f7ff ffbc 	bl	15068 <os_mempool_init_internal>
}
   150f0:	b002      	add	sp, #8
   150f2:	bd10      	pop	{r4, pc}

000150f4 <os_memblock_get>:
    return 1;
}

void *
os_memblock_get(struct os_mempool *mp)
{
   150f4:	b538      	push	{r3, r4, r5, lr}

    os_trace_api_u32(OS_TRACE_ID_MEMBLOCK_GET, (uint32_t)mp);

    /* Check to make sure they passed in a memory pool (or something) */
    block = NULL;
    if (mp) {
   150f6:	4604      	mov	r4, r0
   150f8:	b198      	cbz	r0, 15122 <os_memblock_get+0x2e>
        OS_ENTER_CRITICAL(sr);
   150fa:	f000 fc5d 	bl	159b8 <os_arch_save_sr>
        /* Check for any free */
        if (mp->mp_num_free) {
   150fe:	88e3      	ldrh	r3, [r4, #6]
   15100:	b153      	cbz	r3, 15118 <os_memblock_get+0x24>
            /* Get a free block */
            block = SLIST_FIRST(mp);
   15102:	6965      	ldr	r5, [r4, #20]

            /* Set new free list head */
            SLIST_FIRST(mp) = SLIST_NEXT(block, mb_next);
   15104:	682a      	ldr	r2, [r5, #0]
   15106:	6162      	str	r2, [r4, #20]

            /* Decrement number free by 1 */
            mp->mp_num_free--;
   15108:	3b01      	subs	r3, #1
   1510a:	b29b      	uxth	r3, r3
   1510c:	80e3      	strh	r3, [r4, #6]
            if (mp->mp_min_free > mp->mp_num_free) {
   1510e:	8922      	ldrh	r2, [r4, #8]
   15110:	4293      	cmp	r3, r2
   15112:	d202      	bcs.n	1511a <os_memblock_get+0x26>
                mp->mp_min_free = mp->mp_num_free;
   15114:	8123      	strh	r3, [r4, #8]
   15116:	e000      	b.n	1511a <os_memblock_get+0x26>
    block = NULL;
   15118:	2500      	movs	r5, #0
            }
        }
        OS_EXIT_CRITICAL(sr);
   1511a:	f000 fc53 	bl	159c4 <os_arch_restore_sr>
    }

    os_trace_api_ret_u32(OS_TRACE_ID_MEMBLOCK_GET, (uint32_t)block);

    return (void *)block;
}
   1511e:	4628      	mov	r0, r5
   15120:	bd38      	pop	{r3, r4, r5, pc}
    block = NULL;
   15122:	4605      	mov	r5, r0
    return (void *)block;
   15124:	e7fb      	b.n	1511e <os_memblock_get+0x2a>
	...

00015128 <os_mempool_module_init>:
}

void
os_mempool_module_init(void)
{
    STAILQ_INIT(&g_os_mempool_list);
   15128:	4b02      	ldr	r3, [pc, #8]	; (15134 <os_mempool_module_init+0xc>)
   1512a:	2200      	movs	r2, #0
   1512c:	601a      	str	r2, [r3, #0]
   1512e:	605b      	str	r3, [r3, #4]
}
   15130:	4770      	bx	lr
   15132:	bf00      	nop
   15134:	100013bc 	.word	0x100013bc

00015138 <os_msys_register>:
static struct os_sanity_check os_msys_sc;
#endif

int
os_msys_register(struct os_mbuf_pool *new_pool)
{
   15138:	b430      	push	{r4, r5}
    struct os_mbuf_pool *prev;

    /* We want to have order from smallest to biggest mempool. */
    prev = NULL;
    pool = NULL;
    STAILQ_FOREACH(pool, &g_msys_pool_list, omp_next) {
   1513a:	4b11      	ldr	r3, [pc, #68]	; (15180 <os_msys_register+0x48>)
   1513c:	681d      	ldr	r5, [r3, #0]
   1513e:	462b      	mov	r3, r5
    prev = NULL;
   15140:	2400      	movs	r4, #0
    STAILQ_FOREACH(pool, &g_msys_pool_list, omp_next) {
   15142:	b133      	cbz	r3, 15152 <os_msys_register+0x1a>
        if (new_pool->omp_databuf_len < pool->omp_databuf_len) {
   15144:	8801      	ldrh	r1, [r0, #0]
   15146:	881a      	ldrh	r2, [r3, #0]
   15148:	4291      	cmp	r1, r2
   1514a:	d302      	bcc.n	15152 <os_msys_register+0x1a>
            break;
        }
        prev = pool;
   1514c:	461c      	mov	r4, r3
    STAILQ_FOREACH(pool, &g_msys_pool_list, omp_next) {
   1514e:	689b      	ldr	r3, [r3, #8]
   15150:	e7f7      	b.n	15142 <os_msys_register+0xa>
    }

    if (prev) {
   15152:	b15c      	cbz	r4, 1516c <os_msys_register+0x34>
        STAILQ_INSERT_AFTER(&g_msys_pool_list, prev, new_pool, omp_next);
   15154:	68a3      	ldr	r3, [r4, #8]
   15156:	6083      	str	r3, [r0, #8]
   15158:	b11b      	cbz	r3, 15162 <os_msys_register+0x2a>
   1515a:	60a0      	str	r0, [r4, #8]
    } else {
        STAILQ_INSERT_HEAD(&g_msys_pool_list, new_pool, omp_next);
    }

    return (0);
}
   1515c:	2000      	movs	r0, #0
   1515e:	bc30      	pop	{r4, r5}
   15160:	4770      	bx	lr
        STAILQ_INSERT_AFTER(&g_msys_pool_list, prev, new_pool, omp_next);
   15162:	f100 0308 	add.w	r3, r0, #8
   15166:	4a06      	ldr	r2, [pc, #24]	; (15180 <os_msys_register+0x48>)
   15168:	6053      	str	r3, [r2, #4]
   1516a:	e7f6      	b.n	1515a <os_msys_register+0x22>
        STAILQ_INSERT_HEAD(&g_msys_pool_list, new_pool, omp_next);
   1516c:	6085      	str	r5, [r0, #8]
   1516e:	b115      	cbz	r5, 15176 <os_msys_register+0x3e>
   15170:	4b03      	ldr	r3, [pc, #12]	; (15180 <os_msys_register+0x48>)
   15172:	6018      	str	r0, [r3, #0]
   15174:	e7f2      	b.n	1515c <os_msys_register+0x24>
   15176:	f100 0308 	add.w	r3, r0, #8
   1517a:	4a01      	ldr	r2, [pc, #4]	; (15180 <os_msys_register+0x48>)
   1517c:	6053      	str	r3, [r2, #4]
   1517e:	e7f7      	b.n	15170 <os_msys_register+0x38>
   15180:	10000104 	.word	0x10000104

00015184 <os_msys_init_once>:

static void
os_msys_init_once(void *data, struct os_mempool *mempool,
                  struct os_mbuf_pool *mbuf_pool,
                  int block_count, int block_size, char *name)
{
   15184:	b530      	push	{r4, r5, lr}
   15186:	b083      	sub	sp, #12
   15188:	4614      	mov	r4, r2
    int rc;

    rc = mem_init_mbuf_pool(data, mempool, mbuf_pool, block_count, block_size,
   1518a:	9d07      	ldr	r5, [sp, #28]
   1518c:	9501      	str	r5, [sp, #4]
   1518e:	9d06      	ldr	r5, [sp, #24]
   15190:	9500      	str	r5, [sp, #0]
   15192:	f001 ff0b 	bl	16fac <mem_init_mbuf_pool>
                            name);
    SYSINIT_PANIC_ASSERT(rc == 0);
   15196:	b928      	cbnz	r0, 151a4 <os_msys_init_once+0x20>

    rc = os_msys_register(mbuf_pool);
   15198:	4620      	mov	r0, r4
   1519a:	f7ff ffcd 	bl	15138 <os_msys_register>
    SYSINIT_PANIC_ASSERT(rc == 0);
   1519e:	b970      	cbnz	r0, 151be <os_msys_init_once+0x3a>
}
   151a0:	b003      	add	sp, #12
   151a2:	bd30      	pop	{r4, r5, pc}
    SYSINIT_PANIC_ASSERT(rc == 0);
   151a4:	f7ff fa42 	bl	1462c <hal_debugger_connected>
   151a8:	b100      	cbz	r0, 151ac <os_msys_init_once+0x28>
   151aa:	be01      	bkpt	0x0001
   151ac:	2000      	movs	r0, #0
   151ae:	9000      	str	r0, [sp, #0]
   151b0:	4b09      	ldr	r3, [pc, #36]	; (151d8 <os_msys_init_once+0x54>)
   151b2:	681d      	ldr	r5, [r3, #0]
   151b4:	4603      	mov	r3, r0
   151b6:	4602      	mov	r2, r0
   151b8:	4601      	mov	r1, r0
   151ba:	47a8      	blx	r5
   151bc:	e7ec      	b.n	15198 <os_msys_init_once+0x14>
    SYSINIT_PANIC_ASSERT(rc == 0);
   151be:	f7ff fa35 	bl	1462c <hal_debugger_connected>
   151c2:	b100      	cbz	r0, 151c6 <os_msys_init_once+0x42>
   151c4:	be01      	bkpt	0x0001
   151c6:	2000      	movs	r0, #0
   151c8:	9000      	str	r0, [sp, #0]
   151ca:	4b03      	ldr	r3, [pc, #12]	; (151d8 <os_msys_init_once+0x54>)
   151cc:	681c      	ldr	r4, [r3, #0]
   151ce:	4603      	mov	r3, r0
   151d0:	4602      	mov	r2, r0
   151d2:	4601      	mov	r1, r0
   151d4:	47a0      	blx	r4
}
   151d6:	e7e3      	b.n	151a0 <os_msys_init_once+0x1c>
   151d8:	10000130 	.word	0x10000130

000151dc <os_msys_reset>:
    STAILQ_INIT(&g_msys_pool_list);
   151dc:	4b02      	ldr	r3, [pc, #8]	; (151e8 <os_msys_reset+0xc>)
   151de:	2200      	movs	r2, #0
   151e0:	601a      	str	r2, [r3, #0]
   151e2:	605b      	str	r3, [r3, #4]
}
   151e4:	4770      	bx	lr
   151e6:	bf00      	nop
   151e8:	10000104 	.word	0x10000104

000151ec <os_msys_init>:

void
os_msys_init(void)
{
   151ec:	b500      	push	{lr}
   151ee:	b083      	sub	sp, #12
    int rc;

    os_msys_reset();
   151f0:	f7ff fff4 	bl	151dc <os_msys_reset>

    (void)os_msys_init_once;
    (void)rc;

#if MYNEWT_VAL(MSYS_1_BLOCK_COUNT) > 0
    os_msys_init_once(os_msys_1_data,
   151f4:	4b06      	ldr	r3, [pc, #24]	; (15210 <os_msys_init+0x24>)
   151f6:	9301      	str	r3, [sp, #4]
   151f8:	f44f 7392 	mov.w	r3, #292	; 0x124
   151fc:	9300      	str	r3, [sp, #0]
   151fe:	230c      	movs	r3, #12
   15200:	4a04      	ldr	r2, [pc, #16]	; (15214 <os_msys_init+0x28>)
   15202:	4905      	ldr	r1, [pc, #20]	; (15218 <os_msys_init+0x2c>)
   15204:	4805      	ldr	r0, [pc, #20]	; (1521c <os_msys_init+0x30>)
   15206:	f7ff ffbd 	bl	15184 <os_msys_init_once>
    os_msys_sc.sc_checkin_itvl =
        OS_TICKS_PER_SEC * MYNEWT_VAL(MSYS_SANITY_TIMEOUT) / 1000;
    rc = os_sanity_check_register(&os_msys_sc);
    SYSINIT_PANIC_ASSERT(rc == 0);
#endif
}
   1520a:	b003      	add	sp, #12
   1520c:	f85d fb04 	ldr.w	pc, [sp], #4
   15210:	0001b984 	.word	0x0001b984
   15214:	10002174 	.word	0x10002174
   15218:	10002180 	.word	0x10002180
   1521c:	100013c4 	.word	0x100013c4

00015220 <os_mutex_init>:
os_error_t
os_mutex_init(struct os_mutex *mu)
{
    os_error_t ret;

    if (!mu) {
   15220:	4603      	mov	r3, r0
   15222:	b128      	cbz	r0, 15230 <os_mutex_init+0x10>
    }

    os_trace_api_u32(OS_TRACE_ID_MUTEX_INIT, (uint32_t)mu);

    /* Initialize to 0 */
    mu->mu_prio = 0;
   15224:	2000      	movs	r0, #0
   15226:	7158      	strb	r0, [r3, #5]
    mu->mu_level = 0;
   15228:	80d8      	strh	r0, [r3, #6]
    mu->mu_owner = NULL;
   1522a:	6098      	str	r0, [r3, #8]
    SLIST_FIRST(&mu->mu_head) = NULL;
   1522c:	6018      	str	r0, [r3, #0]

    ret = OS_OK;
   1522e:	4770      	bx	lr
        ret = OS_INVALID_PARM;
   15230:	2003      	movs	r0, #3

done:
    os_trace_api_ret_u32(OS_TRACE_ID_MUTEX_INIT, (uint32_t)ret);
    return ret;
}
   15232:	4770      	bx	lr

00015234 <os_mutex_release>:

os_error_t
os_mutex_release(struct os_mutex *mu)
{
   15234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    os_error_t ret;

    os_trace_api_u32(OS_TRACE_ID_MUTEX_RELEASE, (uint32_t)mu);

    /* Check if OS is started */
    if (!g_os_started) {
   15236:	4b2e      	ldr	r3, [pc, #184]	; (152f0 <os_mutex_release+0xbc>)
   15238:	681b      	ldr	r3, [r3, #0]
   1523a:	2b00      	cmp	r3, #0
   1523c:	d050      	beq.n	152e0 <os_mutex_release+0xac>
   1523e:	4604      	mov	r4, r0
        ret = OS_NOT_STARTED;
        goto done;
    }

    /* Check for valid mutex */
    if (!mu) {
   15240:	2800      	cmp	r0, #0
   15242:	d04f      	beq.n	152e4 <os_mutex_release+0xb0>
        ret = OS_INVALID_PARM;
        goto done;
    }

    /* We better own this mutex! */
    current = os_sched_get_current_task();
   15244:	f000 f988 	bl	15558 <os_sched_get_current_task>
   15248:	4605      	mov	r5, r0
    if ((mu->mu_level == 0) || (mu->mu_owner != current)) {
   1524a:	88e3      	ldrh	r3, [r4, #6]
   1524c:	2b00      	cmp	r3, #0
   1524e:	d04b      	beq.n	152e8 <os_mutex_release+0xb4>
   15250:	68a2      	ldr	r2, [r4, #8]
   15252:	4282      	cmp	r2, r0
   15254:	d14a      	bne.n	152ec <os_mutex_release+0xb8>
        ret = OS_BAD_MUTEX;
        goto done;
    }

    /* Don't release if nested, just decrement nesting level */
    if (mu->mu_level != 1) {
   15256:	2b01      	cmp	r3, #1
   15258:	d003      	beq.n	15262 <os_mutex_release+0x2e>
        --mu->mu_level;
   1525a:	3b01      	subs	r3, #1
   1525c:	80e3      	strh	r3, [r4, #6]
        ret = OS_OK;
   1525e:	2000      	movs	r0, #0
        goto done;
   15260:	e03f      	b.n	152e2 <os_mutex_release+0xae>
    }

    OS_ENTER_CRITICAL(sr);
   15262:	f000 fba9 	bl	159b8 <os_arch_save_sr>
   15266:	4607      	mov	r7, r0

    /* Decrement nesting level (this effectively sets nesting level to 0) */
    --mu->mu_level;
   15268:	88e3      	ldrh	r3, [r4, #6]
   1526a:	3b01      	subs	r3, #1
   1526c:	80e3      	strh	r3, [r4, #6]

    /* Restore owner task's priority; resort list if different  */
    if (current->t_prio != mu->mu_prio) {
   1526e:	7aea      	ldrb	r2, [r5, #11]
   15270:	7963      	ldrb	r3, [r4, #5]
   15272:	429a      	cmp	r2, r3
   15274:	d11e      	bne.n	152b4 <os_mutex_release+0x80>
        current->t_prio = mu->mu_prio;
        os_sched_resort(current);
    }

    /* Check if tasks are waiting for the mutex */
    rdy = SLIST_FIRST(&mu->mu_head);
   15276:	6826      	ldr	r6, [r4, #0]
    if (rdy) {
   15278:	b146      	cbz	r6, 1528c <os_mutex_release+0x58>
        /* There is one waiting. Wake it up */
        assert(rdy->t_obj);
   1527a:	69f3      	ldr	r3, [r6, #28]
   1527c:	b1fb      	cbz	r3, 152be <os_mutex_release+0x8a>
        os_sched_wakeup(rdy);
   1527e:	4630      	mov	r0, r6
   15280:	f000 f9be 	bl	15600 <os_sched_wakeup>

        /* Set mutex internals */
        mu->mu_level = 1;
   15284:	2301      	movs	r3, #1
   15286:	80e3      	strh	r3, [r4, #6]
        mu->mu_prio = rdy->t_prio;
   15288:	7af3      	ldrb	r3, [r6, #11]
   1528a:	7163      	strb	r3, [r4, #5]
    }

    /* Set new owner of mutex (or NULL if not owned) */
    mu->mu_owner = rdy;
   1528c:	60a6      	str	r6, [r4, #8]
    if (rdy) {
   1528e:	b116      	cbz	r6, 15296 <os_mutex_release+0x62>
        rdy->t_lockcnt++;
   15290:	7bb3      	ldrb	r3, [r6, #14]
   15292:	3301      	adds	r3, #1
   15294:	73b3      	strb	r3, [r6, #14]
    }
    --current->t_lockcnt;
   15296:	7bab      	ldrb	r3, [r5, #14]
   15298:	3b01      	subs	r3, #1
   1529a:	73ab      	strb	r3, [r5, #14]

    /* Do we need to re-schedule? */
    resched = 0;
    rdy = os_sched_next_task();
   1529c:	f000 fa36 	bl	1570c <os_sched_next_task>
   152a0:	4604      	mov	r4, r0
    if (rdy != current) {
   152a2:	4285      	cmp	r5, r0
   152a4:	d015      	beq.n	152d2 <os_mutex_release+0x9e>
        resched = 1;
   152a6:	2501      	movs	r5, #1
    }
    OS_EXIT_CRITICAL(sr);
   152a8:	4638      	mov	r0, r7
   152aa:	f000 fb8b 	bl	159c4 <os_arch_restore_sr>

    /* Re-schedule if needed */
    if (resched) {
   152ae:	b995      	cbnz	r5, 152d6 <os_mutex_release+0xa2>
        os_sched(rdy);
    }

    ret = OS_OK;
   152b0:	2000      	movs	r0, #0
   152b2:	e016      	b.n	152e2 <os_mutex_release+0xae>
        current->t_prio = mu->mu_prio;
   152b4:	72eb      	strb	r3, [r5, #11]
        os_sched_resort(current);
   152b6:	4628      	mov	r0, r5
   152b8:	f000 fa40 	bl	1573c <os_sched_resort>
   152bc:	e7db      	b.n	15276 <os_mutex_release+0x42>
        assert(rdy->t_obj);
   152be:	f7ff f9b5 	bl	1462c <hal_debugger_connected>
   152c2:	b100      	cbz	r0, 152c6 <os_mutex_release+0x92>
   152c4:	be01      	bkpt	0x0001
   152c6:	2300      	movs	r3, #0
   152c8:	461a      	mov	r2, r3
   152ca:	4619      	mov	r1, r3
   152cc:	4618      	mov	r0, r3
   152ce:	f7ff fbbb 	bl	14a48 <__assert_func>
    resched = 0;
   152d2:	2500      	movs	r5, #0
   152d4:	e7e8      	b.n	152a8 <os_mutex_release+0x74>
        os_sched(rdy);
   152d6:	4620      	mov	r0, r4
   152d8:	f000 fa1e 	bl	15718 <os_sched>
    ret = OS_OK;
   152dc:	2000      	movs	r0, #0
   152de:	e000      	b.n	152e2 <os_mutex_release+0xae>
        ret = OS_NOT_STARTED;
   152e0:	2009      	movs	r0, #9

done:
    os_trace_api_ret_u32(OS_TRACE_ID_MUTEX_RELEASE, (uint32_t)ret);
    return ret;
}
   152e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        ret = OS_INVALID_PARM;
   152e4:	2003      	movs	r0, #3
   152e6:	e7fc      	b.n	152e2 <os_mutex_release+0xae>
        ret = OS_BAD_MUTEX;
   152e8:	2005      	movs	r0, #5
   152ea:	e7fa      	b.n	152e2 <os_mutex_release+0xae>
   152ec:	2005      	movs	r0, #5
   152ee:	e7f8      	b.n	152e2 <os_mutex_release+0xae>
   152f0:	10001398 	.word	0x10001398

000152f4 <os_mutex_pend>:
    struct os_task *last;

    os_trace_api_u32x2(OS_TRACE_ID_MUTEX_PEND, (uint32_t)mu, (uint32_t)timeout);

    /* OS must be started when calling this function */
    if (!g_os_started) {
   152f4:	4b36      	ldr	r3, [pc, #216]	; (153d0 <os_mutex_pend+0xdc>)
   152f6:	681b      	ldr	r3, [r3, #0]
   152f8:	2b00      	cmp	r3, #0
   152fa:	d065      	beq.n	153c8 <os_mutex_pend+0xd4>
{
   152fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   15300:	4605      	mov	r5, r0
   15302:	460f      	mov	r7, r1
        ret = OS_NOT_STARTED;
        goto done;
    }

    /* Check for valid mutex */
    if (!mu) {
   15304:	2800      	cmp	r0, #0
   15306:	d061      	beq.n	153cc <os_mutex_pend+0xd8>
        ret = OS_INVALID_PARM;
        goto done;
    }

    OS_ENTER_CRITICAL(sr);
   15308:	f000 fb56 	bl	159b8 <os_arch_save_sr>
   1530c:	4680      	mov	r8, r0

    /* Is this owned? */
    current = os_sched_get_current_task();
   1530e:	f000 f923 	bl	15558 <os_sched_get_current_task>
   15312:	4604      	mov	r4, r0
    if (mu->mu_level == 0) {
   15314:	88ea      	ldrh	r2, [r5, #6]
   15316:	b19a      	cbz	r2, 15340 <os_mutex_pend+0x4c>
        ret = OS_OK;
        goto done;
    }

    /* Are we owner? */
    if (mu->mu_owner == current) {
   15318:	68ab      	ldr	r3, [r5, #8]
   1531a:	4283      	cmp	r3, r0
   1531c:	d01d      	beq.n	1535a <os_mutex_pend+0x66>
        ret = OS_OK;
        goto done;
    }

    /* Mutex is not owned by us. If timeout is 0, return immediately */
    if (timeout == 0) {
   1531e:	b31f      	cbz	r7, 15368 <os_mutex_pend+0x74>
        ret = OS_TIMEOUT;
        goto done;
    }

    /* Change priority of owner if needed */
    if (mu->mu_owner->t_prio > current->t_prio) {
   15320:	7ad9      	ldrb	r1, [r3, #11]
   15322:	7ac2      	ldrb	r2, [r0, #11]
   15324:	4291      	cmp	r1, r2
   15326:	d824      	bhi.n	15372 <os_mutex_pend+0x7e>
        os_sched_resort(mu->mu_owner);
    }

    /* Link current task to tasks waiting for mutex */
    last = NULL;
    if (!SLIST_EMPTY(&mu->mu_head)) {
   15328:	6828      	ldr	r0, [r5, #0]
   1532a:	b360      	cbz	r0, 15386 <os_mutex_pend+0x92>
        /* Insert in priority order */
        SLIST_FOREACH(entry, &mu->mu_head, t_obj_list) {
   1532c:	4603      	mov	r3, r0
    last = NULL;
   1532e:	2100      	movs	r1, #0
        SLIST_FOREACH(entry, &mu->mu_head, t_obj_list) {
   15330:	b323      	cbz	r3, 1537c <os_mutex_pend+0x88>
            if (current->t_prio < entry->t_prio) {
   15332:	7ae6      	ldrb	r6, [r4, #11]
   15334:	7ada      	ldrb	r2, [r3, #11]
   15336:	4296      	cmp	r6, r2
   15338:	d320      	bcc.n	1537c <os_mutex_pend+0x88>
                break;
            }
            last = entry;
   1533a:	4619      	mov	r1, r3
        SLIST_FOREACH(entry, &mu->mu_head, t_obj_list) {
   1533c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1533e:	e7f7      	b.n	15330 <os_mutex_pend+0x3c>
        mu->mu_owner = current;
   15340:	60a8      	str	r0, [r5, #8]
        mu->mu_prio  = current->t_prio;
   15342:	7ac3      	ldrb	r3, [r0, #11]
   15344:	716b      	strb	r3, [r5, #5]
        current->t_lockcnt++;
   15346:	7b83      	ldrb	r3, [r0, #14]
   15348:	3301      	adds	r3, #1
   1534a:	7383      	strb	r3, [r0, #14]
        mu->mu_level = 1;
   1534c:	2301      	movs	r3, #1
   1534e:	80eb      	strh	r3, [r5, #6]
        OS_EXIT_CRITICAL(sr);
   15350:	4640      	mov	r0, r8
   15352:	f000 fb37 	bl	159c4 <os_arch_restore_sr>
        ret = OS_OK;
   15356:	2000      	movs	r0, #0
        goto done;
   15358:	e032      	b.n	153c0 <os_mutex_pend+0xcc>
        ++mu->mu_level;
   1535a:	3201      	adds	r2, #1
   1535c:	80ea      	strh	r2, [r5, #6]
        OS_EXIT_CRITICAL(sr);
   1535e:	4640      	mov	r0, r8
   15360:	f000 fb30 	bl	159c4 <os_arch_restore_sr>
        ret = OS_OK;
   15364:	2000      	movs	r0, #0
        goto done;
   15366:	e02b      	b.n	153c0 <os_mutex_pend+0xcc>
        OS_EXIT_CRITICAL(sr);
   15368:	4640      	mov	r0, r8
   1536a:	f000 fb2b 	bl	159c4 <os_arch_restore_sr>
        ret = OS_TIMEOUT;
   1536e:	2006      	movs	r0, #6
        goto done;
   15370:	e026      	b.n	153c0 <os_mutex_pend+0xcc>
        mu->mu_owner->t_prio = current->t_prio;
   15372:	72da      	strb	r2, [r3, #11]
        os_sched_resort(mu->mu_owner);
   15374:	68a8      	ldr	r0, [r5, #8]
   15376:	f000 f9e1 	bl	1573c <os_sched_resort>
   1537a:	e7d5      	b.n	15328 <os_mutex_pend+0x34>
        }
    }

    if (last) {
   1537c:	b119      	cbz	r1, 15386 <os_mutex_pend+0x92>
        SLIST_INSERT_AFTER(last, current, t_obj_list);
   1537e:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
   15380:	64e3      	str	r3, [r4, #76]	; 0x4c
   15382:	64cc      	str	r4, [r1, #76]	; 0x4c
   15384:	e001      	b.n	1538a <os_mutex_pend+0x96>
    } else {
        SLIST_INSERT_HEAD(&mu->mu_head, current, t_obj_list);
   15386:	64e0      	str	r0, [r4, #76]	; 0x4c
   15388:	602c      	str	r4, [r5, #0]
    }

    /* Set mutex pointer in task */
    current->t_obj = mu;
   1538a:	61e5      	str	r5, [r4, #28]
    current->t_flags |= OS_TASK_FLAG_MUTEX_WAIT;
   1538c:	7b63      	ldrb	r3, [r4, #13]
   1538e:	f043 0304 	orr.w	r3, r3, #4
   15392:	7363      	strb	r3, [r4, #13]
    os_sched_sleep(current, timeout);
   15394:	4639      	mov	r1, r7
   15396:	4620      	mov	r0, r4
   15398:	f000 f8ea 	bl	15570 <os_sched_sleep>
    OS_EXIT_CRITICAL(sr);
   1539c:	4640      	mov	r0, r8
   1539e:	f000 fb11 	bl	159c4 <os_arch_restore_sr>

    os_sched(NULL);
   153a2:	2000      	movs	r0, #0
   153a4:	f000 f9b8 	bl	15718 <os_sched>

    OS_ENTER_CRITICAL(sr);
   153a8:	f000 fb06 	bl	159b8 <os_arch_save_sr>
    current->t_flags &= ~OS_TASK_FLAG_MUTEX_WAIT;
   153ac:	7b63      	ldrb	r3, [r4, #13]
   153ae:	f023 0304 	bic.w	r3, r3, #4
   153b2:	7363      	strb	r3, [r4, #13]
    OS_EXIT_CRITICAL(sr);
   153b4:	f000 fb06 	bl	159c4 <os_arch_restore_sr>

    /* If we are owner we did not time out. */
    if (mu->mu_owner == current) {
   153b8:	68ab      	ldr	r3, [r5, #8]
   153ba:	42a3      	cmp	r3, r4
   153bc:	d002      	beq.n	153c4 <os_mutex_pend+0xd0>
        ret = OS_OK;
    } else {
        ret = OS_TIMEOUT;
   153be:	2006      	movs	r0, #6
    }

done:
    os_trace_api_ret_u32(OS_TRACE_ID_MUTEX_PEND, (uint32_t)ret);
    return ret;
}
   153c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        ret = OS_OK;
   153c4:	2000      	movs	r0, #0
   153c6:	e7fb      	b.n	153c0 <os_mutex_pend+0xcc>
        ret = OS_NOT_STARTED;
   153c8:	2009      	movs	r0, #9
}
   153ca:	4770      	bx	lr
        ret = OS_INVALID_PARM;
   153cc:	2003      	movs	r0, #3
   153ce:	e7f7      	b.n	153c0 <os_mutex_pend+0xcc>
   153d0:	10001398 	.word	0x10001398

000153d4 <os_sanity_check_list_lock>:
 *
 * @return 0 on success, error code on failure.
 */
static int
os_sanity_check_list_lock(void)
{
   153d4:	b508      	push	{r3, lr}
    int rc;

    if (!g_os_started) {
   153d6:	4b05      	ldr	r3, [pc, #20]	; (153ec <os_sanity_check_list_lock+0x18>)
   153d8:	6818      	ldr	r0, [r3, #0]
   153da:	b900      	cbnz	r0, 153de <os_sanity_check_list_lock+0xa>
    }

    return (0);
err:
    return (rc);
}
   153dc:	bd08      	pop	{r3, pc}
    rc = os_mutex_pend(&g_os_sanity_check_mu, OS_WAIT_FOREVER);
   153de:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   153e2:	4803      	ldr	r0, [pc, #12]	; (153f0 <os_sanity_check_list_lock+0x1c>)
   153e4:	f7ff ff86 	bl	152f4 <os_mutex_pend>
    if (rc != OS_OK) {
   153e8:	e7f8      	b.n	153dc <os_sanity_check_list_lock+0x8>
   153ea:	bf00      	nop
   153ec:	10001398 	.word	0x10001398
   153f0:	100021a0 	.word	0x100021a0

000153f4 <os_sanity_check_list_unlock>:
 *
 * @return 0 on success, error code on failure
 */
static int
os_sanity_check_list_unlock(void)
{
   153f4:	b508      	push	{r3, lr}
    int rc;

    if (!g_os_started) {
   153f6:	4b04      	ldr	r3, [pc, #16]	; (15408 <os_sanity_check_list_unlock+0x14>)
   153f8:	6818      	ldr	r0, [r3, #0]
   153fa:	b900      	cbnz	r0, 153fe <os_sanity_check_list_unlock+0xa>
    }

    return (0);
err:
    return (rc);
}
   153fc:	bd08      	pop	{r3, pc}
    rc = os_mutex_release(&g_os_sanity_check_mu);
   153fe:	4803      	ldr	r0, [pc, #12]	; (1540c <os_sanity_check_list_unlock+0x18>)
   15400:	f7ff ff18 	bl	15234 <os_mutex_release>
    if (rc != 0) {
   15404:	e7fa      	b.n	153fc <os_sanity_check_list_unlock+0x8>
   15406:	bf00      	nop
   15408:	10001398 	.word	0x10001398
   1540c:	100021a0 	.word	0x100021a0

00015410 <os_sanity_check_init>:
{
   15410:	4603      	mov	r3, r0
    memset(sc, 0, sizeof(*sc));
   15412:	2000      	movs	r0, #0
   15414:	6018      	str	r0, [r3, #0]
   15416:	6058      	str	r0, [r3, #4]
   15418:	6098      	str	r0, [r3, #8]
   1541a:	60d8      	str	r0, [r3, #12]
   1541c:	6118      	str	r0, [r3, #16]
}
   1541e:	4770      	bx	lr

00015420 <os_sanity_check_register>:
}


int
os_sanity_check_register(struct os_sanity_check *sc)
{
   15420:	b510      	push	{r4, lr}
   15422:	4604      	mov	r4, r0
    int rc;

    rc = os_sanity_check_list_lock();
   15424:	f7ff ffd6 	bl	153d4 <os_sanity_check_list_lock>
    if (rc != OS_OK) {
   15428:	b100      	cbz	r0, 1542c <os_sanity_check_register+0xc>
    }

    return (0);
err:
    return (rc);
}
   1542a:	bd10      	pop	{r4, pc}
    SLIST_INSERT_HEAD(&g_os_sanity_check_list, sc, sc_next);
   1542c:	4b03      	ldr	r3, [pc, #12]	; (1543c <os_sanity_check_register+0x1c>)
   1542e:	681a      	ldr	r2, [r3, #0]
   15430:	6122      	str	r2, [r4, #16]
   15432:	601c      	str	r4, [r3, #0]
    rc = os_sanity_check_list_unlock();
   15434:	f7ff ffde 	bl	153f4 <os_sanity_check_list_unlock>
    if (rc != OS_OK) {
   15438:	e7f7      	b.n	1542a <os_sanity_check_register+0xa>
   1543a:	bf00      	nop
   1543c:	1000219c 	.word	0x1000219c

00015440 <os_sanity_run>:
 * Goes through the sanity check list, and performs sanity checks.  If any of
 * these checks failed, or tasks have not checked in, it resets the processor.
 */
void
os_sanity_run(void)
{
   15440:	b510      	push	{r4, lr}
    struct os_sanity_check *sc;
    int rc;

    rc = os_sanity_check_list_lock();
   15442:	f7ff ffc7 	bl	153d4 <os_sanity_check_list_lock>
    if (rc != 0) {
   15446:	b910      	cbnz	r0, 1544e <os_sanity_run+0xe>
        assert(0);
    }

    SLIST_FOREACH(sc, &g_os_sanity_check_list, sc_next) {
   15448:	4b1d      	ldr	r3, [pc, #116]	; (154c0 <os_sanity_run+0x80>)
   1544a:	681c      	ldr	r4, [r3, #0]
   1544c:	e012      	b.n	15474 <os_sanity_run+0x34>
        assert(0);
   1544e:	f7ff f8ed 	bl	1462c <hal_debugger_connected>
   15452:	b100      	cbz	r0, 15456 <os_sanity_run+0x16>
   15454:	be01      	bkpt	0x0001
   15456:	2300      	movs	r3, #0
   15458:	461a      	mov	r2, r3
   1545a:	4619      	mov	r1, r3
   1545c:	4618      	mov	r0, r3
   1545e:	f7ff faf3 	bl	14a48 <__assert_func>
                sc->sc_checkin_last = os_time_get();
                continue;
            }
        }

        if (OS_TIME_TICK_GT(os_time_get(),
   15462:	f000 fa59 	bl	15918 <os_time_get>
   15466:	6823      	ldr	r3, [r4, #0]
   15468:	6862      	ldr	r2, [r4, #4]
   1546a:	4413      	add	r3, r2
   1546c:	1ac0      	subs	r0, r0, r3
   1546e:	2800      	cmp	r0, #0
   15470:	dc0d      	bgt.n	1548e <os_sanity_run+0x4e>
    SLIST_FOREACH(sc, &g_os_sanity_check_list, sc_next) {
   15472:	6924      	ldr	r4, [r4, #16]
   15474:	b1ac      	cbz	r4, 154a2 <os_sanity_run+0x62>
        if (sc->sc_func) {
   15476:	68a3      	ldr	r3, [r4, #8]
   15478:	2b00      	cmp	r3, #0
   1547a:	d0f2      	beq.n	15462 <os_sanity_run+0x22>
            rc = sc->sc_func(sc, sc->sc_arg);
   1547c:	68e1      	ldr	r1, [r4, #12]
   1547e:	4620      	mov	r0, r4
   15480:	4798      	blx	r3
            if (rc == OS_OK) {
   15482:	2800      	cmp	r0, #0
   15484:	d1ed      	bne.n	15462 <os_sanity_run+0x22>
                sc->sc_checkin_last = os_time_get();
   15486:	f000 fa47 	bl	15918 <os_time_get>
   1548a:	6020      	str	r0, [r4, #0]
                continue;
   1548c:	e7f1      	b.n	15472 <os_sanity_run+0x32>
                    sc->sc_checkin_last + sc->sc_checkin_itvl)) {
            assert(0);
   1548e:	f7ff f8cd 	bl	1462c <hal_debugger_connected>
   15492:	b100      	cbz	r0, 15496 <os_sanity_run+0x56>
   15494:	be01      	bkpt	0x0001
   15496:	2300      	movs	r3, #0
   15498:	461a      	mov	r2, r3
   1549a:	4619      	mov	r1, r3
   1549c:	4618      	mov	r0, r3
   1549e:	f7ff fad3 	bl	14a48 <__assert_func>
        }
    }

    rc = os_sanity_check_list_unlock();
   154a2:	f7ff ffa7 	bl	153f4 <os_sanity_check_list_unlock>
    if (rc != 0) {
   154a6:	b900      	cbnz	r0, 154aa <os_sanity_run+0x6a>
        assert(0);
    }
}
   154a8:	bd10      	pop	{r4, pc}
        assert(0);
   154aa:	f7ff f8bf 	bl	1462c <hal_debugger_connected>
   154ae:	b100      	cbz	r0, 154b2 <os_sanity_run+0x72>
   154b0:	be01      	bkpt	0x0001
   154b2:	2300      	movs	r3, #0
   154b4:	461a      	mov	r2, r3
   154b6:	4619      	mov	r1, r3
   154b8:	4618      	mov	r0, r3
   154ba:	f7ff fac5 	bl	14a48 <__assert_func>
   154be:	bf00      	nop
   154c0:	1000219c 	.word	0x1000219c

000154c4 <os_sanity_init>:

int
os_sanity_init(void)
{
   154c4:	b508      	push	{r3, lr}
    int rc;

    rc = os_mutex_init(&g_os_sanity_check_mu);
   154c6:	4802      	ldr	r0, [pc, #8]	; (154d0 <os_sanity_init+0xc>)
   154c8:	f7ff feaa 	bl	15220 <os_mutex_init>
    }

    return (0);
err:
    return (rc);
}
   154cc:	bd08      	pop	{r3, pc}
   154ce:	bf00      	nop
   154d0:	100021a0 	.word	0x100021a0

000154d4 <os_sched_insert>:
{
    struct os_task *entry;
    os_sr_t sr;
    os_error_t rc;

    if (t->t_state != OS_TASK_READY) {
   154d4:	7b03      	ldrb	r3, [r0, #12]
   154d6:	2b01      	cmp	r3, #1
   154d8:	d001      	beq.n	154de <os_sched_insert+0xa>
    }
    OS_EXIT_CRITICAL(sr);

    return (0);
err:
    return (rc);
   154da:	2002      	movs	r0, #2
}
   154dc:	4770      	bx	lr
{
   154de:	b510      	push	{r4, lr}
   154e0:	4604      	mov	r4, r0
    OS_ENTER_CRITICAL(sr);
   154e2:	f000 fa69 	bl	159b8 <os_arch_save_sr>
    TAILQ_FOREACH(entry, &g_os_run_list, t_os_list) {
   154e6:	4b0f      	ldr	r3, [pc, #60]	; (15524 <os_sched_insert+0x50>)
   154e8:	681b      	ldr	r3, [r3, #0]
   154ea:	b12b      	cbz	r3, 154f8 <os_sched_insert+0x24>
        if (t->t_prio < entry->t_prio) {
   154ec:	7ae1      	ldrb	r1, [r4, #11]
   154ee:	7ada      	ldrb	r2, [r3, #11]
   154f0:	4291      	cmp	r1, r2
   154f2:	d301      	bcc.n	154f8 <os_sched_insert+0x24>
    TAILQ_FOREACH(entry, &g_os_run_list, t_os_list) {
   154f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   154f6:	e7f8      	b.n	154ea <os_sched_insert+0x16>
    if (entry) {
   154f8:	b153      	cbz	r3, 15510 <os_sched_insert+0x3c>
        TAILQ_INSERT_BEFORE(entry, (struct os_task *) t, t_os_list);
   154fa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   154fc:	64a2      	str	r2, [r4, #72]	; 0x48
   154fe:	6463      	str	r3, [r4, #68]	; 0x44
   15500:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   15502:	6014      	str	r4, [r2, #0]
   15504:	3444      	adds	r4, #68	; 0x44
   15506:	649c      	str	r4, [r3, #72]	; 0x48
    OS_EXIT_CRITICAL(sr);
   15508:	f000 fa5c 	bl	159c4 <os_arch_restore_sr>
    return (0);
   1550c:	2000      	movs	r0, #0
}
   1550e:	bd10      	pop	{r4, pc}
        TAILQ_INSERT_TAIL(&g_os_run_list, (struct os_task *) t, t_os_list);
   15510:	2300      	movs	r3, #0
   15512:	6463      	str	r3, [r4, #68]	; 0x44
   15514:	4b03      	ldr	r3, [pc, #12]	; (15524 <os_sched_insert+0x50>)
   15516:	685a      	ldr	r2, [r3, #4]
   15518:	64a2      	str	r2, [r4, #72]	; 0x48
   1551a:	6014      	str	r4, [r2, #0]
   1551c:	3444      	adds	r4, #68	; 0x44
   1551e:	605c      	str	r4, [r3, #4]
   15520:	e7f2      	b.n	15508 <os_sched_insert+0x34>
   15522:	bf00      	nop
   15524:	1000010c 	.word	0x1000010c

00015528 <os_sched_ctx_sw_hook>:

void
os_sched_ctx_sw_hook(struct os_task *next_t)
{
   15528:	b410      	push	{r4}
    stack = g_current_task->t_stackbottom;
    for (i = 0; i < MYNEWT_VAL(OS_CTX_SW_STACK_GUARD); i++) {
        assert(stack[i] == OS_STACK_PATTERN);
    }
#endif
    next_t->t_ctx_sw_cnt++;
   1552a:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
   1552c:	3301      	adds	r3, #1
   1552e:	63c3      	str	r3, [r0, #60]	; 0x3c
#if MYNEWT_VAL(OS_TASK_RUN_TIME_CPUTIME)
    ticks = os_cputime_get32();
#else
    ticks = g_os_time;
   15530:	4b06      	ldr	r3, [pc, #24]	; (1554c <os_sched_ctx_sw_hook+0x24>)
   15532:	6818      	ldr	r0, [r3, #0]
#endif
    g_current_task->t_run_time += ticks - g_os_last_ctx_sw_time;
   15534:	4b06      	ldr	r3, [pc, #24]	; (15550 <os_sched_ctx_sw_hook+0x28>)
   15536:	681c      	ldr	r4, [r3, #0]
   15538:	4906      	ldr	r1, [pc, #24]	; (15554 <os_sched_ctx_sw_hook+0x2c>)
   1553a:	680b      	ldr	r3, [r1, #0]
   1553c:	1ac2      	subs	r2, r0, r3
   1553e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   15540:	4413      	add	r3, r2
   15542:	63a3      	str	r3, [r4, #56]	; 0x38
    g_os_last_ctx_sw_time = ticks;
   15544:	6008      	str	r0, [r1, #0]
}
   15546:	bc10      	pop	{r4}
   15548:	4770      	bx	lr
   1554a:	bf00      	nop
   1554c:	100021f0 	.word	0x100021f0
   15550:	100021ac 	.word	0x100021ac
   15554:	100021b0 	.word	0x100021b0

00015558 <os_sched_get_current_task>:

struct os_task *
os_sched_get_current_task(void)
{
    return (g_current_task);
}
   15558:	4b01      	ldr	r3, [pc, #4]	; (15560 <os_sched_get_current_task+0x8>)
   1555a:	6818      	ldr	r0, [r3, #0]
   1555c:	4770      	bx	lr
   1555e:	bf00      	nop
   15560:	100021ac 	.word	0x100021ac

00015564 <os_sched_set_current_task>:
 * @param t Pointer to currently running task.
 */
void
os_sched_set_current_task(struct os_task *t)
{
    g_current_task = t;
   15564:	4b01      	ldr	r3, [pc, #4]	; (1556c <os_sched_set_current_task+0x8>)
   15566:	6018      	str	r0, [r3, #0]
}
   15568:	4770      	bx	lr
   1556a:	bf00      	nop
   1556c:	100021ac 	.word	0x100021ac

00015570 <os_sched_sleep>:
 * NOTE: must be called with interrupts disabled! This function does not call
 * the scheduler
 */
int
os_sched_sleep(struct os_task *t, os_time_t nticks)
{
   15570:	b538      	push	{r3, r4, r5, lr}
   15572:	4604      	mov	r4, r0
   15574:	460d      	mov	r5, r1
    struct os_task *entry;

    entry = NULL;

    TAILQ_REMOVE(&g_os_run_list, t, t_os_list);
   15576:	6c43      	ldr	r3, [r0, #68]	; 0x44
   15578:	b183      	cbz	r3, 1559c <os_sched_sleep+0x2c>
   1557a:	6c82      	ldr	r2, [r0, #72]	; 0x48
   1557c:	649a      	str	r2, [r3, #72]	; 0x48
   1557e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   15580:	6c62      	ldr	r2, [r4, #68]	; 0x44
   15582:	601a      	str	r2, [r3, #0]
    t->t_state = OS_TASK_SLEEP;
   15584:	2302      	movs	r3, #2
   15586:	7323      	strb	r3, [r4, #12]
    t->t_next_wakeup = os_time_get() + nticks;
   15588:	f000 f9c6 	bl	15918 <os_time_get>
   1558c:	4428      	add	r0, r5
   1558e:	6360      	str	r0, [r4, #52]	; 0x34
    if (nticks == OS_TIMEOUT_NEVER) {
   15590:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
   15594:	d006      	beq.n	155a4 <os_sched_sleep+0x34>
        t->t_flags |= OS_TASK_FLAG_NO_TIMEOUT;
        TAILQ_INSERT_TAIL(&g_os_sleep_list, t, t_os_list);
    } else {
        TAILQ_FOREACH(entry, &g_os_sleep_list, t_os_list) {
   15596:	4b18      	ldr	r3, [pc, #96]	; (155f8 <os_sched_sleep+0x88>)
   15598:	681b      	ldr	r3, [r3, #0]
   1559a:	e011      	b.n	155c0 <os_sched_sleep+0x50>
    TAILQ_REMOVE(&g_os_run_list, t, t_os_list);
   1559c:	6c82      	ldr	r2, [r0, #72]	; 0x48
   1559e:	4b17      	ldr	r3, [pc, #92]	; (155fc <os_sched_sleep+0x8c>)
   155a0:	605a      	str	r2, [r3, #4]
   155a2:	e7ec      	b.n	1557e <os_sched_sleep+0xe>
        t->t_flags |= OS_TASK_FLAG_NO_TIMEOUT;
   155a4:	7b63      	ldrb	r3, [r4, #13]
   155a6:	f043 0301 	orr.w	r3, r3, #1
   155aa:	7363      	strb	r3, [r4, #13]
        TAILQ_INSERT_TAIL(&g_os_sleep_list, t, t_os_list);
   155ac:	2300      	movs	r3, #0
   155ae:	6463      	str	r3, [r4, #68]	; 0x44
   155b0:	4b11      	ldr	r3, [pc, #68]	; (155f8 <os_sched_sleep+0x88>)
   155b2:	685a      	ldr	r2, [r3, #4]
   155b4:	64a2      	str	r2, [r4, #72]	; 0x48
   155b6:	6014      	str	r4, [r2, #0]
   155b8:	3444      	adds	r4, #68	; 0x44
   155ba:	605c      	str	r4, [r3, #4]
   155bc:	e011      	b.n	155e2 <os_sched_sleep+0x72>
        TAILQ_FOREACH(entry, &g_os_sleep_list, t_os_list) {
   155be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   155c0:	b13b      	cbz	r3, 155d2 <os_sched_sleep+0x62>
            if ((entry->t_flags & OS_TASK_FLAG_NO_TIMEOUT) ||
   155c2:	7b5a      	ldrb	r2, [r3, #13]
   155c4:	f012 0f01 	tst.w	r2, #1
   155c8:	d103      	bne.n	155d2 <os_sched_sleep+0x62>
                    OS_TIME_TICK_GT(entry->t_next_wakeup, t->t_next_wakeup)) {
   155ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
   155cc:	1a12      	subs	r2, r2, r0
            if ((entry->t_flags & OS_TASK_FLAG_NO_TIMEOUT) ||
   155ce:	2a00      	cmp	r2, #0
   155d0:	ddf5      	ble.n	155be <os_sched_sleep+0x4e>
                break;
            }
        }
        if (entry) {
   155d2:	b143      	cbz	r3, 155e6 <os_sched_sleep+0x76>
            TAILQ_INSERT_BEFORE(entry, t, t_os_list);
   155d4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   155d6:	64a2      	str	r2, [r4, #72]	; 0x48
   155d8:	6463      	str	r3, [r4, #68]	; 0x44
   155da:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   155dc:	6014      	str	r4, [r2, #0]
   155de:	3444      	adds	r4, #68	; 0x44
   155e0:	649c      	str	r4, [r3, #72]	; 0x48
        }
    }

    os_trace_task_stop_ready(t, OS_TASK_SLEEP);
    return (0);
}
   155e2:	2000      	movs	r0, #0
   155e4:	bd38      	pop	{r3, r4, r5, pc}
            TAILQ_INSERT_TAIL(&g_os_sleep_list, t, t_os_list);
   155e6:	2300      	movs	r3, #0
   155e8:	6463      	str	r3, [r4, #68]	; 0x44
   155ea:	4b03      	ldr	r3, [pc, #12]	; (155f8 <os_sched_sleep+0x88>)
   155ec:	685a      	ldr	r2, [r3, #4]
   155ee:	64a2      	str	r2, [r4, #72]	; 0x48
   155f0:	6014      	str	r4, [r2, #0]
   155f2:	3444      	adds	r4, #68	; 0x44
   155f4:	605c      	str	r4, [r3, #4]
   155f6:	e7f4      	b.n	155e2 <os_sched_sleep+0x72>
   155f8:	10000114 	.word	0x10000114
   155fc:	1000010c 	.word	0x1000010c

00015600 <os_sched_wakeup>:
 *
 * NOTE: This function must be called with interrupts disabled.
 */
int
os_sched_wakeup(struct os_task *t)
{
   15600:	b508      	push	{r3, lr}
    struct os_task_obj *os_obj;

    assert(t->t_state == OS_TASK_SLEEP);
   15602:	7b03      	ldrb	r3, [r0, #12]
   15604:	2b02      	cmp	r3, #2
   15606:	d121      	bne.n	1564c <os_sched_wakeup+0x4c>

    /* Remove self from object list if waiting on one */
    if (t->t_obj) {
   15608:	69c2      	ldr	r2, [r0, #28]
   1560a:	b162      	cbz	r2, 15626 <os_sched_wakeup+0x26>
        os_obj = (struct os_task_obj *)t->t_obj;
        assert(!SLIST_EMPTY(&os_obj->obj_head));
   1560c:	6813      	ldr	r3, [r2, #0]
   1560e:	b33b      	cbz	r3, 15660 <os_sched_wakeup+0x60>
        SLIST_REMOVE(&os_obj->obj_head, t, os_task, t_obj_list);
   15610:	4283      	cmp	r3, r0
   15612:	d02f      	beq.n	15674 <os_sched_wakeup+0x74>
   15614:	461a      	mov	r2, r3
   15616:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   15618:	4283      	cmp	r3, r0
   1561a:	d1fb      	bne.n	15614 <os_sched_wakeup+0x14>
   1561c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1561e:	64d3      	str	r3, [r2, #76]	; 0x4c
        SLIST_NEXT(t, t_obj_list) = NULL;
   15620:	2300      	movs	r3, #0
   15622:	64c3      	str	r3, [r0, #76]	; 0x4c
        t->t_obj = NULL;
   15624:	61c3      	str	r3, [r0, #28]
    }

    /* Remove task from sleep list */
    t->t_state = OS_TASK_READY;
   15626:	2301      	movs	r3, #1
   15628:	7303      	strb	r3, [r0, #12]
    t->t_next_wakeup = 0;
   1562a:	2300      	movs	r3, #0
   1562c:	6343      	str	r3, [r0, #52]	; 0x34
    t->t_flags &= ~OS_TASK_FLAG_NO_TIMEOUT;
   1562e:	7b43      	ldrb	r3, [r0, #13]
   15630:	f023 0301 	bic.w	r3, r3, #1
   15634:	7343      	strb	r3, [r0, #13]
    TAILQ_REMOVE(&g_os_sleep_list, t, t_os_list);
   15636:	6c43      	ldr	r3, [r0, #68]	; 0x44
   15638:	b1fb      	cbz	r3, 1567a <os_sched_wakeup+0x7a>
   1563a:	6c82      	ldr	r2, [r0, #72]	; 0x48
   1563c:	649a      	str	r2, [r3, #72]	; 0x48
   1563e:	6c83      	ldr	r3, [r0, #72]	; 0x48
   15640:	6c42      	ldr	r2, [r0, #68]	; 0x44
   15642:	601a      	str	r2, [r3, #0]
    os_sched_insert(t);
   15644:	f7ff ff46 	bl	154d4 <os_sched_insert>

    os_trace_task_start_ready(t);

    return (0);
}
   15648:	2000      	movs	r0, #0
   1564a:	bd08      	pop	{r3, pc}
    assert(t->t_state == OS_TASK_SLEEP);
   1564c:	f7fe ffee 	bl	1462c <hal_debugger_connected>
   15650:	b100      	cbz	r0, 15654 <os_sched_wakeup+0x54>
   15652:	be01      	bkpt	0x0001
   15654:	2300      	movs	r3, #0
   15656:	461a      	mov	r2, r3
   15658:	4619      	mov	r1, r3
   1565a:	4618      	mov	r0, r3
   1565c:	f7ff f9f4 	bl	14a48 <__assert_func>
        assert(!SLIST_EMPTY(&os_obj->obj_head));
   15660:	f7fe ffe4 	bl	1462c <hal_debugger_connected>
   15664:	b100      	cbz	r0, 15668 <os_sched_wakeup+0x68>
   15666:	be01      	bkpt	0x0001
   15668:	2300      	movs	r3, #0
   1566a:	461a      	mov	r2, r3
   1566c:	4619      	mov	r1, r3
   1566e:	4618      	mov	r0, r3
   15670:	f7ff f9ea 	bl	14a48 <__assert_func>
        SLIST_REMOVE(&os_obj->obj_head, t, os_task, t_obj_list);
   15674:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   15676:	6013      	str	r3, [r2, #0]
   15678:	e7d2      	b.n	15620 <os_sched_wakeup+0x20>
    TAILQ_REMOVE(&g_os_sleep_list, t, t_os_list);
   1567a:	6c82      	ldr	r2, [r0, #72]	; 0x48
   1567c:	4b01      	ldr	r3, [pc, #4]	; (15684 <os_sched_wakeup+0x84>)
   1567e:	605a      	str	r2, [r3, #4]
   15680:	e7dd      	b.n	1563e <os_sched_wakeup+0x3e>
   15682:	bf00      	nop
   15684:	10000114 	.word	0x10000114

00015688 <os_sched_os_timer_exp>:
 * removed from the sleep list and added to the run list.
 *
 */
void
os_sched_os_timer_exp(void)
{
   15688:	b570      	push	{r4, r5, r6, lr}
    struct os_task *t;
    struct os_task *next;
    os_time_t now;
    os_sr_t sr;

    now = os_time_get();
   1568a:	f000 f945 	bl	15918 <os_time_get>
   1568e:	4605      	mov	r5, r0

    OS_ENTER_CRITICAL(sr);
   15690:	f000 f992 	bl	159b8 <os_arch_save_sr>
   15694:	4606      	mov	r6, r0

    /*
     * Wakeup any tasks that have their sleep timer expired
     */
    t = TAILQ_FIRST(&g_os_sleep_list);
   15696:	4b0a      	ldr	r3, [pc, #40]	; (156c0 <os_sched_os_timer_exp+0x38>)
   15698:	6818      	ldr	r0, [r3, #0]
    while (t) {
   1569a:	e002      	b.n	156a2 <os_sched_os_timer_exp+0x1a>
        if (t->t_flags & OS_TASK_FLAG_NO_TIMEOUT) {
            break;
        }
        next = TAILQ_NEXT(t, t_os_list);
        if (OS_TIME_TICK_GEQ(now, t->t_next_wakeup)) {
            os_sched_wakeup(t);
   1569c:	f7ff ffb0 	bl	15600 <os_sched_wakeup>
        } else {
            break;
        }
        t = next;
   156a0:	4620      	mov	r0, r4
    while (t) {
   156a2:	b140      	cbz	r0, 156b6 <os_sched_os_timer_exp+0x2e>
        if (t->t_flags & OS_TASK_FLAG_NO_TIMEOUT) {
   156a4:	7b43      	ldrb	r3, [r0, #13]
   156a6:	f013 0f01 	tst.w	r3, #1
   156aa:	d104      	bne.n	156b6 <os_sched_os_timer_exp+0x2e>
        next = TAILQ_NEXT(t, t_os_list);
   156ac:	6c44      	ldr	r4, [r0, #68]	; 0x44
        if (OS_TIME_TICK_GEQ(now, t->t_next_wakeup)) {
   156ae:	6b43      	ldr	r3, [r0, #52]	; 0x34
   156b0:	1aeb      	subs	r3, r5, r3
   156b2:	2b00      	cmp	r3, #0
   156b4:	daf2      	bge.n	1569c <os_sched_os_timer_exp+0x14>
    }

    OS_EXIT_CRITICAL(sr);
   156b6:	4630      	mov	r0, r6
   156b8:	f000 f984 	bl	159c4 <os_arch_restore_sr>
}
   156bc:	bd70      	pop	{r4, r5, r6, pc}
   156be:	bf00      	nop
   156c0:	10000114 	.word	0x10000114

000156c4 <os_sched_wakeup_ticks>:
 * Return the number of ticks until the first sleep timer expires.If there are
 * no such tasks then return OS_TIMEOUT_NEVER instead.
 */
os_time_t
os_sched_wakeup_ticks(os_time_t now)
{
   156c4:	b510      	push	{r4, lr}
   156c6:	4604      	mov	r4, r0
    os_time_t rt;
    struct os_task *t;

    OS_ASSERT_CRITICAL();
   156c8:	f000 f97f 	bl	159ca <os_arch_in_critical>
   156cc:	b150      	cbz	r0, 156e4 <os_sched_wakeup_ticks+0x20>

    t = TAILQ_FIRST(&g_os_sleep_list);
   156ce:	4b0e      	ldr	r3, [pc, #56]	; (15708 <os_sched_wakeup_ticks+0x44>)
   156d0:	681b      	ldr	r3, [r3, #0]
    if (t == NULL || (t->t_flags & OS_TASK_FLAG_NO_TIMEOUT)) {
   156d2:	b19b      	cbz	r3, 156fc <os_sched_wakeup_ticks+0x38>
   156d4:	7b5a      	ldrb	r2, [r3, #13]
   156d6:	f012 0f01 	tst.w	r2, #1
   156da:	d112      	bne.n	15702 <os_sched_wakeup_ticks+0x3e>
        rt = OS_TIMEOUT_NEVER;
    } else if (OS_TIME_TICK_GEQ(t->t_next_wakeup, now)) {
   156dc:	6b58      	ldr	r0, [r3, #52]	; 0x34
   156de:	1b00      	subs	r0, r0, r4
   156e0:	d40a      	bmi.n	156f8 <os_sched_wakeup_ticks+0x34>
        rt = t->t_next_wakeup - now;
    } else {
        rt = 0;     /* wakeup time was in the past */
    }
    return (rt);
}
   156e2:	bd10      	pop	{r4, pc}
    OS_ASSERT_CRITICAL();
   156e4:	f7fe ffa2 	bl	1462c <hal_debugger_connected>
   156e8:	b100      	cbz	r0, 156ec <os_sched_wakeup_ticks+0x28>
   156ea:	be01      	bkpt	0x0001
   156ec:	2300      	movs	r3, #0
   156ee:	461a      	mov	r2, r3
   156f0:	4619      	mov	r1, r3
   156f2:	4618      	mov	r0, r3
   156f4:	f7ff f9a8 	bl	14a48 <__assert_func>
        rt = 0;     /* wakeup time was in the past */
   156f8:	2000      	movs	r0, #0
   156fa:	e7f2      	b.n	156e2 <os_sched_wakeup_ticks+0x1e>
        rt = OS_TIMEOUT_NEVER;
   156fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   15700:	e7ef      	b.n	156e2 <os_sched_wakeup_ticks+0x1e>
   15702:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    return (rt);
   15706:	e7ec      	b.n	156e2 <os_sched_wakeup_ticks+0x1e>
   15708:	10000114 	.word	0x10000114

0001570c <os_sched_next_task>:
 */
struct os_task *
os_sched_next_task(void)
{
    return (TAILQ_FIRST(&g_os_run_list));
}
   1570c:	4b01      	ldr	r3, [pc, #4]	; (15714 <os_sched_next_task+0x8>)
   1570e:	6818      	ldr	r0, [r3, #0]
   15710:	4770      	bx	lr
   15712:	bf00      	nop
   15714:	1000010c 	.word	0x1000010c

00015718 <os_sched>:
{
   15718:	b538      	push	{r3, r4, r5, lr}
   1571a:	4604      	mov	r4, r0
    OS_ENTER_CRITICAL(sr);
   1571c:	f000 f94c 	bl	159b8 <os_arch_save_sr>
   15720:	4605      	mov	r5, r0
    if (!next_t) {
   15722:	b134      	cbz	r4, 15732 <os_sched+0x1a>
    os_arch_ctx_sw(next_t);
   15724:	4620      	mov	r0, r4
   15726:	f000 f93d 	bl	159a4 <os_arch_ctx_sw>
    OS_EXIT_CRITICAL(sr);
   1572a:	4628      	mov	r0, r5
   1572c:	f000 f94a 	bl	159c4 <os_arch_restore_sr>
}
   15730:	bd38      	pop	{r3, r4, r5, pc}
        next_t = os_sched_next_task();
   15732:	f7ff ffeb 	bl	1570c <os_sched_next_task>
   15736:	4604      	mov	r4, r0
   15738:	e7f4      	b.n	15724 <os_sched+0xc>
	...

0001573c <os_sched_resort>:
 * NOTE: this function expects interrupts to be disabled so they
 * are not disabled here.
 */
void
os_sched_resort(struct os_task *t)
{
   1573c:	b508      	push	{r3, lr}
    if (t->t_state == OS_TASK_READY) {
   1573e:	7b03      	ldrb	r3, [r0, #12]
   15740:	2b01      	cmp	r3, #1
   15742:	d000      	beq.n	15746 <os_sched_resort+0xa>
        TAILQ_REMOVE(&g_os_run_list, t, t_os_list);
        os_sched_insert(t);
    }
}
   15744:	bd08      	pop	{r3, pc}
        TAILQ_REMOVE(&g_os_run_list, t, t_os_list);
   15746:	6c43      	ldr	r3, [r0, #68]	; 0x44
   15748:	b13b      	cbz	r3, 1575a <os_sched_resort+0x1e>
   1574a:	6c82      	ldr	r2, [r0, #72]	; 0x48
   1574c:	649a      	str	r2, [r3, #72]	; 0x48
   1574e:	6c83      	ldr	r3, [r0, #72]	; 0x48
   15750:	6c42      	ldr	r2, [r0, #68]	; 0x44
   15752:	601a      	str	r2, [r3, #0]
        os_sched_insert(t);
   15754:	f7ff febe 	bl	154d4 <os_sched_insert>
}
   15758:	e7f4      	b.n	15744 <os_sched_resort+0x8>
        TAILQ_REMOVE(&g_os_run_list, t, t_os_list);
   1575a:	6c82      	ldr	r2, [r0, #72]	; 0x48
   1575c:	4b01      	ldr	r3, [pc, #4]	; (15764 <os_sched_resort+0x28>)
   1575e:	605a      	str	r2, [r3, #4]
   15760:	e7f5      	b.n	1574e <os_sched_resort+0x12>
   15762:	bf00      	nop
   15764:	1000010c 	.word	0x1000010c

00015768 <_clear_stack>:
static void
_clear_stack(os_stack_t *stack_bottom, int size)
{
    int i;

    for (i = 0; i < size; i++) {
   15768:	2300      	movs	r3, #0
   1576a:	428b      	cmp	r3, r1
   1576c:	da04      	bge.n	15778 <_clear_stack+0x10>
        stack_bottom[i] = OS_STACK_PATTERN;
   1576e:	4a03      	ldr	r2, [pc, #12]	; (1577c <_clear_stack+0x14>)
   15770:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    for (i = 0; i < size; i++) {
   15774:	3301      	adds	r3, #1
   15776:	e7f8      	b.n	1576a <_clear_stack+0x2>
    }
}
   15778:	4770      	bx	lr
   1577a:	bf00      	nop
   1577c:	deadbeef 	.word	0xdeadbeef

00015780 <os_task_stacktop_get>:
}

os_stack_t *
os_task_stacktop_get(struct os_task *t)
{
    return &t->t_stackbottom[t->t_stacksize];
   15780:	6843      	ldr	r3, [r0, #4]
   15782:	8900      	ldrh	r0, [r0, #8]
}
   15784:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   15788:	4770      	bx	lr
	...

0001578c <os_task_init>:
{
   1578c:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
   15790:	4604      	mov	r4, r0
   15792:	460d      	mov	r5, r1
   15794:	4617      	mov	r7, r2
   15796:	461e      	mov	r6, r3
   15798:	f8bd 9024 	ldrh.w	r9, [sp, #36]	; 0x24
    memset(t, 0, sizeof(*t));
   1579c:	2250      	movs	r2, #80	; 0x50
   1579e:	2100      	movs	r1, #0
   157a0:	f000 fa0e 	bl	15bc0 <memset>
    t->t_func = func;
   157a4:	6167      	str	r7, [r4, #20]
    t->t_arg = arg;
   157a6:	61a6      	str	r6, [r4, #24]
    OS_ENTER_CRITICAL(sr);
   157a8:	f000 f906 	bl	159b8 <os_arch_save_sr>
    rc = g_task_id;
   157ac:	4b2e      	ldr	r3, [pc, #184]	; (15868 <os_task_init+0xdc>)
   157ae:	781e      	ldrb	r6, [r3, #0]
    g_task_id++;
   157b0:	1c72      	adds	r2, r6, #1
   157b2:	701a      	strb	r2, [r3, #0]
    OS_EXIT_CRITICAL(sr);
   157b4:	f000 f906 	bl	159c4 <os_arch_restore_sr>
    t->t_taskid = os_task_next_id();
   157b8:	72a6      	strb	r6, [r4, #10]
    t->t_prio = prio;
   157ba:	f89d 3018 	ldrb.w	r3, [sp, #24]
   157be:	72e3      	strb	r3, [r4, #11]
    t->t_state = OS_TASK_READY;
   157c0:	2301      	movs	r3, #1
   157c2:	7323      	strb	r3, [r4, #12]
    t->t_name = name;
   157c4:	6125      	str	r5, [r4, #16]
    t->t_next_wakeup = 0;
   157c6:	2300      	movs	r3, #0
   157c8:	6363      	str	r3, [r4, #52]	; 0x34
    rc = os_sanity_check_init(&t->t_sanity_check);
   157ca:	f104 0620 	add.w	r6, r4, #32
   157ce:	4630      	mov	r0, r6
   157d0:	f7ff fe1e 	bl	15410 <os_sanity_check_init>
    if (rc != OS_OK) {
   157d4:	4605      	mov	r5, r0
   157d6:	2800      	cmp	r0, #0
   157d8:	d139      	bne.n	1584e <os_task_init+0xc2>
    if (sanity_itvl != OS_WAIT_FOREVER) {
   157da:	9b07      	ldr	r3, [sp, #28]
   157dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
   157e0:	d005      	beq.n	157ee <os_task_init+0x62>
        sc->sc_checkin_itvl = sanity_itvl;
   157e2:	6263      	str	r3, [r4, #36]	; 0x24
        rc = os_sanity_check_register(sc);
   157e4:	4630      	mov	r0, r6
   157e6:	f7ff fe1b 	bl	15420 <os_sanity_check_register>
        if (rc != OS_OK) {
   157ea:	4605      	mov	r5, r0
   157ec:	bb78      	cbnz	r0, 1584e <os_task_init+0xc2>
    _clear_stack(stack_bottom, stack_size);
   157ee:	4649      	mov	r1, r9
   157f0:	9808      	ldr	r0, [sp, #32]
   157f2:	f7ff ffb9 	bl	15768 <_clear_stack>
    t->t_stackbottom = stack_bottom;
   157f6:	9b08      	ldr	r3, [sp, #32]
   157f8:	6063      	str	r3, [r4, #4]
    t->t_stacksize = stack_size;
   157fa:	f8a4 9008 	strh.w	r9, [r4, #8]
    t->t_stackptr = os_arch_task_stack_init(t, os_task_stacktop_get(t),
   157fe:	4620      	mov	r0, r4
   15800:	f7ff ffbe 	bl	15780 <os_task_stacktop_get>
   15804:	4601      	mov	r1, r0
   15806:	464a      	mov	r2, r9
   15808:	4620      	mov	r0, r4
   1580a:	f000 f8e3 	bl	159d4 <os_arch_task_stack_init>
   1580e:	6020      	str	r0, [r4, #0]
    STAILQ_FOREACH(task, &g_os_task_list, t_os_task_list) {
   15810:	4b16      	ldr	r3, [pc, #88]	; (1586c <os_task_init+0xe0>)
   15812:	681b      	ldr	r3, [r3, #0]
   15814:	b17b      	cbz	r3, 15836 <os_task_init+0xaa>
        assert(t->t_prio != task->t_prio);
   15816:	7ae1      	ldrb	r1, [r4, #11]
   15818:	7ada      	ldrb	r2, [r3, #11]
   1581a:	4291      	cmp	r1, r2
   1581c:	d001      	beq.n	15822 <os_task_init+0x96>
    STAILQ_FOREACH(task, &g_os_task_list, t_os_task_list) {
   1581e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   15820:	e7f8      	b.n	15814 <os_task_init+0x88>
        assert(t->t_prio != task->t_prio);
   15822:	f7fe ff03 	bl	1462c <hal_debugger_connected>
   15826:	b100      	cbz	r0, 1582a <os_task_init+0x9e>
   15828:	be01      	bkpt	0x0001
   1582a:	2300      	movs	r3, #0
   1582c:	461a      	mov	r2, r3
   1582e:	4619      	mov	r1, r3
   15830:	4618      	mov	r0, r3
   15832:	f7ff f909 	bl	14a48 <__assert_func>
    STAILQ_INSERT_TAIL(&g_os_task_list, t, t_os_task_list);
   15836:	6423      	str	r3, [r4, #64]	; 0x40
   15838:	4b0c      	ldr	r3, [pc, #48]	; (1586c <os_task_init+0xe0>)
   1583a:	685a      	ldr	r2, [r3, #4]
   1583c:	6014      	str	r4, [r2, #0]
   1583e:	f104 0240 	add.w	r2, r4, #64	; 0x40
   15842:	605a      	str	r2, [r3, #4]
    rc = os_sched_insert(t);
   15844:	4620      	mov	r0, r4
   15846:	f7ff fe45 	bl	154d4 <os_sched_insert>
   1584a:	4605      	mov	r5, r0
    if (rc != OS_OK) {
   1584c:	b110      	cbz	r0, 15854 <os_task_init+0xc8>
}
   1584e:	4628      	mov	r0, r5
   15850:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
    if (os_started()) {
   15854:	f7ff f9b8 	bl	14bc8 <os_started>
   15858:	b908      	cbnz	r0, 1585e <os_task_init+0xd2>
    return (0);
   1585a:	4605      	mov	r5, r0
   1585c:	e7f7      	b.n	1584e <os_task_init+0xc2>
        os_sched(NULL);
   1585e:	2000      	movs	r0, #0
   15860:	f7ff ff5a 	bl	15718 <os_sched>
   15864:	e7f3      	b.n	1584e <os_task_init+0xc2>
   15866:	bf00      	nop
   15868:	100021bc 	.word	0x100021bc
   1586c:	100021b4 	.word	0x100021b4

00015870 <os_deltatime>:
} basetod;

static void
os_deltatime(os_time_t delta, const struct os_timeval *base,
    struct os_timeval *result)
{
   15870:	b430      	push	{r4, r5}
    struct os_timeval tvdelta;

    tvdelta.tv_sec = delta / OS_TICKS_PER_SEC;
   15872:	09c3      	lsrs	r3, r0, #7
    tvdelta.tv_usec = (delta % OS_TICKS_PER_SEC) * OS_USEC_PER_TICK;
   15874:	f000 007f 	and.w	r0, r0, #127	; 0x7f
    os_timeradd(base, &tvdelta, result);
   15878:	e9d1 4500 	ldrd	r4, r5, [r1]
   1587c:	18e4      	adds	r4, r4, r3
   1587e:	f145 0500 	adc.w	r5, r5, #0
   15882:	e9c2 4500 	strd	r4, r5, [r2]
   15886:	688b      	ldr	r3, [r1, #8]
   15888:	f641 6184 	movw	r1, #7812	; 0x1e84
   1588c:	fb01 3000 	mla	r0, r1, r0, r3
   15890:	6090      	str	r0, [r2, #8]
   15892:	4b07      	ldr	r3, [pc, #28]	; (158b0 <os_deltatime+0x40>)
   15894:	4298      	cmp	r0, r3
   15896:	dd09      	ble.n	158ac <os_deltatime+0x3c>
   15898:	1c61      	adds	r1, r4, #1
   1589a:	f145 0300 	adc.w	r3, r5, #0
   1589e:	6011      	str	r1, [r2, #0]
   158a0:	6053      	str	r3, [r2, #4]
   158a2:	f5a0 2074 	sub.w	r0, r0, #999424	; 0xf4000
   158a6:	f5a0 7010 	sub.w	r0, r0, #576	; 0x240
   158aa:	6090      	str	r0, [r2, #8]
}
   158ac:	bc30      	pop	{r4, r5}
   158ae:	4770      	bx	lr
   158b0:	000f423f 	.word	0x000f423f

000158b4 <os_time_tick>:
}

#if MYNEWT_VAL(OS_SCHEDULING)
static void
os_time_tick(int ticks)
{
   158b4:	b570      	push	{r4, r5, r6, lr}
    os_sr_t sr;
    os_time_t delta, prev_os_time;

    assert(ticks >= 0);
   158b6:	1e04      	subs	r4, r0, #0
   158b8:	db0d      	blt.n	158d6 <os_time_tick+0x22>

    OS_ENTER_CRITICAL(sr);
   158ba:	f000 f87d 	bl	159b8 <os_arch_save_sr>
   158be:	4605      	mov	r5, r0
    prev_os_time = g_os_time;
   158c0:	4913      	ldr	r1, [pc, #76]	; (15910 <os_time_tick+0x5c>)
   158c2:	680a      	ldr	r2, [r1, #0]
    g_os_time += ticks;
   158c4:	18a3      	adds	r3, r4, r2
   158c6:	600b      	str	r3, [r1, #0]

    /*
     * Update 'basetod' when 'g_os_time' crosses the 0x00000000 and
     * 0x80000000 thresholds.
     */
    if ((prev_os_time ^ g_os_time) >> 31) {
   158c8:	ea93 0f02 	teq	r3, r2
   158cc:	d40d      	bmi.n	158ea <os_time_tick+0x36>
        delta = g_os_time - basetod.ostime;
        os_deltatime(delta, &basetod.uptime, &basetod.uptime);
        os_deltatime(delta, &basetod.utctime, &basetod.utctime);
        basetod.ostime = g_os_time;
    }
    OS_EXIT_CRITICAL(sr);
   158ce:	4628      	mov	r0, r5
   158d0:	f000 f878 	bl	159c4 <os_arch_restore_sr>
}
   158d4:	bd70      	pop	{r4, r5, r6, pc}
    assert(ticks >= 0);
   158d6:	f7fe fea9 	bl	1462c <hal_debugger_connected>
   158da:	b100      	cbz	r0, 158de <os_time_tick+0x2a>
   158dc:	be01      	bkpt	0x0001
   158de:	2300      	movs	r3, #0
   158e0:	461a      	mov	r2, r3
   158e2:	4619      	mov	r1, r3
   158e4:	4618      	mov	r0, r3
   158e6:	f7ff f8af 	bl	14a48 <__assert_func>
        delta = g_os_time - basetod.ostime;
   158ea:	4e0a      	ldr	r6, [pc, #40]	; (15914 <os_time_tick+0x60>)
   158ec:	4631      	mov	r1, r6
   158ee:	f851 4b08 	ldr.w	r4, [r1], #8
   158f2:	1b1c      	subs	r4, r3, r4
        os_deltatime(delta, &basetod.uptime, &basetod.uptime);
   158f4:	460a      	mov	r2, r1
   158f6:	4620      	mov	r0, r4
   158f8:	f7ff ffba 	bl	15870 <os_deltatime>
        os_deltatime(delta, &basetod.utctime, &basetod.utctime);
   158fc:	f106 0118 	add.w	r1, r6, #24
   15900:	460a      	mov	r2, r1
   15902:	4620      	mov	r0, r4
   15904:	f7ff ffb4 	bl	15870 <os_deltatime>
        basetod.ostime = g_os_time;
   15908:	4b01      	ldr	r3, [pc, #4]	; (15910 <os_time_tick+0x5c>)
   1590a:	681b      	ldr	r3, [r3, #0]
   1590c:	6033      	str	r3, [r6, #0]
   1590e:	e7de      	b.n	158ce <os_time_tick+0x1a>
   15910:	100021f0 	.word	0x100021f0
   15914:	100021c0 	.word	0x100021c0

00015918 <os_time_get>:
}
   15918:	4b01      	ldr	r3, [pc, #4]	; (15920 <os_time_get+0x8>)
   1591a:	6818      	ldr	r0, [r3, #0]
   1591c:	4770      	bx	lr
   1591e:	bf00      	nop
   15920:	100021f0 	.word	0x100021f0

00015924 <os_time_advance>:

void
os_time_advance(int ticks)
{
   15924:	b510      	push	{r4, lr}
    assert(ticks >= 0);
   15926:	1e04      	subs	r4, r0, #0
   15928:	db02      	blt.n	15930 <os_time_advance+0xc>

    if (ticks > 0) {
   1592a:	2c00      	cmp	r4, #0
   1592c:	dc0a      	bgt.n	15944 <os_time_advance+0x20>
            os_callout_tick();
            os_sched_os_timer_exp();
            os_sched(NULL);
        }
    }
}
   1592e:	bd10      	pop	{r4, pc}
    assert(ticks >= 0);
   15930:	f7fe fe7c 	bl	1462c <hal_debugger_connected>
   15934:	b100      	cbz	r0, 15938 <os_time_advance+0x14>
   15936:	be01      	bkpt	0x0001
   15938:	2300      	movs	r3, #0
   1593a:	461a      	mov	r2, r3
   1593c:	4619      	mov	r1, r3
   1593e:	4618      	mov	r0, r3
   15940:	f7ff f882 	bl	14a48 <__assert_func>
        if (!os_started()) {
   15944:	f7ff f940 	bl	14bc8 <os_started>
   15948:	b920      	cbnz	r0, 15954 <os_time_advance+0x30>
            g_os_time += ticks;
   1594a:	4b08      	ldr	r3, [pc, #32]	; (1596c <os_time_advance+0x48>)
   1594c:	6818      	ldr	r0, [r3, #0]
   1594e:	4420      	add	r0, r4
   15950:	6018      	str	r0, [r3, #0]
   15952:	e7ec      	b.n	1592e <os_time_advance+0xa>
            os_time_tick(ticks);
   15954:	4620      	mov	r0, r4
   15956:	f7ff ffad 	bl	158b4 <os_time_tick>
            os_callout_tick();
   1595a:	f7ff fa23 	bl	14da4 <os_callout_tick>
            os_sched_os_timer_exp();
   1595e:	f7ff fe93 	bl	15688 <os_sched_os_timer_exp>
            os_sched(NULL);
   15962:	2000      	movs	r0, #0
   15964:	f7ff fed8 	bl	15718 <os_sched>
}
   15968:	e7e1      	b.n	1592e <os_time_advance+0xa>
   1596a:	bf00      	nop
   1596c:	100021f0 	.word	0x100021f0

00015970 <os_time_delay>:
void
os_time_delay(os_time_t osticks)
{
    os_sr_t sr;

    if (osticks > 0) {
   15970:	b900      	cbnz	r0, 15974 <os_time_delay+0x4>
   15972:	4770      	bx	lr
{
   15974:	b538      	push	{r3, r4, r5, lr}
   15976:	4604      	mov	r4, r0
        OS_ENTER_CRITICAL(sr);
   15978:	f000 f81e 	bl	159b8 <os_arch_save_sr>
   1597c:	4605      	mov	r5, r0
        os_sched_sleep(os_sched_get_current_task(), (os_time_t)osticks);
   1597e:	f7ff fdeb 	bl	15558 <os_sched_get_current_task>
   15982:	4621      	mov	r1, r4
   15984:	f7ff fdf4 	bl	15570 <os_sched_sleep>
        OS_EXIT_CRITICAL(sr);
   15988:	4628      	mov	r0, r5
   1598a:	f000 f81b 	bl	159c4 <os_arch_restore_sr>
        os_sched(NULL);
   1598e:	2000      	movs	r0, #0
   15990:	f7ff fec2 	bl	15718 <os_sched>
    }
}
   15994:	bd38      	pop	{r3, r4, r5, pc}

00015996 <os_arch_task_return_handler>:
{
    /*
     * If you are stuck here it means that task finished by
     * simple return which is not supported.
     */
    while (1);
   15996:	e7fe      	b.n	15996 <os_arch_task_return_handler>

00015998 <timer_handler>:
{
   15998:	b508      	push	{r3, lr}
    os_time_advance(1);
   1599a:	2001      	movs	r0, #1
   1599c:	f7ff ffc2 	bl	15924 <os_time_advance>
}
   159a0:	bd08      	pop	{r3, pc}
	...

000159a4 <os_arch_ctx_sw>:
{
   159a4:	b508      	push	{r3, lr}
    os_sched_ctx_sw_hook(t);
   159a6:	f7ff fdbf 	bl	15528 <os_sched_ctx_sw_hook>
    SCB->ICSR = SCB_ICSR_PENDSVSET_Msk;
   159aa:	4b02      	ldr	r3, [pc, #8]	; (159b4 <os_arch_ctx_sw+0x10>)
   159ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   159b0:	605a      	str	r2, [r3, #4]
}
   159b2:	bd08      	pop	{r3, pc}
   159b4:	e000ed00 	.word	0xe000ed00

000159b8 <os_arch_save_sr>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   159b8:	f3ef 8010 	mrs	r0, PRIMASK
    isr_ctx = __get_PRIMASK() & 1;
   159bc:	f000 0001 	and.w	r0, r0, #1
  __ASM volatile ("cpsid i" : : : "memory");
   159c0:	b672      	cpsid	i
}
   159c2:	4770      	bx	lr

000159c4 <os_arch_restore_sr>:
    if (!isr_ctx) {
   159c4:	b900      	cbnz	r0, 159c8 <os_arch_restore_sr+0x4>
  __ASM volatile ("cpsie i" : : : "memory");
   159c6:	b662      	cpsie	i
}
   159c8:	4770      	bx	lr

000159ca <os_arch_in_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   159ca:	f3ef 8010 	mrs	r0, PRIMASK
}
   159ce:	f000 0001 	and.w	r0, r0, #1
   159d2:	4770      	bx	lr

000159d4 <os_arch_task_stack_init>:
}

os_stack_t *
os_arch_task_stack_init(struct os_task *t, os_stack_t *stack_top, int size)
{
   159d4:	b570      	push	{r4, r5, r6, lr}
   159d6:	4606      	mov	r6, r0
   159d8:	460c      	mov	r4, r1
    int i;
    os_stack_t *s;
    struct stack_frame *sf;

    /* Get stack frame pointer */
    s = (os_stack_t *) ((uint8_t *) stack_top - sizeof(*sf));
   159da:	f1a1 0540 	sub.w	r5, r1, #64	; 0x40

    /* Zero out R1-R3, R12 */
    for (i = 9; i < 13; ++i) {
   159de:	2309      	movs	r3, #9
   159e0:	e003      	b.n	159ea <os_arch_task_stack_init+0x16>
        s[i] = 0;
   159e2:	2200      	movs	r2, #0
   159e4:	f845 2023 	str.w	r2, [r5, r3, lsl #2]
    for (i = 9; i < 13; ++i) {
   159e8:	3301      	adds	r3, #1
   159ea:	2b0c      	cmp	r3, #12
   159ec:	ddf9      	ble.n	159e2 <os_arch_task_stack_init+0xe>
    }

    /* Set registers R4 - R11 on stack. */
    os_arch_init_task_stack(s);
   159ee:	4628      	mov	r0, r5
   159f0:	f7fe fbda 	bl	141a8 <os_arch_init_task_stack>

    /* Set remaining portions of stack frame */
    sf = (struct stack_frame *) s;
    sf->xpsr = INITIAL_xPSR;
   159f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   159f8:	f844 3c04 	str.w	r3, [r4, #-4]
    sf->pc = (uint32_t)t->t_func;
   159fc:	6973      	ldr	r3, [r6, #20]
   159fe:	f844 3c08 	str.w	r3, [r4, #-8]
    sf->r0 = (uint32_t)t->t_arg;
   15a02:	69b3      	ldr	r3, [r6, #24]
   15a04:	f844 3c20 	str.w	r3, [r4, #-32]
    /* Set function to cache returns from tasks. */
    sf->lr = (uint32_t)os_arch_task_return_handler;
   15a08:	4b02      	ldr	r3, [pc, #8]	; (15a14 <os_arch_task_stack_init+0x40>)
   15a0a:	f844 3c0c 	str.w	r3, [r4, #-12]
#if MYNEWT_VAL(HARDFLOAT)
    sf->exc_lr = INITIAL_LR;
#endif

    return (s);
}
   15a0e:	4628      	mov	r0, r5
   15a10:	bd70      	pop	{r4, r5, r6, pc}
   15a12:	bf00      	nop
   15a14:	00015997 	.word	0x00015997

00015a18 <os_arch_init>:

void
os_arch_init(void)
{
   15a18:	b508      	push	{r3, lr}
    /*
     * Trap on divide-by-zero.
     */
    SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
   15a1a:	4a04      	ldr	r2, [pc, #16]	; (15a2c <os_arch_init+0x14>)
   15a1c:	6953      	ldr	r3, [r2, #20]
   15a1e:	f043 0310 	orr.w	r3, r3, #16
   15a22:	6153      	str	r3, [r2, #20]
    os_init_idle_task();
   15a24:	f7ff f8d6 	bl	14bd4 <os_init_idle_task>
}
   15a28:	bd08      	pop	{r3, pc}
   15a2a:	bf00      	nop
   15a2c:	e000ed00 	.word	0xe000ed00

00015a30 <os_arch_os_init>:
    SVC_Call(os_arch_init);
}

os_error_t
os_arch_os_init(void)
{
   15a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   15a32:	f3ef 8405 	mrs	r4, IPSR
    os_error_t err;
    int i;

    /* Cannot be called within an ISR */
    err = OS_ERR_IN_ISR;
    if (__get_IPSR() == 0) {
   15a36:	b90c      	cbnz	r4, 15a3c <os_arch_os_init+0xc>
        err = OS_OK;

        /* Drop priority for all interrupts */
        for (i = 0; i < sizeof(NVIC->IP); i++) {
   15a38:	2400      	movs	r4, #0
   15a3a:	e009      	b.n	15a50 <os_arch_os_init+0x20>
    err = OS_ERR_IN_ISR;
   15a3c:	2007      	movs	r0, #7
   15a3e:	e02e      	b.n	15a9e <os_arch_os_init+0x6e>
            NVIC->IP[i] = -1;
   15a40:	f104 4560 	add.w	r5, r4, #3758096384	; 0xe0000000
   15a44:	f505 4561 	add.w	r5, r5, #57600	; 0xe100
   15a48:	26ff      	movs	r6, #255	; 0xff
   15a4a:	f885 6300 	strb.w	r6, [r5, #768]	; 0x300
        for (i = 0; i < sizeof(NVIC->IP); i++) {
   15a4e:	3401      	adds	r4, #1
   15a50:	2cef      	cmp	r4, #239	; 0xef
   15a52:	d9f5      	bls.n	15a40 <os_arch_os_init+0x10>
         * Install default interrupt handler for all interrupts except Reset,
         * which'll print out system state at the time of the interrupt, and
         * few other regs which should help in trying to figure out what went
         * wrong.
         */
        for (i = -NVIC_USER_IRQ_OFFSET + 2;
   15a54:	f06f 040d 	mvn.w	r4, #13
   15a58:	e007      	b.n	15a6a <os_arch_os_init+0x3a>
             i < NVIC_NUM_VECTORS - NVIC_USER_IRQ_OFFSET; i++) {
            NVIC_SetVector(i, (uint32_t)os_default_irq_asm);
   15a5a:	b265      	sxtb	r5, r4
  uint32_t vectors = (uint32_t )SCB->VTOR;
   15a5c:	4e12      	ldr	r6, [pc, #72]	; (15aa8 <os_arch_os_init+0x78>)
   15a5e:	68b6      	ldr	r6, [r6, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
   15a60:	3510      	adds	r5, #16
   15a62:	4f12      	ldr	r7, [pc, #72]	; (15aac <os_arch_os_init+0x7c>)
   15a64:	f846 7025 	str.w	r7, [r6, r5, lsl #2]
             i < NVIC_NUM_VECTORS - NVIC_USER_IRQ_OFFSET; i++) {
   15a68:	3401      	adds	r4, #1
        for (i = -NVIC_USER_IRQ_OFFSET + 2;
   15a6a:	2c19      	cmp	r4, #25
   15a6c:	ddf5      	ble.n	15a5a <os_arch_os_init+0x2a>
  uint32_t vectors = (uint32_t )SCB->VTOR;
   15a6e:	4c0e      	ldr	r4, [pc, #56]	; (15aa8 <os_arch_os_init+0x78>)
   15a70:	68a5      	ldr	r5, [r4, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
   15a72:	4e0f      	ldr	r6, [pc, #60]	; (15ab0 <os_arch_os_init+0x80>)
   15a74:	62ee      	str	r6, [r5, #44]	; 0x2c
  uint32_t vectors = (uint32_t )SCB->VTOR;
   15a76:	68a5      	ldr	r5, [r4, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
   15a78:	4e0e      	ldr	r6, [pc, #56]	; (15ab4 <os_arch_os_init+0x84>)
   15a7a:	63ae      	str	r6, [r5, #56]	; 0x38
  uint32_t vectors = (uint32_t )SCB->VTOR;
   15a7c:	68a5      	ldr	r5, [r4, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
   15a7e:	4e0e      	ldr	r6, [pc, #56]	; (15ab8 <os_arch_os_init+0x88>)
   15a80:	63ee      	str	r6, [r5, #60]	; 0x3c
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   15a82:	25e0      	movs	r5, #224	; 0xe0
   15a84:	f884 5022 	strb.w	r5, [r4, #34]	; 0x22
   15a88:	2520      	movs	r5, #32
   15a8a:	77e5      	strb	r5, [r4, #31]
  __ASM volatile ("MRS %0, control" : "=r" (result) );
   15a8c:	f3ef 8414 	mrs	r4, CONTROL

        /* Set the SVC interrupt to priority 0 (highest configurable) */
        NVIC_SetPriority(SVCall_IRQn, SVC_PRIO);

        /* Check if privileged or not */
        if ((__get_CONTROL() & 1) == 0) {
   15a90:	f014 0f01 	tst.w	r4, #1
   15a94:	d004      	beq.n	15aa0 <os_arch_os_init+0x70>
    SVC_Call(os_arch_init);
   15a96:	f8df c024 	ldr.w	ip, [pc, #36]	; 15abc <os_arch_os_init+0x8c>
   15a9a:	df00      	svc	0
        err = OS_OK;
   15a9c:	2000      	movs	r0, #0
            svc_os_arch_init();
        }
    }

    return err;
}
   15a9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            os_arch_init();
   15aa0:	f7ff ffba 	bl	15a18 <os_arch_init>
        err = OS_OK;
   15aa4:	2000      	movs	r0, #0
   15aa6:	e7fa      	b.n	15a9e <os_arch_os_init+0x6e>
   15aa8:	e000ed00 	.word	0xe000ed00
   15aac:	0001422b 	.word	0x0001422b
   15ab0:	000141af 	.word	0x000141af
   15ab4:	000141f5 	.word	0x000141f5
   15ab8:	0001421f 	.word	0x0001421f
   15abc:	00015a19 	.word	0x00015a19

00015ac0 <os_arch_start>:

uint32_t
os_arch_start(void)
{
   15ac0:	b510      	push	{r4, lr}
    struct os_task *t;

    /* Get the highest priority ready to run to set the current task */
    t = os_sched_next_task();
   15ac2:	f7ff fe23 	bl	1570c <os_sched_next_task>
   15ac6:	4604      	mov	r4, r0
    os_sched_set_current_task(t);
   15ac8:	f7ff fd4c 	bl	15564 <os_sched_set_current_task>

    /* Adjust PSP so it looks like this task just took an exception */
    __set_PSP((uint32_t)t->t_stackptr + offsetof(struct stack_frame, r0));
   15acc:	6823      	ldr	r3, [r4, #0]
   15ace:	3320      	adds	r3, #32
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
   15ad0:	f383 8809 	msr	PSP, r3

    /* Intitialize and start system clock timer */
    os_tick_init(OS_TICKS_PER_SEC, OS_TICK_PRIO);
   15ad4:	2106      	movs	r1, #6
   15ad6:	2080      	movs	r0, #128	; 0x80
   15ad8:	f003 fd1c 	bl	19514 <os_tick_init>

    /* Mark the OS as started, right before we run our first task */
    g_os_started = 1;
   15adc:	4b03      	ldr	r3, [pc, #12]	; (15aec <os_arch_start+0x2c>)
   15ade:	2201      	movs	r2, #1
   15ae0:	601a      	str	r2, [r3, #0]

    /* Perform context switch */
    os_arch_ctx_sw(t);
   15ae2:	4620      	mov	r0, r4
   15ae4:	f7ff ff5e 	bl	159a4 <os_arch_ctx_sw>

    return (uint32_t)(t->t_arg);
}
   15ae8:	69a0      	ldr	r0, [r4, #24]
   15aea:	bd10      	pop	{r4, pc}
   15aec:	10001398 	.word	0x10001398

00015af0 <os_arch_os_start>:
 *
 * @return os_error_t
 */
os_error_t
os_arch_os_start(void)
{
   15af0:	b510      	push	{r4, lr}
     * privileged or un-privileged mode.
     *
     * We switch to using "empty" part of idle task's stack until
     * the svc_os_arch_start() executes SVC, and we will never return.
     */
    os_set_env(g_idle_task.t_stackptr - 1);
   15af2:	4815      	ldr	r0, [pc, #84]	; (15b48 <os_arch_os_start+0x58>)
   15af4:	6800      	ldr	r0, [r0, #0]
   15af6:	3804      	subs	r0, #4
   15af8:	f7fe fb4c 	bl	14194 <os_set_env>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   15afc:	f3ef 8405 	mrs	r4, IPSR

    err = OS_ERR_IN_ISR;
    if (__get_IPSR() == 0) {
   15b00:	b9ec      	cbnz	r4, 15b3e <os_arch_os_start+0x4e>
  __ASM volatile ("MRS %0, control" : "=r" (result) );
   15b02:	f3ef 8414 	mrs	r4, CONTROL
         * The following switch statement is really just a sanity check to
         * insure that the os initialization routine was called prior to the
         * os start routine.
         */
        err = OS_OK;
        switch (__get_CONTROL() & 0x03) {
   15b06:	f004 0403 	and.w	r4, r4, #3
   15b0a:	2c02      	cmp	r4, #2
   15b0c:	d00d      	beq.n	15b2a <os_arch_os_start+0x3a>
   15b0e:	d803      	bhi.n	15b18 <os_arch_os_start+0x28>
   15b10:	2c01      	cmp	r4, #1
   15b12:	d80f      	bhi.n	15b34 <os_arch_os_start+0x44>
   15b14:	2008      	movs	r0, #8
            svc_os_arch_start();
        }
    }

    return err;
}
   15b16:	bd10      	pop	{r4, pc}
        switch (__get_CONTROL() & 0x03) {
   15b18:	2c03      	cmp	r4, #3
   15b1a:	d10b      	bne.n	15b34 <os_arch_os_start+0x44>
            if  ((os_flags & 1) == OS_RUN_PRIV) {
   15b1c:	4c0b      	ldr	r4, [pc, #44]	; (15b4c <os_arch_os_start+0x5c>)
   15b1e:	6824      	ldr	r4, [r4, #0]
   15b20:	f014 0f01 	tst.w	r4, #1
   15b24:	d106      	bne.n	15b34 <os_arch_os_start+0x44>
                err = OS_ERR_PRIV;
   15b26:	2008      	movs	r0, #8
   15b28:	e7f5      	b.n	15b16 <os_arch_os_start+0x26>
            if ((os_flags & 1) == OS_RUN_UNPRIV) {
   15b2a:	4c08      	ldr	r4, [pc, #32]	; (15b4c <os_arch_os_start+0x5c>)
   15b2c:	6824      	ldr	r4, [r4, #0]
   15b2e:	f014 0f01 	tst.w	r4, #1
   15b32:	d106      	bne.n	15b42 <os_arch_os_start+0x52>
    SVC_Call(os_arch_start);
   15b34:	f8df c018 	ldr.w	ip, [pc, #24]	; 15b50 <os_arch_os_start+0x60>
   15b38:	df00      	svc	0
}
   15b3a:	2000      	movs	r0, #0
   15b3c:	e7eb      	b.n	15b16 <os_arch_os_start+0x26>
    err = OS_ERR_IN_ISR;
   15b3e:	2007      	movs	r0, #7
   15b40:	e7e9      	b.n	15b16 <os_arch_os_start+0x26>
                err = OS_ERR_PRIV;
   15b42:	2008      	movs	r0, #8
   15b44:	e7e7      	b.n	15b16 <os_arch_os_start+0x26>
   15b46:	bf00      	nop
   15b48:	100001ec 	.word	0x100001ec
   15b4c:	100021f4 	.word	0x100021f4
   15b50:	00015ac1 	.word	0x00015ac1

00015b54 <os_mbuf_pool_init>:

int
os_mbuf_pool_init(struct os_mbuf_pool *omp, struct os_mempool *mp,
                  uint16_t buf_len, uint16_t nbufs)
{
    omp->omp_databuf_len = buf_len - sizeof(struct os_mbuf);
   15b54:	3a10      	subs	r2, #16
   15b56:	8002      	strh	r2, [r0, #0]
    omp->omp_pool = mp;
   15b58:	6041      	str	r1, [r0, #4]

    return (0);
}
   15b5a:	2000      	movs	r0, #0
   15b5c:	4770      	bx	lr

00015b5e <memcmp>:
int memcmp(const void *s1, const void *s2, size_t n)
{
    int d = 0;

#if defined(ARCH_cortex_m3) || defined(ARCH_cortex_m4) || defined(ARCH_cortex_m7) || defined(ARCH_cortex_m33)
    asm (".syntax unified                   \n"
   15b5e:	b470      	push	{r4, r5, r6}
   15b60:	f04f 0500 	mov.w	r5, #0
   15b64:	f022 0603 	bic.w	r6, r2, #3
   15b68:	e005      	b.n	15b76 <test1>

00015b6a <loop1>:
   15b6a:	5943      	ldr	r3, [r0, r5]
   15b6c:	594c      	ldr	r4, [r1, r5]
   15b6e:	42a3      	cmp	r3, r4
   15b70:	d104      	bne.n	15b7c <res1>
   15b72:	f105 0504 	add.w	r5, r5, #4

00015b76 <test1>:
   15b76:	42b5      	cmp	r5, r6
   15b78:	d1f7      	bne.n	15b6a <loop1>
   15b7a:	e00d      	b.n	15b98 <test2>

00015b7c <res1>:
   15b7c:	ba1b      	rev	r3, r3
   15b7e:	ba24      	rev	r4, r4
   15b80:	1b1b      	subs	r3, r3, r4
   15b82:	bf8c      	ite	hi
   15b84:	2301      	movhi	r3, #1
   15b86:	f04f 33ff 	movls.w	r3, #4294967295	; 0xffffffff
   15b8a:	e009      	b.n	15ba0 <done>

00015b8c <loop2>:
   15b8c:	5d43      	ldrb	r3, [r0, r5]
   15b8e:	5d4c      	ldrb	r4, [r1, r5]
   15b90:	1b1b      	subs	r3, r3, r4
   15b92:	d105      	bne.n	15ba0 <done>
   15b94:	f105 0501 	add.w	r5, r5, #1

00015b98 <test2>:
   15b98:	4295      	cmp	r5, r2
   15b9a:	d1f7      	bne.n	15b8c <loop2>
   15b9c:	f04f 0300 	mov.w	r3, #0

00015ba0 <done>:
   15ba0:	4618      	mov	r0, r3
   15ba2:	bc70      	pop	{r4, r5, r6}
			break;
	}
#endif

	return d;
}
   15ba4:	4770      	bx	lr

00015ba6 <memcpy>:
#if defined(__ARM_FEATURE_UNALIGNED)
        /*
         * We can speed up a bit by moving 32-bit words if unaligned access is
         * supported (e.g. Cortex-M3/4/7/33).
         */
        asm (".syntax unified           \n"
   15ba6:	e001      	b.n	15bac <test1>

00015ba8 <loop1>:
   15ba8:	588b      	ldr	r3, [r1, r2]
   15baa:	5083      	str	r3, [r0, r2]

00015bac <test1>:
   15bac:	3a04      	subs	r2, #4
   15bae:	d5fb      	bpl.n	15ba8 <loop1>
   15bb0:	f102 0204 	add.w	r2, r2, #4
             "       bpl  loop1         \n"
             "       add  r2, #4        \n"
            );
#endif

        asm (".syntax unified           \n"
   15bb4:	e001      	b.n	15bba <test2>

00015bb6 <loop2>:
   15bb6:	5c8b      	ldrb	r3, [r1, r2]
   15bb8:	5483      	strb	r3, [r0, r2]

00015bba <test2>:
   15bba:	3a01      	subs	r2, #1
   15bbc:	d5fb      	bpl.n	15bb6 <loop2>
		*q++ = *p++;
	}
#endif

	return dst;
}
   15bbe:	4770      	bx	lr

00015bc0 <memset>:
#if defined(__arm__)
#include <mcu/cmsis_nvic.h>
#endif

void *memset(void *dst, int c, size_t n)
{
   15bc0:	b430      	push	{r4, r5}
	asm volatile ("cld ; rep ; stosq ; movl %3,%%ecx ; rep ; stosb"
		      :"+c" (nq), "+D" (q)
		      : "a" ((unsigned char)c * 0x0101010101010101U),
			"r" ((uint32_t) n & 7));
#elif defined(__arm__)
    asm volatile (".syntax unified                          \n"
   15bc2:	4605      	mov	r5, r0
   15bc4:	b2c9      	uxtb	r1, r1
   15bc6:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
   15bca:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   15bce:	18ab      	adds	r3, r5, r2
   15bd0:	2403      	movs	r4, #3
   15bd2:	4023      	ands	r3, r4
   15bd4:	1ad3      	subs	r3, r2, r3
   15bd6:	d40b      	bmi.n	15bf0 <memset+0x30>
   15bd8:	e001      	b.n	15bde <memset+0x1e>
   15bda:	3a01      	subs	r2, #1
   15bdc:	54a9      	strb	r1, [r5, r2]
   15bde:	429a      	cmp	r2, r3
   15be0:	d1fb      	bne.n	15bda <memset+0x1a>
   15be2:	e000      	b.n	15be6 <memset+0x26>
   15be4:	50a9      	str	r1, [r5, r2]
   15be6:	3a04      	subs	r2, #4
   15be8:	d5fc      	bpl.n	15be4 <memset+0x24>
   15bea:	3204      	adds	r2, #4
   15bec:	e000      	b.n	15bf0 <memset+0x30>
   15bee:	54a9      	strb	r1, [r5, r2]
   15bf0:	3a01      	subs	r2, #1
   15bf2:	d5fc      	bpl.n	15bee <memset+0x2e>
		*q++ = c;
	}
#endif

	return dst;
}
   15bf4:	bc30      	pop	{r4, r5}
   15bf6:	4770      	bx	lr

00015bf8 <strcmp>:
 */

#include <string.h>

int strcmp(const char *s1, const char *s2)
{
   15bf8:	b410      	push	{r4}
   15bfa:	4604      	mov	r4, r0
	const unsigned char *c2 = (const unsigned char *)s2;
	unsigned char ch;
	int d = 0;

	while (1) {
		d = (int)(ch = *c1++) - (int)*c2++;
   15bfc:	7822      	ldrb	r2, [r4, #0]
   15bfe:	3401      	adds	r4, #1
   15c00:	7808      	ldrb	r0, [r1, #0]
   15c02:	3101      	adds	r1, #1
		if (d || !ch)
   15c04:	1a10      	subs	r0, r2, r0
   15c06:	d101      	bne.n	15c0c <strcmp+0x14>
   15c08:	2a00      	cmp	r2, #0
   15c0a:	d1f7      	bne.n	15bfc <strcmp+0x4>
			break;
	}

	return d;
}
   15c0c:	bc10      	pop	{r4}
   15c0e:	4770      	bx	lr

00015c10 <strlen>:

#include <string.h>

size_t strlen(const char *s)
{
	const char *ss = s;
   15c10:	4603      	mov	r3, r0
	while (*ss)
   15c12:	781a      	ldrb	r2, [r3, #0]
   15c14:	b10a      	cbz	r2, 15c1a <strlen+0xa>
		ss++;
   15c16:	3301      	adds	r3, #1
   15c18:	e7fb      	b.n	15c12 <strlen+0x2>
	return ss - s;
}
   15c1a:	1a18      	subs	r0, r3, r0
   15c1c:	4770      	bx	lr
	...

00015c20 <add_ascii_num_with_char>:
 * Helper function for terminal escape sequences with number parameter.
 * It adds ascii encoded number plus one character.
 */
static char *
add_ascii_num_with_char(char *str, unsigned int num, char c)
{
   15c20:	b470      	push	{r4, r5, r6}
    char *p = str;
   15c22:	4604      	mov	r4, r0
    char *s;
    char tmp;

    /* Put digits in reverse order first. */
    do {
        *p++ = (num % 10) + '0';
   15c24:	4b10      	ldr	r3, [pc, #64]	; (15c68 <add_ascii_num_with_char+0x48>)
   15c26:	fba3 5301 	umull	r5, r3, r3, r1
   15c2a:	08db      	lsrs	r3, r3, #3
   15c2c:	461e      	mov	r6, r3
   15c2e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   15c32:	eba1 0343 	sub.w	r3, r1, r3, lsl #1
   15c36:	4625      	mov	r5, r4
   15c38:	3401      	adds	r4, #1
   15c3a:	3330      	adds	r3, #48	; 0x30
   15c3c:	702b      	strb	r3, [r5, #0]
        num /= 10;
   15c3e:	460b      	mov	r3, r1
   15c40:	4631      	mov	r1, r6
    } while (num);
   15c42:	2b09      	cmp	r3, #9
   15c44:	d8ee      	bhi.n	15c24 <add_ascii_num_with_char+0x4>
    s = str;
    str = p;
    --p;
   15c46:	462b      	mov	r3, r5
   15c48:	e005      	b.n	15c56 <add_ascii_num_with_char+0x36>
    /* Revers order of characters, to get correct number representation */
    while (s < p) {
       tmp = *s;
   15c4a:	7801      	ldrb	r1, [r0, #0]
       *s++ = *p;
   15c4c:	781e      	ldrb	r6, [r3, #0]
   15c4e:	f800 6b01 	strb.w	r6, [r0], #1
       *p-- = tmp;
   15c52:	f803 1901 	strb.w	r1, [r3], #-1
    while (s < p) {
   15c56:	4283      	cmp	r3, r0
   15c58:	d8f7      	bhi.n	15c4a <add_ascii_num_with_char+0x2a>
    }

    *str++ = c;
   15c5a:	7022      	strb	r2, [r4, #0]
    *str = '\0';
   15c5c:	2300      	movs	r3, #0
   15c5e:	7063      	strb	r3, [r4, #1]

    return str;
}
   15c60:	1ca8      	adds	r0, r5, #2
   15c62:	bc70      	pop	{r4, r5, r6}
   15c64:	4770      	bx	lr
   15c66:	bf00      	nop
   15c68:	cccccccd 	.word	0xcccccccd

00015c6c <console_handle_line>:
    esc_state &= ~ESC_ANSI;
}

static void
console_handle_line(void)
{
   15c6c:	b508      	push	{r3, lr}
    cur = 0;
   15c6e:	2300      	movs	r3, #0
   15c70:	4a08      	ldr	r2, [pc, #32]	; (15c94 <console_handle_line+0x28>)
   15c72:	8013      	strh	r3, [r2, #0]
    trailing_chars = 0;
   15c74:	4a08      	ldr	r2, [pc, #32]	; (15c98 <console_handle_line+0x2c>)
   15c76:	8013      	strh	r3, [r2, #0]
    os_eventq_put(lines_queue, current_line_ev);
   15c78:	4b08      	ldr	r3, [pc, #32]	; (15c9c <console_handle_line+0x30>)
   15c7a:	6819      	ldr	r1, [r3, #0]
   15c7c:	4b08      	ldr	r3, [pc, #32]	; (15ca0 <console_handle_line+0x34>)
   15c7e:	6818      	ldr	r0, [r3, #0]
   15c80:	f7ff f9a9 	bl	14fd6 <os_eventq_put>

#if MYNEWT_VAL(CONSOLE_COMPAT)
    if (console_compat_rx_cb) {
   15c84:	4b07      	ldr	r3, [pc, #28]	; (15ca4 <console_handle_line+0x38>)
   15c86:	681b      	ldr	r3, [r3, #0]
   15c88:	b103      	cbz	r3, 15c8c <console_handle_line+0x20>
        console_compat_rx_cb();
   15c8a:	4798      	blx	r3
    }
#endif

    current_line_ev = NULL;
   15c8c:	4b03      	ldr	r3, [pc, #12]	; (15c9c <console_handle_line+0x30>)
   15c8e:	2200      	movs	r2, #0
   15c90:	601a      	str	r2, [r3, #0]
}
   15c92:	bd08      	pop	{r3, pc}
   15c94:	10002228 	.word	0x10002228
   15c98:	10002242 	.word	0x10002242
   15c9c:	1000222c 	.word	0x1000222c
   15ca0:	10002238 	.word	0x10002238
   15ca4:	10002214 	.word	0x10002214

00015ca8 <console_filter_out>:
{
   15ca8:	b508      	push	{r3, lr}
    if (g_console_silence) {
   15caa:	4b0b      	ldr	r3, [pc, #44]	; (15cd8 <console_filter_out+0x30>)
   15cac:	781b      	ldrb	r3, [r3, #0]
   15cae:	b95b      	cbnz	r3, 15cc8 <console_filter_out+0x20>
    if (prompt_has_focus || g_is_output_nlip) {
   15cb0:	4b0a      	ldr	r3, [pc, #40]	; (15cdc <console_filter_out+0x34>)
   15cb2:	781b      	ldrb	r3, [r3, #0]
   15cb4:	b94b      	cbnz	r3, 15cca <console_filter_out+0x22>
    console_is_midline = c != '\n' && c != '\r';
   15cb6:	280a      	cmp	r0, #10
   15cb8:	d00c      	beq.n	15cd4 <console_filter_out+0x2c>
   15cba:	280d      	cmp	r0, #13
   15cbc:	d008      	beq.n	15cd0 <console_filter_out+0x28>
   15cbe:	2201      	movs	r2, #1
   15cc0:	4b07      	ldr	r3, [pc, #28]	; (15ce0 <console_filter_out+0x38>)
   15cc2:	601a      	str	r2, [r3, #0]
        c = console_out_nolock(c);
   15cc4:	f000 fd7c 	bl	167c0 <console_out_nolock>
}
   15cc8:	bd08      	pop	{r3, pc}
        return console_out_nolock(c);
   15cca:	f000 fd79 	bl	167c0 <console_out_nolock>
   15cce:	e7fb      	b.n	15cc8 <console_filter_out+0x20>
    console_is_midline = c != '\n' && c != '\r';
   15cd0:	2200      	movs	r2, #0
   15cd2:	e7f5      	b.n	15cc0 <console_filter_out+0x18>
   15cd4:	2200      	movs	r2, #0
   15cd6:	e7f3      	b.n	15cc0 <console_filter_out+0x18>
   15cd8:	10002235 	.word	0x10002235
   15cdc:	10002237 	.word	0x10002237
   15ce0:	10002218 	.word	0x10002218

00015ce4 <console_filter_write>:
{
   15ce4:	b570      	push	{r4, r5, r6, lr}
   15ce6:	4606      	mov	r6, r0
   15ce8:	460d      	mov	r5, r1
    for (i = 0; i < cnt; i++) {
   15cea:	2400      	movs	r4, #0
   15cec:	42ac      	cmp	r4, r5
   15cee:	da07      	bge.n	15d00 <console_filter_write+0x1c>
        if (console_filter_out((int)str[i]) == EOF) {
   15cf0:	5d30      	ldrb	r0, [r6, r4]
   15cf2:	f7ff ffd9 	bl	15ca8 <console_filter_out>
   15cf6:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   15cfa:	d001      	beq.n	15d00 <console_filter_write+0x1c>
    for (i = 0; i < cnt; i++) {
   15cfc:	3401      	adds	r4, #1
   15cfe:	e7f5      	b.n	15cec <console_filter_write+0x8>
}
   15d00:	bd70      	pop	{r4, r5, r6, pc}
	...

00015d04 <console_append_char>:
    return handled;
}

static int
console_append_char(char *line, uint8_t byte)
{
   15d04:	b508      	push	{r3, lr}
    if (cur + trailing_chars >= MYNEWT_VAL(CONSOLE_MAX_INPUT_LEN) - 1) {
   15d06:	4b0d      	ldr	r3, [pc, #52]	; (15d3c <console_append_char+0x38>)
   15d08:	881b      	ldrh	r3, [r3, #0]
   15d0a:	4a0d      	ldr	r2, [pc, #52]	; (15d40 <console_append_char+0x3c>)
   15d0c:	8812      	ldrh	r2, [r2, #0]
   15d0e:	4413      	add	r3, r2
   15d10:	2bfe      	cmp	r3, #254	; 0xfe
   15d12:	dc0e      	bgt.n	15d32 <console_append_char+0x2e>
        return 0;
    }

    line[cur + trailing_chars] = byte;
   15d14:	54c1      	strb	r1, [r0, r3]

    if (byte == '\0') {
   15d16:	b171      	cbz	r1, 15d36 <console_append_char+0x32>
        return 1;
    }

    if (echo) {
   15d18:	4b0a      	ldr	r3, [pc, #40]	; (15d44 <console_append_char+0x40>)
   15d1a:	681b      	ldr	r3, [r3, #0]
   15d1c:	b92b      	cbnz	r3, 15d2a <console_append_char+0x26>
        /* Echo back to console */
        console_switch_to_prompt();
        console_out_nolock(byte);
        console_switch_to_logs();
    }
    ++cur;
   15d1e:	4a07      	ldr	r2, [pc, #28]	; (15d3c <console_append_char+0x38>)
   15d20:	8813      	ldrh	r3, [r2, #0]
   15d22:	3301      	adds	r3, #1
   15d24:	8013      	strh	r3, [r2, #0]
    return 1;
   15d26:	2001      	movs	r0, #1
}
   15d28:	bd08      	pop	{r3, pc}
        console_out_nolock(byte);
   15d2a:	4608      	mov	r0, r1
   15d2c:	f000 fd48 	bl	167c0 <console_out_nolock>
        console_switch_to_logs();
   15d30:	e7f5      	b.n	15d1e <console_append_char+0x1a>
        return 0;
   15d32:	2000      	movs	r0, #0
   15d34:	e7f8      	b.n	15d28 <console_append_char+0x24>
        return 1;
   15d36:	2001      	movs	r0, #1
   15d38:	e7f6      	b.n	15d28 <console_append_char+0x24>
   15d3a:	bf00      	nop
   15d3c:	10002228 	.word	0x10002228
   15d40:	10002242 	.word	0x10002242
   15d44:	1000011c 	.word	0x1000011c

00015d48 <console_write_nolock>:
{
   15d48:	b570      	push	{r4, r5, r6, lr}
   15d4a:	4606      	mov	r6, r0
   15d4c:	460d      	mov	r5, r1
    for (i = 0; i < cnt; i++) {
   15d4e:	2400      	movs	r4, #0
   15d50:	42ac      	cmp	r4, r5
   15d52:	da07      	bge.n	15d64 <console_write_nolock+0x1c>
        if (console_out_nolock((int)str[i]) == EOF) {
   15d54:	5d30      	ldrb	r0, [r6, r4]
   15d56:	f000 fd33 	bl	167c0 <console_out_nolock>
   15d5a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   15d5e:	d001      	beq.n	15d64 <console_write_nolock+0x1c>
    for (i = 0; i < cnt; i++) {
   15d60:	3401      	adds	r4, #1
   15d62:	e7f5      	b.n	15d50 <console_write_nolock+0x8>
}
   15d64:	bd70      	pop	{r4, r5, r6, pc}
	...

00015d68 <handle_end>:
    if (trailing_chars) {
   15d68:	4b11      	ldr	r3, [pc, #68]	; (15db0 <handle_end+0x48>)
   15d6a:	8819      	ldrh	r1, [r3, #0]
   15d6c:	b901      	cbnz	r1, 15d70 <handle_end+0x8>
   15d6e:	4770      	bx	lr
{
   15d70:	b510      	push	{r4, lr}
   15d72:	b084      	sub	sp, #16
    char seq[14] = CSI;
   15d74:	f645 331b 	movw	r3, #23323	; 0x5b1b
   15d78:	9300      	str	r3, [sp, #0]
   15d7a:	2300      	movs	r3, #0
   15d7c:	9301      	str	r3, [sp, #4]
   15d7e:	9302      	str	r3, [sp, #8]
   15d80:	f8ad 300c 	strh.w	r3, [sp, #12]
    if (count) {
   15d84:	b949      	cbnz	r1, 15d9a <handle_end+0x32>
        cur += trailing_chars;
   15d86:	490b      	ldr	r1, [pc, #44]	; (15db4 <handle_end+0x4c>)
   15d88:	4a09      	ldr	r2, [pc, #36]	; (15db0 <handle_end+0x48>)
   15d8a:	880b      	ldrh	r3, [r1, #0]
   15d8c:	8810      	ldrh	r0, [r2, #0]
   15d8e:	4403      	add	r3, r0
   15d90:	800b      	strh	r3, [r1, #0]
        trailing_chars = 0;
   15d92:	2300      	movs	r3, #0
   15d94:	8013      	strh	r3, [r2, #0]
}
   15d96:	b004      	add	sp, #16
   15d98:	bd10      	pop	{r4, pc}
        p = add_ascii_num_with_char(seq + 2, count, 'C');
   15d9a:	466c      	mov	r4, sp
   15d9c:	2243      	movs	r2, #67	; 0x43
   15d9e:	f10d 0002 	add.w	r0, sp, #2
   15da2:	f7ff ff3d 	bl	15c20 <add_ascii_num_with_char>
        console_write_nolock(seq, p - seq);
   15da6:	1b01      	subs	r1, r0, r4
   15da8:	4620      	mov	r0, r4
   15daa:	f7ff ffcd 	bl	15d48 <console_write_nolock>
   15dae:	e7ea      	b.n	15d86 <handle_end+0x1e>
   15db0:	10002242 	.word	0x10002242
   15db4:	10002228 	.word	0x10002228

00015db8 <handle_home>:
    if (cur) {
   15db8:	4b11      	ldr	r3, [pc, #68]	; (15e00 <handle_home+0x48>)
   15dba:	8819      	ldrh	r1, [r3, #0]
   15dbc:	b901      	cbnz	r1, 15dc0 <handle_home+0x8>
   15dbe:	4770      	bx	lr
{
   15dc0:	b510      	push	{r4, lr}
   15dc2:	b084      	sub	sp, #16
    char seq[14] = CSI;
   15dc4:	f645 331b 	movw	r3, #23323	; 0x5b1b
   15dc8:	9300      	str	r3, [sp, #0]
   15dca:	2300      	movs	r3, #0
   15dcc:	9301      	str	r3, [sp, #4]
   15dce:	9302      	str	r3, [sp, #8]
   15dd0:	f8ad 300c 	strh.w	r3, [sp, #12]
    if (count) {
   15dd4:	b949      	cbnz	r1, 15dea <handle_home+0x32>
        trailing_chars += cur;
   15dd6:	490b      	ldr	r1, [pc, #44]	; (15e04 <handle_home+0x4c>)
   15dd8:	4a09      	ldr	r2, [pc, #36]	; (15e00 <handle_home+0x48>)
   15dda:	880b      	ldrh	r3, [r1, #0]
   15ddc:	8810      	ldrh	r0, [r2, #0]
   15dde:	4403      	add	r3, r0
   15de0:	800b      	strh	r3, [r1, #0]
        cur = 0;
   15de2:	2300      	movs	r3, #0
   15de4:	8013      	strh	r3, [r2, #0]
}
   15de6:	b004      	add	sp, #16
   15de8:	bd10      	pop	{r4, pc}
        p = add_ascii_num_with_char(seq + 2, count, 'D');
   15dea:	466c      	mov	r4, sp
   15dec:	2244      	movs	r2, #68	; 0x44
   15dee:	f10d 0002 	add.w	r0, sp, #2
   15df2:	f7ff ff15 	bl	15c20 <add_ascii_num_with_char>
        console_write_nolock(seq, p - seq);
   15df6:	1b01      	subs	r1, r0, r4
   15df8:	4620      	mov	r0, r4
   15dfa:	f7ff ffa5 	bl	15d48 <console_write_nolock>
   15dfe:	e7ea      	b.n	15dd6 <handle_home+0x1e>
   15e00:	10002228 	.word	0x10002228
   15e04:	10002242 	.word	0x10002242

00015e08 <del_char>:
{
   15e08:	b530      	push	{r4, r5, lr}
   15e0a:	b085      	sub	sp, #20
   15e0c:	4604      	mov	r4, r0
    left = trailing_chars;
   15e0e:	4b17      	ldr	r3, [pc, #92]	; (15e6c <del_char+0x64>)
   15e10:	881b      	ldrh	r3, [r3, #0]
    while (left-- > 1) {
   15e12:	1e5d      	subs	r5, r3, #1
   15e14:	2b01      	cmp	r3, #1
   15e16:	dd06      	ble.n	15e26 <del_char+0x1e>
        *pos = *(pos + 1);
   15e18:	7860      	ldrb	r0, [r4, #1]
   15e1a:	f804 0b01 	strb.w	r0, [r4], #1
        console_out_nolock(*(pos++));
   15e1e:	f000 fccf 	bl	167c0 <console_out_nolock>
    while (left-- > 1) {
   15e22:	462b      	mov	r3, r5
   15e24:	e7f5      	b.n	15e12 <del_char+0xa>
    if (trailing_chars) {
   15e26:	4b11      	ldr	r3, [pc, #68]	; (15e6c <del_char+0x64>)
   15e28:	881b      	ldrh	r3, [r3, #0]
   15e2a:	b90b      	cbnz	r3, 15e30 <del_char+0x28>
}
   15e2c:	b005      	add	sp, #20
   15e2e:	bd30      	pop	{r4, r5, pc}
        console_out_nolock(' ');
   15e30:	2020      	movs	r0, #32
   15e32:	f000 fcc5 	bl	167c0 <console_out_nolock>
        cursor_backward(trailing_chars);
   15e36:	4b0d      	ldr	r3, [pc, #52]	; (15e6c <del_char+0x64>)
   15e38:	8819      	ldrh	r1, [r3, #0]
    char seq[14] = CSI;
   15e3a:	f645 331b 	movw	r3, #23323	; 0x5b1b
   15e3e:	9300      	str	r3, [sp, #0]
   15e40:	2300      	movs	r3, #0
   15e42:	9301      	str	r3, [sp, #4]
   15e44:	9302      	str	r3, [sp, #8]
   15e46:	f8ad 300c 	strh.w	r3, [sp, #12]
    if (count) {
   15e4a:	b921      	cbnz	r1, 15e56 <del_char+0x4e>
        trailing_chars--;
   15e4c:	4a07      	ldr	r2, [pc, #28]	; (15e6c <del_char+0x64>)
   15e4e:	8813      	ldrh	r3, [r2, #0]
   15e50:	3b01      	subs	r3, #1
   15e52:	8013      	strh	r3, [r2, #0]
}
   15e54:	e7ea      	b.n	15e2c <del_char+0x24>
        p = add_ascii_num_with_char(seq + 2, count, 'D');
   15e56:	466c      	mov	r4, sp
   15e58:	2244      	movs	r2, #68	; 0x44
   15e5a:	f10d 0002 	add.w	r0, sp, #2
   15e5e:	f7ff fedf 	bl	15c20 <add_ascii_num_with_char>
        console_write_nolock(seq, p - seq);
   15e62:	1b01      	subs	r1, r0, r4
   15e64:	4620      	mov	r0, r4
   15e66:	f7ff ff6f 	bl	15d48 <console_write_nolock>
   15e6a:	e7ef      	b.n	15e4c <del_char+0x44>
   15e6c:	10002242 	.word	0x10002242

00015e70 <handle_delete>:
{
   15e70:	b508      	push	{r3, lr}
    if (trailing_chars) {
   15e72:	4b05      	ldr	r3, [pc, #20]	; (15e88 <handle_delete+0x18>)
   15e74:	881b      	ldrh	r3, [r3, #0]
   15e76:	b903      	cbnz	r3, 15e7a <handle_delete+0xa>
}
   15e78:	bd08      	pop	{r3, pc}
        del_char(&line[cur]);
   15e7a:	4b04      	ldr	r3, [pc, #16]	; (15e8c <handle_delete+0x1c>)
   15e7c:	881b      	ldrh	r3, [r3, #0]
   15e7e:	4418      	add	r0, r3
   15e80:	f7ff ffc2 	bl	15e08 <del_char>
}
   15e84:	e7f8      	b.n	15e78 <handle_delete+0x8>
   15e86:	bf00      	nop
   15e88:	10002242 	.word	0x10002242
   15e8c:	10002228 	.word	0x10002228

00015e90 <handle_ansi>:
{
   15e90:	4603      	mov	r3, r0
    if (esc_state & ESC_ANSI_FIRST) {
   15e92:	4a5e      	ldr	r2, [pc, #376]	; (1600c <handle_ansi+0x17c>)
   15e94:	6812      	ldr	r2, [r2, #0]
   15e96:	f012 0f04 	tst.w	r2, #4
   15e9a:	d025      	beq.n	15ee8 <handle_ansi+0x58>
        esc_state &= ~ESC_ANSI_FIRST;
   15e9c:	f022 0204 	bic.w	r2, r2, #4
   15ea0:	485a      	ldr	r0, [pc, #360]	; (1600c <handle_ansi+0x17c>)
   15ea2:	6002      	str	r2, [r0, #0]
        if (!isdigit(byte)) {
   15ea4:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   15ea8:	2809      	cmp	r0, #9
   15eaa:	d912      	bls.n	15ed2 <handle_ansi+0x42>
            ansi_val = 1;
   15eac:	4a58      	ldr	r2, [pc, #352]	; (16010 <handle_ansi+0x180>)
   15eae:	2001      	movs	r0, #1
   15eb0:	6010      	str	r0, [r2, #0]
{
   15eb2:	b510      	push	{r4, lr}
   15eb4:	b084      	sub	sp, #16
    switch (byte) {
   15eb6:	2b48      	cmp	r3, #72	; 0x48
   15eb8:	d840      	bhi.n	15f3c <handle_ansi+0xac>
   15eba:	2b43      	cmp	r3, #67	; 0x43
   15ebc:	f0c0 8093 	bcc.w	15fe6 <handle_ansi+0x156>
   15ec0:	3b43      	subs	r3, #67	; 0x43
   15ec2:	2b05      	cmp	r3, #5
   15ec4:	f200 808f 	bhi.w	15fe6 <handle_ansi+0x156>
   15ec8:	e8df f003 	tbb	[pc, r3]
   15ecc:	948d4668 	.word	0x948d4668
   15ed0:	8a8d      	.short	0x8a8d
        esc_state |= ESC_ANSI_VAL;
   15ed2:	f042 0208 	orr.w	r2, r2, #8
   15ed6:	494d      	ldr	r1, [pc, #308]	; (1600c <handle_ansi+0x17c>)
   15ed8:	600a      	str	r2, [r1, #0]
        ansi_val = byte - '0';
   15eda:	3b30      	subs	r3, #48	; 0x30
   15edc:	4a4c      	ldr	r2, [pc, #304]	; (16010 <handle_ansi+0x180>)
   15ede:	6013      	str	r3, [r2, #0]
        ansi_val_2 = 0;
   15ee0:	4b4c      	ldr	r3, [pc, #304]	; (16014 <handle_ansi+0x184>)
   15ee2:	2200      	movs	r2, #0
   15ee4:	601a      	str	r2, [r3, #0]
        return;
   15ee6:	4770      	bx	lr
    if (esc_state & ESC_ANSI_VAL) {
   15ee8:	f012 0f08 	tst.w	r2, #8
   15eec:	d0e1      	beq.n	15eb2 <handle_ansi+0x22>
        if (isdigit(byte)) {
   15eee:	3830      	subs	r0, #48	; 0x30
   15ef0:	2809      	cmp	r0, #9
   15ef2:	d906      	bls.n	15f02 <handle_ansi+0x72>
        if (byte == ';' && !(esc_state & ESC_ANSI_VAL_2)) {
   15ef4:	2b3b      	cmp	r3, #59	; 0x3b
   15ef6:	d019      	beq.n	15f2c <handle_ansi+0x9c>
        esc_state &= ~ESC_ANSI_VAL_2;
   15ef8:	f022 0218 	bic.w	r2, r2, #24
   15efc:	4843      	ldr	r0, [pc, #268]	; (1600c <handle_ansi+0x17c>)
   15efe:	6002      	str	r2, [r0, #0]
   15f00:	e7d7      	b.n	15eb2 <handle_ansi+0x22>
            if (esc_state & ESC_ANSI_VAL_2) {
   15f02:	f012 0f10 	tst.w	r2, #16
   15f06:	d008      	beq.n	15f1a <handle_ansi+0x8a>
                ansi_val_2 *= 10;
   15f08:	4942      	ldr	r1, [pc, #264]	; (16014 <handle_ansi+0x184>)
   15f0a:	680a      	ldr	r2, [r1, #0]
   15f0c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
                ansi_val_2 += byte - '0';
   15f10:	eb03 0342 	add.w	r3, r3, r2, lsl #1
   15f14:	3b30      	subs	r3, #48	; 0x30
   15f16:	600b      	str	r3, [r1, #0]
   15f18:	4770      	bx	lr
                ansi_val *= 10;
   15f1a:	493d      	ldr	r1, [pc, #244]	; (16010 <handle_ansi+0x180>)
   15f1c:	680a      	ldr	r2, [r1, #0]
   15f1e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
                ansi_val += byte - '0';
   15f22:	eb03 0342 	add.w	r3, r3, r2, lsl #1
   15f26:	3b30      	subs	r3, #48	; 0x30
   15f28:	600b      	str	r3, [r1, #0]
            return;
   15f2a:	4770      	bx	lr
        if (byte == ';' && !(esc_state & ESC_ANSI_VAL_2)) {
   15f2c:	f012 0f10 	tst.w	r2, #16
   15f30:	d1e2      	bne.n	15ef8 <handle_ansi+0x68>
            esc_state |= ESC_ANSI_VAL_2;
   15f32:	f042 0210 	orr.w	r2, r2, #16
   15f36:	4b35      	ldr	r3, [pc, #212]	; (1600c <handle_ansi+0x17c>)
   15f38:	601a      	str	r2, [r3, #0]
            return;
   15f3a:	4770      	bx	lr
    switch (byte) {
   15f3c:	2b7e      	cmp	r3, #126	; 0x7e
   15f3e:	d152      	bne.n	15fe6 <handle_ansi+0x156>
        switch (ansi_val) {
   15f40:	4b33      	ldr	r3, [pc, #204]	; (16010 <handle_ansi+0x180>)
   15f42:	681b      	ldr	r3, [r3, #0]
   15f44:	2b03      	cmp	r3, #3
   15f46:	d059      	beq.n	15ffc <handle_ansi+0x16c>
   15f48:	2b04      	cmp	r3, #4
   15f4a:	d05b      	beq.n	16004 <handle_ansi+0x174>
   15f4c:	2b01      	cmp	r3, #1
   15f4e:	d14a      	bne.n	15fe6 <handle_ansi+0x156>
            handle_home(line);
   15f50:	4608      	mov	r0, r1
   15f52:	f7ff ff31 	bl	15db8 <handle_home>
            break;
   15f56:	e046      	b.n	15fe6 <handle_ansi+0x156>
        if (ansi_val > cur) {
   15f58:	4b2f      	ldr	r3, [pc, #188]	; (16018 <handle_ansi+0x188>)
   15f5a:	881b      	ldrh	r3, [r3, #0]
   15f5c:	4a2c      	ldr	r2, [pc, #176]	; (16010 <handle_ansi+0x180>)
   15f5e:	6811      	ldr	r1, [r2, #0]
   15f60:	428b      	cmp	r3, r1
   15f62:	d340      	bcc.n	15fe6 <handle_ansi+0x156>
        trailing_chars += ansi_val;
   15f64:	b28a      	uxth	r2, r1
   15f66:	4c2d      	ldr	r4, [pc, #180]	; (1601c <handle_ansi+0x18c>)
   15f68:	8820      	ldrh	r0, [r4, #0]
   15f6a:	4410      	add	r0, r2
   15f6c:	8020      	strh	r0, [r4, #0]
        cur -= ansi_val;
   15f6e:	1a9b      	subs	r3, r3, r2
   15f70:	4a29      	ldr	r2, [pc, #164]	; (16018 <handle_ansi+0x188>)
   15f72:	8013      	strh	r3, [r2, #0]
    char seq[14] = CSI;
   15f74:	f645 331b 	movw	r3, #23323	; 0x5b1b
   15f78:	9300      	str	r3, [sp, #0]
   15f7a:	2300      	movs	r3, #0
   15f7c:	9301      	str	r3, [sp, #4]
   15f7e:	9302      	str	r3, [sp, #8]
   15f80:	f8ad 300c 	strh.w	r3, [sp, #12]
    if (count) {
   15f84:	b379      	cbz	r1, 15fe6 <handle_ansi+0x156>
        p = add_ascii_num_with_char(seq + 2, count, 'D');
   15f86:	466c      	mov	r4, sp
   15f88:	2244      	movs	r2, #68	; 0x44
   15f8a:	f10d 0002 	add.w	r0, sp, #2
   15f8e:	f7ff fe47 	bl	15c20 <add_ascii_num_with_char>
        console_write_nolock(seq, p - seq);
   15f92:	1b01      	subs	r1, r0, r4
   15f94:	4620      	mov	r0, r4
   15f96:	f7ff fed7 	bl	15d48 <console_write_nolock>
}
   15f9a:	e024      	b.n	15fe6 <handle_ansi+0x156>
        if (ansi_val > trailing_chars) {
   15f9c:	4b1f      	ldr	r3, [pc, #124]	; (1601c <handle_ansi+0x18c>)
   15f9e:	881b      	ldrh	r3, [r3, #0]
   15fa0:	4a1b      	ldr	r2, [pc, #108]	; (16010 <handle_ansi+0x180>)
   15fa2:	6811      	ldr	r1, [r2, #0]
   15fa4:	428b      	cmp	r3, r1
   15fa6:	d31e      	bcc.n	15fe6 <handle_ansi+0x156>
        trailing_chars -= ansi_val;
   15fa8:	b28a      	uxth	r2, r1
   15faa:	1a9b      	subs	r3, r3, r2
   15fac:	481b      	ldr	r0, [pc, #108]	; (1601c <handle_ansi+0x18c>)
   15fae:	8003      	strh	r3, [r0, #0]
        cur += ansi_val;
   15fb0:	4b19      	ldr	r3, [pc, #100]	; (16018 <handle_ansi+0x188>)
   15fb2:	8818      	ldrh	r0, [r3, #0]
   15fb4:	4402      	add	r2, r0
   15fb6:	801a      	strh	r2, [r3, #0]
    char seq[14] = CSI;
   15fb8:	f645 331b 	movw	r3, #23323	; 0x5b1b
   15fbc:	9300      	str	r3, [sp, #0]
   15fbe:	2300      	movs	r3, #0
   15fc0:	9301      	str	r3, [sp, #4]
   15fc2:	9302      	str	r3, [sp, #8]
   15fc4:	f8ad 300c 	strh.w	r3, [sp, #12]
    if (count) {
   15fc8:	b169      	cbz	r1, 15fe6 <handle_ansi+0x156>
        p = add_ascii_num_with_char(seq + 2, count, 'C');
   15fca:	466c      	mov	r4, sp
   15fcc:	2243      	movs	r2, #67	; 0x43
   15fce:	f10d 0002 	add.w	r0, sp, #2
   15fd2:	f7ff fe25 	bl	15c20 <add_ascii_num_with_char>
        console_write_nolock(seq, p - seq);
   15fd6:	1b01      	subs	r1, r0, r4
   15fd8:	4620      	mov	r0, r4
   15fda:	f7ff feb5 	bl	15d48 <console_write_nolock>
}
   15fde:	e002      	b.n	15fe6 <handle_ansi+0x156>
        handle_home(line);
   15fe0:	4608      	mov	r0, r1
   15fe2:	f7ff fee9 	bl	15db8 <handle_home>
    esc_state &= ~ESC_ANSI;
   15fe6:	4a09      	ldr	r2, [pc, #36]	; (1600c <handle_ansi+0x17c>)
   15fe8:	6813      	ldr	r3, [r2, #0]
   15fea:	f023 0302 	bic.w	r3, r3, #2
   15fee:	6013      	str	r3, [r2, #0]
}
   15ff0:	b004      	add	sp, #16
   15ff2:	bd10      	pop	{r4, pc}
        handle_end(line);
   15ff4:	4608      	mov	r0, r1
   15ff6:	f7ff feb7 	bl	15d68 <handle_end>
        break;
   15ffa:	e7f4      	b.n	15fe6 <handle_ansi+0x156>
            handle_delete(line);
   15ffc:	4608      	mov	r0, r1
   15ffe:	f7ff ff37 	bl	15e70 <handle_delete>
            break;
   16002:	e7f0      	b.n	15fe6 <handle_ansi+0x156>
            handle_end(line);
   16004:	4608      	mov	r0, r1
   16006:	f7ff feaf 	bl	15d68 <handle_end>
            break;
   1600a:	e7ec      	b.n	15fe6 <handle_ansi+0x156>
   1600c:	10002230 	.word	0x10002230
   16010:	100021f8 	.word	0x100021f8
   16014:	100021fc 	.word	0x100021fc
   16018:	10002228 	.word	0x10002228
   1601c:	10002242 	.word	0x10002242

00016020 <handle_backspace>:

static void
handle_backspace(char *line)
{
    if (cur > 0) {
   16020:	4b13      	ldr	r3, [pc, #76]	; (16070 <handle_backspace+0x50>)
   16022:	881b      	ldrh	r3, [r3, #0]
   16024:	b903      	cbnz	r3, 16028 <handle_backspace+0x8>
   16026:	4770      	bx	lr
{
   16028:	b530      	push	{r4, r5, lr}
   1602a:	b085      	sub	sp, #20
   1602c:	4604      	mov	r4, r0
    char seq[14] = CSI;
   1602e:	f645 331b 	movw	r3, #23323	; 0x5b1b
   16032:	9300      	str	r3, [sp, #0]
   16034:	2300      	movs	r3, #0
   16036:	9301      	str	r3, [sp, #4]
   16038:	9302      	str	r3, [sp, #8]
   1603a:	f8ad 300c 	strh.w	r3, [sp, #12]
        p = add_ascii_num_with_char(seq + 2, count, 'D');
   1603e:	466d      	mov	r5, sp
   16040:	2244      	movs	r2, #68	; 0x44
   16042:	2101      	movs	r1, #1
   16044:	f10d 0002 	add.w	r0, sp, #2
   16048:	f7ff fdea 	bl	15c20 <add_ascii_num_with_char>
        console_write_nolock(seq, p - seq);
   1604c:	1b41      	subs	r1, r0, r5
   1604e:	4628      	mov	r0, r5
   16050:	f7ff fe7a 	bl	15d48 <console_write_nolock>
        cursor_backward(1);
        cur--;
   16054:	4a06      	ldr	r2, [pc, #24]	; (16070 <handle_backspace+0x50>)
   16056:	8813      	ldrh	r3, [r2, #0]
   16058:	3b01      	subs	r3, #1
   1605a:	b29b      	uxth	r3, r3
   1605c:	8013      	strh	r3, [r2, #0]
        trailing_chars++;
   1605e:	4905      	ldr	r1, [pc, #20]	; (16074 <handle_backspace+0x54>)
   16060:	880a      	ldrh	r2, [r1, #0]
   16062:	3201      	adds	r2, #1
   16064:	800a      	strh	r2, [r1, #0]
        del_char(&line[cur]);
   16066:	18e0      	adds	r0, r4, r3
   16068:	f7ff fece 	bl	15e08 <del_char>
    }
}
   1606c:	b005      	add	sp, #20
   1606e:	bd30      	pop	{r4, r5, pc}
   16070:	10002228 	.word	0x10002228
   16074:	10002242 	.word	0x10002242

00016078 <console_clear_line>:
{
   16078:	b510      	push	{r4, lr}
   1607a:	b084      	sub	sp, #16
    if (cur) {
   1607c:	4b13      	ldr	r3, [pc, #76]	; (160cc <console_clear_line+0x54>)
   1607e:	8819      	ldrh	r1, [r3, #0]
   16080:	b979      	cbnz	r1, 160a2 <console_clear_line+0x2a>
    cur = 0;
   16082:	2300      	movs	r3, #0
   16084:	4a11      	ldr	r2, [pc, #68]	; (160cc <console_clear_line+0x54>)
   16086:	8013      	strh	r3, [r2, #0]
    trailing_chars = 0;
   16088:	4a11      	ldr	r2, [pc, #68]	; (160d0 <console_clear_line+0x58>)
   1608a:	8013      	strh	r3, [r2, #0]
    console_out_nolock(ESC);
   1608c:	201b      	movs	r0, #27
   1608e:	f000 fb97 	bl	167c0 <console_out_nolock>
    console_out_nolock('[');
   16092:	205b      	movs	r0, #91	; 0x5b
   16094:	f000 fb94 	bl	167c0 <console_out_nolock>
    console_out_nolock('K');
   16098:	204b      	movs	r0, #75	; 0x4b
   1609a:	f000 fb91 	bl	167c0 <console_out_nolock>
}
   1609e:	b004      	add	sp, #16
   160a0:	bd10      	pop	{r4, pc}
    char seq[14] = CSI;
   160a2:	f645 331b 	movw	r3, #23323	; 0x5b1b
   160a6:	9300      	str	r3, [sp, #0]
   160a8:	2300      	movs	r3, #0
   160aa:	9301      	str	r3, [sp, #4]
   160ac:	9302      	str	r3, [sp, #8]
   160ae:	f8ad 300c 	strh.w	r3, [sp, #12]
    if (count) {
   160b2:	2900      	cmp	r1, #0
   160b4:	d0e5      	beq.n	16082 <console_clear_line+0xa>
        p = add_ascii_num_with_char(seq + 2, count, 'D');
   160b6:	466c      	mov	r4, sp
   160b8:	2244      	movs	r2, #68	; 0x44
   160ba:	f10d 0002 	add.w	r0, sp, #2
   160be:	f7ff fdaf 	bl	15c20 <add_ascii_num_with_char>
        console_write_nolock(seq, p - seq);
   160c2:	1b01      	subs	r1, r0, r4
   160c4:	4620      	mov	r0, r4
   160c6:	f7ff fe3f 	bl	15d48 <console_write_nolock>
}
   160ca:	e7da      	b.n	16082 <console_clear_line+0xa>
   160cc:	10002228 	.word	0x10002228
   160d0:	10002242 	.word	0x10002242

000160d4 <insert_char>:
        cur + trailing_chars >= MYNEWT_VAL(CONSOLE_MAX_INPUT_LEN) - 1) {
   160d4:	4b26      	ldr	r3, [pc, #152]	; (16170 <insert_char+0x9c>)
   160d6:	881b      	ldrh	r3, [r3, #0]
   160d8:	4a26      	ldr	r2, [pc, #152]	; (16174 <insert_char+0xa0>)
   160da:	8812      	ldrh	r2, [r2, #0]
   160dc:	4413      	add	r3, r2
    if ((!MYNEWT_VAL(CONSOLE_HISTORY_AUTO_SEARCH) || !trailing_selection) &&
   160de:	2bfe      	cmp	r3, #254	; 0xfe
   160e0:	dc44      	bgt.n	1616c <insert_char+0x98>
{
   160e2:	b570      	push	{r4, r5, r6, lr}
   160e4:	b084      	sub	sp, #16
   160e6:	4604      	mov	r4, r0
   160e8:	460e      	mov	r6, r1
    if (echo) {
   160ea:	4b23      	ldr	r3, [pc, #140]	; (16178 <insert_char+0xa4>)
   160ec:	681b      	ldr	r3, [r3, #0]
   160ee:	b95b      	cbnz	r3, 16108 <insert_char+0x34>
    ++cur;
   160f0:	4a1f      	ldr	r2, [pc, #124]	; (16170 <insert_char+0x9c>)
   160f2:	8813      	ldrh	r3, [r2, #0]
   160f4:	3301      	adds	r3, #1
   160f6:	8013      	strh	r3, [r2, #0]
    if (trailing_chars == 0) {
   160f8:	4b1e      	ldr	r3, [pc, #120]	; (16174 <insert_char+0xa0>)
   160fa:	881b      	ldrh	r3, [r3, #0]
   160fc:	b903      	cbnz	r3, 16100 <insert_char+0x2c>
        *pos = c;
   160fe:	7026      	strb	r6, [r4, #0]
    tmp = *pos;
   16100:	7825      	ldrb	r5, [r4, #0]
    *(pos++) = c;
   16102:	f804 6b01 	strb.w	r6, [r4], #1
    while (end-- > 0) {
   16106:	e00d      	b.n	16124 <insert_char+0x50>
        console_out_nolock(c);
   16108:	4608      	mov	r0, r1
   1610a:	f000 fb59 	bl	167c0 <console_out_nolock>
   1610e:	e7ef      	b.n	160f0 <insert_char+0x1c>
            console_out_nolock(tmp);
   16110:	4628      	mov	r0, r5
   16112:	f000 fb55 	bl	167c0 <console_out_nolock>
        c = *pos;
   16116:	7822      	ldrb	r2, [r4, #0]
        *(pos++) = tmp;
   16118:	4620      	mov	r0, r4
   1611a:	f800 5b01 	strb.w	r5, [r0], #1
    while (end-- > 0) {
   1611e:	4633      	mov	r3, r6
        tmp = c;
   16120:	4615      	mov	r5, r2
        *(pos++) = tmp;
   16122:	4604      	mov	r4, r0
    while (end-- > 0) {
   16124:	1e5e      	subs	r6, r3, #1
   16126:	2b00      	cmp	r3, #0
   16128:	dd04      	ble.n	16134 <insert_char+0x60>
        if (echo) {
   1612a:	4b13      	ldr	r3, [pc, #76]	; (16178 <insert_char+0xa4>)
   1612c:	681b      	ldr	r3, [r3, #0]
   1612e:	2b00      	cmp	r3, #0
   16130:	d0f1      	beq.n	16116 <insert_char+0x42>
   16132:	e7ed      	b.n	16110 <insert_char+0x3c>
    if (echo) {
   16134:	4b10      	ldr	r3, [pc, #64]	; (16178 <insert_char+0xa4>)
   16136:	681b      	ldr	r3, [r3, #0]
   16138:	b90b      	cbnz	r3, 1613e <insert_char+0x6a>
}
   1613a:	b004      	add	sp, #16
   1613c:	bd70      	pop	{r4, r5, r6, pc}
        cursor_backward(trailing_chars);
   1613e:	4b0d      	ldr	r3, [pc, #52]	; (16174 <insert_char+0xa0>)
   16140:	8819      	ldrh	r1, [r3, #0]
    char seq[14] = CSI;
   16142:	f645 331b 	movw	r3, #23323	; 0x5b1b
   16146:	9300      	str	r3, [sp, #0]
   16148:	2300      	movs	r3, #0
   1614a:	9301      	str	r3, [sp, #4]
   1614c:	9302      	str	r3, [sp, #8]
   1614e:	f8ad 300c 	strh.w	r3, [sp, #12]
    if (count) {
   16152:	2900      	cmp	r1, #0
   16154:	d0f1      	beq.n	1613a <insert_char+0x66>
        p = add_ascii_num_with_char(seq + 2, count, 'D');
   16156:	466c      	mov	r4, sp
   16158:	2244      	movs	r2, #68	; 0x44
   1615a:	f10d 0002 	add.w	r0, sp, #2
   1615e:	f7ff fd5f 	bl	15c20 <add_ascii_num_with_char>
        console_write_nolock(seq, p - seq);
   16162:	1b01      	subs	r1, r0, r4
   16164:	4620      	mov	r0, r4
   16166:	f7ff fdef 	bl	15d48 <console_write_nolock>
}
   1616a:	e7e6      	b.n	1613a <insert_char+0x66>
   1616c:	4770      	bx	lr
   1616e:	bf00      	nop
   16170:	10002228 	.word	0x10002228
   16174:	10002242 	.word	0x10002242
   16178:	1000011c 	.word	0x1000011c

0001617c <console_echo>:
    echo = on;
   1617c:	4b01      	ldr	r3, [pc, #4]	; (16184 <console_echo+0x8>)
   1617e:	6018      	str	r0, [r3, #0]
}
   16180:	4770      	bx	lr
   16182:	bf00      	nop
   16184:	1000011c 	.word	0x1000011c

00016188 <console_nlip_enable_echo>:
{
   16188:	b508      	push	{r3, lr}
    console_echo(1);
   1618a:	2001      	movs	r0, #1
   1618c:	f7ff fff6 	bl	1617c <console_echo>
}
   16190:	bd08      	pop	{r3, pc}

00016192 <console_nlip_disable_echo>:
{
   16192:	b508      	push	{r3, lr}
    console_echo(0);
   16194:	2000      	movs	r0, #0
   16196:	f7ff fff1 	bl	1617c <console_echo>
}
   1619a:	bd08      	pop	{r3, pc}

0001619c <handle_nlip>:
{
   1619c:	b570      	push	{r4, r5, r6, lr}
   1619e:	4604      	mov	r4, r0
    input = current_line_ev->ev_arg;
   161a0:	4b3b      	ldr	r3, [pc, #236]	; (16290 <handle_nlip+0xf4>)
   161a2:	681b      	ldr	r3, [r3, #0]
   161a4:	689d      	ldr	r5, [r3, #8]
    switch (nlip_state) {
   161a6:	4b3b      	ldr	r3, [pc, #236]	; (16294 <handle_nlip+0xf8>)
   161a8:	681b      	ldr	r3, [r3, #0]
   161aa:	3b04      	subs	r3, #4
   161ac:	2b10      	cmp	r3, #16
   161ae:	d852      	bhi.n	16256 <handle_nlip+0xba>
   161b0:	e8df f003 	tbb	[pc, r3]
   161b4:	511f5138 	.word	0x511f5138
   161b8:	51510951 	.word	0x51510951
   161bc:	51515151 	.word	0x51515151
   161c0:	51515151 	.word	0x51515151
   161c4:	09          	.byte	0x09
   161c5:	00          	.byte	0x00
        insert_char(&input->line[cur], byte);
   161c6:	4b34      	ldr	r3, [pc, #208]	; (16298 <handle_nlip+0xfc>)
   161c8:	8818      	ldrh	r0, [r3, #0]
   161ca:	4621      	mov	r1, r4
   161cc:	4428      	add	r0, r5
   161ce:	f7ff ff81 	bl	160d4 <insert_char>
        if (byte == '\n') {
   161d2:	2c0a      	cmp	r4, #10
   161d4:	d001      	beq.n	161da <handle_nlip+0x3e>
    handled = 1;
   161d6:	2001      	movs	r0, #1
}
   161d8:	bd70      	pop	{r4, r5, r6, pc}
            input->line[cur] = '\0';
   161da:	4b2f      	ldr	r3, [pc, #188]	; (16298 <handle_nlip+0xfc>)
   161dc:	881b      	ldrh	r3, [r3, #0]
   161de:	2400      	movs	r4, #0
   161e0:	54ec      	strb	r4, [r5, r3]
            console_nlip_enable_echo();
   161e2:	f7ff ffd1 	bl	16188 <console_nlip_enable_echo>
            nlip_state = 0;
   161e6:	4b2b      	ldr	r3, [pc, #172]	; (16294 <handle_nlip+0xf8>)
   161e8:	601c      	str	r4, [r3, #0]
            console_handle_line();
   161ea:	f7ff fd3f 	bl	15c6c <console_handle_line>
    handled = 1;
   161ee:	2001      	movs	r0, #1
   161f0:	e7f2      	b.n	161d8 <handle_nlip+0x3c>
        if (byte == CONSOLE_NLIP_PKT_START2) {
   161f2:	2809      	cmp	r0, #9
   161f4:	d005      	beq.n	16202 <handle_nlip+0x66>
            nlip_state = 0;
   161f6:	4b27      	ldr	r3, [pc, #156]	; (16294 <handle_nlip+0xf8>)
   161f8:	2200      	movs	r2, #0
   161fa:	601a      	str	r2, [r3, #0]
            handled = g_console_ignore_non_nlip;
   161fc:	4b27      	ldr	r3, [pc, #156]	; (1629c <handle_nlip+0x100>)
   161fe:	7818      	ldrb	r0, [r3, #0]
   16200:	e7ea      	b.n	161d8 <handle_nlip+0x3c>
            nlip_state = NLIP_PKT_START2;
   16202:	4b24      	ldr	r3, [pc, #144]	; (16294 <handle_nlip+0xf8>)
   16204:	6018      	str	r0, [r3, #0]
            console_nlip_disable_echo();
   16206:	f7ff ffc4 	bl	16192 <console_nlip_disable_echo>
            insert_char(&input->line[cur], CONSOLE_NLIP_PKT_START1);
   1620a:	4e23      	ldr	r6, [pc, #140]	; (16298 <handle_nlip+0xfc>)
   1620c:	8830      	ldrh	r0, [r6, #0]
   1620e:	2106      	movs	r1, #6
   16210:	4428      	add	r0, r5
   16212:	f7ff ff5f 	bl	160d4 <insert_char>
            insert_char(&input->line[cur], CONSOLE_NLIP_PKT_START2);
   16216:	8830      	ldrh	r0, [r6, #0]
   16218:	4621      	mov	r1, r4
   1621a:	4428      	add	r0, r5
   1621c:	f7ff ff5a 	bl	160d4 <insert_char>
    handled = 1;
   16220:	2001      	movs	r0, #1
   16222:	e7d9      	b.n	161d8 <handle_nlip+0x3c>
        if (byte == CONSOLE_NLIP_DATA_START2) {
   16224:	2814      	cmp	r0, #20
   16226:	d005      	beq.n	16234 <handle_nlip+0x98>
            nlip_state = 0;
   16228:	4b1a      	ldr	r3, [pc, #104]	; (16294 <handle_nlip+0xf8>)
   1622a:	2200      	movs	r2, #0
   1622c:	601a      	str	r2, [r3, #0]
            handled = g_console_ignore_non_nlip;
   1622e:	4b1b      	ldr	r3, [pc, #108]	; (1629c <handle_nlip+0x100>)
   16230:	7818      	ldrb	r0, [r3, #0]
   16232:	e7d1      	b.n	161d8 <handle_nlip+0x3c>
            nlip_state = NLIP_DATA_START2;
   16234:	4b17      	ldr	r3, [pc, #92]	; (16294 <handle_nlip+0xf8>)
   16236:	6018      	str	r0, [r3, #0]
            console_nlip_disable_echo();
   16238:	f7ff ffab 	bl	16192 <console_nlip_disable_echo>
            insert_char(&input->line[cur], CONSOLE_NLIP_DATA_START1);
   1623c:	4e16      	ldr	r6, [pc, #88]	; (16298 <handle_nlip+0xfc>)
   1623e:	8830      	ldrh	r0, [r6, #0]
   16240:	2104      	movs	r1, #4
   16242:	4428      	add	r0, r5
   16244:	f7ff ff46 	bl	160d4 <insert_char>
            insert_char(&input->line[cur], CONSOLE_NLIP_DATA_START2);
   16248:	8830      	ldrh	r0, [r6, #0]
   1624a:	4621      	mov	r1, r4
   1624c:	4428      	add	r0, r5
   1624e:	f7ff ff41 	bl	160d4 <insert_char>
    handled = 1;
   16252:	2001      	movs	r0, #1
   16254:	e7c0      	b.n	161d8 <handle_nlip+0x3c>
        if (byte == CONSOLE_NLIP_DATA_START1) {
   16256:	2804      	cmp	r0, #4
   16258:	d00a      	beq.n	16270 <handle_nlip+0xd4>
        } else if (byte == CONSOLE_NLIP_PKT_START1) {
   1625a:	2806      	cmp	r0, #6
   1625c:	d00d      	beq.n	1627a <handle_nlip+0xde>
            handled = g_console_ignore_non_nlip && byte != '\r' && byte != '\n';
   1625e:	4b0f      	ldr	r3, [pc, #60]	; (1629c <handle_nlip+0x100>)
   16260:	781b      	ldrb	r3, [r3, #0]
   16262:	b18b      	cbz	r3, 16288 <handle_nlip+0xec>
   16264:	280d      	cmp	r0, #13
   16266:	d011      	beq.n	1628c <handle_nlip+0xf0>
   16268:	280a      	cmp	r0, #10
   1626a:	d00b      	beq.n	16284 <handle_nlip+0xe8>
   1626c:	2001      	movs	r0, #1
    return handled;
   1626e:	e7b3      	b.n	161d8 <handle_nlip+0x3c>
            nlip_state = NLIP_DATA_START1;
   16270:	4b08      	ldr	r3, [pc, #32]	; (16294 <handle_nlip+0xf8>)
   16272:	2204      	movs	r2, #4
   16274:	601a      	str	r2, [r3, #0]
    handled = 1;
   16276:	2001      	movs	r0, #1
   16278:	e7ae      	b.n	161d8 <handle_nlip+0x3c>
            nlip_state = NLIP_PKT_START1;
   1627a:	4b06      	ldr	r3, [pc, #24]	; (16294 <handle_nlip+0xf8>)
   1627c:	2206      	movs	r2, #6
   1627e:	601a      	str	r2, [r3, #0]
    handled = 1;
   16280:	2001      	movs	r0, #1
   16282:	e7a9      	b.n	161d8 <handle_nlip+0x3c>
            handled = g_console_ignore_non_nlip && byte != '\r' && byte != '\n';
   16284:	2000      	movs	r0, #0
   16286:	e7a7      	b.n	161d8 <handle_nlip+0x3c>
   16288:	2000      	movs	r0, #0
   1628a:	e7a5      	b.n	161d8 <handle_nlip+0x3c>
   1628c:	2000      	movs	r0, #0
   1628e:	e7a3      	b.n	161d8 <handle_nlip+0x3c>
   16290:	1000222c 	.word	0x1000222c
   16294:	1000223c 	.word	0x1000223c
   16298:	10002228 	.word	0x10002228
   1629c:	10002234 	.word	0x10002234

000162a0 <console_lock>:
{
   162a0:	b508      	push	{r3, lr}
#endif

static inline int
os_arch_in_isr(void)
{
    return (SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk) != 0;
   162a2:	4b0a      	ldr	r3, [pc, #40]	; (162cc <console_lock+0x2c>)
   162a4:	685b      	ldr	r3, [r3, #4]
   162a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
    if (os_arch_in_isr()) {
   162aa:	b133      	cbz	r3, 162ba <console_lock+0x1a>
 *
 * @return number of times lock was called from current task
 */
static inline uint16_t os_mutex_get_level(struct os_mutex *mu)
{
    return mu->mu_level;
   162ac:	4b08      	ldr	r3, [pc, #32]	; (162d0 <console_lock+0x30>)
   162ae:	88db      	ldrh	r3, [r3, #6]
        if (os_mutex_get_level(&console_write_lock)) {
   162b0:	b90b      	cbnz	r3, 162b6 <console_lock+0x16>
    int rc = OS_OK;
   162b2:	2000      	movs	r0, #0
   162b4:	e007      	b.n	162c6 <console_lock+0x26>
            rc = OS_EBUSY;
   162b6:	200b      	movs	r0, #11
        goto end;
   162b8:	e005      	b.n	162c6 <console_lock+0x26>
    rc = os_mutex_pend(&console_write_lock, timeout);
   162ba:	4601      	mov	r1, r0
   162bc:	4804      	ldr	r0, [pc, #16]	; (162d0 <console_lock+0x30>)
   162be:	f7ff f819 	bl	152f4 <os_mutex_pend>
    if (rc == OS_NOT_STARTED) {
   162c2:	2809      	cmp	r0, #9
   162c4:	d000      	beq.n	162c8 <console_lock+0x28>
}
   162c6:	bd08      	pop	{r3, pc}
        rc = OS_OK;
   162c8:	2000      	movs	r0, #0
    return rc;
   162ca:	e7fc      	b.n	162c6 <console_lock+0x26>
   162cc:	e000ed00 	.word	0xe000ed00
   162d0:	1000221c 	.word	0x1000221c

000162d4 <console_unlock>:
{
   162d4:	b508      	push	{r3, lr}
   162d6:	4b0c      	ldr	r3, [pc, #48]	; (16308 <console_unlock+0x34>)
   162d8:	685b      	ldr	r3, [r3, #4]
   162da:	f3c3 0308 	ubfx	r3, r3, #0, #9
    if (os_arch_in_isr()) {
   162de:	b10b      	cbz	r3, 162e4 <console_unlock+0x10>
    int rc = OS_OK;
   162e0:	2000      	movs	r0, #0
}
   162e2:	bd08      	pop	{r3, pc}
    rc = os_mutex_release(&console_write_lock);
   162e4:	4809      	ldr	r0, [pc, #36]	; (1630c <console_unlock+0x38>)
   162e6:	f7fe ffa5 	bl	15234 <os_mutex_release>
    assert(rc == OS_OK || rc == OS_NOT_STARTED);
   162ea:	2800      	cmp	r0, #0
   162ec:	d0f9      	beq.n	162e2 <console_unlock+0xe>
   162ee:	2809      	cmp	r0, #9
   162f0:	d0f7      	beq.n	162e2 <console_unlock+0xe>
   162f2:	f7fe f99b 	bl	1462c <hal_debugger_connected>
   162f6:	b100      	cbz	r0, 162fa <console_unlock+0x26>
   162f8:	be01      	bkpt	0x0001
   162fa:	2300      	movs	r3, #0
   162fc:	461a      	mov	r2, r3
   162fe:	4619      	mov	r1, r3
   16300:	4618      	mov	r0, r3
   16302:	f7fe fba1 	bl	14a48 <__assert_func>
   16306:	bf00      	nop
   16308:	e000ed00 	.word	0xe000ed00
   1630c:	1000221c 	.word	0x1000221c

00016310 <console_write>:
{
   16310:	b538      	push	{r3, r4, r5, lr}
   16312:	4605      	mov	r5, r0
   16314:	460c      	mov	r4, r1
    if (console_lock(timeout) != OS_OK) {
   16316:	2080      	movs	r0, #128	; 0x80
   16318:	f7ff ffc2 	bl	162a0 <console_lock>
   1631c:	b9e0      	cbnz	r0, 16358 <console_write+0x48>
    if (cnt >= 2 && str[0] == CONSOLE_NLIP_DATA_START1 &&
   1631e:	2c01      	cmp	r4, #1
   16320:	dd02      	ble.n	16328 <console_write+0x18>
   16322:	782b      	ldrb	r3, [r5, #0]
   16324:	2b04      	cmp	r3, #4
   16326:	d018      	beq.n	1635a <console_write+0x4a>
    if (cnt >= 3 && str[1] == CONSOLE_NLIP_PKT_START1 &&
   16328:	2c02      	cmp	r4, #2
   1632a:	dd02      	ble.n	16332 <console_write+0x22>
   1632c:	786b      	ldrb	r3, [r5, #1]
   1632e:	2b06      	cmp	r3, #6
   16330:	d01a      	beq.n	16368 <console_write+0x58>
    if (!g_is_output_nlip && g_console_silence_non_nlip) {
   16332:	4b13      	ldr	r3, [pc, #76]	; (16380 <console_write+0x70>)
   16334:	781b      	ldrb	r3, [r3, #0]
   16336:	b913      	cbnz	r3, 1633e <console_write+0x2e>
   16338:	4b12      	ldr	r3, [pc, #72]	; (16384 <console_write+0x74>)
   1633a:	781b      	ldrb	r3, [r3, #0]
   1633c:	b91b      	cbnz	r3, 16346 <console_write+0x36>
    console_filter_write(str, cnt);
   1633e:	4621      	mov	r1, r4
   16340:	4628      	mov	r0, r5
   16342:	f7ff fccf 	bl	15ce4 <console_filter_write>
    if (cnt > 0 && str[cnt - 1] == '\n') {
   16346:	2c00      	cmp	r4, #0
   16348:	dd04      	ble.n	16354 <console_write+0x44>
   1634a:	1928      	adds	r0, r5, r4
   1634c:	f810 3c01 	ldrb.w	r3, [r0, #-1]
   16350:	2b0a      	cmp	r3, #10
   16352:	d010      	beq.n	16376 <console_write+0x66>
    (void)console_unlock();
   16354:	f7ff ffbe 	bl	162d4 <console_unlock>
}
   16358:	bd38      	pop	{r3, r4, r5, pc}
        str[1] == CONSOLE_NLIP_DATA_START2) {
   1635a:	786b      	ldrb	r3, [r5, #1]
    if (cnt >= 2 && str[0] == CONSOLE_NLIP_DATA_START1 &&
   1635c:	2b14      	cmp	r3, #20
   1635e:	d1e3      	bne.n	16328 <console_write+0x18>
        g_is_output_nlip = 1;
   16360:	4b07      	ldr	r3, [pc, #28]	; (16380 <console_write+0x70>)
   16362:	2201      	movs	r2, #1
   16364:	701a      	strb	r2, [r3, #0]
   16366:	e7df      	b.n	16328 <console_write+0x18>
        str[2] == CONSOLE_NLIP_PKT_START2) {
   16368:	78ab      	ldrb	r3, [r5, #2]
    if (cnt >= 3 && str[1] == CONSOLE_NLIP_PKT_START1 &&
   1636a:	2b09      	cmp	r3, #9
   1636c:	d1e1      	bne.n	16332 <console_write+0x22>
        g_is_output_nlip = 1;
   1636e:	4b04      	ldr	r3, [pc, #16]	; (16380 <console_write+0x70>)
   16370:	2201      	movs	r2, #1
   16372:	701a      	strb	r2, [r3, #0]
   16374:	e7dd      	b.n	16332 <console_write+0x22>
        g_is_output_nlip = 0;
   16376:	4b02      	ldr	r3, [pc, #8]	; (16380 <console_write+0x70>)
   16378:	2200      	movs	r2, #0
   1637a:	701a      	strb	r2, [r3, #0]
   1637c:	e7ea      	b.n	16354 <console_write+0x44>
   1637e:	bf00      	nop
   16380:	10002237 	.word	0x10002237
   16384:	10002236 	.word	0x10002236

00016388 <console_blocking_mode>:
{
   16388:	b508      	push	{r3, lr}
    uart_console_blocking_mode();
   1638a:	f000 fa03 	bl	16794 <uart_console_blocking_mode>
}
   1638e:	bd08      	pop	{r3, pc}

00016390 <console_handle_char>:

int
console_handle_char(uint8_t byte)
{
   16390:	b570      	push	{r4, r5, r6, lr}
    return 0;
#endif
    struct console_input *input;
    static char prev_endl = '\0';

    if (!lines_queue) {
   16392:	4b57      	ldr	r3, [pc, #348]	; (164f0 <console_handle_char+0x160>)
   16394:	681b      	ldr	r3, [r3, #0]
   16396:	2b00      	cmp	r3, #0
   16398:	f000 80a5 	beq.w	164e6 <console_handle_char+0x156>
   1639c:	4604      	mov	r4, r0
        return 0;
    }

    if (!current_line_ev) {
   1639e:	4b55      	ldr	r3, [pc, #340]	; (164f4 <console_handle_char+0x164>)
   163a0:	681b      	ldr	r3, [r3, #0]
   163a2:	b14b      	cbz	r3, 163b8 <console_handle_char+0x28>
        if (!current_line_ev) {
            rx_stalled = true;
            return -1;
        }
    }
    input = current_line_ev->ev_arg;
   163a4:	4b53      	ldr	r3, [pc, #332]	; (164f4 <console_handle_char+0x164>)
   163a6:	681b      	ldr	r3, [r3, #0]
   163a8:	689e      	ldr	r6, [r3, #8]

    if (handle_nlip(byte)) {
   163aa:	4620      	mov	r0, r4
   163ac:	f7ff fef6 	bl	1619c <handle_nlip>
   163b0:	b178      	cbz	r0, 163d2 <console_handle_char+0x42>
        return 0;
   163b2:	2500      	movs	r5, #0
    }
unlock:
    (void)console_unlock();

    return 0;
}
   163b4:	4628      	mov	r0, r5
   163b6:	bd70      	pop	{r4, r5, r6, pc}
        current_line_ev = os_eventq_get_no_wait(&avail_queue);
   163b8:	484f      	ldr	r0, [pc, #316]	; (164f8 <console_handle_char+0x168>)
   163ba:	f7fe fe44 	bl	15046 <os_eventq_get_no_wait>
   163be:	4b4d      	ldr	r3, [pc, #308]	; (164f4 <console_handle_char+0x164>)
   163c0:	6018      	str	r0, [r3, #0]
        if (!current_line_ev) {
   163c2:	2800      	cmp	r0, #0
   163c4:	d1ee      	bne.n	163a4 <console_handle_char+0x14>
            rx_stalled = true;
   163c6:	4b4d      	ldr	r3, [pc, #308]	; (164fc <console_handle_char+0x16c>)
   163c8:	2201      	movs	r2, #1
   163ca:	701a      	strb	r2, [r3, #0]
            return -1;
   163cc:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   163d0:	e7f0      	b.n	163b4 <console_handle_char+0x24>
    if (console_lock(1000)) {
   163d2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   163d6:	f7ff ff63 	bl	162a0 <console_lock>
   163da:	4605      	mov	r5, r0
   163dc:	2800      	cmp	r0, #0
   163de:	f040 8084 	bne.w	164ea <console_handle_char+0x15a>
    if (esc_state & ESC_ANSI) {
   163e2:	4b47      	ldr	r3, [pc, #284]	; (16500 <console_handle_char+0x170>)
   163e4:	681b      	ldr	r3, [r3, #0]
   163e6:	f013 0f02 	tst.w	r3, #2
   163ea:	d120      	bne.n	1642e <console_handle_char+0x9e>
    if (esc_state & ESC_ESC) {
   163ec:	f013 0f01 	tst.w	r3, #1
   163f0:	d122      	bne.n	16438 <console_handle_char+0xa8>
	    (__c >= '{' && __c <= '~');
}

__extern_inline int isprint(int __c)
{
	return (__c >= 0x20 && __c <= 0x7e);
   163f2:	f1a4 0320 	sub.w	r3, r4, #32
    if (!isprint(byte)) {
   163f6:	2b5e      	cmp	r3, #94	; 0x5e
   163f8:	d96c      	bls.n	164d4 <console_handle_char+0x144>
        handle_ansi(byte, input->line);
   163fa:	4631      	mov	r1, r6
   163fc:	4620      	mov	r0, r4
   163fe:	f7ff fd47 	bl	15e90 <handle_ansi>
        switch (byte) {
   16402:	2c1b      	cmp	r4, #27
   16404:	d828      	bhi.n	16458 <console_handle_char+0xc8>
   16406:	2c03      	cmp	r4, #3
   16408:	d332      	bcc.n	16470 <console_handle_char+0xe0>
   1640a:	1ee3      	subs	r3, r4, #3
   1640c:	2b18      	cmp	r3, #24
   1640e:	d82f      	bhi.n	16470 <console_handle_char+0xe0>
   16410:	e8df f003 	tbb	[pc, r3]
   16414:	2e2e2e59 	.word	0x2e2e2e59
   16418:	344f242e 	.word	0x344f242e
   1641c:	2e345c2e 	.word	0x2e345c2e
   16420:	2e2e2e2e 	.word	0x2e2e2e2e
   16424:	2e2e2e2e 	.word	0x2e2e2e2e
   16428:	2e2e2e2e 	.word	0x2e2e2e2e
   1642c:	28          	.byte	0x28
   1642d:	00          	.byte	0x00
        handle_ansi(byte, input->line);
   1642e:	4631      	mov	r1, r6
   16430:	4620      	mov	r0, r4
   16432:	f7ff fd2d 	bl	15e90 <handle_ansi>
        goto unlock;
   16436:	e053      	b.n	164e0 <console_handle_char+0x150>
        esc_state &= ~ESC_ESC;
   16438:	f023 0301 	bic.w	r3, r3, #1
   1643c:	4a30      	ldr	r2, [pc, #192]	; (16500 <console_handle_char+0x170>)
   1643e:	6013      	str	r3, [r2, #0]
        handle_ansi(byte, input->line);
   16440:	4631      	mov	r1, r6
   16442:	4620      	mov	r0, r4
   16444:	f7ff fd24 	bl	15e90 <handle_ansi>
        switch (byte) {
   16448:	2c5b      	cmp	r4, #91	; 0x5b
   1644a:	d149      	bne.n	164e0 <console_handle_char+0x150>
            esc_state |= ESC_ANSI;
   1644c:	4a2c      	ldr	r2, [pc, #176]	; (16500 <console_handle_char+0x170>)
   1644e:	6813      	ldr	r3, [r2, #0]
            esc_state |= ESC_ANSI_FIRST;
   16450:	f043 0306 	orr.w	r3, r3, #6
   16454:	6013      	str	r3, [r2, #0]
        goto unlock;
   16456:	e043      	b.n	164e0 <console_handle_char+0x150>
        switch (byte) {
   16458:	2c7f      	cmp	r4, #127	; 0x7f
   1645a:	d109      	bne.n	16470 <console_handle_char+0xe0>
            handle_backspace(input->line);
   1645c:	4630      	mov	r0, r6
   1645e:	f7ff fddf 	bl	16020 <handle_backspace>
            break;
   16462:	e03d      	b.n	164e0 <console_handle_char+0x150>
            esc_state |= ESC_ESC;
   16464:	4a26      	ldr	r2, [pc, #152]	; (16500 <console_handle_char+0x170>)
   16466:	6813      	ldr	r3, [r2, #0]
   16468:	f043 0301 	orr.w	r3, r3, #1
   1646c:	6013      	str	r3, [r2, #0]
            break;
   1646e:	e037      	b.n	164e0 <console_handle_char+0x150>
            insert_char(&input->line[cur], byte);
   16470:	4b24      	ldr	r3, [pc, #144]	; (16504 <console_handle_char+0x174>)
   16472:	8818      	ldrh	r0, [r3, #0]
   16474:	4621      	mov	r1, r4
   16476:	4430      	add	r0, r6
   16478:	f7ff fe2c 	bl	160d4 <insert_char>
            if (byte == '\n' && prev_endl == '\r') {
   1647c:	2c0a      	cmp	r4, #10
   1647e:	d103      	bne.n	16488 <console_handle_char+0xf8>
   16480:	4b21      	ldr	r3, [pc, #132]	; (16508 <console_handle_char+0x178>)
   16482:	781b      	ldrb	r3, [r3, #0]
   16484:	2b0d      	cmp	r3, #13
   16486:	d011      	beq.n	164ac <console_handle_char+0x11c>
            prev_endl = byte;
   16488:	4b1f      	ldr	r3, [pc, #124]	; (16508 <console_handle_char+0x178>)
   1648a:	701c      	strb	r4, [r3, #0]
            input->line[cur + trailing_chars] = '\0';
   1648c:	4b1d      	ldr	r3, [pc, #116]	; (16504 <console_handle_char+0x174>)
   1648e:	881b      	ldrh	r3, [r3, #0]
   16490:	4a1e      	ldr	r2, [pc, #120]	; (1650c <console_handle_char+0x17c>)
   16492:	8812      	ldrh	r2, [r2, #0]
   16494:	4413      	add	r3, r2
   16496:	2200      	movs	r2, #0
   16498:	54f2      	strb	r2, [r6, r3]
                console_filter_out('\r');
   1649a:	200d      	movs	r0, #13
   1649c:	f7ff fc04 	bl	15ca8 <console_filter_out>
                console_filter_out('\n');
   164a0:	200a      	movs	r0, #10
   164a2:	f7ff fc01 	bl	15ca8 <console_filter_out>
            console_handle_line();
   164a6:	f7ff fbe1 	bl	15c6c <console_handle_line>
            break;
   164aa:	e019      	b.n	164e0 <console_handle_char+0x150>
                prev_endl = byte;
   164ac:	4b16      	ldr	r3, [pc, #88]	; (16508 <console_handle_char+0x178>)
   164ae:	701c      	strb	r4, [r3, #0]
                break;
   164b0:	e016      	b.n	164e0 <console_handle_char+0x150>
            if (completion && (!trailing_chars ||
   164b2:	4b17      	ldr	r3, [pc, #92]	; (16510 <console_handle_char+0x180>)
   164b4:	681b      	ldr	r3, [r3, #0]
   164b6:	b19b      	cbz	r3, 164e0 <console_handle_char+0x150>
   164b8:	4a14      	ldr	r2, [pc, #80]	; (1650c <console_handle_char+0x17c>)
   164ba:	8812      	ldrh	r2, [r2, #0]
   164bc:	b982      	cbnz	r2, 164e0 <console_handle_char+0x150>
                completion(input->line, console_append_char);
   164be:	4915      	ldr	r1, [pc, #84]	; (16514 <console_handle_char+0x184>)
   164c0:	4630      	mov	r0, r6
   164c2:	4798      	blx	r3
                console_switch_to_prompt();
   164c4:	e00c      	b.n	164e0 <console_handle_char+0x150>
            console_clear_line();
   164c6:	f7ff fdd7 	bl	16078 <console_clear_line>
            break;
   164ca:	e009      	b.n	164e0 <console_handle_char+0x150>
                console_out_nolock(VT);
   164cc:	200c      	movs	r0, #12
   164ce:	f000 f977 	bl	167c0 <console_out_nolock>
            break;
   164d2:	e005      	b.n	164e0 <console_handle_char+0x150>
        insert_char(&input->line[cur], byte);
   164d4:	4b0b      	ldr	r3, [pc, #44]	; (16504 <console_handle_char+0x174>)
   164d6:	8818      	ldrh	r0, [r3, #0]
   164d8:	4621      	mov	r1, r4
   164da:	4430      	add	r0, r6
   164dc:	f7ff fdfa 	bl	160d4 <insert_char>
    (void)console_unlock();
   164e0:	f7ff fef8 	bl	162d4 <console_unlock>
    return 0;
   164e4:	e766      	b.n	163b4 <console_handle_char+0x24>
        return 0;
   164e6:	2500      	movs	r5, #0
   164e8:	e764      	b.n	163b4 <console_handle_char+0x24>
        return -1;
   164ea:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   164ee:	e761      	b.n	163b4 <console_handle_char+0x24>
   164f0:	10002238 	.word	0x10002238
   164f4:	1000222c 	.word	0x1000222c
   164f8:	10002200 	.word	0x10002200
   164fc:	10002241 	.word	0x10002241
   16500:	10002230 	.word	0x10002230
   16504:	10002228 	.word	0x10002228
   16508:	10002240 	.word	0x10002240
   1650c:	10002242 	.word	0x10002242
   16510:	10002210 	.word	0x10002210
   16514:	00015d05 	.word	0x00015d05

00016518 <console_is_init>:

int
console_is_init(void)
{
   16518:	b508      	push	{r3, lr}
#if MYNEWT_VAL(CONSOLE_UART)
    return uart_console_is_init();
   1651a:	f000 f96d 	bl	167f8 <uart_console_is_init>
#endif
#if MYNEWT_VAL(CONSOLE_TCP)
    return tcp_console_is_init();
#endif
    return 0;
}
   1651e:	bd08      	pop	{r3, pc}

00016520 <console_pkg_init>:
}
#endif

void
console_pkg_init(void)
{
   16520:	b510      	push	{r4, lr}
   16522:	b082      	sub	sp, #8
    int rc = 0;

    /* Ensure this function only gets called by sysinit. */
    SYSINIT_ASSERT_ACTIVE();
   16524:	4b12      	ldr	r3, [pc, #72]	; (16570 <console_pkg_init+0x50>)
   16526:	781b      	ldrb	r3, [r3, #0]
   16528:	b153      	cbz	r3, 16540 <console_pkg_init+0x20>

    os_eventq_init(&avail_queue);
   1652a:	4812      	ldr	r0, [pc, #72]	; (16574 <console_pkg_init+0x54>)
   1652c:	f7fe fd46 	bl	14fbc <os_eventq_init>
    os_mutex_init(&console_write_lock);
   16530:	4811      	ldr	r0, [pc, #68]	; (16578 <console_pkg_init+0x58>)
   16532:	f7fe fe75 	bl	15220 <os_mutex_init>

#if MYNEWT_VAL(CONSOLE_UART)
    rc = uart_console_init();
   16536:	f000 f967 	bl	16808 <uart_console_init>
#endif
#if MYNEWT_VAL(CONSOLE_RTT)
    rc = rtt_console_init();
#endif
    SYSINIT_PANIC_ASSERT(rc == 0);
   1653a:	b958      	cbnz	r0, 16554 <console_pkg_init+0x34>
}
   1653c:	b002      	add	sp, #8
   1653e:	bd10      	pop	{r4, pc}
    SYSINIT_ASSERT_ACTIVE();
   16540:	f7fe f874 	bl	1462c <hal_debugger_connected>
   16544:	b100      	cbz	r0, 16548 <console_pkg_init+0x28>
   16546:	be01      	bkpt	0x0001
   16548:	2300      	movs	r3, #0
   1654a:	461a      	mov	r2, r3
   1654c:	4619      	mov	r1, r3
   1654e:	4618      	mov	r0, r3
   16550:	f7fe fa7a 	bl	14a48 <__assert_func>
    SYSINIT_PANIC_ASSERT(rc == 0);
   16554:	f7fe f86a 	bl	1462c <hal_debugger_connected>
   16558:	b100      	cbz	r0, 1655c <console_pkg_init+0x3c>
   1655a:	be01      	bkpt	0x0001
   1655c:	2000      	movs	r0, #0
   1655e:	9000      	str	r0, [sp, #0]
   16560:	4b06      	ldr	r3, [pc, #24]	; (1657c <console_pkg_init+0x5c>)
   16562:	681c      	ldr	r4, [r3, #0]
   16564:	4603      	mov	r3, r0
   16566:	4602      	mov	r2, r0
   16568:	4601      	mov	r1, r0
   1656a:	47a0      	blx	r4
}
   1656c:	e7e6      	b.n	1653c <console_pkg_init+0x1c>
   1656e:	bf00      	nop
   16570:	100023e8 	.word	0x100023e8
   16574:	10002200 	.word	0x10002200
   16578:	1000221c 	.word	0x1000221c
   1657c:	10000130 	.word	0x10000130

00016580 <console_vprintf>:

#if MYNEWT_VAL(BASELIBC_PRESENT)

int
console_vprintf(const char *fmt, va_list ap)
{
   16580:	b570      	push	{r4, r5, r6, lr}
   16582:	4604      	mov	r4, r0
   16584:	460d      	mov	r5, r1
    int num_chars;

    num_chars = 0;

    if (console_get_ticks()) {
   16586:	f000 f827 	bl	165d8 <console_get_ticks>
   1658a:	b160      	cbz	r0, 165a6 <console_vprintf+0x26>
        /* Prefix each line with a timestamp. */
        if (!console_is_midline) {
   1658c:	4b09      	ldr	r3, [pc, #36]	; (165b4 <console_vprintf+0x34>)
   1658e:	681b      	ldr	r3, [r3, #0]
   16590:	b10b      	cbz	r3, 16596 <console_vprintf+0x16>
    num_chars = 0;
   16592:	2600      	movs	r6, #0
   16594:	e008      	b.n	165a8 <console_vprintf+0x28>
            num_chars += printf("%06lu ", (unsigned long)os_time_get());
   16596:	f7ff f9bf 	bl	15918 <os_time_get>
   1659a:	4601      	mov	r1, r0
   1659c:	4806      	ldr	r0, [pc, #24]	; (165b8 <console_vprintf+0x38>)
   1659e:	f005 f84f 	bl	1b640 <printf>
   165a2:	4606      	mov	r6, r0
   165a4:	e000      	b.n	165a8 <console_vprintf+0x28>
    num_chars = 0;
   165a6:	2600      	movs	r6, #0
        }
    }

    num_chars += vprintf(fmt, ap);
   165a8:	4629      	mov	r1, r5
   165aa:	4620      	mov	r0, r4
   165ac:	f005 f85a 	bl	1b664 <vprintf>

    return num_chars;
}
   165b0:	4430      	add	r0, r6
   165b2:	bd70      	pop	{r4, r5, r6, pc}
   165b4:	10002218 	.word	0x10002218
   165b8:	0001b98c 	.word	0x0001b98c

000165bc <console_printf>:
 *                                  unlimited.  This return value is analogous
 *                                  to that of snprintf.
 */
int
console_printf(const char *fmt, ...)
{
   165bc:	b40f      	push	{r0, r1, r2, r3}
   165be:	b500      	push	{lr}
   165c0:	b083      	sub	sp, #12
   165c2:	a904      	add	r1, sp, #16
   165c4:	f851 0b04 	ldr.w	r0, [r1], #4
    va_list args;
    int num_chars;

    va_start(args, fmt);
   165c8:	9101      	str	r1, [sp, #4]
    num_chars = console_vprintf(fmt, args);
   165ca:	f7ff ffd9 	bl	16580 <console_vprintf>
    va_end(args);

    return num_chars;
}
   165ce:	b003      	add	sp, #12
   165d0:	f85d eb04 	ldr.w	lr, [sp], #4
   165d4:	b004      	add	sp, #16
   165d6:	4770      	bx	lr

000165d8 <console_get_ticks>:

/* return value of CONSOLE_TICKS */
char console_get_ticks(void)
{
    return do_ticks;
}
   165d8:	4b01      	ldr	r3, [pc, #4]	; (165e0 <console_get_ticks+0x8>)
   165da:	7818      	ldrb	r0, [r3, #0]
   165dc:	4770      	bx	lr
   165de:	bf00      	nop
   165e0:	10000120 	.word	0x10000120

000165e4 <uart_blocking_tx>:
 *
 * @param dev		Uart device in question
 */
static inline void
uart_blocking_tx(struct uart_dev *dev, uint8_t byte)
{
   165e4:	b508      	push	{r3, lr}
    dev->ud_funcs.uf_blocking_tx(dev, byte);
   165e6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   165e8:	4798      	blx	r3
}
   165ea:	bd08      	pop	{r3, pc}

000165ec <uart_console_ring_add_char>:
}

static void
uart_console_ring_add_char(struct console_ring *cr, char ch)
{
    cr->buf[cr->head] = ch;
   165ec:	6842      	ldr	r2, [r0, #4]
   165ee:	7803      	ldrb	r3, [r0, #0]
   165f0:	54d1      	strb	r1, [r2, r3]
    cr->head = inc_and_wrap(cr->head, cr->size);
   165f2:	7803      	ldrb	r3, [r0, #0]
   165f4:	8842      	ldrh	r2, [r0, #2]
    return (i + 1) & (max - 1);
   165f6:	3301      	adds	r3, #1
   165f8:	3a01      	subs	r2, #1
   165fa:	4013      	ands	r3, r2
    cr->head = inc_and_wrap(cr->head, cr->size);
   165fc:	7003      	strb	r3, [r0, #0]
}
   165fe:	4770      	bx	lr

00016600 <uart_console_ring_pull_char>:

static uint8_t
uart_console_ring_pull_char(struct console_ring *cr)
{
   16600:	4603      	mov	r3, r0
    uint8_t ch;

    ch = cr->buf[cr->tail];
   16602:	6841      	ldr	r1, [r0, #4]
   16604:	7842      	ldrb	r2, [r0, #1]
   16606:	5c88      	ldrb	r0, [r1, r2]
    cr->tail = inc_and_wrap(cr->tail, cr->size);
   16608:	8859      	ldrh	r1, [r3, #2]
    return (i + 1) & (max - 1);
   1660a:	3201      	adds	r2, #1
   1660c:	3901      	subs	r1, #1
   1660e:	400a      	ands	r2, r1
    cr->tail = inc_and_wrap(cr->tail, cr->size);
   16610:	705a      	strb	r2, [r3, #1]
    return ch;
}
   16612:	4770      	bx	lr

00016614 <uart_console_ring_is_full>:

static bool
uart_console_ring_is_full(const struct console_ring *cr)
{
    return inc_and_wrap(cr->head, cr->size) == cr->tail;
   16614:	7803      	ldrb	r3, [r0, #0]
   16616:	8842      	ldrh	r2, [r0, #2]
    return (i + 1) & (max - 1);
   16618:	3301      	adds	r3, #1
   1661a:	3a01      	subs	r2, #1
   1661c:	4013      	ands	r3, r2
    return inc_and_wrap(cr->head, cr->size) == cr->tail;
   1661e:	7840      	ldrb	r0, [r0, #1]
}
   16620:	4298      	cmp	r0, r3
   16622:	bf14      	ite	ne
   16624:	2000      	movne	r0, #0
   16626:	2001      	moveq	r0, #1
   16628:	4770      	bx	lr

0001662a <uart_console_ring_is_empty>:

static bool
uart_console_ring_is_empty(const struct console_ring *cr)
{
    return cr->head == cr->tail;
   1662a:	7802      	ldrb	r2, [r0, #0]
   1662c:	7840      	ldrb	r0, [r0, #1]
}
   1662e:	4282      	cmp	r2, r0
   16630:	bf14      	ite	ne
   16632:	2000      	movne	r0, #0
   16634:	2001      	moveq	r0, #1
   16636:	4770      	bx	lr

00016638 <uart_console_tx_flush>:
/*
 * Flush cnt characters from console output queue.
 */
static void
uart_console_tx_flush(int cnt)
{
   16638:	b538      	push	{r3, r4, r5, lr}
   1663a:	4605      	mov	r5, r0
    int i;
    uint8_t byte;

    for (i = 0; i < cnt; i++) {
   1663c:	2400      	movs	r4, #0
   1663e:	42ac      	cmp	r4, r5
   16640:	da0d      	bge.n	1665e <uart_console_tx_flush+0x26>
        if (uart_console_ring_is_empty(&cr_tx)) {
   16642:	4807      	ldr	r0, [pc, #28]	; (16660 <uart_console_tx_flush+0x28>)
   16644:	f7ff fff1 	bl	1662a <uart_console_ring_is_empty>
   16648:	b948      	cbnz	r0, 1665e <uart_console_tx_flush+0x26>
            break;
        }
        byte = uart_console_ring_pull_char(&cr_tx);
   1664a:	4805      	ldr	r0, [pc, #20]	; (16660 <uart_console_tx_flush+0x28>)
   1664c:	f7ff ffd8 	bl	16600 <uart_console_ring_pull_char>
   16650:	4601      	mov	r1, r0
        uart_blocking_tx(uart_dev, byte);
   16652:	4b04      	ldr	r3, [pc, #16]	; (16664 <uart_console_tx_flush+0x2c>)
   16654:	6818      	ldr	r0, [r3, #0]
    dev->ud_funcs.uf_blocking_tx(dev, byte);
   16656:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   16658:	4790      	blx	r2
    for (i = 0; i < cnt; i++) {
   1665a:	3401      	adds	r4, #1
   1665c:	e7ef      	b.n	1663e <uart_console_tx_flush+0x6>
    }
}
   1665e:	bd38      	pop	{r3, r4, r5, pc}
   16660:	1000226c 	.word	0x1000226c
   16664:	100022a8 	.word	0x100022a8

00016668 <uart_console_tx_char>:
 * Interrupts disabled when console_tx_char/console_rx_char are called.
 * Characters sent only in blocking mode.
 */
static int
uart_console_tx_char(void *arg)
{
   16668:	b508      	push	{r3, lr}
    if (uart_console_ring_is_empty(&cr_tx)) {
   1666a:	4805      	ldr	r0, [pc, #20]	; (16680 <uart_console_tx_char+0x18>)
   1666c:	f7ff ffdd 	bl	1662a <uart_console_ring_is_empty>
   16670:	b918      	cbnz	r0, 1667a <uart_console_tx_char+0x12>
        return -1;
    }
    return uart_console_ring_pull_char(&cr_tx);
   16672:	4803      	ldr	r0, [pc, #12]	; (16680 <uart_console_tx_char+0x18>)
   16674:	f7ff ffc4 	bl	16600 <uart_console_ring_pull_char>
}
   16678:	bd08      	pop	{r3, pc}
        return -1;
   1667a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1667e:	e7fb      	b.n	16678 <uart_console_tx_char+0x10>
   16680:	1000226c 	.word	0x1000226c

00016684 <uart_console_queue_char>:
    if (((uart_dev->ud_dev.od_flags & OS_DEV_F_STATUS_OPEN) == 0) ||
   16684:	7ec3      	ldrb	r3, [r0, #27]
   16686:	f003 0306 	and.w	r3, r3, #6
   1668a:	2b02      	cmp	r3, #2
   1668c:	d000      	beq.n	16690 <uart_console_queue_char+0xc>
   1668e:	4770      	bx	lr
{
   16690:	b570      	push	{r4, r5, r6, lr}
   16692:	4605      	mov	r5, r0
   16694:	460e      	mov	r6, r1
    OS_ENTER_CRITICAL(sr);
   16696:	f7ff f98f 	bl	159b8 <os_arch_save_sr>
   1669a:	4604      	mov	r4, r0
    while (uart_console_ring_is_full(&cr_tx)) {
   1669c:	e005      	b.n	166aa <uart_console_queue_char+0x26>
            os_time_delay(1);
   1669e:	2001      	movs	r0, #1
   166a0:	f7ff f966 	bl	15970 <os_time_delay>
        OS_ENTER_CRITICAL(sr);
   166a4:	f7ff f988 	bl	159b8 <os_arch_save_sr>
   166a8:	4604      	mov	r4, r0
    while (uart_console_ring_is_full(&cr_tx)) {
   166aa:	480b      	ldr	r0, [pc, #44]	; (166d8 <uart_console_queue_char+0x54>)
   166ac:	f7ff ffb2 	bl	16614 <uart_console_ring_is_full>
   166b0:	b150      	cbz	r0, 166c8 <uart_console_queue_char+0x44>
    dev->ud_funcs.uf_start_tx(dev);
   166b2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   166b4:	4628      	mov	r0, r5
   166b6:	4798      	blx	r3
        OS_EXIT_CRITICAL(sr);
   166b8:	4620      	mov	r0, r4
   166ba:	f7ff f983 	bl	159c4 <os_arch_restore_sr>
        if (os_started()) {
   166be:	f7fe fa83 	bl	14bc8 <os_started>
   166c2:	2800      	cmp	r0, #0
   166c4:	d0ee      	beq.n	166a4 <uart_console_queue_char+0x20>
   166c6:	e7ea      	b.n	1669e <uart_console_queue_char+0x1a>
    uart_console_ring_add_char(&cr_tx, ch);
   166c8:	4631      	mov	r1, r6
   166ca:	4803      	ldr	r0, [pc, #12]	; (166d8 <uart_console_queue_char+0x54>)
   166cc:	f7ff ff8e 	bl	165ec <uart_console_ring_add_char>
    OS_EXIT_CRITICAL(sr);
   166d0:	4620      	mov	r0, r4
   166d2:	f7ff f977 	bl	159c4 <os_arch_restore_sr>
}
   166d6:	bd70      	pop	{r4, r5, r6, pc}
   166d8:	1000226c 	.word	0x1000226c

000166dc <uart_console_rx_char>:
/*
 * Interrupts disabled when console_tx_char/console_rx_char are called.
 */
static int
uart_console_rx_char(void *arg, uint8_t byte)
{
   166dc:	b510      	push	{r4, lr}
   166de:	460c      	mov	r4, r1
#if MYNEWT_VAL(CONSOLE_UART_RX_BUF_SIZE) > 0
    if (uart_console_ring_is_full(&cr_rx)) {
   166e0:	480c      	ldr	r0, [pc, #48]	; (16714 <uart_console_rx_char+0x38>)
   166e2:	f7ff ff97 	bl	16614 <uart_console_ring_is_full>
   166e6:	b940      	cbnz	r0, 166fa <uart_console_rx_char+0x1e>
        uart_console_rx_stalled = true;
        return -1;
    }

    uart_console_ring_add_char(&cr_rx, byte);
   166e8:	4621      	mov	r1, r4
   166ea:	480a      	ldr	r0, [pc, #40]	; (16714 <uart_console_rx_char+0x38>)
   166ec:	f7ff ff7e 	bl	165ec <uart_console_ring_add_char>

    if (!rx_ev.ev_queued) {
   166f0:	4b09      	ldr	r3, [pc, #36]	; (16718 <uart_console_rx_char+0x3c>)
   166f2:	781b      	ldrb	r3, [r3, #0]
   166f4:	b13b      	cbz	r3, 16706 <uart_console_rx_char+0x2a>
        os_eventq_put(os_eventq_dflt_get(), &rx_ev);
    }

    return 0;
   166f6:	2000      	movs	r0, #0
#else
    return console_handle_char(byte);
#endif
}
   166f8:	bd10      	pop	{r4, pc}
        uart_console_rx_stalled = true;
   166fa:	4b08      	ldr	r3, [pc, #32]	; (1671c <uart_console_rx_char+0x40>)
   166fc:	2201      	movs	r2, #1
   166fe:	701a      	strb	r2, [r3, #0]
        return -1;
   16700:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   16704:	e7f8      	b.n	166f8 <uart_console_rx_char+0x1c>
        os_eventq_put(os_eventq_dflt_get(), &rx_ev);
   16706:	f7fe fcab 	bl	15060 <os_eventq_dflt_get>
   1670a:	4903      	ldr	r1, [pc, #12]	; (16718 <uart_console_rx_char+0x3c>)
   1670c:	f7fe fc63 	bl	14fd6 <os_eventq_put>
    return 0;
   16710:	2000      	movs	r0, #0
   16712:	e7f1      	b.n	166f8 <uart_console_rx_char+0x1c>
   16714:	10002244 	.word	0x10002244
   16718:	10002294 	.word	0x10002294
   1671c:	100022a4 	.word	0x100022a4

00016720 <uart_console_rx_char_event>:

#if MYNEWT_VAL(CONSOLE_UART_RX_BUF_SIZE) > 0
static void
uart_console_rx_char_event(struct os_event *ev)
{
   16720:	b510      	push	{r4, lr}
    static int b = -1;
    int sr;
    int ret;

    /* We may have unhandled character - try it first */
    if (b >= 0) {
   16722:	4b18      	ldr	r3, [pc, #96]	; (16784 <uart_console_rx_char_event+0x64>)
   16724:	6818      	ldr	r0, [r3, #0]
   16726:	2800      	cmp	r0, #0
   16728:	db0b      	blt.n	16742 <uart_console_rx_char_event+0x22>
        ret = console_handle_char(b);
   1672a:	b2c0      	uxtb	r0, r0
   1672c:	f7ff fe30 	bl	16390 <console_handle_char>
        if (ret < 0) {
   16730:	2800      	cmp	r0, #0
   16732:	da06      	bge.n	16742 <uart_console_rx_char_event+0x22>
   16734:	e024      	b.n	16780 <uart_console_rx_char_event+0x60>
        if (uart_console_rx_stalled) {
            uart_console_rx_stalled = false;
            uart_start_rx(uart_dev);
        }

        ret = console_handle_char(b);
   16736:	4b13      	ldr	r3, [pc, #76]	; (16784 <uart_console_rx_char_event+0x64>)
   16738:	7818      	ldrb	r0, [r3, #0]
   1673a:	f7ff fe29 	bl	16390 <console_handle_char>
        if (ret < 0) {
   1673e:	2800      	cmp	r0, #0
   16740:	db1e      	blt.n	16780 <uart_console_rx_char_event+0x60>
    while (!uart_console_ring_is_empty(&cr_rx)) {
   16742:	4811      	ldr	r0, [pc, #68]	; (16788 <uart_console_rx_char_event+0x68>)
   16744:	f7ff ff71 	bl	1662a <uart_console_ring_is_empty>
   16748:	b9b0      	cbnz	r0, 16778 <uart_console_rx_char_event+0x58>
        OS_ENTER_CRITICAL(sr);
   1674a:	f7ff f935 	bl	159b8 <os_arch_save_sr>
   1674e:	4604      	mov	r4, r0
        b = uart_console_ring_pull_char(&cr_rx);
   16750:	480d      	ldr	r0, [pc, #52]	; (16788 <uart_console_rx_char_event+0x68>)
   16752:	f7ff ff55 	bl	16600 <uart_console_ring_pull_char>
   16756:	4b0b      	ldr	r3, [pc, #44]	; (16784 <uart_console_rx_char_event+0x64>)
   16758:	6018      	str	r0, [r3, #0]
        OS_EXIT_CRITICAL(sr);
   1675a:	4620      	mov	r0, r4
   1675c:	f7ff f932 	bl	159c4 <os_arch_restore_sr>
        if (uart_console_rx_stalled) {
   16760:	4b0a      	ldr	r3, [pc, #40]	; (1678c <uart_console_rx_char_event+0x6c>)
   16762:	781b      	ldrb	r3, [r3, #0]
   16764:	2b00      	cmp	r3, #0
   16766:	d0e6      	beq.n	16736 <uart_console_rx_char_event+0x16>
            uart_console_rx_stalled = false;
   16768:	4b08      	ldr	r3, [pc, #32]	; (1678c <uart_console_rx_char_event+0x6c>)
   1676a:	2200      	movs	r2, #0
   1676c:	701a      	strb	r2, [r3, #0]
            uart_start_rx(uart_dev);
   1676e:	4b08      	ldr	r3, [pc, #32]	; (16790 <uart_console_rx_char_event+0x70>)
   16770:	6818      	ldr	r0, [r3, #0]
    dev->ud_funcs.uf_start_rx(dev);
   16772:	6a83      	ldr	r3, [r0, #40]	; 0x28
   16774:	4798      	blx	r3
}
   16776:	e7de      	b.n	16736 <uart_console_rx_char_event+0x16>
            return;
        }
    }

    b = -1;
   16778:	4b02      	ldr	r3, [pc, #8]	; (16784 <uart_console_rx_char_event+0x64>)
   1677a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   1677e:	601a      	str	r2, [r3, #0]
}
   16780:	bd10      	pop	{r4, pc}
   16782:	bf00      	nop
   16784:	10000124 	.word	0x10000124
   16788:	10002244 	.word	0x10002244
   1678c:	100022a4 	.word	0x100022a4
   16790:	100022a8 	.word	0x100022a8

00016794 <uart_console_blocking_mode>:
{
   16794:	b510      	push	{r4, lr}
    OS_ENTER_CRITICAL(sr);
   16796:	f7ff f90f 	bl	159b8 <os_arch_save_sr>
   1679a:	4604      	mov	r4, r0
    if (write_char_cb) {
   1679c:	4b06      	ldr	r3, [pc, #24]	; (167b8 <uart_console_blocking_mode+0x24>)
   1679e:	681b      	ldr	r3, [r3, #0]
   167a0:	b12b      	cbz	r3, 167ae <uart_console_blocking_mode+0x1a>
        write_char_cb = uart_blocking_tx;
   167a2:	4b05      	ldr	r3, [pc, #20]	; (167b8 <uart_console_blocking_mode+0x24>)
   167a4:	4a05      	ldr	r2, [pc, #20]	; (167bc <uart_console_blocking_mode+0x28>)
   167a6:	601a      	str	r2, [r3, #0]
        uart_console_tx_flush(MYNEWT_VAL(CONSOLE_UART_TX_BUF_SIZE));
   167a8:	2020      	movs	r0, #32
   167aa:	f7ff ff45 	bl	16638 <uart_console_tx_flush>
    OS_EXIT_CRITICAL(sr);
   167ae:	4620      	mov	r0, r4
   167b0:	f7ff f908 	bl	159c4 <os_arch_restore_sr>
}
   167b4:	bd10      	pop	{r4, pc}
   167b6:	bf00      	nop
   167b8:	100022ac 	.word	0x100022ac
   167bc:	000165e5 	.word	0x000165e5

000167c0 <console_out_nolock>:
{
   167c0:	b538      	push	{r3, r4, r5, lr}
   167c2:	4604      	mov	r4, r0
    if (!write_char_cb) {
   167c4:	4b0a      	ldr	r3, [pc, #40]	; (167f0 <console_out_nolock+0x30>)
   167c6:	681b      	ldr	r3, [r3, #0]
   167c8:	b153      	cbz	r3, 167e0 <console_out_nolock+0x20>
    if ('\n' == c) {
   167ca:	280a      	cmp	r0, #10
   167cc:	d00a      	beq.n	167e4 <console_out_nolock+0x24>
    write_char_cb(uart_dev, c);
   167ce:	4d09      	ldr	r5, [pc, #36]	; (167f4 <console_out_nolock+0x34>)
   167d0:	4b07      	ldr	r3, [pc, #28]	; (167f0 <console_out_nolock+0x30>)
   167d2:	681b      	ldr	r3, [r3, #0]
   167d4:	b2e1      	uxtb	r1, r4
   167d6:	6828      	ldr	r0, [r5, #0]
   167d8:	4798      	blx	r3
    uart_start_tx(uart_dev);
   167da:	6828      	ldr	r0, [r5, #0]
    dev->ud_funcs.uf_start_tx(dev);
   167dc:	6a43      	ldr	r3, [r0, #36]	; 0x24
   167de:	4798      	blx	r3
}
   167e0:	4620      	mov	r0, r4
   167e2:	bd38      	pop	{r3, r4, r5, pc}
        write_char_cb(uart_dev, '\r');
   167e4:	210d      	movs	r1, #13
   167e6:	4a03      	ldr	r2, [pc, #12]	; (167f4 <console_out_nolock+0x34>)
   167e8:	6810      	ldr	r0, [r2, #0]
   167ea:	4798      	blx	r3
   167ec:	e7ef      	b.n	167ce <console_out_nolock+0xe>
   167ee:	bf00      	nop
   167f0:	100022ac 	.word	0x100022ac
   167f4:	100022a8 	.word	0x100022a8

000167f8 <uart_console_is_init>:
#endif

int
uart_console_is_init(void)
{
    return uart_dev != NULL;
   167f8:	4b02      	ldr	r3, [pc, #8]	; (16804 <uart_console_is_init+0xc>)
   167fa:	6818      	ldr	r0, [r3, #0]
}
   167fc:	3800      	subs	r0, #0
   167fe:	bf18      	it	ne
   16800:	2001      	movne	r0, #1
   16802:	4770      	bx	lr
   16804:	100022a8 	.word	0x100022a8

00016808 <uart_console_init>:
    return 0;
}

int
uart_console_init(void)
{
   16808:	b500      	push	{lr}
   1680a:	b087      	sub	sp, #28
    struct uart_conf uc = {
   1680c:	2300      	movs	r3, #0
   1680e:	9301      	str	r3, [sp, #4]
   16810:	9304      	str	r3, [sp, #16]
   16812:	9305      	str	r3, [sp, #20]
   16814:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   16818:	9300      	str	r3, [sp, #0]
   1681a:	2308      	movs	r3, #8
   1681c:	f88d 3004 	strb.w	r3, [sp, #4]
   16820:	2301      	movs	r3, #1
   16822:	f88d 3005 	strb.w	r3, [sp, #5]
   16826:	4b14      	ldr	r3, [pc, #80]	; (16878 <uart_console_init+0x70>)
   16828:	9302      	str	r3, [sp, #8]
   1682a:	4b14      	ldr	r3, [pc, #80]	; (1687c <uart_console_init+0x74>)
   1682c:	9303      	str	r3, [sp, #12]
        .uc_flow_ctl = MYNEWT_VAL(CONSOLE_UART_FLOW_CONTROL),
        .uc_tx_char = uart_console_tx_char,
        .uc_rx_char = uart_console_rx_char,
    };

    cr_tx.size = MYNEWT_VAL(CONSOLE_UART_TX_BUF_SIZE);
   1682e:	4b14      	ldr	r3, [pc, #80]	; (16880 <uart_console_init+0x78>)
   16830:	2220      	movs	r2, #32
   16832:	805a      	strh	r2, [r3, #2]
    cr_tx.buf = cr_tx_buf;
   16834:	4913      	ldr	r1, [pc, #76]	; (16884 <uart_console_init+0x7c>)
   16836:	6059      	str	r1, [r3, #4]
    write_char_cb = uart_console_queue_char;
   16838:	4b13      	ldr	r3, [pc, #76]	; (16888 <uart_console_init+0x80>)
   1683a:	4914      	ldr	r1, [pc, #80]	; (1688c <uart_console_init+0x84>)
   1683c:	6019      	str	r1, [r3, #0]

#if MYNEWT_VAL(CONSOLE_UART_RX_BUF_SIZE) > 0
    cr_rx.size = MYNEWT_VAL(CONSOLE_UART_RX_BUF_SIZE);
   1683e:	4b14      	ldr	r3, [pc, #80]	; (16890 <uart_console_init+0x88>)
   16840:	805a      	strh	r2, [r3, #2]
    cr_rx.buf = cr_rx_buf;
   16842:	4a14      	ldr	r2, [pc, #80]	; (16894 <uart_console_init+0x8c>)
   16844:	605a      	str	r2, [r3, #4]

    rx_ev.ev_cb = uart_console_rx_char_event;
   16846:	4b14      	ldr	r3, [pc, #80]	; (16898 <uart_console_init+0x90>)
   16848:	4a14      	ldr	r2, [pc, #80]	; (1689c <uart_console_init+0x94>)
   1684a:	605a      	str	r2, [r3, #4]
#endif

    if (!uart_dev) {
   1684c:	4b14      	ldr	r3, [pc, #80]	; (168a0 <uart_console_init+0x98>)
   1684e:	681b      	ldr	r3, [r3, #0]
   16850:	b11b      	cbz	r3, 1685a <uart_console_init+0x52>
          OS_TIMEOUT_NEVER, &uc);
        if (!uart_dev) {
            return -1;
        }
    }
    return 0;
   16852:	2000      	movs	r0, #0
}
   16854:	b007      	add	sp, #28
   16856:	f85d fb04 	ldr.w	pc, [sp], #4
        uart_dev = (struct uart_dev *)os_dev_open(MYNEWT_VAL(CONSOLE_UART_DEV),
   1685a:	466a      	mov	r2, sp
   1685c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   16860:	4810      	ldr	r0, [pc, #64]	; (168a4 <uart_console_init+0x9c>)
   16862:	f7fe fb81 	bl	14f68 <os_dev_open>
   16866:	4b0e      	ldr	r3, [pc, #56]	; (168a0 <uart_console_init+0x98>)
   16868:	6018      	str	r0, [r3, #0]
        if (!uart_dev) {
   1686a:	b108      	cbz	r0, 16870 <uart_console_init+0x68>
    return 0;
   1686c:	2000      	movs	r0, #0
   1686e:	e7f1      	b.n	16854 <uart_console_init+0x4c>
            return -1;
   16870:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   16874:	e7ee      	b.n	16854 <uart_console_init+0x4c>
   16876:	bf00      	nop
   16878:	00016669 	.word	0x00016669
   1687c:	000166dd 	.word	0x000166dd
   16880:	1000226c 	.word	0x1000226c
   16884:	10002274 	.word	0x10002274
   16888:	100022ac 	.word	0x100022ac
   1688c:	00016685 	.word	0x00016685
   16890:	10002244 	.word	0x10002244
   16894:	1000224c 	.word	0x1000224c
   16898:	10002294 	.word	0x10002294
   1689c:	00016721 	.word	0x00016721
   168a0:	100022a8 	.word	0x100022a8
   168a4:	0001b994 	.word	0x0001b994

000168a8 <flash_area_find_idx>:
const struct flash_area *flash_map;
int flash_map_entries;

static int
flash_area_find_idx(uint8_t id)
{
   168a8:	4602      	mov	r2, r0
    int i;

    if (flash_map == NULL) {
   168aa:	4b0b      	ldr	r3, [pc, #44]	; (168d8 <flash_area_find_idx+0x30>)
   168ac:	6819      	ldr	r1, [r3, #0]
   168ae:	b179      	cbz	r1, 168d0 <flash_area_find_idx+0x28>
        return -1;
    }

    for (i = 0; i < flash_map_entries; i++) {
   168b0:	2000      	movs	r0, #0
   168b2:	4b0a      	ldr	r3, [pc, #40]	; (168dc <flash_area_find_idx+0x34>)
   168b4:	681b      	ldr	r3, [r3, #0]
   168b6:	4283      	cmp	r3, r0
   168b8:	dd07      	ble.n	168ca <flash_area_find_idx+0x22>
        if (flash_map[i].fa_id == id) {
   168ba:	eb00 0340 	add.w	r3, r0, r0, lsl #1
   168be:	f811 3023 	ldrb.w	r3, [r1, r3, lsl #2]
   168c2:	4293      	cmp	r3, r2
   168c4:	d006      	beq.n	168d4 <flash_area_find_idx+0x2c>
    for (i = 0; i < flash_map_entries; i++) {
   168c6:	3001      	adds	r0, #1
   168c8:	e7f3      	b.n	168b2 <flash_area_find_idx+0xa>
            return i;
        }
    }

    return -1;
   168ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   168ce:	4770      	bx	lr
        return -1;
   168d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
   168d4:	4770      	bx	lr
   168d6:	bf00      	nop
   168d8:	100022b0 	.word	0x100022b0
   168dc:	100022b4 	.word	0x100022b4

000168e0 <flash_map_area_overlaps>:
    const struct flash_area *area2;
    uint32_t end1;
    uint32_t end2;
    int i;

    for (i = 0; i < flash_map_entries; i++) {
   168e0:	2300      	movs	r3, #0
   168e2:	4a13      	ldr	r2, [pc, #76]	; (16930 <flash_map_area_overlaps+0x50>)
   168e4:	6812      	ldr	r2, [r2, #0]
   168e6:	429a      	cmp	r2, r3
   168e8:	dd1f      	ble.n	1692a <flash_map_area_overlaps+0x4a>
{
   168ea:	b430      	push	{r4, r5}
   168ec:	e004      	b.n	168f8 <flash_map_area_overlaps+0x18>
    for (i = 0; i < flash_map_entries; i++) {
   168ee:	3301      	adds	r3, #1
   168f0:	4a0f      	ldr	r2, [pc, #60]	; (16930 <flash_map_area_overlaps+0x50>)
   168f2:	6812      	ldr	r2, [r2, #0]
   168f4:	429a      	cmp	r2, r3
   168f6:	dd15      	ble.n	16924 <flash_map_area_overlaps+0x44>
        area2 = &flash_map[i];
   168f8:	4a0e      	ldr	r2, [pc, #56]	; (16934 <flash_map_area_overlaps+0x54>)
   168fa:	6812      	ldr	r2, [r2, #0]
   168fc:	eb03 0143 	add.w	r1, r3, r3, lsl #1
   16900:	eb02 0281 	add.w	r2, r2, r1, lsl #2

        if (area1->fa_device_id == area2->fa_device_id) {
   16904:	7844      	ldrb	r4, [r0, #1]
   16906:	7851      	ldrb	r1, [r2, #1]
   16908:	428c      	cmp	r4, r1
   1690a:	d1f0      	bne.n	168ee <flash_map_area_overlaps+0xe>
            end1 = area1->fa_off + area1->fa_size;
   1690c:	6845      	ldr	r5, [r0, #4]
   1690e:	6881      	ldr	r1, [r0, #8]
   16910:	4429      	add	r1, r5
            end2 = area2->fa_off + area2->fa_size;
   16912:	6854      	ldr	r4, [r2, #4]
   16914:	6892      	ldr	r2, [r2, #8]
   16916:	4422      	add	r2, r4

            if (end1 > area2->fa_off && area1->fa_off < end2) {
   16918:	428c      	cmp	r4, r1
   1691a:	d2e8      	bcs.n	168ee <flash_map_area_overlaps+0xe>
   1691c:	4295      	cmp	r5, r2
   1691e:	d2e6      	bcs.n	168ee <flash_map_area_overlaps+0xe>
                return true;
   16920:	2001      	movs	r0, #1
   16922:	e000      	b.n	16926 <flash_map_area_overlaps+0x46>
            }
        }
    }

    return false;
   16924:	2000      	movs	r0, #0
}
   16926:	bc30      	pop	{r4, r5}
   16928:	4770      	bx	lr
    return false;
   1692a:	2000      	movs	r0, #0
}
   1692c:	4770      	bx	lr
   1692e:	bf00      	nop
   16930:	100022b4 	.word	0x100022b4
   16934:	100022b0 	.word	0x100022b0

00016938 <flash_map_add_new_dflt_areas>:
 * Adds areas from the hardcoded flash map that aren't present in, and don't
 * overlap with, the manufacturing flash map.
 */
static void
flash_map_add_new_dflt_areas(void)
{
   16938:	b570      	push	{r4, r5, r6, lr}

    const struct flash_area *dflt_area;
    struct flash_area *dst_area;
    int i;
    
    for (i = 0; i < num_dflt_entries; i++) {
   1693a:	2400      	movs	r4, #0
   1693c:	e00a      	b.n	16954 <flash_map_add_new_dflt_areas+0x1c>
            /* Default flash map contains a new entry. */
            if (flash_map_entries >= MYNEWT_VAL(FLASH_MAP_MAX_AREAS)) {
                DFLT_LOG_DEBUG("failed to add default flash area: "
                               "no room: id=%d",
                               dflt_area->fa_id);
                DEBUG_PANIC();
   1693e:	f7fd fe75 	bl	1462c <hal_debugger_connected>
   16942:	b100      	cbz	r0, 16946 <flash_map_add_new_dflt_areas+0xe>
   16944:	be01      	bkpt	0x0001
   16946:	2300      	movs	r3, #0
   16948:	461a      	mov	r2, r3
   1694a:	4619      	mov	r1, r3
   1694c:	4618      	mov	r0, r3
   1694e:	f7fe f87b 	bl	14a48 <__assert_func>
    for (i = 0; i < num_dflt_entries; i++) {
   16952:	3401      	adds	r4, #1
   16954:	2c05      	cmp	r4, #5
   16956:	dc28      	bgt.n	169aa <flash_map_add_new_dflt_areas+0x72>
        dflt_area = &sysflash_map_dflt[i];
   16958:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   1695c:	4a13      	ldr	r2, [pc, #76]	; (169ac <flash_map_add_new_dflt_areas+0x74>)
   1695e:	eb02 0683 	add.w	r6, r2, r3, lsl #2
        if (flash_area_find_idx(dflt_area->fa_id) == -1) {
   16962:	f812 0023 	ldrb.w	r0, [r2, r3, lsl #2]
   16966:	f7ff ff9f 	bl	168a8 <flash_area_find_idx>
   1696a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   1696e:	d1f0      	bne.n	16952 <flash_map_add_new_dflt_areas+0x1a>
            if (flash_map_entries >= MYNEWT_VAL(FLASH_MAP_MAX_AREAS)) {
   16970:	4b0f      	ldr	r3, [pc, #60]	; (169b0 <flash_map_add_new_dflt_areas+0x78>)
   16972:	681d      	ldr	r5, [r3, #0]
   16974:	2d09      	cmp	r5, #9
   16976:	dce2      	bgt.n	1693e <flash_map_add_new_dflt_areas+0x6>
                return;
            } 

            /* Add the default entry if it doesn't cause any overlaps. */
            if (flash_map_area_overlaps(dflt_area)) {
   16978:	4630      	mov	r0, r6
   1697a:	f7ff ffb1 	bl	168e0 <flash_map_area_overlaps>
   1697e:	2800      	cmp	r0, #0
   16980:	d1e7      	bne.n	16952 <flash_map_add_new_dflt_areas+0x1a>
                DFLT_LOG_DEBUG("failed to add default flash area: "
                               "overlap: id=%d",
                               dflt_area->fa_id);
            } else {
                /* Cast away const. */
                dst_area = (struct flash_area *) &flash_map[flash_map_entries];
   16982:	4b0c      	ldr	r3, [pc, #48]	; (169b4 <flash_map_add_new_dflt_areas+0x7c>)
   16984:	681b      	ldr	r3, [r3, #0]
   16986:	eb05 0545 	add.w	r5, r5, r5, lsl #1
   1698a:	eb03 0585 	add.w	r5, r3, r5, lsl #2

                *dst_area = *dflt_area;
   1698e:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   16992:	4a06      	ldr	r2, [pc, #24]	; (169ac <flash_map_add_new_dflt_areas+0x74>)
   16994:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   16998:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
   1699c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
                flash_map_entries++;
   169a0:	4a03      	ldr	r2, [pc, #12]	; (169b0 <flash_map_add_new_dflt_areas+0x78>)
   169a2:	6813      	ldr	r3, [r2, #0]
   169a4:	3301      	adds	r3, #1
   169a6:	6013      	str	r3, [r2, #0]
   169a8:	e7d3      	b.n	16952 <flash_map_add_new_dflt_areas+0x1a>
            }
        }
    }
}
   169aa:	bd70      	pop	{r4, r5, r6, pc}
   169ac:	0001ba18 	.word	0x0001ba18
   169b0:	100022b4 	.word	0x100022b4
   169b4:	100022b0 	.word	0x100022b0

000169b8 <flash_map_init>:

void
flash_map_init(void)
{
   169b8:	b510      	push	{r4, lr}
   169ba:	b082      	sub	sp, #8
#endif

    int rc;

    /* Ensure this function only gets called by sysinit. */
    SYSINIT_ASSERT_ACTIVE();
   169bc:	4b13      	ldr	r3, [pc, #76]	; (16a0c <flash_map_init+0x54>)
   169be:	781b      	ldrb	r3, [r3, #0]
   169c0:	b163      	cbz	r3, 169dc <flash_map_init+0x24>

    rc = hal_flash_init();
   169c2:	f001 fef9 	bl	187b8 <hal_flash_init>
    SYSINIT_PANIC_ASSERT(rc == 0);
   169c6:	b998      	cbnz	r0, 169f0 <flash_map_init+0x38>
     *    In particular, a FLASH_AREA_BOOTLOADER entry is required for the boot
     *    MMR, as well as an entry for each extended MMR.
     * 2. If we fail to read the flash map from the MMRs, the system continues
     *    to use the default flash map.
     */
    flash_map = sysflash_map_dflt;
   169c8:	4b11      	ldr	r3, [pc, #68]	; (16a10 <flash_map_init+0x58>)
   169ca:	4a12      	ldr	r2, [pc, #72]	; (16a14 <flash_map_init+0x5c>)
   169cc:	601a      	str	r2, [r3, #0]
    flash_map_entries = sizeof sysflash_map_dflt / sizeof sysflash_map_dflt[0];
   169ce:	4b12      	ldr	r3, [pc, #72]	; (16a18 <flash_map_init+0x60>)
   169d0:	2206      	movs	r2, #6
   169d2:	601a      	str	r2, [r3, #0]

    /* The hardcoded flash map may contain new areas that aren't present in the
     * manufacturing flash map.  Try including them if they don't overlap with
     * any mfg areas.
     */
    flash_map_add_new_dflt_areas();
   169d4:	f7ff ffb0 	bl	16938 <flash_map_add_new_dflt_areas>
}
   169d8:	b002      	add	sp, #8
   169da:	bd10      	pop	{r4, pc}
    SYSINIT_ASSERT_ACTIVE();
   169dc:	f7fd fe26 	bl	1462c <hal_debugger_connected>
   169e0:	b100      	cbz	r0, 169e4 <flash_map_init+0x2c>
   169e2:	be01      	bkpt	0x0001
   169e4:	2300      	movs	r3, #0
   169e6:	461a      	mov	r2, r3
   169e8:	4619      	mov	r1, r3
   169ea:	4618      	mov	r0, r3
   169ec:	f7fe f82c 	bl	14a48 <__assert_func>
    SYSINIT_PANIC_ASSERT(rc == 0);
   169f0:	f7fd fe1c 	bl	1462c <hal_debugger_connected>
   169f4:	b100      	cbz	r0, 169f8 <flash_map_init+0x40>
   169f6:	be01      	bkpt	0x0001
   169f8:	2000      	movs	r0, #0
   169fa:	9000      	str	r0, [sp, #0]
   169fc:	4b07      	ldr	r3, [pc, #28]	; (16a1c <flash_map_init+0x64>)
   169fe:	681c      	ldr	r4, [r3, #0]
   16a00:	4603      	mov	r3, r0
   16a02:	4602      	mov	r2, r0
   16a04:	4601      	mov	r1, r0
   16a06:	47a0      	blx	r4
   16a08:	e7de      	b.n	169c8 <flash_map_init+0x10>
   16a0a:	bf00      	nop
   16a0c:	100023e8 	.word	0x100023e8
   16a10:	100022b0 	.word	0x100022b0
   16a14:	0001ba18 	.word	0x0001ba18
   16a18:	100022b4 	.word	0x100022b4
   16a1c:	10000130 	.word	0x10000130

00016a20 <log_registered>:
static int
log_registered(struct log *log)
{
    struct log *cur;

    STAILQ_FOREACH(cur, &g_log_list, l_next) {
   16a20:	4b05      	ldr	r3, [pc, #20]	; (16a38 <log_registered+0x18>)
   16a22:	681b      	ldr	r3, [r3, #0]
   16a24:	b11b      	cbz	r3, 16a2e <log_registered+0xe>
        if (cur == log) {
   16a26:	4283      	cmp	r3, r0
   16a28:	d003      	beq.n	16a32 <log_registered+0x12>
    STAILQ_FOREACH(cur, &g_log_list, l_next) {
   16a2a:	68db      	ldr	r3, [r3, #12]
   16a2c:	e7fa      	b.n	16a24 <log_registered+0x4>
            return 1;
        }
    }

    return 0;
   16a2e:	2000      	movs	r0, #0
   16a30:	4770      	bx	lr
            return 1;
   16a32:	2001      	movs	r0, #1
}
   16a34:	4770      	bx	lr
   16a36:	bf00      	nop
   16a38:	10000128 	.word	0x10000128

00016a3c <log_init>:
{
   16a3c:	b508      	push	{r3, lr}
    SYSINIT_ASSERT_ACTIVE();
   16a3e:	4b0d      	ldr	r3, [pc, #52]	; (16a74 <log_init+0x38>)
   16a40:	781b      	ldrb	r3, [r3, #0]
   16a42:	b163      	cbz	r3, 16a5e <log_init+0x22>
    log_written = 0;
   16a44:	2300      	movs	r3, #0
   16a46:	4a0c      	ldr	r2, [pc, #48]	; (16a78 <log_init+0x3c>)
   16a48:	7013      	strb	r3, [r2, #0]
    STAILQ_INIT(&g_log_list);
   16a4a:	4a0c      	ldr	r2, [pc, #48]	; (16a7c <log_init+0x40>)
   16a4c:	6013      	str	r3, [r2, #0]
   16a4e:	6052      	str	r2, [r2, #4]
    g_log_info.li_version = MYNEWT_VAL(LOG_VERSION);
   16a50:	4a0b      	ldr	r2, [pc, #44]	; (16a80 <log_init+0x44>)
   16a52:	2103      	movs	r1, #3
   16a54:	7111      	strb	r1, [r2, #4]
    g_log_info.li_next_index = 0;
   16a56:	6013      	str	r3, [r2, #0]
    log_console_init();
   16a58:	f000 f95a 	bl	16d10 <log_console_init>
}
   16a5c:	bd08      	pop	{r3, pc}
    SYSINIT_ASSERT_ACTIVE();
   16a5e:	f7fd fde5 	bl	1462c <hal_debugger_connected>
   16a62:	b100      	cbz	r0, 16a66 <log_init+0x2a>
   16a64:	be01      	bkpt	0x0001
   16a66:	2300      	movs	r3, #0
   16a68:	461a      	mov	r2, r3
   16a6a:	4619      	mov	r1, r3
   16a6c:	4618      	mov	r0, r3
   16a6e:	f7fd ffeb 	bl	14a48 <__assert_func>
   16a72:	bf00      	nop
   16a74:	100023e8 	.word	0x100023e8
   16a78:	100022c0 	.word	0x100022c0
   16a7c:	10000128 	.word	0x10000128
   16a80:	100022b8 	.word	0x100022b8

00016a84 <log_hdr_len>:
}

uint16_t
log_hdr_len(const struct log_entry_hdr *hdr)
{
    if (hdr->ue_flags & LOG_FLAGS_IMG_HASH) {
   16a84:	7b83      	ldrb	r3, [r0, #14]
   16a86:	f013 0f10 	tst.w	r3, #16
   16a8a:	d101      	bne.n	16a90 <log_hdr_len+0xc>
        return LOG_BASE_ENTRY_HDR_SIZE + LOG_IMG_HASHLEN;
    }

    return LOG_BASE_ENTRY_HDR_SIZE;
   16a8c:	200f      	movs	r0, #15
   16a8e:	4770      	bx	lr
        return LOG_BASE_ENTRY_HDR_SIZE + LOG_IMG_HASHLEN;
   16a90:	2013      	movs	r0, #19
}
   16a92:	4770      	bx	lr

00016a94 <log_walk>:
}

int
log_walk(struct log *log, log_walk_func_t walk_func,
         struct log_offset *log_offset)
{
   16a94:	b508      	push	{r3, lr}
    int rc;

    rc = log->l_log->log_walk(log, walk_func, log_offset);
   16a96:	6843      	ldr	r3, [r0, #4]
   16a98:	69db      	ldr	r3, [r3, #28]
   16a9a:	4798      	blx	r3
    }

    return (0);
err:
    return (rc);
}
   16a9c:	bd08      	pop	{r3, pc}
	...

00016aa0 <log_read_last_hdr>:
{
   16aa0:	b530      	push	{r4, r5, lr}
   16aa2:	b089      	sub	sp, #36	; 0x24
    arg.hdr = out_hdr;
   16aa4:	9106      	str	r1, [sp, #24]
    arg.read_success = 0;
   16aa6:	2300      	movs	r3, #0
   16aa8:	9307      	str	r3, [sp, #28]
    log_offset.lo_arg = &arg;
   16aaa:	aa06      	add	r2, sp, #24
   16aac:	9204      	str	r2, [sp, #16]
    log_offset.lo_ts = -1;
   16aae:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
   16ab2:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   16ab6:	e9cd 4500 	strd	r4, r5, [sp]
    log_offset.lo_index = 0;
   16aba:	9302      	str	r3, [sp, #8]
    log_offset.lo_data_len = 0;
   16abc:	9303      	str	r3, [sp, #12]
    log_walk(log, log_read_hdr_walk, &log_offset);
   16abe:	466a      	mov	r2, sp
   16ac0:	4905      	ldr	r1, [pc, #20]	; (16ad8 <log_read_last_hdr+0x38>)
   16ac2:	f7ff ffe7 	bl	16a94 <log_walk>
    if (!arg.read_success) {
   16ac6:	9b07      	ldr	r3, [sp, #28]
   16ac8:	b113      	cbz	r3, 16ad0 <log_read_last_hdr+0x30>
    return 0;
   16aca:	2000      	movs	r0, #0
}
   16acc:	b009      	add	sp, #36	; 0x24
   16ace:	bd30      	pop	{r4, r5, pc}
        return -1;
   16ad0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   16ad4:	e7fa      	b.n	16acc <log_read_last_hdr+0x2c>
   16ad6:	bf00      	nop
   16ad8:	00016bd1 	.word	0x00016bd1

00016adc <log_register>:
{
   16adc:	b530      	push	{r4, r5, lr}
   16ade:	b087      	sub	sp, #28
   16ae0:	460c      	mov	r4, r1
   16ae2:	f89d 1028 	ldrb.w	r1, [sp, #40]	; 0x28
    assert(!log_written);
   16ae6:	4d2f      	ldr	r5, [pc, #188]	; (16ba4 <log_register+0xc8>)
   16ae8:	782d      	ldrb	r5, [r5, #0]
   16aea:	bb25      	cbnz	r5, 16b36 <log_register+0x5a>
    if (level > LOG_LEVEL_MAX) {
   16aec:	290f      	cmp	r1, #15
   16aee:	d900      	bls.n	16af2 <log_register+0x16>
        level = LOG_LEVEL_MAX;
   16af0:	210f      	movs	r1, #15
    log->l_name = name;
   16af2:	6020      	str	r0, [r4, #0]
    log->l_log = lh;
   16af4:	6062      	str	r2, [r4, #4]
    log->l_arg = arg;
   16af6:	60a3      	str	r3, [r4, #8]
    log->l_level = level;
   16af8:	7621      	strb	r1, [r4, #24]
    log->l_append_cb = NULL;
   16afa:	2300      	movs	r3, #0
   16afc:	6123      	str	r3, [r4, #16]
    log->l_max_entry_len = 0;
   16afe:	8363      	strh	r3, [r4, #26]
    if (!log_registered(log)) {
   16b00:	4620      	mov	r0, r4
   16b02:	f7ff ff8d 	bl	16a20 <log_registered>
   16b06:	b938      	cbnz	r0, 16b18 <log_register+0x3c>
        STAILQ_INSERT_TAIL(&g_log_list, log, l_next);
   16b08:	2300      	movs	r3, #0
   16b0a:	60e3      	str	r3, [r4, #12]
   16b0c:	4b26      	ldr	r3, [pc, #152]	; (16ba8 <log_register+0xcc>)
   16b0e:	685a      	ldr	r2, [r3, #4]
   16b10:	6014      	str	r4, [r2, #0]
   16b12:	f104 020c 	add.w	r2, r4, #12
   16b16:	605a      	str	r2, [r3, #4]
    if (log->l_log->log_registered) {
   16b18:	6863      	ldr	r3, [r4, #4]
   16b1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   16b1c:	b11b      	cbz	r3, 16b26 <log_register+0x4a>
        rc = log->l_log->log_registered(log);
   16b1e:	4620      	mov	r0, r4
   16b20:	4798      	blx	r3
        if (rc) {
   16b22:	4605      	mov	r5, r0
   16b24:	b988      	cbnz	r0, 16b4a <log_register+0x6e>
    if (log->l_log->log_type == LOG_TYPE_STORAGE) {
   16b26:	6863      	ldr	r3, [r4, #4]
   16b28:	681b      	ldr	r3, [r3, #0]
   16b2a:	2b02      	cmp	r3, #2
   16b2c:	d024      	beq.n	16b78 <log_register+0x9c>
    return (0);
   16b2e:	2500      	movs	r5, #0
}
   16b30:	4628      	mov	r0, r5
   16b32:	b007      	add	sp, #28
   16b34:	bd30      	pop	{r4, r5, pc}
    assert(!log_written);
   16b36:	f7fd fd79 	bl	1462c <hal_debugger_connected>
   16b3a:	b100      	cbz	r0, 16b3e <log_register+0x62>
   16b3c:	be01      	bkpt	0x0001
   16b3e:	2300      	movs	r3, #0
   16b40:	461a      	mov	r2, r3
   16b42:	4619      	mov	r1, r3
   16b44:	4618      	mov	r0, r3
   16b46:	f7fd ff7f 	bl	14a48 <__assert_func>
            STAILQ_REMOVE(&g_log_list, log, log, l_next);
   16b4a:	4b17      	ldr	r3, [pc, #92]	; (16ba8 <log_register+0xcc>)
   16b4c:	681b      	ldr	r3, [r3, #0]
   16b4e:	42a3      	cmp	r3, r4
   16b50:	d00b      	beq.n	16b6a <log_register+0x8e>
   16b52:	461a      	mov	r2, r3
   16b54:	68db      	ldr	r3, [r3, #12]
   16b56:	42a3      	cmp	r3, r4
   16b58:	d1fb      	bne.n	16b52 <log_register+0x76>
   16b5a:	68db      	ldr	r3, [r3, #12]
   16b5c:	60d3      	str	r3, [r2, #12]
   16b5e:	2b00      	cmp	r3, #0
   16b60:	d1e6      	bne.n	16b30 <log_register+0x54>
   16b62:	320c      	adds	r2, #12
   16b64:	4b10      	ldr	r3, [pc, #64]	; (16ba8 <log_register+0xcc>)
   16b66:	605a      	str	r2, [r3, #4]
            return rc;
   16b68:	e7e2      	b.n	16b30 <log_register+0x54>
            STAILQ_REMOVE(&g_log_list, log, log, l_next);
   16b6a:	68db      	ldr	r3, [r3, #12]
   16b6c:	4a0e      	ldr	r2, [pc, #56]	; (16ba8 <log_register+0xcc>)
   16b6e:	6013      	str	r3, [r2, #0]
   16b70:	2b00      	cmp	r3, #0
   16b72:	d1dd      	bne.n	16b30 <log_register+0x54>
   16b74:	6052      	str	r2, [r2, #4]
   16b76:	e7db      	b.n	16b30 <log_register+0x54>
        rc = log_read_last_hdr(log, &hdr);
   16b78:	a901      	add	r1, sp, #4
   16b7a:	4620      	mov	r0, r4
   16b7c:	f7ff ff90 	bl	16aa0 <log_read_last_hdr>
        if (rc == 0) {
   16b80:	4605      	mov	r5, r0
   16b82:	b108      	cbz	r0, 16b88 <log_register+0xac>
    return (0);
   16b84:	2500      	movs	r5, #0
   16b86:	e7d3      	b.n	16b30 <log_register+0x54>
            OS_ENTER_CRITICAL(sr);
   16b88:	f7fe ff16 	bl	159b8 <os_arch_save_sr>
            if (hdr.ue_index >= g_log_info.li_next_index) {
   16b8c:	9b03      	ldr	r3, [sp, #12]
   16b8e:	4a07      	ldr	r2, [pc, #28]	; (16bac <log_register+0xd0>)
   16b90:	6812      	ldr	r2, [r2, #0]
   16b92:	4293      	cmp	r3, r2
   16b94:	d302      	bcc.n	16b9c <log_register+0xc0>
                g_log_info.li_next_index = hdr.ue_index + 1;
   16b96:	3301      	adds	r3, #1
   16b98:	4a04      	ldr	r2, [pc, #16]	; (16bac <log_register+0xd0>)
   16b9a:	6013      	str	r3, [r2, #0]
            OS_EXIT_CRITICAL(sr);
   16b9c:	f7fe ff12 	bl	159c4 <os_arch_restore_sr>
   16ba0:	e7c6      	b.n	16b30 <log_register+0x54>
   16ba2:	bf00      	nop
   16ba4:	100022c0 	.word	0x100022c0
   16ba8:	10000128 	.word	0x10000128
   16bac:	100022b8 	.word	0x100022b8

00016bb0 <log_read>:
 * @return                      The number of bytes read; 0 on failure.
 */
int
log_read(struct log *log, const void *dptr, void *buf, uint16_t off,
         uint16_t len)
{
   16bb0:	b530      	push	{r4, r5, lr}
   16bb2:	b083      	sub	sp, #12
    int rc;

    rc = log->l_log->log_read(log, dptr, buf, off, len);
   16bb4:	6844      	ldr	r4, [r0, #4]
   16bb6:	6864      	ldr	r4, [r4, #4]
   16bb8:	f8bd 5018 	ldrh.w	r5, [sp, #24]
   16bbc:	9500      	str	r5, [sp, #0]
   16bbe:	47a0      	blx	r4

    return (rc);
}
   16bc0:	b003      	add	sp, #12
   16bc2:	bd30      	pop	{r4, r5, pc}

00016bc4 <log_fill_current_img_hash>:
    hdr->ue_flags |= LOG_FLAGS_IMG_HASH;

    /* We have to account for LOG_IMG_HASHLEN bytes of hash */
    return imgr_get_current_hash(hdr->ue_imghash, LOG_IMG_HASHLEN);
#endif
    memset(hdr->ue_imghash, 0, LOG_IMG_HASHLEN);
   16bc4:	2300      	movs	r3, #0
   16bc6:	f8c0 300f 	str.w	r3, [r0, #15]

    return SYS_ENOTSUP;
}
   16bca:	f06f 000b 	mvn.w	r0, #11
   16bce:	4770      	bx	lr

00016bd0 <log_read_hdr_walk>:
{
   16bd0:	b510      	push	{r4, lr}
   16bd2:	b082      	sub	sp, #8
   16bd4:	460b      	mov	r3, r1
   16bd6:	4611      	mov	r1, r2
    arg = log_offset->lo_arg;
   16bd8:	691c      	ldr	r4, [r3, #16]
    rc = log_read(log, dptr, arg->hdr, 0, LOG_BASE_ENTRY_HDR_SIZE);
   16bda:	6822      	ldr	r2, [r4, #0]
   16bdc:	230f      	movs	r3, #15
   16bde:	9300      	str	r3, [sp, #0]
   16be0:	2300      	movs	r3, #0
   16be2:	f7ff ffe5 	bl	16bb0 <log_read>
    if (rc >= LOG_BASE_ENTRY_HDR_SIZE) {
   16be6:	280e      	cmp	r0, #14
   16be8:	dd01      	ble.n	16bee <log_read_hdr_walk+0x1e>
        arg->read_success = 1;
   16bea:	2301      	movs	r3, #1
   16bec:	6063      	str	r3, [r4, #4]
    if (arg->hdr->ue_flags & LOG_FLAGS_IMG_HASH) {
   16bee:	6820      	ldr	r0, [r4, #0]
   16bf0:	7b83      	ldrb	r3, [r0, #14]
   16bf2:	f013 0f10 	tst.w	r3, #16
   16bf6:	d102      	bne.n	16bfe <log_read_hdr_walk+0x2e>
}
   16bf8:	2001      	movs	r0, #1
   16bfa:	b002      	add	sp, #8
   16bfc:	bd10      	pop	{r4, pc}
        rc = log_fill_current_img_hash(arg->hdr);
   16bfe:	f7ff ffe1 	bl	16bc4 <log_fill_current_img_hash>
        if (!rc || rc == SYS_ENOTSUP) {
   16c02:	b110      	cbz	r0, 16c0a <log_read_hdr_walk+0x3a>
   16c04:	f110 0f0c 	cmn.w	r0, #12
   16c08:	d1f6      	bne.n	16bf8 <log_read_hdr_walk+0x28>
            arg->read_success = 1;
   16c0a:	2301      	movs	r3, #1
   16c0c:	6063      	str	r3, [r4, #4]
   16c0e:	e7f3      	b.n	16bf8 <log_read_hdr_walk+0x28>

00016c10 <log_console_read>:
log_console_read(struct log *log, const void *dptr, void *buf, uint16_t offset,
        uint16_t len)
{
    /* You don't read console, console read you */
    return (OS_EINVAL);
}
   16c10:	2002      	movs	r0, #2
   16c12:	4770      	bx	lr

00016c14 <log_console_walk>:
log_console_walk(struct log *log, log_walk_func_t walk_func,
        struct log_offset *log_offset)
{
    /* You don't walk console, console walk you. */
    return (OS_EINVAL);
}
   16c14:	2002      	movs	r0, #2
   16c16:	4770      	bx	lr

00016c18 <log_console_flush>:
static int
log_console_flush(struct log *log)
{
    /* You don't flush console, console flush you. */
    return (OS_EINVAL);
}
   16c18:	2002      	movs	r0, #2
   16c1a:	4770      	bx	lr

00016c1c <log_console_print_hdr>:
{
   16c1c:	b510      	push	{r4, lr}
   16c1e:	b082      	sub	sp, #8
   16c20:	4604      	mov	r4, r0
                   hdr->ue_ts, hdr->ue_module, hdr->ue_level);
   16c22:	7b03      	ldrb	r3, [r0, #12]
   16c24:	7b42      	ldrb	r2, [r0, #13]
    console_printf("[ts=%lluus, mod=%u level=%u ",
   16c26:	9201      	str	r2, [sp, #4]
   16c28:	9300      	str	r3, [sp, #0]
   16c2a:	6802      	ldr	r2, [r0, #0]
   16c2c:	6843      	ldr	r3, [r0, #4]
   16c2e:	480a      	ldr	r0, [pc, #40]	; (16c58 <log_console_print_hdr+0x3c>)
   16c30:	f7ff fcc4 	bl	165bc <console_printf>
    if (hdr->ue_flags & LOG_FLAGS_IMG_HASH) {
   16c34:	7ba3      	ldrb	r3, [r4, #14]
   16c36:	f013 0f10 	tst.w	r3, #16
   16c3a:	d104      	bne.n	16c46 <log_console_print_hdr+0x2a>
    console_printf("]");
   16c3c:	4807      	ldr	r0, [pc, #28]	; (16c5c <log_console_print_hdr+0x40>)
   16c3e:	f7ff fcbd 	bl	165bc <console_printf>
}
   16c42:	b002      	add	sp, #8
   16c44:	bd10      	pop	{r4, pc}
                       hdr->ue_imghash[2], hdr->ue_imghash[3]);
   16c46:	7ca3      	ldrb	r3, [r4, #18]
        console_printf("ih=0x%x%x%x%x", hdr->ue_imghash[0], hdr->ue_imghash[1],
   16c48:	9300      	str	r3, [sp, #0]
   16c4a:	7c63      	ldrb	r3, [r4, #17]
   16c4c:	7c22      	ldrb	r2, [r4, #16]
   16c4e:	7be1      	ldrb	r1, [r4, #15]
   16c50:	4803      	ldr	r0, [pc, #12]	; (16c60 <log_console_print_hdr+0x44>)
   16c52:	f7ff fcb3 	bl	165bc <console_printf>
   16c56:	e7f1      	b.n	16c3c <log_console_print_hdr+0x20>
   16c58:	0001b99c 	.word	0x0001b99c
   16c5c:	0001b9cc 	.word	0x0001b9cc
   16c60:	0001b9bc 	.word	0x0001b9bc

00016c64 <log_console_dump_cbor_entry>:
{
   16c64:	b530      	push	{r4, r5, lr}
   16c66:	b095      	sub	sp, #84	; 0x54
   16c68:	460a      	mov	r2, r1
    cbor_buf_reader_init(&cbor_buf_reader, dptr, len);
   16c6a:	4601      	mov	r1, r0
   16c6c:	a805      	add	r0, sp, #20
   16c6e:	f000 fa65 	bl	1713c <cbor_buf_reader_init>
    cbor_parser_init(&cbor_buf_reader.r, 0, &cbor_parser, &cbor_value);
   16c72:	ad0d      	add	r5, sp, #52	; 0x34
   16c74:	462b      	mov	r3, r5
   16c76:	aa11      	add	r2, sp, #68	; 0x44
   16c78:	2100      	movs	r1, #0
   16c7a:	a805      	add	r0, sp, #20
   16c7c:	f000 fd2a 	bl	176d4 <cbor_parser_init>

/* Human-readable (dump) API */
CBOR_API CborError cbor_value_to_pretty_advance(FILE *out, CborValue *value);
CBOR_INLINE_API CborError cbor_value_to_pretty(FILE *out, const CborValue *value)
{
    CborValue copy = *value;
   16c80:	ac01      	add	r4, sp, #4
   16c82:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
   16c86:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    return cbor_value_to_pretty_advance(out, &copy);
   16c8a:	4621      	mov	r1, r4
   16c8c:	4b05      	ldr	r3, [pc, #20]	; (16ca4 <log_console_dump_cbor_entry+0x40>)
   16c8e:	6818      	ldr	r0, [r3, #0]
   16c90:	f001 f98a 	bl	17fa8 <cbor_value_to_pretty_advance>
    console_write("\n", 1);
   16c94:	2101      	movs	r1, #1
   16c96:	4804      	ldr	r0, [pc, #16]	; (16ca8 <log_console_dump_cbor_entry+0x44>)
   16c98:	f7ff fb3a 	bl	16310 <console_write>
}
   16c9c:	2000      	movs	r0, #0
   16c9e:	b015      	add	sp, #84	; 0x54
   16ca0:	bd30      	pop	{r4, r5, pc}
   16ca2:	bf00      	nop
   16ca4:	0001be58 	.word	0x0001be58
   16ca8:	0001b68c 	.word	0x0001b68c

00016cac <log_console_append_body>:
{
   16cac:	b570      	push	{r4, r5, r6, lr}
   16cae:	460c      	mov	r4, r1
   16cb0:	4616      	mov	r6, r2
   16cb2:	461d      	mov	r5, r3
    if (!console_is_init()) {
   16cb4:	f7ff fc30 	bl	16518 <console_is_init>
   16cb8:	b158      	cbz	r0, 16cd2 <log_console_append_body+0x26>
    if (!console_is_midline) {
   16cba:	4b0b      	ldr	r3, [pc, #44]	; (16ce8 <log_console_append_body+0x3c>)
   16cbc:	681b      	ldr	r3, [r3, #0]
   16cbe:	b153      	cbz	r3, 16cd6 <log_console_append_body+0x2a>
    if (hdr->ue_etype != LOG_ETYPE_CBOR) {
   16cc0:	7ba3      	ldrb	r3, [r4, #14]
   16cc2:	f003 030f 	and.w	r3, r3, #15
   16cc6:	2b01      	cmp	r3, #1
   16cc8:	d009      	beq.n	16cde <log_console_append_body+0x32>
        console_write(body, body_len);
   16cca:	4629      	mov	r1, r5
   16ccc:	4630      	mov	r0, r6
   16cce:	f7ff fb1f 	bl	16310 <console_write>
}
   16cd2:	2000      	movs	r0, #0
   16cd4:	bd70      	pop	{r4, r5, r6, pc}
        log_console_print_hdr(hdr);
   16cd6:	4620      	mov	r0, r4
   16cd8:	f7ff ffa0 	bl	16c1c <log_console_print_hdr>
   16cdc:	e7f0      	b.n	16cc0 <log_console_append_body+0x14>
        log_console_dump_cbor_entry(body, body_len);
   16cde:	b2a9      	uxth	r1, r5
   16ce0:	4630      	mov	r0, r6
   16ce2:	f7ff ffbf 	bl	16c64 <log_console_dump_cbor_entry>
   16ce6:	e7f4      	b.n	16cd2 <log_console_append_body+0x26>
   16ce8:	10002218 	.word	0x10002218

00016cec <log_console_append>:
{
   16cec:	b570      	push	{r4, r5, r6, lr}
   16cee:	4605      	mov	r5, r0
   16cf0:	460c      	mov	r4, r1
   16cf2:	4616      	mov	r6, r2
    hdr_len = log_hdr_len(buf);
   16cf4:	4608      	mov	r0, r1
   16cf6:	f7ff fec5 	bl	16a84 <log_hdr_len>
    return log_console_append_body(log, buf, (uint8_t *)buf + hdr_len,
   16cfa:	1a33      	subs	r3, r6, r0
   16cfc:	1822      	adds	r2, r4, r0
   16cfe:	4621      	mov	r1, r4
   16d00:	4628      	mov	r0, r5
   16d02:	f7ff ffd3 	bl	16cac <log_console_append_body>
}
   16d06:	bd70      	pop	{r4, r5, r6, pc}

00016d08 <log_console_get>:
}
   16d08:	4800      	ldr	r0, [pc, #0]	; (16d0c <log_console_get+0x4>)
   16d0a:	4770      	bx	lr
   16d0c:	100022c4 	.word	0x100022c4

00016d10 <log_console_init>:
    .log_flush = log_console_flush,
};

void
log_console_init(void)
{
   16d10:	b510      	push	{r4, lr}
   16d12:	b082      	sub	sp, #8
    int rc;

    /* Ensure this function only gets called by sysinit. */
    SYSINIT_ASSERT_ACTIVE();
   16d14:	4b11      	ldr	r3, [pc, #68]	; (16d5c <log_console_init+0x4c>)
   16d16:	781b      	ldrb	r3, [r3, #0]
   16d18:	b14b      	cbz	r3, 16d2e <log_console_init+0x1e>

    rc = log_register("console", &log_console, &log_console_handler, NULL,
   16d1a:	2300      	movs	r3, #0
   16d1c:	9300      	str	r3, [sp, #0]
   16d1e:	4a10      	ldr	r2, [pc, #64]	; (16d60 <log_console_init+0x50>)
   16d20:	4910      	ldr	r1, [pc, #64]	; (16d64 <log_console_init+0x54>)
   16d22:	4811      	ldr	r0, [pc, #68]	; (16d68 <log_console_init+0x58>)
   16d24:	f7ff feda 	bl	16adc <log_register>
                      MYNEWT_VAL(LOG_LEVEL));
    SYSINIT_PANIC_ASSERT(rc == 0);
   16d28:	b958      	cbnz	r0, 16d42 <log_console_init+0x32>
}
   16d2a:	b002      	add	sp, #8
   16d2c:	bd10      	pop	{r4, pc}
    SYSINIT_ASSERT_ACTIVE();
   16d2e:	f7fd fc7d 	bl	1462c <hal_debugger_connected>
   16d32:	b100      	cbz	r0, 16d36 <log_console_init+0x26>
   16d34:	be01      	bkpt	0x0001
   16d36:	2300      	movs	r3, #0
   16d38:	461a      	mov	r2, r3
   16d3a:	4619      	mov	r1, r3
   16d3c:	4618      	mov	r0, r3
   16d3e:	f7fd fe83 	bl	14a48 <__assert_func>
    SYSINIT_PANIC_ASSERT(rc == 0);
   16d42:	f7fd fc73 	bl	1462c <hal_debugger_connected>
   16d46:	b100      	cbz	r0, 16d4a <log_console_init+0x3a>
   16d48:	be01      	bkpt	0x0001
   16d4a:	2000      	movs	r0, #0
   16d4c:	9000      	str	r0, [sp, #0]
   16d4e:	4b07      	ldr	r3, [pc, #28]	; (16d6c <log_console_init+0x5c>)
   16d50:	681c      	ldr	r4, [r3, #0]
   16d52:	4603      	mov	r3, r0
   16d54:	4602      	mov	r2, r0
   16d56:	4601      	mov	r1, r0
   16d58:	47a0      	blx	r4
}
   16d5a:	e7e6      	b.n	16d2a <log_console_init+0x1a>
   16d5c:	100023e8 	.word	0x100023e8
   16d60:	0001b9d8 	.word	0x0001b9d8
   16d64:	100022c4 	.word	0x100022c4
   16d68:	0001b9d0 	.word	0x0001b9d0
   16d6c:	10000130 	.word	0x10000130

00016d70 <modlog_find_by_module>:
    return cur;
}

static struct modlog_mapping *
modlog_find_by_module(uint8_t module, struct modlog_mapping **out_prev)
{
   16d70:	b410      	push	{r4}
   16d72:	4602      	mov	r2, r0
    struct modlog_mapping *prev;
    struct modlog_mapping *cur;

    prev = NULL;
    SLIST_FOREACH(cur, &modlog_mappings, next) {
   16d74:	4b07      	ldr	r3, [pc, #28]	; (16d94 <modlog_find_by_module+0x24>)
   16d76:	6818      	ldr	r0, [r3, #0]
    prev = NULL;
   16d78:	2400      	movs	r4, #0
    SLIST_FOREACH(cur, &modlog_mappings, next) {
   16d7a:	e001      	b.n	16d80 <modlog_find_by_module+0x10>
        if (cur->desc.module > module) {
            cur = NULL;
            break;
        }

        prev = cur;
   16d7c:	4604      	mov	r4, r0
    SLIST_FOREACH(cur, &modlog_mappings, next) {
   16d7e:	6800      	ldr	r0, [r0, #0]
   16d80:	b120      	cbz	r0, 16d8c <modlog_find_by_module+0x1c>
        if (cur->desc.module == module) {
   16d82:	7a43      	ldrb	r3, [r0, #9]
   16d84:	4293      	cmp	r3, r2
   16d86:	d001      	beq.n	16d8c <modlog_find_by_module+0x1c>
        if (cur->desc.module > module) {
   16d88:	d9f8      	bls.n	16d7c <modlog_find_by_module+0xc>
            cur = NULL;
   16d8a:	2000      	movs	r0, #0
    }

    if (out_prev != NULL) {
   16d8c:	b101      	cbz	r1, 16d90 <modlog_find_by_module+0x20>
        *out_prev = prev;
   16d8e:	600c      	str	r4, [r1, #0]
    }

    return cur;
}
   16d90:	bc10      	pop	{r4}
   16d92:	4770      	bx	lr
   16d94:	100023c0 	.word	0x100023c0

00016d98 <modlog_insert>:

static void
modlog_insert(struct modlog_mapping *mm)
{
   16d98:	b510      	push	{r4, lr}
   16d9a:	b082      	sub	sp, #8
   16d9c:	4604      	mov	r4, r0
    struct modlog_mapping *prev;

    modlog_find_by_module(mm->desc.module, &prev);
   16d9e:	a901      	add	r1, sp, #4
   16da0:	7a40      	ldrb	r0, [r0, #9]
   16da2:	f7ff ffe5 	bl	16d70 <modlog_find_by_module>
    if (prev == NULL) {
   16da6:	9b01      	ldr	r3, [sp, #4]
   16da8:	b143      	cbz	r3, 16dbc <modlog_insert+0x24>
        SLIST_INSERT_HEAD(&modlog_mappings, mm, next);
    } else {
        SLIST_INSERT_AFTER(prev, mm, next);
   16daa:	681b      	ldr	r3, [r3, #0]
   16dac:	6023      	str	r3, [r4, #0]
   16dae:	9b01      	ldr	r3, [sp, #4]
   16db0:	601c      	str	r4, [r3, #0]
    }

    if (mm->desc.module == MODLOG_MODULE_DFLT) {
   16db2:	7a63      	ldrb	r3, [r4, #9]
   16db4:	2bff      	cmp	r3, #255	; 0xff
   16db6:	d006      	beq.n	16dc6 <modlog_insert+0x2e>
        modlog_first_dflt = mm;
    }
}
   16db8:	b002      	add	sp, #8
   16dba:	bd10      	pop	{r4, pc}
        SLIST_INSERT_HEAD(&modlog_mappings, mm, next);
   16dbc:	4b03      	ldr	r3, [pc, #12]	; (16dcc <modlog_insert+0x34>)
   16dbe:	681a      	ldr	r2, [r3, #0]
   16dc0:	6022      	str	r2, [r4, #0]
   16dc2:	601c      	str	r4, [r3, #0]
   16dc4:	e7f5      	b.n	16db2 <modlog_insert+0x1a>
        modlog_first_dflt = mm;
   16dc6:	4b02      	ldr	r3, [pc, #8]	; (16dd0 <modlog_insert+0x38>)
   16dc8:	601c      	str	r4, [r3, #0]
}
   16dca:	e7f5      	b.n	16db8 <modlog_insert+0x20>
   16dcc:	100023c0 	.word	0x100023c0
   16dd0:	100022e0 	.word	0x100022e0

00016dd4 <modlog_alloc>:
{
   16dd4:	b508      	push	{r3, lr}
    mm = os_memblock_get(&modlog_mapping_pool);
   16dd6:	4805      	ldr	r0, [pc, #20]	; (16dec <modlog_alloc+0x18>)
   16dd8:	f7fe f98c 	bl	150f4 <os_memblock_get>
    if (mm != NULL) {
   16ddc:	4603      	mov	r3, r0
   16dde:	b118      	cbz	r0, 16de8 <modlog_alloc+0x14>
        *mm = (struct modlog_mapping) { 0 };
   16de0:	2200      	movs	r2, #0
   16de2:	6002      	str	r2, [r0, #0]
   16de4:	6042      	str	r2, [r0, #4]
   16de6:	6082      	str	r2, [r0, #8]
}
   16de8:	4618      	mov	r0, r3
   16dea:	bd08      	pop	{r3, pc}
   16dec:	100023a4 	.word	0x100023a4

00016df0 <modlog_infer_handle>:
{
   16df0:	b508      	push	{r3, lr}
    off = (uintptr_t)mm - (uintptr_t)modlog_mapping_buf;
   16df2:	4a13      	ldr	r2, [pc, #76]	; (16e40 <modlog_infer_handle+0x50>)
   16df4:	1a82      	subs	r2, r0, r2
    idx = off / elem_sz;
   16df6:	4813      	ldr	r0, [pc, #76]	; (16e44 <modlog_infer_handle+0x54>)
   16df8:	fba0 3002 	umull	r3, r0, r0, r2
    assert(idx >= 0 && idx < MYNEWT_VAL(MODLOG_MAX_MAPPINGS));
   16dfc:	2abf      	cmp	r2, #191	; 0xbf
   16dfe:	d80b      	bhi.n	16e18 <modlog_infer_handle+0x28>
   16e00:	08c0      	lsrs	r0, r0, #3
    assert(off % elem_sz == 0);
   16e02:	4b10      	ldr	r3, [pc, #64]	; (16e44 <modlog_infer_handle+0x54>)
   16e04:	fba3 1302 	umull	r1, r3, r3, r2
   16e08:	08db      	lsrs	r3, r3, #3
   16e0a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   16e0e:	ebb2 0f83 	cmp.w	r2, r3, lsl #2
   16e12:	d10b      	bne.n	16e2c <modlog_infer_handle+0x3c>
}
   16e14:	b2c0      	uxtb	r0, r0
   16e16:	bd08      	pop	{r3, pc}
    assert(idx >= 0 && idx < MYNEWT_VAL(MODLOG_MAX_MAPPINGS));
   16e18:	f7fd fc08 	bl	1462c <hal_debugger_connected>
   16e1c:	b100      	cbz	r0, 16e20 <modlog_infer_handle+0x30>
   16e1e:	be01      	bkpt	0x0001
   16e20:	2300      	movs	r3, #0
   16e22:	461a      	mov	r2, r3
   16e24:	4619      	mov	r1, r3
   16e26:	4618      	mov	r0, r3
   16e28:	f7fd fe0e 	bl	14a48 <__assert_func>
    assert(off % elem_sz == 0);
   16e2c:	f7fd fbfe 	bl	1462c <hal_debugger_connected>
   16e30:	b100      	cbz	r0, 16e34 <modlog_infer_handle+0x44>
   16e32:	be01      	bkpt	0x0001
   16e34:	2300      	movs	r3, #0
   16e36:	461a      	mov	r2, r3
   16e38:	4619      	mov	r1, r3
   16e3a:	4618      	mov	r0, r3
   16e3c:	f7fd fe04 	bl	14a48 <__assert_func>
   16e40:	100022e4 	.word	0x100022e4
   16e44:	aaaaaaab 	.word	0xaaaaaaab

00016e48 <modlog_register_no_lock>:
modlog_register_no_lock(uint8_t module, struct log *log, uint8_t min_level,
                        uint8_t *out_handle)
{
    struct modlog_mapping *mm;

    if (log == NULL) {
   16e48:	b1c9      	cbz	r1, 16e7e <modlog_register_no_lock+0x36>
{
   16e4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   16e4e:	4607      	mov	r7, r0
   16e50:	4616      	mov	r6, r2
   16e52:	461d      	mov	r5, r3
   16e54:	4688      	mov	r8, r1
        return SYS_EINVAL;
    }

    mm = modlog_alloc();
   16e56:	f7ff ffbd 	bl	16dd4 <modlog_alloc>
    if (mm == NULL) {
   16e5a:	4604      	mov	r4, r0
   16e5c:	b190      	cbz	r0, 16e84 <modlog_register_no_lock+0x3c>
        return SYS_ENOMEM;
    }

    mm->desc = (struct modlog_desc) {
        .log = log,
        .handle = modlog_infer_handle(mm),
   16e5e:	f7ff ffc7 	bl	16df0 <modlog_infer_handle>
    mm->desc = (struct modlog_desc) {
   16e62:	f8c4 8004 	str.w	r8, [r4, #4]
   16e66:	7220      	strb	r0, [r4, #8]
   16e68:	7267      	strb	r7, [r4, #9]
   16e6a:	72a6      	strb	r6, [r4, #10]
        .module = module,
        .min_level = min_level,
    };

    modlog_insert(mm);
   16e6c:	4620      	mov	r0, r4
   16e6e:	f7ff ff93 	bl	16d98 <modlog_insert>

    if (out_handle != NULL) {
   16e72:	b155      	cbz	r5, 16e8a <modlog_register_no_lock+0x42>
        *out_handle = mm->desc.handle;
   16e74:	7a23      	ldrb	r3, [r4, #8]
   16e76:	702b      	strb	r3, [r5, #0]
    }

    return 0;
   16e78:	2000      	movs	r0, #0
}
   16e7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return SYS_EINVAL;
   16e7e:	f06f 0001 	mvn.w	r0, #1
}
   16e82:	4770      	bx	lr
        return SYS_ENOMEM;
   16e84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   16e88:	e7f7      	b.n	16e7a <modlog_register_no_lock+0x32>
    return 0;
   16e8a:	2000      	movs	r0, #0
   16e8c:	e7f5      	b.n	16e7a <modlog_register_no_lock+0x32>
	...

00016e90 <modlog_register>:
}

int
modlog_register(uint8_t module, struct log *log, uint8_t min_level,
                uint8_t *out_handle)
{
   16e90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   16e94:	4604      	mov	r4, r0
   16e96:	460d      	mov	r5, r1
   16e98:	4616      	mov	r6, r2
   16e9a:	461f      	mov	r7, r3
    int rc;

    rwlock_acquire_write(&modlog_rwl);
   16e9c:	f8df 8020 	ldr.w	r8, [pc, #32]	; 16ec0 <modlog_register+0x30>
   16ea0:	4640      	mov	r0, r8
   16ea2:	f000 f8c9 	bl	17038 <rwlock_acquire_write>
    rc = modlog_register_no_lock(module, log, min_level, out_handle);
   16ea6:	463b      	mov	r3, r7
   16ea8:	4632      	mov	r2, r6
   16eaa:	4629      	mov	r1, r5
   16eac:	4620      	mov	r0, r4
   16eae:	f7ff ffcb 	bl	16e48 <modlog_register_no_lock>
   16eb2:	4604      	mov	r4, r0
    rwlock_release_write(&modlog_rwl);
   16eb4:	4640      	mov	r0, r8
   16eb6:	f000 f8e9 	bl	1708c <rwlock_release_write>

    return rc;
}
   16eba:	4620      	mov	r0, r4
   16ebc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   16ec0:	100023c4 	.word	0x100023c4

00016ec4 <modlog_init>:
    modlog_append(module, level, LOG_ETYPE_STRING, buf, len);
}

void
modlog_init(void)
{
   16ec4:	b510      	push	{r4, lr}
   16ec6:	b082      	sub	sp, #8
    int rc;

    SYSINIT_ASSERT_ACTIVE();
   16ec8:	4b28      	ldr	r3, [pc, #160]	; (16f6c <modlog_init+0xa8>)
   16eca:	781b      	ldrb	r3, [r3, #0]
   16ecc:	b1e3      	cbz	r3, 16f08 <modlog_init+0x44>

    rc = os_mempool_init(&modlog_mapping_pool, MYNEWT_VAL(MODLOG_MAX_MAPPINGS),
   16ece:	4b28      	ldr	r3, [pc, #160]	; (16f70 <modlog_init+0xac>)
   16ed0:	9300      	str	r3, [sp, #0]
   16ed2:	4b28      	ldr	r3, [pc, #160]	; (16f74 <modlog_init+0xb0>)
   16ed4:	220c      	movs	r2, #12
   16ed6:	2110      	movs	r1, #16
   16ed8:	4827      	ldr	r0, [pc, #156]	; (16f78 <modlog_init+0xb4>)
   16eda:	f7fe f901 	bl	150e0 <os_mempool_init>
                         sizeof (struct modlog_mapping), modlog_mapping_buf,
                         "modlog_mapping_pool");
    SYSINIT_PANIC_ASSERT(rc == 0);
   16ede:	b9e8      	cbnz	r0, 16f1c <modlog_init+0x58>

    SLIST_INIT(&modlog_mappings);
   16ee0:	2300      	movs	r3, #0
   16ee2:	4a26      	ldr	r2, [pc, #152]	; (16f7c <modlog_init+0xb8>)
   16ee4:	6013      	str	r3, [r2, #0]
    modlog_first_dflt = NULL;
   16ee6:	4a26      	ldr	r2, [pc, #152]	; (16f80 <modlog_init+0xbc>)
   16ee8:	6013      	str	r3, [r2, #0]

    rc = rwlock_init(&modlog_rwl);
   16eea:	4826      	ldr	r0, [pc, #152]	; (16f84 <modlog_init+0xc0>)
   16eec:	f000 f8dd 	bl	170aa <rwlock_init>
    SYSINIT_PANIC_ASSERT(rc == 0);
   16ef0:	bb08      	cbnz	r0, 16f36 <modlog_init+0x72>

    /* Register the default console mapping if configured. */
#if MYNEWT_VAL(MODLOG_CONSOLE_DFLT)
    rc = modlog_register(MODLOG_MODULE_DFLT, log_console_get(),
   16ef2:	f7ff ff09 	bl	16d08 <log_console_get>
   16ef6:	4601      	mov	r1, r0
   16ef8:	2300      	movs	r3, #0
   16efa:	461a      	mov	r2, r3
   16efc:	20ff      	movs	r0, #255	; 0xff
   16efe:	f7ff ffc7 	bl	16e90 <modlog_register>
                         LOG_LEVEL_DEBUG, NULL);
    SYSINIT_PANIC_ASSERT(rc == 0);
   16f02:	bb28      	cbnz	r0, 16f50 <modlog_init+0x8c>
#endif
}
   16f04:	b002      	add	sp, #8
   16f06:	bd10      	pop	{r4, pc}
    SYSINIT_ASSERT_ACTIVE();
   16f08:	f7fd fb90 	bl	1462c <hal_debugger_connected>
   16f0c:	b100      	cbz	r0, 16f10 <modlog_init+0x4c>
   16f0e:	be01      	bkpt	0x0001
   16f10:	2300      	movs	r3, #0
   16f12:	461a      	mov	r2, r3
   16f14:	4619      	mov	r1, r3
   16f16:	4618      	mov	r0, r3
   16f18:	f7fd fd96 	bl	14a48 <__assert_func>
    SYSINIT_PANIC_ASSERT(rc == 0);
   16f1c:	f7fd fb86 	bl	1462c <hal_debugger_connected>
   16f20:	b100      	cbz	r0, 16f24 <modlog_init+0x60>
   16f22:	be01      	bkpt	0x0001
   16f24:	2000      	movs	r0, #0
   16f26:	9000      	str	r0, [sp, #0]
   16f28:	4b17      	ldr	r3, [pc, #92]	; (16f88 <modlog_init+0xc4>)
   16f2a:	681c      	ldr	r4, [r3, #0]
   16f2c:	4603      	mov	r3, r0
   16f2e:	4602      	mov	r2, r0
   16f30:	4601      	mov	r1, r0
   16f32:	47a0      	blx	r4
   16f34:	e7d4      	b.n	16ee0 <modlog_init+0x1c>
    SYSINIT_PANIC_ASSERT(rc == 0);
   16f36:	f7fd fb79 	bl	1462c <hal_debugger_connected>
   16f3a:	b100      	cbz	r0, 16f3e <modlog_init+0x7a>
   16f3c:	be01      	bkpt	0x0001
   16f3e:	2000      	movs	r0, #0
   16f40:	9000      	str	r0, [sp, #0]
   16f42:	4b11      	ldr	r3, [pc, #68]	; (16f88 <modlog_init+0xc4>)
   16f44:	681c      	ldr	r4, [r3, #0]
   16f46:	4603      	mov	r3, r0
   16f48:	4602      	mov	r2, r0
   16f4a:	4601      	mov	r1, r0
   16f4c:	47a0      	blx	r4
   16f4e:	e7d0      	b.n	16ef2 <modlog_init+0x2e>
    SYSINIT_PANIC_ASSERT(rc == 0);
   16f50:	f7fd fb6c 	bl	1462c <hal_debugger_connected>
   16f54:	b100      	cbz	r0, 16f58 <modlog_init+0x94>
   16f56:	be01      	bkpt	0x0001
   16f58:	2000      	movs	r0, #0
   16f5a:	9000      	str	r0, [sp, #0]
   16f5c:	4b0a      	ldr	r3, [pc, #40]	; (16f88 <modlog_init+0xc4>)
   16f5e:	681c      	ldr	r4, [r3, #0]
   16f60:	4603      	mov	r3, r0
   16f62:	4602      	mov	r2, r0
   16f64:	4601      	mov	r1, r0
   16f66:	47a0      	blx	r4
}
   16f68:	e7cc      	b.n	16f04 <modlog_init+0x40>
   16f6a:	bf00      	nop
   16f6c:	100023e8 	.word	0x100023e8
   16f70:	0001ba04 	.word	0x0001ba04
   16f74:	100022e4 	.word	0x100022e4
   16f78:	100023a4 	.word	0x100023a4
   16f7c:	100023c0 	.word	0x100023c0
   16f80:	100022e0 	.word	0x100022e0
   16f84:	100023c4 	.word	0x100023c4
   16f88:	10000130 	.word	0x10000130

00016f8c <sysinit_dflt_panic_cb>:
#include "os/mynewt.h"

static void
sysinit_dflt_panic_cb(const char *file, int line, const char *func,
                      const char *expr, const char *msg)
{
   16f8c:	b508      	push	{r3, lr}
    if (msg != NULL) {
        fprintf(stderr, "sysinit failure: %s\n", msg);
    }
#endif

    __assert_func(file, line, func, expr);
   16f8e:	f7fd fd5b 	bl	14a48 <__assert_func>
	...

00016f94 <sysinit_start>:
}

void
sysinit_start(void)
{
    sysinit_active = 1;
   16f94:	4b01      	ldr	r3, [pc, #4]	; (16f9c <sysinit_start+0x8>)
   16f96:	2201      	movs	r2, #1
   16f98:	701a      	strb	r2, [r3, #0]
}
   16f9a:	4770      	bx	lr
   16f9c:	100023e8 	.word	0x100023e8

00016fa0 <sysinit_end>:

void
sysinit_end(void)
{
    sysinit_active = 0;
   16fa0:	4b01      	ldr	r3, [pc, #4]	; (16fa8 <sysinit_end+0x8>)
   16fa2:	2200      	movs	r2, #0
   16fa4:	701a      	strb	r2, [r3, #0]
}
   16fa6:	4770      	bx	lr
   16fa8:	100023e8 	.word	0x100023e8

00016fac <mem_init_mbuf_pool>:

int
mem_init_mbuf_pool(void *mem, struct os_mempool *mempool,
                   struct os_mbuf_pool *mbuf_pool, int num_blocks,
                   int block_size, char *name)
{
   16fac:	b5f0      	push	{r4, r5, r6, r7, lr}
   16fae:	b083      	sub	sp, #12
   16fb0:	460d      	mov	r5, r1
   16fb2:	4617      	mov	r7, r2
    int rc;

    rc = os_mempool_init(mempool, num_blocks, block_size, mem, name);
   16fb4:	b29e      	uxth	r6, r3
   16fb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
   16fb8:	9300      	str	r3, [sp, #0]
   16fba:	4603      	mov	r3, r0
   16fbc:	9a08      	ldr	r2, [sp, #32]
   16fbe:	4631      	mov	r1, r6
   16fc0:	4628      	mov	r0, r5
   16fc2:	f7fe f88d 	bl	150e0 <os_mempool_init>
    if (rc != 0) {
   16fc6:	b108      	cbz	r0, 16fcc <mem_init_mbuf_pool+0x20>
    if (rc != 0) {
        return rc;
    }

    return 0;
}
   16fc8:	b003      	add	sp, #12
   16fca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    rc = os_mbuf_pool_init(mbuf_pool, mempool, block_size, num_blocks);
   16fcc:	4633      	mov	r3, r6
   16fce:	9a08      	ldr	r2, [sp, #32]
   16fd0:	b292      	uxth	r2, r2
   16fd2:	4629      	mov	r1, r5
   16fd4:	4638      	mov	r0, r7
   16fd6:	f7fe fdbd 	bl	15b54 <os_mbuf_pool_init>
    if (rc != 0) {
   16fda:	e7f5      	b.n	16fc8 <mem_init_mbuf_pool+0x1c>

00016fdc <rwlock_complete_handoff>:
static void
rwlock_complete_handoff(struct rwlock *lock)
{
    RWLOCK_DBG_ASSERT(lock->mtx.mu_owner == g_current_task);
    RWLOCK_DBG_ASSERT(lock->handoffs > 0);
    lock->handoffs--;
   16fdc:	f890 3020 	ldrb.w	r3, [r0, #32]
   16fe0:	3b01      	subs	r3, #1
   16fe2:	f880 3020 	strb.w	r3, [r0, #32]
}
   16fe6:	4770      	bx	lr

00016fe8 <rwlock_write_must_block>:
static bool
rwlock_write_must_block(const struct rwlock *lock)
{
    RWLOCK_DBG_ASSERT(lock->mtx.mu_owner == g_current_task);

    return lock->active_writer ||
   16fe8:	8b83      	ldrh	r3, [r0, #28]
           lock->num_readers > 0 ||
   16fea:	b923      	cbnz	r3, 16ff6 <rwlock_write_must_block+0xe>
           lock->handoffs > 0;
   16fec:	f890 3020 	ldrb.w	r3, [r0, #32]
           lock->num_readers > 0 ||
   16ff0:	b11b      	cbz	r3, 16ffa <rwlock_write_must_block+0x12>
   16ff2:	2001      	movs	r0, #1
   16ff4:	4770      	bx	lr
   16ff6:	2001      	movs	r0, #1
   16ff8:	4770      	bx	lr
   16ffa:	2000      	movs	r0, #0
}
   16ffc:	4770      	bx	lr

00016ffe <rwlock_unblock>:
{
   16ffe:	b510      	push	{r4, lr}
   17000:	4604      	mov	r4, r0
    if (lock->pending_writers > 0) {
   17002:	7fc3      	ldrb	r3, [r0, #31]
   17004:	b91b      	cbnz	r3, 1700e <rwlock_unblock+0x10>
        lock->handoffs = lock->pending_readers;
   17006:	7f83      	ldrb	r3, [r0, #30]
   17008:	f880 3020 	strb.w	r3, [r0, #32]
        while (lock->pending_readers > 0) {
   1700c:	e010      	b.n	17030 <rwlock_unblock+0x32>
        lock->handoffs = 1;
   1700e:	2301      	movs	r3, #1
   17010:	f880 3020 	strb.w	r3, [r0, #32]
        os_sem_release(&lock->wsem);
   17014:	3014      	adds	r0, #20
   17016:	f003 fe81 	bl	1ad1c <os_sem_release>
        lock->pending_writers--;
   1701a:	7fe3      	ldrb	r3, [r4, #31]
   1701c:	3b01      	subs	r3, #1
   1701e:	77e3      	strb	r3, [r4, #31]
   17020:	e009      	b.n	17036 <rwlock_unblock+0x38>
            os_sem_release(&lock->rsem);
   17022:	f104 000c 	add.w	r0, r4, #12
   17026:	f003 fe79 	bl	1ad1c <os_sem_release>
            lock->pending_readers--;
   1702a:	7fa3      	ldrb	r3, [r4, #30]
   1702c:	3b01      	subs	r3, #1
   1702e:	77a3      	strb	r3, [r4, #30]
        while (lock->pending_readers > 0) {
   17030:	7fa3      	ldrb	r3, [r4, #30]
   17032:	2b00      	cmp	r3, #0
   17034:	d1f5      	bne.n	17022 <rwlock_unblock+0x24>
}
   17036:	bd10      	pop	{r4, pc}

00017038 <rwlock_acquire_write>:
    os_mutex_release(&lock->mtx);
}

void
rwlock_acquire_write(struct rwlock *lock)
{
   17038:	b538      	push	{r3, r4, r5, lr}
   1703a:	4604      	mov	r4, r0
    bool acquired;

    os_mutex_pend(&lock->mtx, OS_TIMEOUT_NEVER);
   1703c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   17040:	f7fe f958 	bl	152f4 <os_mutex_pend>

    if (rwlock_write_must_block(lock)) {
   17044:	4620      	mov	r0, r4
   17046:	f7ff ffcf 	bl	16fe8 <rwlock_write_must_block>
   1704a:	b140      	cbz	r0, 1705e <rwlock_acquire_write+0x26>
        lock->pending_writers++;
   1704c:	7fe3      	ldrb	r3, [r4, #31]
   1704e:	3301      	adds	r3, #1
   17050:	77e3      	strb	r3, [r4, #31]
        acquired = false;
   17052:	2500      	movs	r5, #0
    } else {
        lock->active_writer = true;
        acquired = true;
    }

    os_mutex_release(&lock->mtx);
   17054:	4620      	mov	r0, r4
   17056:	f7fe f8ed 	bl	15234 <os_mutex_release>

    if (acquired) {
   1705a:	b11d      	cbz	r5, 17064 <rwlock_acquire_write+0x2c>
    /* Record writer ownership. */
    os_mutex_pend(&lock->mtx, OS_TIMEOUT_NEVER);
    lock->active_writer = true;
    rwlock_complete_handoff(lock);
    os_mutex_release(&lock->mtx);
}
   1705c:	bd38      	pop	{r3, r4, r5, pc}
        lock->active_writer = true;
   1705e:	2501      	movs	r5, #1
   17060:	7765      	strb	r5, [r4, #29]
        acquired = true;
   17062:	e7f7      	b.n	17054 <rwlock_acquire_write+0x1c>
    os_sem_pend(&lock->wsem, OS_TIMEOUT_NEVER);
   17064:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   17068:	f104 0014 	add.w	r0, r4, #20
   1706c:	f003 fe88 	bl	1ad80 <os_sem_pend>
    os_mutex_pend(&lock->mtx, OS_TIMEOUT_NEVER);
   17070:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   17074:	4620      	mov	r0, r4
   17076:	f7fe f93d 	bl	152f4 <os_mutex_pend>
    lock->active_writer = true;
   1707a:	2301      	movs	r3, #1
   1707c:	7763      	strb	r3, [r4, #29]
    rwlock_complete_handoff(lock);
   1707e:	4620      	mov	r0, r4
   17080:	f7ff ffac 	bl	16fdc <rwlock_complete_handoff>
    os_mutex_release(&lock->mtx);
   17084:	4620      	mov	r0, r4
   17086:	f7fe f8d5 	bl	15234 <os_mutex_release>
   1708a:	e7e7      	b.n	1705c <rwlock_acquire_write+0x24>

0001708c <rwlock_release_write>:

void
rwlock_release_write(struct rwlock *lock)
{
   1708c:	b510      	push	{r4, lr}
   1708e:	4604      	mov	r4, r0
    os_mutex_pend(&lock->mtx, OS_TIMEOUT_NEVER);
   17090:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   17094:	f7fe f92e 	bl	152f4 <os_mutex_pend>

    RWLOCK_DBG_ASSERT(lock->active_writer);
    lock->active_writer = false;
   17098:	2300      	movs	r3, #0
   1709a:	7763      	strb	r3, [r4, #29]

    rwlock_unblock(lock);
   1709c:	4620      	mov	r0, r4
   1709e:	f7ff ffae 	bl	16ffe <rwlock_unblock>

    os_mutex_release(&lock->mtx);
   170a2:	4620      	mov	r0, r4
   170a4:	f7fe f8c6 	bl	15234 <os_mutex_release>
}
   170a8:	bd10      	pop	{r4, pc}

000170aa <rwlock_init>:

int
rwlock_init(struct rwlock *lock)
{
   170aa:	b510      	push	{r4, lr}
   170ac:	4604      	mov	r4, r0
    int rc;

    *lock = (struct rwlock) { 0 };
   170ae:	2224      	movs	r2, #36	; 0x24
   170b0:	2100      	movs	r1, #0
   170b2:	f7fe fd85 	bl	15bc0 <memset>

    rc = os_mutex_init(&lock->mtx);
   170b6:	4620      	mov	r0, r4
   170b8:	f7fe f8b2 	bl	15220 <os_mutex_init>
    if (rc != 0) {
   170bc:	b100      	cbz	r0, 170c0 <rwlock_init+0x16>
    if (rc != 0) {
        return rc;
    }

    return 0;
}
   170be:	bd10      	pop	{r4, pc}
    rc = os_sem_init(&lock->rsem, 0);
   170c0:	2100      	movs	r1, #0
   170c2:	f104 000c 	add.w	r0, r4, #12
   170c6:	f003 fe21 	bl	1ad0c <os_sem_init>
    if (rc != 0) {
   170ca:	2800      	cmp	r0, #0
   170cc:	d1f7      	bne.n	170be <rwlock_init+0x14>
    rc = os_sem_init(&lock->wsem, 0);
   170ce:	2100      	movs	r1, #0
   170d0:	f104 0014 	add.w	r0, r4, #20
   170d4:	f003 fe1a 	bl	1ad0c <os_sem_init>
    if (rc != 0) {
   170d8:	e7f1      	b.n	170be <rwlock_init+0x14>

000170da <cbuf_buf_reader_get8>:

static uint8_t
cbuf_buf_reader_get8(struct cbor_decoder_reader *d, int offset)
{
    struct cbor_buf_reader *cb = (struct cbor_buf_reader *) d;
    return cb->buffer[offset];
   170da:	69c3      	ldr	r3, [r0, #28]
}
   170dc:	5c58      	ldrb	r0, [r3, r1]
   170de:	4770      	bx	lr

000170e0 <cbor_buf_reader_cpy>:
}

static uintptr_t
cbor_buf_reader_cpy(struct cbor_decoder_reader *d, char *dst, int src_offset,
                    size_t len)
{
   170e0:	b510      	push	{r4, lr}
   170e2:	4604      	mov	r4, r0
   170e4:	4608      	mov	r0, r1
   170e6:	4611      	mov	r1, r2
    struct cbor_buf_reader *cb = (struct cbor_buf_reader *) d;
    return (uintptr_t) memcpy(dst, cb->buffer + src_offset, len);
   170e8:	69e4      	ldr	r4, [r4, #28]
   170ea:	461a      	mov	r2, r3
   170ec:	4421      	add	r1, r4
   170ee:	f7fe fd5a 	bl	15ba6 <memcpy>
}
   170f2:	bd10      	pop	{r4, pc}

000170f4 <cbor_buf_reader_cmp>:
{
   170f4:	b510      	push	{r4, lr}
   170f6:	4604      	mov	r4, r0
   170f8:	4608      	mov	r0, r1
   170fa:	4611      	mov	r1, r2
    return memcmp(dst, cb->buffer + src_offset, len) == 0;
   170fc:	69e4      	ldr	r4, [r4, #28]
   170fe:	461a      	mov	r2, r3
   17100:	4421      	add	r1, r4
   17102:	f7fe fd2c 	bl	15b5e <memcmp>
}
   17106:	fab0 f080 	clz	r0, r0
   1710a:	0940      	lsrs	r0, r0, #5
   1710c:	bd10      	pop	{r4, pc}

0001710e <cbuf_buf_reader_get64>:
{
   1710e:	b410      	push	{r4}
   17110:	b083      	sub	sp, #12
    return get64(cb->buffer + offset);
   17112:	69c2      	ldr	r2, [r0, #28]
   17114:	1854      	adds	r4, r2, r1
}

static inline uint64_t get64(const uint8_t *ptr)
{
    uint64_t result;
    memcpy(&result, ptr, sizeof(result));
   17116:	466b      	mov	r3, sp
   17118:	5850      	ldr	r0, [r2, r1]
   1711a:	6861      	ldr	r1, [r4, #4]
   1711c:	c303      	stmia	r3!, {r0, r1}
}
   1711e:	ba08      	rev	r0, r1
   17120:	9900      	ldr	r1, [sp, #0]
   17122:	ba09      	rev	r1, r1
   17124:	b003      	add	sp, #12
   17126:	bc10      	pop	{r4}
   17128:	4770      	bx	lr

0001712a <cbuf_buf_reader_get32>:
    val = get32(cb->buffer + offset);
   1712a:	69c3      	ldr	r3, [r0, #28]
    return cbor_ntohl(result);
   1712c:	5858      	ldr	r0, [r3, r1]
}
   1712e:	ba00      	rev	r0, r0
   17130:	4770      	bx	lr

00017132 <cbuf_buf_reader_get16>:
    return get16(cb->buffer + offset);
   17132:	69c3      	ldr	r3, [r0, #28]
    return cbor_ntohs(result);
   17134:	5a58      	ldrh	r0, [r3, r1]
   17136:	ba40      	rev16	r0, r0
}
   17138:	b280      	uxth	r0, r0
   1713a:	4770      	bx	lr

0001713c <cbor_buf_reader_init>:

void
cbor_buf_reader_init(struct cbor_buf_reader *cb, const uint8_t *buffer,
                     size_t data)
{
    cb->buffer = buffer;
   1713c:	61c1      	str	r1, [r0, #28]
    cb->r.get8 = &cbuf_buf_reader_get8;
   1713e:	4b07      	ldr	r3, [pc, #28]	; (1715c <cbor_buf_reader_init+0x20>)
   17140:	6003      	str	r3, [r0, #0]
    cb->r.get16 = &cbuf_buf_reader_get16;
   17142:	4b07      	ldr	r3, [pc, #28]	; (17160 <cbor_buf_reader_init+0x24>)
   17144:	6043      	str	r3, [r0, #4]
    cb->r.get32 = &cbuf_buf_reader_get32;
   17146:	4b07      	ldr	r3, [pc, #28]	; (17164 <cbor_buf_reader_init+0x28>)
   17148:	6083      	str	r3, [r0, #8]
    cb->r.get64 = &cbuf_buf_reader_get64;
   1714a:	4b07      	ldr	r3, [pc, #28]	; (17168 <cbor_buf_reader_init+0x2c>)
   1714c:	60c3      	str	r3, [r0, #12]
    cb->r.cmp = &cbor_buf_reader_cmp;
   1714e:	4b07      	ldr	r3, [pc, #28]	; (1716c <cbor_buf_reader_init+0x30>)
   17150:	6103      	str	r3, [r0, #16]
    cb->r.cpy = &cbor_buf_reader_cpy;
   17152:	4b07      	ldr	r3, [pc, #28]	; (17170 <cbor_buf_reader_init+0x34>)
   17154:	6143      	str	r3, [r0, #20]
    cb->r.message_size = data;
   17156:	6182      	str	r2, [r0, #24]
}
   17158:	4770      	bx	lr
   1715a:	bf00      	nop
   1715c:	000170db 	.word	0x000170db
   17160:	00017133 	.word	0x00017133
   17164:	0001712b 	.word	0x0001712b
   17168:	0001710f 	.word	0x0001710f
   1716c:	000170f5 	.word	0x000170f5
   17170:	000170e1 	.word	0x000170e1

00017174 <is_fixed_type>:
    return CborNoError;
}

static bool is_fixed_type(uint8_t type)
{
    return type != CborTextStringType && type != CborByteStringType && type != CborArrayType &&
   17174:	2860      	cmp	r0, #96	; 0x60
   17176:	d009      	beq.n	1718c <is_fixed_type+0x18>
   17178:	2840      	cmp	r0, #64	; 0x40
   1717a:	d009      	beq.n	17190 <is_fixed_type+0x1c>
   1717c:	2880      	cmp	r0, #128	; 0x80
   1717e:	d009      	beq.n	17194 <is_fixed_type+0x20>
   17180:	28a0      	cmp	r0, #160	; 0xa0
   17182:	d001      	beq.n	17188 <is_fixed_type+0x14>
   17184:	2001      	movs	r0, #1
           type != CborMapType;
}
   17186:	4770      	bx	lr
    return type != CborTextStringType && type != CborByteStringType && type != CborArrayType &&
   17188:	2000      	movs	r0, #0
   1718a:	4770      	bx	lr
   1718c:	2000      	movs	r0, #0
   1718e:	4770      	bx	lr
   17190:	2000      	movs	r0, #0
   17192:	4770      	bx	lr
   17194:	2000      	movs	r0, #0
   17196:	4770      	bx	lr

00017198 <iterate_noop>:
    (void)d;
    (void)dst;
    (void)src_offset;
    (void)len;
    return true;
}
   17198:	2001      	movs	r0, #1
   1719a:	4770      	bx	lr

0001719c <preparse_value>:
{
   1719c:	b570      	push	{r4, r5, r6, lr}
    const CborParser *parser = it->parser;
   1719e:	6805      	ldr	r5, [r0, #0]
    it->type = CborInvalidType;
   171a0:	23ff      	movs	r3, #255	; 0xff
   171a2:	7383      	strb	r3, [r0, #14]
    if (it->offset == parser->end)
   171a4:	6841      	ldr	r1, [r0, #4]
   171a6:	686b      	ldr	r3, [r5, #4]
   171a8:	4299      	cmp	r1, r3
   171aa:	f000 808d 	beq.w	172c8 <preparse_value+0x12c>
   171ae:	4604      	mov	r4, r0
    uint8_t descriptor = parser->d->get8(parser->d, it->offset);
   171b0:	6828      	ldr	r0, [r5, #0]
   171b2:	6803      	ldr	r3, [r0, #0]
   171b4:	4798      	blx	r3
    uint8_t type = descriptor & MajorTypeMask;
   171b6:	f000 06e0 	and.w	r6, r0, #224	; 0xe0
    it->type = type;
   171ba:	73a6      	strb	r6, [r4, #14]
    it->flags = 0;
   171bc:	2300      	movs	r3, #0
   171be:	73e3      	strb	r3, [r4, #15]
    it->extra = (descriptor &= SmallValueMask);
   171c0:	f000 031f 	and.w	r3, r0, #31
   171c4:	81a3      	strh	r3, [r4, #12]
    if (descriptor > Value64Bit) {
   171c6:	2b1b      	cmp	r3, #27
   171c8:	d91d      	bls.n	17206 <preparse_value+0x6a>
        if (unlikely(descriptor != IndefiniteLength))
   171ca:	2b1f      	cmp	r3, #31
   171cc:	d10b      	bne.n	171e6 <preparse_value+0x4a>
        if (likely(!is_fixed_type(type))) {
   171ce:	4630      	mov	r0, r6
   171d0:	f7ff ffd0 	bl	17174 <is_fixed_type>
   171d4:	f080 0001 	eor.w	r0, r0, #1
   171d8:	f010 0fff 	tst.w	r0, #255	; 0xff
   171dc:	d00b      	beq.n	171f6 <preparse_value+0x5a>
            it->flags |= CborIteratorFlag_UnknownLength;
   171de:	2304      	movs	r3, #4
   171e0:	73e3      	strb	r3, [r4, #15]
            return CborNoError;
   171e2:	2000      	movs	r0, #0
}
   171e4:	bd70      	pop	{r4, r5, r6, pc}
            return type == CborSimpleType ? CborErrorUnknownType : CborErrorIllegalNumber;
   171e6:	2ee0      	cmp	r6, #224	; 0xe0
   171e8:	d002      	beq.n	171f0 <preparse_value+0x54>
   171ea:	f240 1005 	movw	r0, #261	; 0x105
   171ee:	e7f9      	b.n	171e4 <preparse_value+0x48>
   171f0:	f240 1003 	movw	r0, #259	; 0x103
   171f4:	e7f6      	b.n	171e4 <preparse_value+0x48>
        return type == CborSimpleType ? CborErrorUnexpectedBreak : CborErrorIllegalNumber;
   171f6:	2ee0      	cmp	r6, #224	; 0xe0
   171f8:	d002      	beq.n	17200 <preparse_value+0x64>
   171fa:	f240 1005 	movw	r0, #261	; 0x105
   171fe:	e7f1      	b.n	171e4 <preparse_value+0x48>
   17200:	f44f 7081 	mov.w	r0, #258	; 0x102
   17204:	e7ee      	b.n	171e4 <preparse_value+0x48>
    size_t bytesNeeded = descriptor < Value8Bit ? 0 : (1 << (descriptor - Value8Bit));
   17206:	2b17      	cmp	r3, #23
   17208:	d91a      	bls.n	17240 <preparse_value+0xa4>
   1720a:	f1a3 0118 	sub.w	r1, r3, #24
   1720e:	2201      	movs	r2, #1
   17210:	408a      	lsls	r2, r1
    if (bytesNeeded + 1 > (size_t)(parser->end - it->offset))
   17212:	3201      	adds	r2, #1
   17214:	6868      	ldr	r0, [r5, #4]
   17216:	6861      	ldr	r1, [r4, #4]
   17218:	1a40      	subs	r0, r0, r1
   1721a:	4282      	cmp	r2, r0
   1721c:	d857      	bhi.n	172ce <preparse_value+0x132>
    uint8_t majortype = type >> MajorTypeShift;
   1721e:	0972      	lsrs	r2, r6, #5
    if (majortype == NegativeIntegerType) {
   17220:	2e20      	cmp	r6, #32
   17222:	d00f      	beq.n	17244 <preparse_value+0xa8>
    } else if (majortype == SimpleTypesType) {
   17224:	2a07      	cmp	r2, #7
   17226:	d012      	beq.n	1724e <preparse_value+0xb2>
    if (descriptor < Value8Bit)
   17228:	2b17      	cmp	r3, #23
   1722a:	d953      	bls.n	172d4 <preparse_value+0x138>
    if (descriptor == Value8Bit)
   1722c:	2b18      	cmp	r3, #24
   1722e:	d03d      	beq.n	172ac <preparse_value+0x110>
    else if (descriptor == Value16Bit)
   17230:	2b19      	cmp	r3, #25
   17232:	d042      	beq.n	172ba <preparse_value+0x11e>
        it->flags |= CborIteratorFlag_IntegerValueTooLarge;     /* Value32Bit or Value64Bit */
   17234:	7be3      	ldrb	r3, [r4, #15]
   17236:	f043 0301 	orr.w	r3, r3, #1
   1723a:	73e3      	strb	r3, [r4, #15]
    return CborNoError;
   1723c:	2000      	movs	r0, #0
   1723e:	e7d1      	b.n	171e4 <preparse_value+0x48>
    size_t bytesNeeded = descriptor < Value8Bit ? 0 : (1 << (descriptor - Value8Bit));
   17240:	2200      	movs	r2, #0
   17242:	e7e6      	b.n	17212 <preparse_value+0x76>
        it->flags |= CborIteratorFlag_NegativeInteger;
   17244:	2202      	movs	r2, #2
   17246:	73e2      	strb	r2, [r4, #15]
        it->type = CborIntegerType;
   17248:	2200      	movs	r2, #0
   1724a:	73a2      	strb	r2, [r4, #14]
   1724c:	e7ec      	b.n	17228 <preparse_value+0x8c>
        switch (descriptor) {
   1724e:	3b14      	subs	r3, #20
   17250:	2b0b      	cmp	r3, #11
   17252:	d812      	bhi.n	1727a <preparse_value+0xde>
   17254:	e8df f003 	tbb	[pc, r3]
   17258:	0d0d0d06 	.word	0x0d0d0d06
   1725c:	0b0b0d13 	.word	0x0b0b0d13
   17260:	20202020 	.word	0x20202020
            it->extra = false;
   17264:	2300      	movs	r3, #0
   17266:	81a3      	strh	r3, [r4, #12]
            it->type = CborBooleanType;
   17268:	23f5      	movs	r3, #245	; 0xf5
   1726a:	73a3      	strb	r3, [r4, #14]
            break;
   1726c:	e005      	b.n	1727a <preparse_value+0xde>
            it->flags |= CborIteratorFlag_IntegerValueTooLarge;
   1726e:	2301      	movs	r3, #1
   17270:	73e3      	strb	r3, [r4, #15]
            it->type = parser->d->get8(parser->d, it->offset);
   17272:	6828      	ldr	r0, [r5, #0]
   17274:	6803      	ldr	r3, [r0, #0]
   17276:	4798      	blx	r3
   17278:	73a0      	strb	r0, [r4, #14]
        return CborNoError;
   1727a:	2000      	movs	r0, #0
   1727c:	e7b2      	b.n	171e4 <preparse_value+0x48>
            it->extra = parser->d->get8(parser->d, it->offset + 1);
   1727e:	6828      	ldr	r0, [r5, #0]
   17280:	6803      	ldr	r3, [r0, #0]
   17282:	3101      	adds	r1, #1
   17284:	4798      	blx	r3
   17286:	b283      	uxth	r3, r0
   17288:	81a3      	strh	r3, [r4, #12]
            if (unlikely(it->extra < 32)) {
   1728a:	2b1f      	cmp	r3, #31
   1728c:	d8f5      	bhi.n	1727a <preparse_value+0xde>
                it->type = CborInvalidType;
   1728e:	23ff      	movs	r3, #255	; 0xff
   17290:	73a3      	strb	r3, [r4, #14]
                return CborErrorIllegalSimpleType;
   17292:	f44f 7083 	mov.w	r0, #262	; 0x106
   17296:	e7a5      	b.n	171e4 <preparse_value+0x48>
            assert(false);  /* these conditions can't be reached */
   17298:	f7fd f9c8 	bl	1462c <hal_debugger_connected>
   1729c:	b100      	cbz	r0, 172a0 <preparse_value+0x104>
   1729e:	be01      	bkpt	0x0001
   172a0:	2300      	movs	r3, #0
   172a2:	461a      	mov	r2, r3
   172a4:	4619      	mov	r1, r3
   172a6:	4618      	mov	r0, r3
   172a8:	f7fd fbce 	bl	14a48 <__assert_func>
        it->extra = parser->d->get8(parser->d, it->offset + 1);
   172ac:	6828      	ldr	r0, [r5, #0]
   172ae:	6803      	ldr	r3, [r0, #0]
   172b0:	3101      	adds	r1, #1
   172b2:	4798      	blx	r3
   172b4:	81a0      	strh	r0, [r4, #12]
    return CborNoError;
   172b6:	2000      	movs	r0, #0
   172b8:	e794      	b.n	171e4 <preparse_value+0x48>
        it->extra = parser->d->get16(parser->d, it->offset + 1);
   172ba:	6828      	ldr	r0, [r5, #0]
   172bc:	6843      	ldr	r3, [r0, #4]
   172be:	3101      	adds	r1, #1
   172c0:	4798      	blx	r3
   172c2:	81a0      	strh	r0, [r4, #12]
    return CborNoError;
   172c4:	2000      	movs	r0, #0
   172c6:	e78d      	b.n	171e4 <preparse_value+0x48>
        return CborErrorUnexpectedEOF;
   172c8:	f240 1001 	movw	r0, #257	; 0x101
   172cc:	e78a      	b.n	171e4 <preparse_value+0x48>
        return CborErrorUnexpectedEOF;
   172ce:	f240 1001 	movw	r0, #257	; 0x101
   172d2:	e787      	b.n	171e4 <preparse_value+0x48>
        return CborNoError;
   172d4:	2000      	movs	r0, #0
   172d6:	e785      	b.n	171e4 <preparse_value+0x48>

000172d8 <preparse_next_value>:
{
   172d8:	b510      	push	{r4, lr}
   172da:	4604      	mov	r4, r0
    if (it->remaining != UINT32_MAX) {
   172dc:	6880      	ldr	r0, [r0, #8]
   172de:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   172e2:	d00c      	beq.n	172fe <preparse_next_value+0x26>
        if (it->type != CborTagType && !--it->remaining) {
   172e4:	7ba2      	ldrb	r2, [r4, #14]
   172e6:	2ac0      	cmp	r2, #192	; 0xc0
   172e8:	d002      	beq.n	172f0 <preparse_next_value+0x18>
   172ea:	3801      	subs	r0, #1
   172ec:	60a0      	str	r0, [r4, #8]
   172ee:	b118      	cbz	r0, 172f8 <preparse_next_value+0x20>
    return preparse_value(it);
   172f0:	4620      	mov	r0, r4
   172f2:	f7ff ff53 	bl	1719c <preparse_value>
}
   172f6:	bd10      	pop	{r4, pc}
            it->type = CborInvalidType;
   172f8:	23ff      	movs	r3, #255	; 0xff
   172fa:	73a3      	strb	r3, [r4, #14]
            return CborNoError;
   172fc:	e7fb      	b.n	172f6 <preparse_next_value+0x1e>
    } else if (it->remaining == UINT32_MAX && it->offset != it->parser->end &&
   172fe:	6861      	ldr	r1, [r4, #4]
   17300:	6823      	ldr	r3, [r4, #0]
   17302:	685a      	ldr	r2, [r3, #4]
   17304:	4291      	cmp	r1, r2
   17306:	d0f3      	beq.n	172f0 <preparse_next_value+0x18>
        it->parser->d->get8(it->parser->d, it->offset) == (uint8_t)BreakByte) {
   17308:	6818      	ldr	r0, [r3, #0]
   1730a:	6803      	ldr	r3, [r0, #0]
   1730c:	4798      	blx	r3
    } else if (it->remaining == UINT32_MAX && it->offset != it->parser->end &&
   1730e:	28ff      	cmp	r0, #255	; 0xff
   17310:	d1ee      	bne.n	172f0 <preparse_next_value+0x18>
        ++it->offset;
   17312:	6863      	ldr	r3, [r4, #4]
   17314:	3301      	adds	r3, #1
   17316:	6063      	str	r3, [r4, #4]
        it->type = CborInvalidType;
   17318:	23ff      	movs	r3, #255	; 0xff
   1731a:	73a3      	strb	r3, [r4, #14]
        it->remaining = 0;
   1731c:	2000      	movs	r0, #0
   1731e:	60a0      	str	r0, [r4, #8]
        return CborNoError;
   17320:	e7e9      	b.n	172f6 <preparse_next_value+0x1e>

00017322 <extract_length>:
{
   17322:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   17326:	4605      	mov	r5, r0
   17328:	460e      	mov	r6, r1
   1732a:	4617      	mov	r7, r2
    return cbor_ntohll(result);
}

static inline CborError extract_number(const CborParser *p, int *offset, uint64_t *len)
{
    uint8_t additional_information = p->d->get8(p->d, *offset) & SmallValueMask;
   1732c:	6800      	ldr	r0, [r0, #0]
   1732e:	6803      	ldr	r3, [r0, #0]
   17330:	6809      	ldr	r1, [r1, #0]
   17332:	4798      	blx	r3
   17334:	f000 041f 	and.w	r4, r0, #31
    ++*offset;
   17338:	6833      	ldr	r3, [r6, #0]
   1733a:	3301      	adds	r3, #1
   1733c:	6033      	str	r3, [r6, #0]
    *len = 1;
    if (additional_information < Value8Bit) {
   1733e:	2c17      	cmp	r4, #23
   17340:	d91a      	bls.n	17378 <extract_length+0x56>
        *len = additional_information;
        return CborNoError;
    }
    if (unlikely(additional_information > Value64Bit))
   17342:	2c1b      	cmp	r4, #27
   17344:	d83a      	bhi.n	173bc <extract_length+0x9a>
        return CborErrorIllegalNumber;

    size_t bytesNeeded = (size_t)(1 << (additional_information - Value8Bit));
   17346:	3c18      	subs	r4, #24
   17348:	f04f 0801 	mov.w	r8, #1
   1734c:	fa08 f804 	lsl.w	r8, r8, r4
    if (unlikely(bytesNeeded > (size_t)(p->end - *offset))) {
   17350:	686b      	ldr	r3, [r5, #4]
   17352:	6831      	ldr	r1, [r6, #0]
   17354:	1a5b      	subs	r3, r3, r1
   17356:	4598      	cmp	r8, r3
   17358:	d835      	bhi.n	173c6 <extract_length+0xa4>
        return CborErrorUnexpectedEOF;
    } else if (bytesNeeded == 1) {
   1735a:	f1b8 0f01 	cmp.w	r8, #1
   1735e:	d00f      	beq.n	17380 <extract_length+0x5e>
        *len = p->d->get8(p->d, *offset);
    } else if (bytesNeeded == 2) {
   17360:	f1b8 0f02 	cmp.w	r8, #2
   17364:	d01e      	beq.n	173a4 <extract_length+0x82>
        *len =  p->d->get16(p->d, *offset);
    } else if (bytesNeeded == 4) {
   17366:	f1b8 0f04 	cmp.w	r8, #4
   1736a:	d021      	beq.n	173b0 <extract_length+0x8e>
        *len =  p->d->get32(p->d, *offset);
    } else {
        *len =  p->d->get64(p->d, *offset);
   1736c:	6828      	ldr	r0, [r5, #0]
   1736e:	68c3      	ldr	r3, [r0, #12]
   17370:	4798      	blx	r3
   17372:	4604      	mov	r4, r0
   17374:	460d      	mov	r5, r1
   17376:	e008      	b.n	1738a <extract_length+0x68>
        *len = additional_information;
   17378:	b2e4      	uxtb	r4, r4
   1737a:	2500      	movs	r5, #0
        return CborNoError;
   1737c:	2000      	movs	r0, #0
   1737e:	e008      	b.n	17392 <extract_length+0x70>
        *len = p->d->get8(p->d, *offset);
   17380:	6828      	ldr	r0, [r5, #0]
   17382:	6803      	ldr	r3, [r0, #0]
   17384:	4798      	blx	r3
   17386:	4604      	mov	r4, r0
   17388:	2500      	movs	r5, #0
    }
    *offset += bytesNeeded;
   1738a:	6833      	ldr	r3, [r6, #0]
   1738c:	4443      	add	r3, r8
   1738e:	6033      	str	r3, [r6, #0]
    return CborNoError;
   17390:	2000      	movs	r0, #0
    if (err) {
   17392:	b9e8      	cbnz	r0, 173d0 <extract_length+0xae>
    *len = v;
   17394:	603c      	str	r4, [r7, #0]
    if (v != *len)
   17396:	2300      	movs	r3, #0
   17398:	42ab      	cmp	r3, r5
   1739a:	bf08      	it	eq
   1739c:	42a4      	cmpeq	r4, r4
   1739e:	d11a      	bne.n	173d6 <extract_length+0xb4>
}
   173a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        *len =  p->d->get16(p->d, *offset);
   173a4:	6828      	ldr	r0, [r5, #0]
   173a6:	6843      	ldr	r3, [r0, #4]
   173a8:	4798      	blx	r3
   173aa:	4604      	mov	r4, r0
   173ac:	2500      	movs	r5, #0
   173ae:	e7ec      	b.n	1738a <extract_length+0x68>
        *len =  p->d->get32(p->d, *offset);
   173b0:	6828      	ldr	r0, [r5, #0]
   173b2:	6883      	ldr	r3, [r0, #8]
   173b4:	4798      	blx	r3
   173b6:	4604      	mov	r4, r0
   173b8:	2500      	movs	r5, #0
   173ba:	e7e6      	b.n	1738a <extract_length+0x68>
    *len = 1;
   173bc:	2401      	movs	r4, #1
   173be:	2500      	movs	r5, #0
        return CborErrorIllegalNumber;
   173c0:	f240 1005 	movw	r0, #261	; 0x105
   173c4:	e7e5      	b.n	17392 <extract_length+0x70>
    *len = 1;
   173c6:	2401      	movs	r4, #1
   173c8:	2500      	movs	r5, #0
        return CborErrorUnexpectedEOF;
   173ca:	f240 1001 	movw	r0, #257	; 0x101
   173ce:	e7e0      	b.n	17392 <extract_length+0x70>
        *len = 0;
   173d0:	2300      	movs	r3, #0
   173d2:	603b      	str	r3, [r7, #0]
        return err;
   173d4:	e7e4      	b.n	173a0 <extract_length+0x7e>
        return CborErrorDataTooLarge;
   173d6:	f44f 6080 	mov.w	r0, #1024	; 0x400
   173da:	e7e1      	b.n	173a0 <extract_length+0x7e>

000173dc <iterate_string_chunks>:

static CborError iterate_string_chunks(const CborValue *value, char *buffer, size_t *buflen,
                                       bool *result, CborValue *next, IterateFunction func)
{
   173dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   173e0:	b085      	sub	sp, #20
   173e2:	4604      	mov	r4, r0
   173e4:	4689      	mov	r9, r1
   173e6:	4616      	mov	r6, r2
   173e8:	461d      	mov	r5, r3
{ return value->type == CborByteStringType; }
   173ea:	7b83      	ldrb	r3, [r0, #14]
    assert(cbor_value_is_byte_string(value) || cbor_value_is_text_string(value));
   173ec:	2b40      	cmp	r3, #64	; 0x40
   173ee:	d001      	beq.n	173f4 <iterate_string_chunks+0x18>
   173f0:	2b60      	cmp	r3, #96	; 0x60
   173f2:	d10c      	bne.n	1740e <iterate_string_chunks+0x32>

    size_t total;
    CborError err;
    int offset = value->offset;
   173f4:	6863      	ldr	r3, [r4, #4]
   173f6:	9302      	str	r3, [sp, #8]
{ return (value->flags & CborIteratorFlag_UnknownLength) == 0; }
   173f8:	7be2      	ldrb	r2, [r4, #15]
    if (cbor_value_is_length_known(value)) {
   173fa:	f012 0f04 	tst.w	r2, #4
   173fe:	d010      	beq.n	17422 <iterate_string_chunks+0x46>
        else
            *result = false;
        offset += total;
    } else {
        /* chunked */
        ++offset;
   17400:	3301      	adds	r3, #1
   17402:	9302      	str	r3, [sp, #8]
        total = 0;
   17404:	2300      	movs	r3, #0
   17406:	9303      	str	r3, [sp, #12]
        *result = true;
   17408:	2301      	movs	r3, #1
   1740a:	702b      	strb	r3, [r5, #0]
   1740c:	e04c      	b.n	174a8 <iterate_string_chunks+0xcc>
    assert(cbor_value_is_byte_string(value) || cbor_value_is_text_string(value));
   1740e:	f7fd f90d 	bl	1462c <hal_debugger_connected>
   17412:	b100      	cbz	r0, 17416 <iterate_string_chunks+0x3a>
   17414:	be01      	bkpt	0x0001
   17416:	2300      	movs	r3, #0
   17418:	461a      	mov	r2, r3
   1741a:	4619      	mov	r1, r3
   1741c:	4618      	mov	r0, r3
   1741e:	f7fd fb13 	bl	14a48 <__assert_func>
        err = extract_length(value->parser, &offset, &total);
   17422:	aa03      	add	r2, sp, #12
   17424:	a902      	add	r1, sp, #8
   17426:	6820      	ldr	r0, [r4, #0]
   17428:	f7ff ff7b 	bl	17322 <extract_length>
        if (err)
   1742c:	4603      	mov	r3, r0
   1742e:	2800      	cmp	r0, #0
   17430:	d177      	bne.n	17522 <iterate_string_chunks+0x146>
        if (total > (size_t)(value->parser->end - offset))
   17432:	6820      	ldr	r0, [r4, #0]
   17434:	6843      	ldr	r3, [r0, #4]
   17436:	9a02      	ldr	r2, [sp, #8]
   17438:	1a99      	subs	r1, r3, r2
   1743a:	9b03      	ldr	r3, [sp, #12]
   1743c:	4299      	cmp	r1, r3
   1743e:	f0c0 8083 	bcc.w	17548 <iterate_string_chunks+0x16c>
        if (total <= *buflen)
   17442:	6831      	ldr	r1, [r6, #0]
   17444:	428b      	cmp	r3, r1
   17446:	d81e      	bhi.n	17486 <iterate_string_chunks+0xaa>
            *result = !!func(value->parser->d, buffer, offset, total);
   17448:	4649      	mov	r1, r9
   1744a:	6800      	ldr	r0, [r0, #0]
   1744c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
   1744e:	47b8      	blx	r7
   17450:	3800      	subs	r0, #0
   17452:	bf18      	it	ne
   17454:	2001      	movne	r0, #1
   17456:	7028      	strb	r0, [r5, #0]
        offset += total;
   17458:	9b02      	ldr	r3, [sp, #8]
   1745a:	9a03      	ldr	r2, [sp, #12]
   1745c:	4413      	add	r3, r2
   1745e:	9302      	str	r3, [sp, #8]
            total = newTotal;
        }
    }

    /* is there enough room for the ending NUL byte? */
    if (*result && *buflen > total) {
   17460:	782b      	ldrb	r3, [r5, #0]
   17462:	b14b      	cbz	r3, 17478 <iterate_string_chunks+0x9c>
   17464:	6832      	ldr	r2, [r6, #0]
   17466:	9b03      	ldr	r3, [sp, #12]
   17468:	429a      	cmp	r2, r3
   1746a:	d905      	bls.n	17478 <iterate_string_chunks+0x9c>
        /* we are just trying to write a NULL byte here,, but this is hard
         * because this is called by function pointer with an abstract
         * reader.  Since this is the output buffer, we can assume that if
         * we have a valid buffer its ok to write a NULL here  */
        if(buffer) {
   1746c:	f1b9 0f00 	cmp.w	r9, #0
   17470:	d002      	beq.n	17478 <iterate_string_chunks+0x9c>
            *(buffer + total) = '\0';
   17472:	2200      	movs	r2, #0
   17474:	f809 2003 	strb.w	r2, [r9, r3]
        }
    }
    *buflen = total;
   17478:	9b03      	ldr	r3, [sp, #12]
   1747a:	6033      	str	r3, [r6, #0]

    if (next) {
   1747c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1747e:	2b00      	cmp	r3, #0
   17480:	d156      	bne.n	17530 <iterate_string_chunks+0x154>
        *next = *value;
        next->offset = offset;
        return preparse_next_value(next);
    }
    return CborNoError;
   17482:	2300      	movs	r3, #0
   17484:	e04d      	b.n	17522 <iterate_string_chunks+0x146>
            *result = false;
   17486:	2300      	movs	r3, #0
   17488:	702b      	strb	r3, [r5, #0]
   1748a:	e7e5      	b.n	17458 <iterate_string_chunks+0x7c>
                ++offset;
   1748c:	9b02      	ldr	r3, [sp, #8]
   1748e:	3301      	adds	r3, #1
   17490:	9302      	str	r3, [sp, #8]
                break;
   17492:	e7e5      	b.n	17460 <iterate_string_chunks+0x84>
#endif

static inline bool add_check_overflow(size_t v1, size_t v2, size_t *r)
{
#if ((defined(__GNUC__) && (__GNUC__ >= 5)) && !defined(__INTEL_COMPILER)) || __has_builtin(__builtin_add_overflow)
    return __builtin_add_overflow(v1, v2, r);
   17494:	2201      	movs	r2, #1
   17496:	e023      	b.n	174e0 <iterate_string_chunks+0x104>
                *result = false;
   17498:	2300      	movs	r3, #0
   1749a:	702b      	strb	r3, [r5, #0]
            offset += chunkLen;
   1749c:	9b02      	ldr	r3, [sp, #8]
   1749e:	9a01      	ldr	r2, [sp, #4]
   174a0:	4413      	add	r3, r2
   174a2:	9302      	str	r3, [sp, #8]
            total = newTotal;
   174a4:	f8cd 800c 	str.w	r8, [sp, #12]
            if (offset == value->parser->end)
   174a8:	6823      	ldr	r3, [r4, #0]
   174aa:	685a      	ldr	r2, [r3, #4]
   174ac:	9902      	ldr	r1, [sp, #8]
   174ae:	428a      	cmp	r2, r1
   174b0:	d02f      	beq.n	17512 <iterate_string_chunks+0x136>
            val = value->parser->d->get8(value->parser->d, offset);
   174b2:	6818      	ldr	r0, [r3, #0]
   174b4:	6803      	ldr	r3, [r0, #0]
   174b6:	4798      	blx	r3
            if (val == (uint8_t)BreakByte) {
   174b8:	28ff      	cmp	r0, #255	; 0xff
   174ba:	d0e7      	beq.n	1748c <iterate_string_chunks+0xb0>
            if ((val & MajorTypeMask) != value->type)
   174bc:	f020 001f 	bic.w	r0, r0, #31
   174c0:	7ba3      	ldrb	r3, [r4, #14]
   174c2:	4298      	cmp	r0, r3
   174c4:	d128      	bne.n	17518 <iterate_string_chunks+0x13c>
            err = extract_length(value->parser, &offset, &chunkLen);
   174c6:	aa01      	add	r2, sp, #4
   174c8:	a902      	add	r1, sp, #8
   174ca:	6820      	ldr	r0, [r4, #0]
   174cc:	f7ff ff29 	bl	17322 <extract_length>
            if (err)
   174d0:	4603      	mov	r3, r0
   174d2:	bb30      	cbnz	r0, 17522 <iterate_string_chunks+0x146>
            if (unlikely(add_check_overflow(total, chunkLen, &newTotal)))
   174d4:	9903      	ldr	r1, [sp, #12]
   174d6:	9b01      	ldr	r3, [sp, #4]
   174d8:	2200      	movs	r2, #0
   174da:	eb11 0803 	adds.w	r8, r1, r3
   174de:	d2d9      	bcs.n	17494 <iterate_string_chunks+0xb8>
   174e0:	b9ea      	cbnz	r2, 1751e <iterate_string_chunks+0x142>
            if (chunkLen > (size_t)(value->parser->end - offset))
   174e2:	f8d4 c000 	ldr.w	ip, [r4]
   174e6:	f8dc 0004 	ldr.w	r0, [ip, #4]
   174ea:	9a02      	ldr	r2, [sp, #8]
   174ec:	1a80      	subs	r0, r0, r2
   174ee:	4283      	cmp	r3, r0
   174f0:	d81b      	bhi.n	1752a <iterate_string_chunks+0x14e>
            if (*result && *buflen >= newTotal)
   174f2:	7828      	ldrb	r0, [r5, #0]
   174f4:	2800      	cmp	r0, #0
   174f6:	d0cf      	beq.n	17498 <iterate_string_chunks+0xbc>
   174f8:	6830      	ldr	r0, [r6, #0]
   174fa:	4540      	cmp	r0, r8
   174fc:	d3cc      	bcc.n	17498 <iterate_string_chunks+0xbc>
                *result = !!func(value->parser->d, buffer + total, offset, chunkLen);
   174fe:	4449      	add	r1, r9
   17500:	f8dc 0000 	ldr.w	r0, [ip]
   17504:	9f0d      	ldr	r7, [sp, #52]	; 0x34
   17506:	47b8      	blx	r7
   17508:	3800      	subs	r0, #0
   1750a:	bf18      	it	ne
   1750c:	2001      	movne	r0, #1
   1750e:	7028      	strb	r0, [r5, #0]
   17510:	e7c4      	b.n	1749c <iterate_string_chunks+0xc0>
                return CborErrorUnexpectedEOF;
   17512:	f240 1301 	movw	r3, #257	; 0x101
   17516:	e004      	b.n	17522 <iterate_string_chunks+0x146>
                return CborErrorIllegalType;
   17518:	f44f 7382 	mov.w	r3, #260	; 0x104
   1751c:	e001      	b.n	17522 <iterate_string_chunks+0x146>
                return CborErrorDataTooLarge;
   1751e:	f44f 6380 	mov.w	r3, #1024	; 0x400
}
   17522:	4618      	mov	r0, r3
   17524:	b005      	add	sp, #20
   17526:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
                return CborErrorUnexpectedEOF;
   1752a:	f240 1301 	movw	r3, #257	; 0x101
   1752e:	e7f8      	b.n	17522 <iterate_string_chunks+0x146>
        *next = *value;
   17530:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
   17534:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   17536:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        next->offset = offset;
   1753a:	9b02      	ldr	r3, [sp, #8]
   1753c:	6063      	str	r3, [r4, #4]
        return preparse_next_value(next);
   1753e:	4620      	mov	r0, r4
   17540:	f7ff feca 	bl	172d8 <preparse_next_value>
   17544:	4603      	mov	r3, r0
   17546:	e7ec      	b.n	17522 <iterate_string_chunks+0x146>
            return CborErrorUnexpectedEOF;
   17548:	f240 1301 	movw	r3, #257	; 0x101
   1754c:	e7e9      	b.n	17522 <iterate_string_chunks+0x146>

0001754e <advance_internal>:
{
   1754e:	b570      	push	{r4, r5, r6, lr}
   17550:	4604      	mov	r4, r0
    CborError err = extract_number(it->parser, &it->offset,  &length);
   17552:	6806      	ldr	r6, [r0, #0]
    uint8_t additional_information = p->d->get8(p->d, *offset) & SmallValueMask;
   17554:	6830      	ldr	r0, [r6, #0]
   17556:	6803      	ldr	r3, [r0, #0]
   17558:	6861      	ldr	r1, [r4, #4]
   1755a:	4798      	blx	r3
   1755c:	f000 001f 	and.w	r0, r0, #31
    ++*offset;
   17560:	6863      	ldr	r3, [r4, #4]
   17562:	3301      	adds	r3, #1
   17564:	6063      	str	r3, [r4, #4]
    if (additional_information < Value8Bit) {
   17566:	2817      	cmp	r0, #23
   17568:	d915      	bls.n	17596 <advance_internal+0x48>
    if (unlikely(additional_information > Value64Bit))
   1756a:	281b      	cmp	r0, #27
   1756c:	d842      	bhi.n	175f4 <advance_internal+0xa6>
    size_t bytesNeeded = (size_t)(1 << (additional_information - Value8Bit));
   1756e:	3818      	subs	r0, #24
   17570:	2501      	movs	r5, #1
   17572:	4085      	lsls	r5, r0
    if (unlikely(bytesNeeded > (size_t)(p->end - *offset))) {
   17574:	6873      	ldr	r3, [r6, #4]
   17576:	6861      	ldr	r1, [r4, #4]
   17578:	1a5b      	subs	r3, r3, r1
   1757a:	429d      	cmp	r5, r3
   1757c:	d83f      	bhi.n	175fe <advance_internal+0xb0>
    } else if (bytesNeeded == 1) {
   1757e:	2d01      	cmp	r5, #1
   17580:	d00d      	beq.n	1759e <advance_internal+0x50>
    } else if (bytesNeeded == 2) {
   17582:	2d02      	cmp	r5, #2
   17584:	d02a      	beq.n	175dc <advance_internal+0x8e>
    } else if (bytesNeeded == 4) {
   17586:	2d04      	cmp	r5, #4
   17588:	d02e      	beq.n	175e8 <advance_internal+0x9a>
        *len =  p->d->get64(p->d, *offset);
   1758a:	6830      	ldr	r0, [r6, #0]
   1758c:	68c3      	ldr	r3, [r0, #12]
   1758e:	4798      	blx	r3
   17590:	4602      	mov	r2, r0
   17592:	460b      	mov	r3, r1
   17594:	e008      	b.n	175a8 <advance_internal+0x5a>
        *len = additional_information;
   17596:	b2c2      	uxtb	r2, r0
   17598:	2300      	movs	r3, #0
        return CborNoError;
   1759a:	2100      	movs	r1, #0
   1759c:	e008      	b.n	175b0 <advance_internal+0x62>
        *len = p->d->get8(p->d, *offset);
   1759e:	6830      	ldr	r0, [r6, #0]
   175a0:	6803      	ldr	r3, [r0, #0]
   175a2:	4798      	blx	r3
   175a4:	4602      	mov	r2, r0
   175a6:	2300      	movs	r3, #0
    *offset += bytesNeeded;
   175a8:	6860      	ldr	r0, [r4, #4]
   175aa:	4428      	add	r0, r5
   175ac:	6060      	str	r0, [r4, #4]
    return CborNoError;
   175ae:	2100      	movs	r1, #0
    assert(err == CborNoError);
   175b0:	bb51      	cbnz	r1, 17608 <advance_internal+0xba>
    if (it->type == CborByteStringType || it->type == CborTextStringType) {
   175b2:	7ba1      	ldrb	r1, [r4, #14]
   175b4:	2940      	cmp	r1, #64	; 0x40
   175b6:	d001      	beq.n	175bc <advance_internal+0x6e>
   175b8:	2960      	cmp	r1, #96	; 0x60
   175ba:	d10b      	bne.n	175d4 <advance_internal+0x86>
        assert(length == (size_t)length);
   175bc:	2100      	movs	r1, #0
   175be:	4299      	cmp	r1, r3
   175c0:	bf08      	it	eq
   175c2:	4292      	cmpeq	r2, r2
   175c4:	d12a      	bne.n	1761c <advance_internal+0xce>
        assert((it->flags & CborIteratorFlag_UnknownLength) == 0);
   175c6:	7be3      	ldrb	r3, [r4, #15]
   175c8:	f013 0f04 	tst.w	r3, #4
   175cc:	d130      	bne.n	17630 <advance_internal+0xe2>
        it->offset += length;
   175ce:	6863      	ldr	r3, [r4, #4]
   175d0:	4413      	add	r3, r2
   175d2:	6063      	str	r3, [r4, #4]
    return preparse_next_value(it);
   175d4:	4620      	mov	r0, r4
   175d6:	f7ff fe7f 	bl	172d8 <preparse_next_value>
}
   175da:	bd70      	pop	{r4, r5, r6, pc}
        *len =  p->d->get16(p->d, *offset);
   175dc:	6830      	ldr	r0, [r6, #0]
   175de:	6843      	ldr	r3, [r0, #4]
   175e0:	4798      	blx	r3
   175e2:	4602      	mov	r2, r0
   175e4:	2300      	movs	r3, #0
   175e6:	e7df      	b.n	175a8 <advance_internal+0x5a>
        *len =  p->d->get32(p->d, *offset);
   175e8:	6830      	ldr	r0, [r6, #0]
   175ea:	6883      	ldr	r3, [r0, #8]
   175ec:	4798      	blx	r3
   175ee:	4602      	mov	r2, r0
   175f0:	2300      	movs	r3, #0
   175f2:	e7d9      	b.n	175a8 <advance_internal+0x5a>
    *len = 1;
   175f4:	2201      	movs	r2, #1
   175f6:	2300      	movs	r3, #0
        return CborErrorIllegalNumber;
   175f8:	f240 1105 	movw	r1, #261	; 0x105
   175fc:	e7d8      	b.n	175b0 <advance_internal+0x62>
    *len = 1;
   175fe:	2201      	movs	r2, #1
   17600:	2300      	movs	r3, #0
        return CborErrorUnexpectedEOF;
   17602:	f240 1101 	movw	r1, #257	; 0x101
   17606:	e7d3      	b.n	175b0 <advance_internal+0x62>
    assert(err == CborNoError);
   17608:	f7fd f810 	bl	1462c <hal_debugger_connected>
   1760c:	b100      	cbz	r0, 17610 <advance_internal+0xc2>
   1760e:	be01      	bkpt	0x0001
   17610:	2300      	movs	r3, #0
   17612:	461a      	mov	r2, r3
   17614:	4619      	mov	r1, r3
   17616:	4618      	mov	r0, r3
   17618:	f7fd fa16 	bl	14a48 <__assert_func>
        assert(length == (size_t)length);
   1761c:	f7fd f806 	bl	1462c <hal_debugger_connected>
   17620:	b100      	cbz	r0, 17624 <advance_internal+0xd6>
   17622:	be01      	bkpt	0x0001
   17624:	2300      	movs	r3, #0
   17626:	461a      	mov	r2, r3
   17628:	4619      	mov	r1, r3
   1762a:	4618      	mov	r0, r3
   1762c:	f7fd fa0c 	bl	14a48 <__assert_func>
        assert((it->flags & CborIteratorFlag_UnknownLength) == 0);
   17630:	f7fc fffc 	bl	1462c <hal_debugger_connected>
   17634:	b100      	cbz	r0, 17638 <advance_internal+0xea>
   17636:	be01      	bkpt	0x0001
   17638:	2300      	movs	r3, #0
   1763a:	461a      	mov	r2, r3
   1763c:	4619      	mov	r1, r3
   1763e:	4618      	mov	r0, r3
   17640:	f7fd fa02 	bl	14a48 <__assert_func>

00017644 <_cbor_value_decode_int64_internal>:
{
   17644:	b510      	push	{r4, lr}
   17646:	4604      	mov	r4, r0
    uint8_t val = value->parser->d->get8(value->parser->d, value->offset);
   17648:	6803      	ldr	r3, [r0, #0]
   1764a:	6818      	ldr	r0, [r3, #0]
   1764c:	6803      	ldr	r3, [r0, #0]
   1764e:	6861      	ldr	r1, [r4, #4]
   17650:	4798      	blx	r3
    assert(value->flags & CborIteratorFlag_IntegerValueTooLarge ||
   17652:	7be3      	ldrb	r3, [r4, #15]
   17654:	f013 0f01 	tst.w	r3, #1
   17658:	d104      	bne.n	17664 <_cbor_value_decode_int64_internal+0x20>
   1765a:	7ba3      	ldrb	r3, [r4, #14]
   1765c:	2bfa      	cmp	r3, #250	; 0xfa
   1765e:	d001      	beq.n	17664 <_cbor_value_decode_int64_internal+0x20>
   17660:	2bfb      	cmp	r3, #251	; 0xfb
   17662:	d111      	bne.n	17688 <_cbor_value_decode_int64_internal+0x44>
    assert((val & SmallValueMask) == Value32Bit || (val & SmallValueMask) == Value64Bit);
   17664:	f000 031e 	and.w	r3, r0, #30
   17668:	2b1a      	cmp	r3, #26
   1766a:	d117      	bne.n	1769c <_cbor_value_decode_int64_internal+0x58>
    if ((val & 1) == (Value32Bit & 1))
   1766c:	f010 0f01 	tst.w	r0, #1
   17670:	d01e      	beq.n	176b0 <_cbor_value_decode_int64_internal+0x6c>
    assert((val & SmallValueMask) == Value64Bit);
   17672:	f000 001f 	and.w	r0, r0, #31
   17676:	281b      	cmp	r0, #27
   17678:	d122      	bne.n	176c0 <_cbor_value_decode_int64_internal+0x7c>
        return value->parser->d->get64(value->parser->d, value->offset + 1);
   1767a:	6823      	ldr	r3, [r4, #0]
   1767c:	6818      	ldr	r0, [r3, #0]
   1767e:	68c3      	ldr	r3, [r0, #12]
   17680:	6861      	ldr	r1, [r4, #4]
   17682:	3101      	adds	r1, #1
   17684:	4798      	blx	r3
}
   17686:	bd10      	pop	{r4, pc}
    assert(value->flags & CborIteratorFlag_IntegerValueTooLarge ||
   17688:	f7fc ffd0 	bl	1462c <hal_debugger_connected>
   1768c:	b100      	cbz	r0, 17690 <_cbor_value_decode_int64_internal+0x4c>
   1768e:	be01      	bkpt	0x0001
   17690:	2300      	movs	r3, #0
   17692:	461a      	mov	r2, r3
   17694:	4619      	mov	r1, r3
   17696:	4618      	mov	r0, r3
   17698:	f7fd f9d6 	bl	14a48 <__assert_func>
    assert((val & SmallValueMask) == Value32Bit || (val & SmallValueMask) == Value64Bit);
   1769c:	f7fc ffc6 	bl	1462c <hal_debugger_connected>
   176a0:	b100      	cbz	r0, 176a4 <_cbor_value_decode_int64_internal+0x60>
   176a2:	be01      	bkpt	0x0001
   176a4:	2300      	movs	r3, #0
   176a6:	461a      	mov	r2, r3
   176a8:	4619      	mov	r1, r3
   176aa:	4618      	mov	r0, r3
   176ac:	f7fd f9cc 	bl	14a48 <__assert_func>
        return value->parser->d->get32(value->parser->d, value->offset + 1);
   176b0:	6823      	ldr	r3, [r4, #0]
   176b2:	6818      	ldr	r0, [r3, #0]
   176b4:	6883      	ldr	r3, [r0, #8]
   176b6:	6861      	ldr	r1, [r4, #4]
   176b8:	3101      	adds	r1, #1
   176ba:	4798      	blx	r3
   176bc:	2100      	movs	r1, #0
   176be:	e7e2      	b.n	17686 <_cbor_value_decode_int64_internal+0x42>
    assert((val & SmallValueMask) == Value64Bit);
   176c0:	f7fc ffb4 	bl	1462c <hal_debugger_connected>
   176c4:	b100      	cbz	r0, 176c8 <_cbor_value_decode_int64_internal+0x84>
   176c6:	be01      	bkpt	0x0001
   176c8:	2300      	movs	r3, #0
   176ca:	461a      	mov	r2, r3
   176cc:	4619      	mov	r1, r3
   176ce:	4618      	mov	r0, r3
   176d0:	f7fd f9ba 	bl	14a48 <__assert_func>

000176d4 <cbor_parser_init>:
{
   176d4:	b510      	push	{r4, lr}
   176d6:	4604      	mov	r4, r0
   176d8:	4618      	mov	r0, r3
    memset(parser, 0, sizeof(*parser));
   176da:	2300      	movs	r3, #0
   176dc:	6053      	str	r3, [r2, #4]
   176de:	6093      	str	r3, [r2, #8]
    parser->d = d;
   176e0:	6014      	str	r4, [r2, #0]
    parser->end = d->message_size;
   176e2:	69a4      	ldr	r4, [r4, #24]
   176e4:	6054      	str	r4, [r2, #4]
    parser->flags = flags;
   176e6:	6091      	str	r1, [r2, #8]
    it->parser = parser;
   176e8:	6002      	str	r2, [r0, #0]
    it->offset = 0;
   176ea:	6043      	str	r3, [r0, #4]
    it->remaining = 1;/* there's one type altogether, usually an array or map */
   176ec:	2301      	movs	r3, #1
   176ee:	6083      	str	r3, [r0, #8]
    return preparse_value(it);
   176f0:	f7ff fd54 	bl	1719c <preparse_value>
}
   176f4:	bd10      	pop	{r4, pc}

000176f6 <cbor_value_advance_fixed>:
{
   176f6:	b510      	push	{r4, lr}
   176f8:	4604      	mov	r4, r0
    assert(it->type != CborInvalidType);
   176fa:	7b80      	ldrb	r0, [r0, #14]
   176fc:	28ff      	cmp	r0, #255	; 0xff
   176fe:	d008      	beq.n	17712 <cbor_value_advance_fixed+0x1c>
    assert(is_fixed_type(it->type));
   17700:	f7ff fd38 	bl	17174 <is_fixed_type>
   17704:	b178      	cbz	r0, 17726 <cbor_value_advance_fixed+0x30>
    if (!it->remaining)
   17706:	68a3      	ldr	r3, [r4, #8]
   17708:	b1bb      	cbz	r3, 1773a <cbor_value_advance_fixed+0x44>
    return advance_internal(it);
   1770a:	4620      	mov	r0, r4
   1770c:	f7ff ff1f 	bl	1754e <advance_internal>
}
   17710:	bd10      	pop	{r4, pc}
    assert(it->type != CborInvalidType);
   17712:	f7fc ff8b 	bl	1462c <hal_debugger_connected>
   17716:	b100      	cbz	r0, 1771a <cbor_value_advance_fixed+0x24>
   17718:	be01      	bkpt	0x0001
   1771a:	2300      	movs	r3, #0
   1771c:	461a      	mov	r2, r3
   1771e:	4619      	mov	r1, r3
   17720:	4618      	mov	r0, r3
   17722:	f7fd f991 	bl	14a48 <__assert_func>
    assert(is_fixed_type(it->type));
   17726:	f7fc ff81 	bl	1462c <hal_debugger_connected>
   1772a:	b100      	cbz	r0, 1772e <cbor_value_advance_fixed+0x38>
   1772c:	be01      	bkpt	0x0001
   1772e:	2300      	movs	r3, #0
   17730:	461a      	mov	r2, r3
   17732:	4619      	mov	r1, r3
   17734:	4618      	mov	r0, r3
   17736:	f7fd f987 	bl	14a48 <__assert_func>
        return CborErrorAdvancePastEOF;
   1773a:	2003      	movs	r0, #3
   1773c:	e7e8      	b.n	17710 <cbor_value_advance_fixed+0x1a>

0001773e <cbor_value_enter_container>:
{
   1773e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   17740:	4605      	mov	r5, r0
   17742:	460c      	mov	r4, r1
{ return it->type == CborArrayType || it->type == CborMapType; }
   17744:	7b83      	ldrb	r3, [r0, #14]
   17746:	2b80      	cmp	r3, #128	; 0x80
   17748:	d021      	beq.n	1778e <cbor_value_enter_container+0x50>
   1774a:	2ba0      	cmp	r3, #160	; 0xa0
   1774c:	d01d      	beq.n	1778a <cbor_value_enter_container+0x4c>
   1774e:	2300      	movs	r3, #0
    assert(cbor_value_is_container(it));
   17750:	b1fb      	cbz	r3, 17792 <cbor_value_enter_container+0x54>
    *recursed = *it;
   17752:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
   17756:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    if (it->flags & CborIteratorFlag_UnknownLength) {
   1775a:	7beb      	ldrb	r3, [r5, #15]
   1775c:	f013 0f04 	tst.w	r3, #4
   17760:	d021      	beq.n	177a6 <cbor_value_enter_container+0x68>
        recursed->remaining = UINT32_MAX;
   17762:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   17766:	60a3      	str	r3, [r4, #8]
        ++recursed->offset;
   17768:	460b      	mov	r3, r1
   1776a:	3301      	adds	r3, #1
   1776c:	6063      	str	r3, [r4, #4]
        err = preparse_value(recursed);
   1776e:	4620      	mov	r0, r4
   17770:	f7ff fd14 	bl	1719c <preparse_value>
        if (err != CborErrorUnexpectedBreak)
   17774:	f5b0 7f81 	cmp.w	r0, #258	; 0x102
   17778:	d106      	bne.n	17788 <cbor_value_enter_container+0x4a>
        ++recursed->offset;
   1777a:	6863      	ldr	r3, [r4, #4]
   1777c:	3301      	adds	r3, #1
   1777e:	6063      	str	r3, [r4, #4]
    recursed->type = CborInvalidType;
   17780:	23ff      	movs	r3, #255	; 0xff
   17782:	73a3      	strb	r3, [r4, #14]
    recursed->remaining = 0;
   17784:	2000      	movs	r0, #0
   17786:	60a0      	str	r0, [r4, #8]
}
   17788:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1778a:	2301      	movs	r3, #1
   1778c:	e7e0      	b.n	17750 <cbor_value_enter_container+0x12>
   1778e:	2301      	movs	r3, #1
   17790:	e7de      	b.n	17750 <cbor_value_enter_container+0x12>
    assert(cbor_value_is_container(it));
   17792:	f7fc ff4b 	bl	1462c <hal_debugger_connected>
   17796:	b100      	cbz	r0, 1779a <cbor_value_enter_container+0x5c>
   17798:	be01      	bkpt	0x0001
   1779a:	2300      	movs	r3, #0
   1779c:	461a      	mov	r2, r3
   1779e:	4619      	mov	r1, r3
   177a0:	4618      	mov	r0, r3
   177a2:	f7fd f951 	bl	14a48 <__assert_func>
        err = extract_number(recursed->parser, &recursed->offset, &len);
   177a6:	6827      	ldr	r7, [r4, #0]
    uint8_t additional_information = p->d->get8(p->d, *offset) & SmallValueMask;
   177a8:	6838      	ldr	r0, [r7, #0]
   177aa:	6803      	ldr	r3, [r0, #0]
   177ac:	6861      	ldr	r1, [r4, #4]
   177ae:	4798      	blx	r3
   177b0:	f000 001f 	and.w	r0, r0, #31
    ++*offset;
   177b4:	6863      	ldr	r3, [r4, #4]
   177b6:	3301      	adds	r3, #1
   177b8:	6063      	str	r3, [r4, #4]
    if (additional_information < Value8Bit) {
   177ba:	2817      	cmp	r0, #23
   177bc:	d915      	bls.n	177ea <cbor_value_enter_container+0xac>
    if (unlikely(additional_information > Value64Bit))
   177be:	281b      	cmp	r0, #27
   177c0:	d841      	bhi.n	17846 <cbor_value_enter_container+0x108>
    size_t bytesNeeded = (size_t)(1 << (additional_information - Value8Bit));
   177c2:	3818      	subs	r0, #24
   177c4:	2601      	movs	r6, #1
   177c6:	4086      	lsls	r6, r0
    if (unlikely(bytesNeeded > (size_t)(p->end - *offset))) {
   177c8:	687b      	ldr	r3, [r7, #4]
   177ca:	6861      	ldr	r1, [r4, #4]
   177cc:	1a5b      	subs	r3, r3, r1
   177ce:	429e      	cmp	r6, r3
   177d0:	d83e      	bhi.n	17850 <cbor_value_enter_container+0x112>
    } else if (bytesNeeded == 1) {
   177d2:	2e01      	cmp	r6, #1
   177d4:	d00d      	beq.n	177f2 <cbor_value_enter_container+0xb4>
    } else if (bytesNeeded == 2) {
   177d6:	2e02      	cmp	r6, #2
   177d8:	d029      	beq.n	1782e <cbor_value_enter_container+0xf0>
    } else if (bytesNeeded == 4) {
   177da:	2e04      	cmp	r6, #4
   177dc:	d02d      	beq.n	1783a <cbor_value_enter_container+0xfc>
        *len =  p->d->get64(p->d, *offset);
   177de:	6838      	ldr	r0, [r7, #0]
   177e0:	68c3      	ldr	r3, [r0, #12]
   177e2:	4798      	blx	r3
   177e4:	4602      	mov	r2, r0
   177e6:	460b      	mov	r3, r1
   177e8:	e008      	b.n	177fc <cbor_value_enter_container+0xbe>
        *len = additional_information;
   177ea:	b2c2      	uxtb	r2, r0
   177ec:	2300      	movs	r3, #0
        return CborNoError;
   177ee:	2100      	movs	r1, #0
   177f0:	e008      	b.n	17804 <cbor_value_enter_container+0xc6>
        *len = p->d->get8(p->d, *offset);
   177f2:	6838      	ldr	r0, [r7, #0]
   177f4:	6803      	ldr	r3, [r0, #0]
   177f6:	4798      	blx	r3
   177f8:	4602      	mov	r2, r0
   177fa:	2300      	movs	r3, #0
    *offset += bytesNeeded;
   177fc:	6860      	ldr	r0, [r4, #4]
   177fe:	4430      	add	r0, r6
   17800:	6060      	str	r0, [r4, #4]
    return CborNoError;
   17802:	2100      	movs	r1, #0
        assert(err == CborNoError);
   17804:	bb49      	cbnz	r1, 1785a <cbor_value_enter_container+0x11c>
        recursed->remaining = (uint32_t)len;
   17806:	60a2      	str	r2, [r4, #8]
        if (recursed->remaining != len || len == UINT32_MAX) {
   17808:	2100      	movs	r1, #0
   1780a:	4299      	cmp	r1, r3
   1780c:	bf08      	it	eq
   1780e:	4292      	cmpeq	r2, r2
   17810:	d12d      	bne.n	1786e <cbor_value_enter_container+0x130>
   17812:	2b00      	cmp	r3, #0
   17814:	bf08      	it	eq
   17816:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
   1781a:	d028      	beq.n	1786e <cbor_value_enter_container+0x130>
        if (recursed->type == CborMapType) {
   1781c:	7ba1      	ldrb	r1, [r4, #14]
   1781e:	29a0      	cmp	r1, #160	; 0xa0
   17820:	d02a      	beq.n	17878 <cbor_value_enter_container+0x13a>
        if (len != 0)
   17822:	4313      	orrs	r3, r2
   17824:	d0ac      	beq.n	17780 <cbor_value_enter_container+0x42>
            return preparse_value(recursed);
   17826:	4620      	mov	r0, r4
   17828:	f7ff fcb8 	bl	1719c <preparse_value>
   1782c:	e7ac      	b.n	17788 <cbor_value_enter_container+0x4a>
        *len =  p->d->get16(p->d, *offset);
   1782e:	6838      	ldr	r0, [r7, #0]
   17830:	6843      	ldr	r3, [r0, #4]
   17832:	4798      	blx	r3
   17834:	4602      	mov	r2, r0
   17836:	2300      	movs	r3, #0
   17838:	e7e0      	b.n	177fc <cbor_value_enter_container+0xbe>
        *len =  p->d->get32(p->d, *offset);
   1783a:	6838      	ldr	r0, [r7, #0]
   1783c:	6883      	ldr	r3, [r0, #8]
   1783e:	4798      	blx	r3
   17840:	4602      	mov	r2, r0
   17842:	2300      	movs	r3, #0
   17844:	e7da      	b.n	177fc <cbor_value_enter_container+0xbe>
    *len = 1;
   17846:	2201      	movs	r2, #1
   17848:	2300      	movs	r3, #0
        return CborErrorIllegalNumber;
   1784a:	f240 1105 	movw	r1, #261	; 0x105
   1784e:	e7d9      	b.n	17804 <cbor_value_enter_container+0xc6>
    *len = 1;
   17850:	2201      	movs	r2, #1
   17852:	2300      	movs	r3, #0
        return CborErrorUnexpectedEOF;
   17854:	f240 1101 	movw	r1, #257	; 0x101
   17858:	e7d4      	b.n	17804 <cbor_value_enter_container+0xc6>
        assert(err == CborNoError);
   1785a:	f7fc fee7 	bl	1462c <hal_debugger_connected>
   1785e:	b100      	cbz	r0, 17862 <cbor_value_enter_container+0x124>
   17860:	be01      	bkpt	0x0001
   17862:	2300      	movs	r3, #0
   17864:	461a      	mov	r2, r3
   17866:	4619      	mov	r1, r3
   17868:	4618      	mov	r0, r3
   1786a:	f7fd f8ed 	bl	14a48 <__assert_func>
            recursed->offset = it->offset;
   1786e:	686b      	ldr	r3, [r5, #4]
   17870:	6063      	str	r3, [r4, #4]
            return CborErrorDataTooLarge;
   17872:	f44f 6080 	mov.w	r0, #1024	; 0x400
   17876:	e787      	b.n	17788 <cbor_value_enter_container+0x4a>
            if (recursed->remaining > UINT32_MAX / 2) {
   17878:	2a00      	cmp	r2, #0
   1787a:	db02      	blt.n	17882 <cbor_value_enter_container+0x144>
            recursed->remaining *= 2;
   1787c:	0056      	lsls	r6, r2, #1
   1787e:	60a6      	str	r6, [r4, #8]
   17880:	e7cf      	b.n	17822 <cbor_value_enter_container+0xe4>
                recursed->offset = it->offset;
   17882:	686b      	ldr	r3, [r5, #4]
   17884:	6063      	str	r3, [r4, #4]
                return CborErrorDataTooLarge;
   17886:	f44f 6080 	mov.w	r0, #1024	; 0x400
   1788a:	e77d      	b.n	17788 <cbor_value_enter_container+0x4a>

0001788c <cbor_value_leave_container>:
{
   1788c:	b508      	push	{r3, lr}
   1788e:	7b83      	ldrb	r3, [r0, #14]
   17890:	2b80      	cmp	r3, #128	; 0x80
   17892:	d00d      	beq.n	178b0 <cbor_value_leave_container+0x24>
   17894:	2ba0      	cmp	r3, #160	; 0xa0
   17896:	d009      	beq.n	178ac <cbor_value_leave_container+0x20>
   17898:	2300      	movs	r3, #0
    assert(cbor_value_is_container(it));
   1789a:	b15b      	cbz	r3, 178b4 <cbor_value_leave_container+0x28>
    assert(recursed->type == CborInvalidType);
   1789c:	7b8b      	ldrb	r3, [r1, #14]
   1789e:	2bff      	cmp	r3, #255	; 0xff
   178a0:	d112      	bne.n	178c8 <cbor_value_leave_container+0x3c>
    it->offset = recursed->offset;
   178a2:	684b      	ldr	r3, [r1, #4]
   178a4:	6043      	str	r3, [r0, #4]
    return preparse_next_value(it);
   178a6:	f7ff fd17 	bl	172d8 <preparse_next_value>
}
   178aa:	bd08      	pop	{r3, pc}
   178ac:	2301      	movs	r3, #1
   178ae:	e7f4      	b.n	1789a <cbor_value_leave_container+0xe>
   178b0:	2301      	movs	r3, #1
   178b2:	e7f2      	b.n	1789a <cbor_value_leave_container+0xe>
    assert(cbor_value_is_container(it));
   178b4:	f7fc feba 	bl	1462c <hal_debugger_connected>
   178b8:	b100      	cbz	r0, 178bc <cbor_value_leave_container+0x30>
   178ba:	be01      	bkpt	0x0001
   178bc:	2300      	movs	r3, #0
   178be:	461a      	mov	r2, r3
   178c0:	4619      	mov	r1, r3
   178c2:	4618      	mov	r0, r3
   178c4:	f7fd f8c0 	bl	14a48 <__assert_func>
    assert(recursed->type == CborInvalidType);
   178c8:	f7fc feb0 	bl	1462c <hal_debugger_connected>
   178cc:	b100      	cbz	r0, 178d0 <cbor_value_leave_container+0x44>
   178ce:	be01      	bkpt	0x0001
   178d0:	2300      	movs	r3, #0
   178d2:	461a      	mov	r2, r3
   178d4:	4619      	mov	r1, r3
   178d6:	4618      	mov	r0, r3
   178d8:	f7fd f8b6 	bl	14a48 <__assert_func>

000178dc <_cbor_value_copy_string>:
 * \sa cbor_value_dup_text_string(), cbor_value_copy_text_string(), cbor_value_get_string_length(), cbor_value_calculate_string_length()
 */

CborError _cbor_value_copy_string(const CborValue *value, void *buffer,
                                 size_t *buflen, CborValue *next)
{
   178dc:	b510      	push	{r4, lr}
   178de:	b084      	sub	sp, #16
    bool copied_all;
    CborError err = iterate_string_chunks(value, (char*)buffer, buflen, &copied_all, next,
   178e0:	460c      	mov	r4, r1
   178e2:	b179      	cbz	r1, 17904 <_cbor_value_copy_string+0x28>
                                          buffer ? (IterateFunction) value->parser->d->cpy : iterate_noop);
   178e4:	6801      	ldr	r1, [r0, #0]
   178e6:	6809      	ldr	r1, [r1, #0]
    CborError err = iterate_string_chunks(value, (char*)buffer, buflen, &copied_all, next,
   178e8:	6949      	ldr	r1, [r1, #20]
   178ea:	9101      	str	r1, [sp, #4]
   178ec:	9300      	str	r3, [sp, #0]
   178ee:	f10d 030f 	add.w	r3, sp, #15
   178f2:	4621      	mov	r1, r4
   178f4:	f7ff fd72 	bl	173dc <iterate_string_chunks>
    return err ? err :
   178f8:	b910      	cbnz	r0, 17900 <_cbor_value_copy_string+0x24>
                 copied_all ? CborNoError : CborErrorOutOfMemory;
   178fa:	f89d 300f 	ldrb.w	r3, [sp, #15]
    return err ? err :
   178fe:	b11b      	cbz	r3, 17908 <_cbor_value_copy_string+0x2c>
}
   17900:	b004      	add	sp, #16
   17902:	bd10      	pop	{r4, pc}
    CborError err = iterate_string_chunks(value, (char*)buffer, buflen, &copied_all, next,
   17904:	4902      	ldr	r1, [pc, #8]	; (17910 <_cbor_value_copy_string+0x34>)
   17906:	e7f0      	b.n	178ea <_cbor_value_copy_string+0xe>
    return err ? err :
   17908:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
   1790c:	e7f8      	b.n	17900 <_cbor_value_copy_string+0x24>
   1790e:	bf00      	nop
   17910:	00017199 	.word	0x00017199

00017914 <hexDump>:
 *      by a colon (":"), enclosed in curly braces ("{" and "}").
 *      If the map length is indeterminate, an underscore ("_") appears immediately after the opening brace.
 */

static int hexDump(FILE *out, const uint8_t *buffer, size_t n)
{
   17914:	b570      	push	{r4, r5, r6, lr}
   17916:	4606      	mov	r6, r0
   17918:	460c      	mov	r4, r1
   1791a:	4615      	mov	r5, r2
    while (n--) {
   1791c:	462b      	mov	r3, r5
   1791e:	3d01      	subs	r5, #1
   17920:	b143      	cbz	r3, 17934 <hexDump+0x20>
        int r = fprintf(out, "%02" PRIx8, *buffer++);
   17922:	f814 2b01 	ldrb.w	r2, [r4], #1
   17926:	4904      	ldr	r1, [pc, #16]	; (17938 <hexDump+0x24>)
   17928:	4630      	mov	r0, r6
   1792a:	f003 fe7b 	bl	1b624 <fprintf>
        if (r < 0)
   1792e:	2800      	cmp	r0, #0
   17930:	daf4      	bge.n	1791c <hexDump+0x8>
   17932:	e000      	b.n	17936 <hexDump+0x22>
            return r;
    }
    return 0;   /* should be n * 2, but we don't have the original n anymore */
   17934:	2000      	movs	r0, #0
}
   17936:	bd70      	pop	{r4, r5, r6, pc}
   17938:	0001ba60 	.word	0x0001ba60

0001793c <utf8EscapedDump>:

/* This function decodes buffer as UTF-8 and prints as escaped UTF-16.
 * On UTF-8 decoding error, it returns CborErrorInvalidUtf8TextString */
static int utf8EscapedDump(FILE *out, const char *buffer, size_t n)
{
   1793c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1793e:	4606      	mov	r6, r0
    uint32_t uc;
    while (n--) {
   17940:	e07e      	b.n	17a40 <utf8EscapedDump+0x104>
        uc = (uint8_t)*buffer++;
        if (uc < 0x80) {
            /* single-byte UTF-8 */
            if (uc < 0x7f && uc >= 0x20 && uc != '\\' && uc != '"') {
                if (fprintf(out, "%c", (char)uc) < 0)
   17942:	4985      	ldr	r1, [pc, #532]	; (17b58 <utf8EscapedDump+0x21c>)
   17944:	4630      	mov	r0, r6
   17946:	f003 fe6d 	bl	1b624 <fprintf>
   1794a:	2800      	cmp	r0, #0
   1794c:	f2c0 80e0 	blt.w	17b10 <utf8EscapedDump+0x1d4>
        uc = (uint8_t)*buffer++;
   17950:	4629      	mov	r1, r5
   17952:	e074      	b.n	17a3e <utf8EscapedDump+0x102>
                continue;
            }

            /* print as an escape sequence */
            char escaped = (char)uc;
            switch (uc) {
   17954:	2a5c      	cmp	r2, #92	; 0x5c
   17956:	d169      	bne.n	17a2c <utf8EscapedDump+0xf0>
                escaped = 't';
                break;
            default:
                goto print_utf16;
            }
            if (fprintf(out, "\\%c", escaped) < 0)
   17958:	4980      	ldr	r1, [pc, #512]	; (17b5c <utf8EscapedDump+0x220>)
   1795a:	4630      	mov	r0, r6
   1795c:	f003 fe62 	bl	1b624 <fprintf>
   17960:	2800      	cmp	r0, #0
   17962:	f2c0 80d7 	blt.w	17b14 <utf8EscapedDump+0x1d8>
        uc = (uint8_t)*buffer++;
   17966:	4629      	mov	r1, r5
   17968:	e069      	b.n	17a3e <utf8EscapedDump+0x102>
                escaped = 'f';
   1796a:	2266      	movs	r2, #102	; 0x66
                break;
   1796c:	e7f4      	b.n	17958 <utf8EscapedDump+0x1c>
                escaped = 'n';
   1796e:	226e      	movs	r2, #110	; 0x6e
                break;
   17970:	e7f2      	b.n	17958 <utf8EscapedDump+0x1c>
                escaped = 'r';
   17972:	2272      	movs	r2, #114	; 0x72
                break;
   17974:	e7f0      	b.n	17958 <utf8EscapedDump+0x1c>
                escaped = 't';
   17976:	2274      	movs	r2, #116	; 0x74
                break;
   17978:	e7ee      	b.n	17958 <utf8EscapedDump+0x1c>
                escaped = 'b';
   1797a:	2262      	movs	r2, #98	; 0x62
   1797c:	e7ec      	b.n	17958 <utf8EscapedDump+0x1c>
        }

        /* multi-byte UTF-8, decode it */
        unsigned charsNeeded;
        uint32_t min_uc;
        if (unlikely(uc <= 0xC1))
   1797e:	2ac1      	cmp	r2, #193	; 0xc1
   17980:	f240 80ca 	bls.w	17b18 <utf8EscapedDump+0x1dc>
            return CborErrorInvalidUtf8TextString;
        if (uc < 0xE0) {
   17984:	2adf      	cmp	r2, #223	; 0xdf
   17986:	d830      	bhi.n	179ea <utf8EscapedDump+0xae>
            /* two-byte UTF-8 */
            charsNeeded = 2;
            min_uc = 0x80;
            uc &= 0x1f;
   17988:	f002 021f 	and.w	r2, r2, #31
            min_uc = 0x80;
   1798c:	f04f 0c80 	mov.w	ip, #128	; 0x80
            charsNeeded = 2;
   17990:	2302      	movs	r3, #2
            uc &= 0x07;
        } else {
            return CborErrorInvalidUtf8TextString;
        }

        if (n < charsNeeded - 1)
   17992:	1e58      	subs	r0, r3, #1
   17994:	42b8      	cmp	r0, r7
   17996:	f200 80c5 	bhi.w	17b24 <utf8EscapedDump+0x1e8>
            return CborErrorInvalidUtf8TextString;

        /* first continuation character */
        uint8_t b = (uint8_t)*buffer++;
   1799a:	3102      	adds	r1, #2
   1799c:	782c      	ldrb	r4, [r5, #0]
        if ((b & 0xc0) != 0x80)
   1799e:	f004 00c0 	and.w	r0, r4, #192	; 0xc0
   179a2:	2880      	cmp	r0, #128	; 0x80
   179a4:	f040 80c1 	bne.w	17b2a <utf8EscapedDump+0x1ee>
            return CborErrorInvalidUtf8TextString;
        uc <<= 6;
        uc |= b & 0x3f;
   179a8:	f004 043f 	and.w	r4, r4, #63	; 0x3f
   179ac:	ea44 1482 	orr.w	r4, r4, r2, lsl #6

        if (charsNeeded > 2) {
   179b0:	2b02      	cmp	r3, #2
   179b2:	d92b      	bls.n	17a0c <utf8EscapedDump+0xd0>
            /* second continuation character */
            b = (uint8_t)*buffer++;
   179b4:	1ca8      	adds	r0, r5, #2
   179b6:	786a      	ldrb	r2, [r5, #1]
            if ((b & 0xc0) != 0x80)
   179b8:	f002 01c0 	and.w	r1, r2, #192	; 0xc0
   179bc:	2980      	cmp	r1, #128	; 0x80
   179be:	f040 80b7 	bne.w	17b30 <utf8EscapedDump+0x1f4>
                return CborErrorInvalidUtf8TextString;
            uc <<= 6;
            uc |= b & 0x3f;
   179c2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
   179c6:	ea42 1484 	orr.w	r4, r2, r4, lsl #6

            if (charsNeeded > 3) {
   179ca:	2b03      	cmp	r3, #3
   179cc:	f240 808c 	bls.w	17ae8 <utf8EscapedDump+0x1ac>
                /* third continuation character */
                b = (uint8_t)*buffer++;
   179d0:	1ce8      	adds	r0, r5, #3
   179d2:	78aa      	ldrb	r2, [r5, #2]
                if ((b & 0xc0) != 0x80)
   179d4:	f002 01c0 	and.w	r1, r2, #192	; 0xc0
   179d8:	2980      	cmp	r1, #128	; 0x80
   179da:	f040 80ac 	bne.w	17b36 <utf8EscapedDump+0x1fa>
                    return CborErrorInvalidUtf8TextString;
                uc <<= 6;
                uc |= b & 0x3f;
   179de:	f002 023f 	and.w	r2, r2, #63	; 0x3f
   179e2:	ea42 1484 	orr.w	r4, r2, r4, lsl #6
                b = (uint8_t)*buffer++;
   179e6:	4605      	mov	r5, r0
   179e8:	e011      	b.n	17a0e <utf8EscapedDump+0xd2>
        } else if (uc < 0xF0) {
   179ea:	2aef      	cmp	r2, #239	; 0xef
   179ec:	d805      	bhi.n	179fa <utf8EscapedDump+0xbe>
            uc &= 0x0f;
   179ee:	f002 020f 	and.w	r2, r2, #15
            min_uc = 0x800;
   179f2:	f44f 6c00 	mov.w	ip, #2048	; 0x800
            charsNeeded = 3;
   179f6:	2303      	movs	r3, #3
   179f8:	e7cb      	b.n	17992 <utf8EscapedDump+0x56>
        } else if (uc < 0xF5) {
   179fa:	2af4      	cmp	r2, #244	; 0xf4
   179fc:	f200 808f 	bhi.w	17b1e <utf8EscapedDump+0x1e2>
            uc &= 0x07;
   17a00:	f002 0207 	and.w	r2, r2, #7
            min_uc = 0x10000;
   17a04:	f44f 3c80 	mov.w	ip, #65536	; 0x10000
            charsNeeded = 4;
   17a08:	2304      	movs	r3, #4
   17a0a:	e7c2      	b.n	17992 <utf8EscapedDump+0x56>
        uint8_t b = (uint8_t)*buffer++;
   17a0c:	460d      	mov	r5, r1
            }
        }

        /* overlong sequence? surrogate pair? out or range? */
        if (uc < min_uc || uc - 0xd800U < 2048U || uc > 0x10ffff)
   17a0e:	4564      	cmp	r4, ip
   17a10:	f0c0 8094 	bcc.w	17b3c <utf8EscapedDump+0x200>
   17a14:	f5a4 4258 	sub.w	r2, r4, #55296	; 0xd800
   17a18:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
   17a1c:	f0c0 8091 	bcc.w	17b42 <utf8EscapedDump+0x206>
   17a20:	f5b4 1f88 	cmp.w	r4, #1114112	; 0x110000
   17a24:	f080 8090 	bcs.w	17b48 <utf8EscapedDump+0x20c>
            return CborErrorInvalidUtf8TextString;

        /* now print the sequence */
        if (charsNeeded > 3) {
   17a28:	2b03      	cmp	r3, #3
   17a2a:	d85f      	bhi.n	17aec <utf8EscapedDump+0x1b0>
                        (uc % 0x0400) + 0xdc00) < 0)
                return CborErrorIO;
        } else {
print_utf16:
            /* no surrogate pair needed */
            if (fprintf(out, "\\u%04" PRIX32, uc) < 0)
   17a2c:	4622      	mov	r2, r4
   17a2e:	494c      	ldr	r1, [pc, #304]	; (17b60 <utf8EscapedDump+0x224>)
   17a30:	4630      	mov	r0, r6
   17a32:	f003 fdf7 	bl	1b624 <fprintf>
   17a36:	2800      	cmp	r0, #0
   17a38:	f2c0 808b 	blt.w	17b52 <utf8EscapedDump+0x216>
   17a3c:	4629      	mov	r1, r5
   17a3e:	463a      	mov	r2, r7
    while (n--) {
   17a40:	1e57      	subs	r7, r2, #1
   17a42:	2a00      	cmp	r2, #0
   17a44:	d062      	beq.n	17b0c <utf8EscapedDump+0x1d0>
        uc = (uint8_t)*buffer++;
   17a46:	460d      	mov	r5, r1
   17a48:	f815 2b01 	ldrb.w	r2, [r5], #1
   17a4c:	4614      	mov	r4, r2
        if (uc < 0x80) {
   17a4e:	2a7f      	cmp	r2, #127	; 0x7f
   17a50:	d895      	bhi.n	1797e <utf8EscapedDump+0x42>
            if (uc < 0x7f && uc >= 0x20 && uc != '\\' && uc != '"') {
   17a52:	f1a2 0320 	sub.w	r3, r2, #32
   17a56:	2b5e      	cmp	r3, #94	; 0x5e
   17a58:	d804      	bhi.n	17a64 <utf8EscapedDump+0x128>
   17a5a:	2a5c      	cmp	r2, #92	; 0x5c
   17a5c:	d002      	beq.n	17a64 <utf8EscapedDump+0x128>
   17a5e:	2a22      	cmp	r2, #34	; 0x22
   17a60:	f47f af6f 	bne.w	17942 <utf8EscapedDump+0x6>
            switch (uc) {
   17a64:	2a22      	cmp	r2, #34	; 0x22
   17a66:	f63f af75 	bhi.w	17954 <utf8EscapedDump+0x18>
   17a6a:	2a08      	cmp	r2, #8
   17a6c:	d3de      	bcc.n	17a2c <utf8EscapedDump+0xf0>
   17a6e:	f1a2 0308 	sub.w	r3, r2, #8
   17a72:	2b1a      	cmp	r3, #26
   17a74:	d8da      	bhi.n	17a2c <utf8EscapedDump+0xf0>
   17a76:	a101      	add	r1, pc, #4	; (adr r1, 17a7c <utf8EscapedDump+0x140>)
   17a78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
   17a7c:	0001797b 	.word	0x0001797b
   17a80:	00017977 	.word	0x00017977
   17a84:	0001796f 	.word	0x0001796f
   17a88:	00017a2d 	.word	0x00017a2d
   17a8c:	0001796b 	.word	0x0001796b
   17a90:	00017973 	.word	0x00017973
   17a94:	00017a2d 	.word	0x00017a2d
   17a98:	00017a2d 	.word	0x00017a2d
   17a9c:	00017a2d 	.word	0x00017a2d
   17aa0:	00017a2d 	.word	0x00017a2d
   17aa4:	00017a2d 	.word	0x00017a2d
   17aa8:	00017a2d 	.word	0x00017a2d
   17aac:	00017a2d 	.word	0x00017a2d
   17ab0:	00017a2d 	.word	0x00017a2d
   17ab4:	00017a2d 	.word	0x00017a2d
   17ab8:	00017a2d 	.word	0x00017a2d
   17abc:	00017a2d 	.word	0x00017a2d
   17ac0:	00017a2d 	.word	0x00017a2d
   17ac4:	00017a2d 	.word	0x00017a2d
   17ac8:	00017a2d 	.word	0x00017a2d
   17acc:	00017a2d 	.word	0x00017a2d
   17ad0:	00017a2d 	.word	0x00017a2d
   17ad4:	00017a2d 	.word	0x00017a2d
   17ad8:	00017a2d 	.word	0x00017a2d
   17adc:	00017a2d 	.word	0x00017a2d
   17ae0:	00017a2d 	.word	0x00017a2d
   17ae4:	00017959 	.word	0x00017959
            b = (uint8_t)*buffer++;
   17ae8:	4605      	mov	r5, r0
   17aea:	e790      	b.n	17a0e <utf8EscapedDump+0xd2>
                        (uc % 0x0400) + 0xdc00) < 0)
   17aec:	f3c4 0309 	ubfx	r3, r4, #0, #10
            if (fprintf(out, "\\u%04" PRIX32 "\\u%04" PRIX32,
   17af0:	f503 435c 	add.w	r3, r3, #56320	; 0xdc00
   17af4:	f24d 72c0 	movw	r2, #55232	; 0xd7c0
   17af8:	eb02 2294 	add.w	r2, r2, r4, lsr #10
   17afc:	4919      	ldr	r1, [pc, #100]	; (17b64 <utf8EscapedDump+0x228>)
   17afe:	4630      	mov	r0, r6
   17b00:	f003 fd90 	bl	1b624 <fprintf>
   17b04:	2800      	cmp	r0, #0
   17b06:	db22      	blt.n	17b4e <utf8EscapedDump+0x212>
   17b08:	4629      	mov	r1, r5
   17b0a:	e798      	b.n	17a3e <utf8EscapedDump+0x102>
                return CborErrorIO;
        }
    }
    return CborNoError;
   17b0c:	2000      	movs	r0, #0
   17b0e:	e002      	b.n	17b16 <utf8EscapedDump+0x1da>
                    return CborErrorIO;
   17b10:	2004      	movs	r0, #4
   17b12:	e000      	b.n	17b16 <utf8EscapedDump+0x1da>
                return CborErrorIO;
   17b14:	2004      	movs	r0, #4
}
   17b16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            return CborErrorInvalidUtf8TextString;
   17b18:	f44f 7001 	mov.w	r0, #516	; 0x204
   17b1c:	e7fb      	b.n	17b16 <utf8EscapedDump+0x1da>
            return CborErrorInvalidUtf8TextString;
   17b1e:	f44f 7001 	mov.w	r0, #516	; 0x204
   17b22:	e7f8      	b.n	17b16 <utf8EscapedDump+0x1da>
            return CborErrorInvalidUtf8TextString;
   17b24:	f44f 7001 	mov.w	r0, #516	; 0x204
   17b28:	e7f5      	b.n	17b16 <utf8EscapedDump+0x1da>
            return CborErrorInvalidUtf8TextString;
   17b2a:	f44f 7001 	mov.w	r0, #516	; 0x204
   17b2e:	e7f2      	b.n	17b16 <utf8EscapedDump+0x1da>
                return CborErrorInvalidUtf8TextString;
   17b30:	f44f 7001 	mov.w	r0, #516	; 0x204
   17b34:	e7ef      	b.n	17b16 <utf8EscapedDump+0x1da>
                    return CborErrorInvalidUtf8TextString;
   17b36:	f44f 7001 	mov.w	r0, #516	; 0x204
   17b3a:	e7ec      	b.n	17b16 <utf8EscapedDump+0x1da>
            return CborErrorInvalidUtf8TextString;
   17b3c:	f44f 7001 	mov.w	r0, #516	; 0x204
   17b40:	e7e9      	b.n	17b16 <utf8EscapedDump+0x1da>
   17b42:	f44f 7001 	mov.w	r0, #516	; 0x204
   17b46:	e7e6      	b.n	17b16 <utf8EscapedDump+0x1da>
   17b48:	f44f 7001 	mov.w	r0, #516	; 0x204
   17b4c:	e7e3      	b.n	17b16 <utf8EscapedDump+0x1da>
                return CborErrorIO;
   17b4e:	2004      	movs	r0, #4
   17b50:	e7e1      	b.n	17b16 <utf8EscapedDump+0x1da>
                return CborErrorIO;
   17b52:	2004      	movs	r0, #4
   17b54:	e7df      	b.n	17b16 <utf8EscapedDump+0x1da>
   17b56:	bf00      	nop
   17b58:	0001ba68 	.word	0x0001ba68
   17b5c:	0001ba6c 	.word	0x0001ba6c
   17b60:	0001ba80 	.word	0x0001ba80
   17b64:	0001ba70 	.word	0x0001ba70

00017b68 <value_to_pretty>:
    }
    return CborNoError;
}

static CborError value_to_pretty(FILE *out, CborValue *it)
{
   17b68:	b5f0      	push	{r4, r5, r6, r7, lr}
   17b6a:	b087      	sub	sp, #28
   17b6c:	4607      	mov	r7, r0
   17b6e:	460d      	mov	r5, r1
{ return (CborType)value->type; }
   17b70:	7b8c      	ldrb	r4, [r1, #14]
    CborError err;
    CborType type = cbor_value_get_type(it);
    switch (type) {
   17b72:	2cc0      	cmp	r4, #192	; 0xc0
   17b74:	f000 8138 	beq.w	17de8 <value_to_pretty+0x280>
   17b78:	d849      	bhi.n	17c0e <value_to_pretty+0xa6>
   17b7a:	2c60      	cmp	r4, #96	; 0x60
   17b7c:	f000 80f5 	beq.w	17d6a <value_to_pretty+0x202>
   17b80:	d920      	bls.n	17bc4 <value_to_pretty+0x5c>
   17b82:	2c80      	cmp	r4, #128	; 0x80
   17b84:	d002      	beq.n	17b8c <value_to_pretty+0x24>
   17b86:	2ca0      	cmp	r4, #160	; 0xa0
   17b88:	f040 81c2 	bne.w	17f10 <value_to_pretty+0x3a8>
    case CborArrayType:
    case CborMapType: {
        /* recursive type */
        CborValue recursed;

        if (fprintf(out, type == CborArrayType ? "[" : "{") < 0)
   17b8c:	2c80      	cmp	r4, #128	; 0x80
   17b8e:	d062      	beq.n	17c56 <value_to_pretty+0xee>
   17b90:	49ac      	ldr	r1, [pc, #688]	; (17e44 <value_to_pretty+0x2dc>)
   17b92:	4638      	mov	r0, r7
   17b94:	f003 fd46 	bl	1b624 <fprintf>
   17b98:	2800      	cmp	r0, #0
   17b9a:	db7d      	blt.n	17c98 <value_to_pretty+0x130>
{ return (value->flags & CborIteratorFlag_UnknownLength) == 0; }
   17b9c:	7beb      	ldrb	r3, [r5, #15]
            return CborErrorIO;
        if (!cbor_value_is_length_known(it)) {
   17b9e:	f013 0f04 	tst.w	r3, #4
   17ba2:	d005      	beq.n	17bb0 <value_to_pretty+0x48>
            if (fprintf(out, "_ ") < 0)
   17ba4:	49a8      	ldr	r1, [pc, #672]	; (17e48 <value_to_pretty+0x2e0>)
   17ba6:	4638      	mov	r0, r7
   17ba8:	f003 fd3c 	bl	1b624 <fprintf>
   17bac:	2800      	cmp	r0, #0
   17bae:	db75      	blt.n	17c9c <value_to_pretty+0x134>
                return CborErrorIO;
        }

        err = cbor_value_enter_container(it, &recursed);
   17bb0:	a902      	add	r1, sp, #8
   17bb2:	4628      	mov	r0, r5
   17bb4:	f7ff fdc3 	bl	1773e <cbor_value_enter_container>
        if (err) {
   17bb8:	4606      	mov	r6, r0
   17bba:	2800      	cmp	r0, #0
   17bbc:	d04d      	beq.n	17c5a <value_to_pretty+0xf2>
            it->offset = recursed.offset;
   17bbe:	9b03      	ldr	r3, [sp, #12]
   17bc0:	606b      	str	r3, [r5, #4]
            return err;       /* parse error */
   17bc2:	e181      	b.n	17ec8 <value_to_pretty+0x360>
    switch (type) {
   17bc4:	2c00      	cmp	r4, #0
   17bc6:	d06b      	beq.n	17ca0 <value_to_pretty+0x138>
   17bc8:	2c40      	cmp	r4, #64	; 0x40
   17bca:	f040 81a1 	bne.w	17f10 <value_to_pretty+0x3a8>
        }
        break;
    }

    case CborByteStringType:{
        size_t n = 0;
   17bce:	2300      	movs	r3, #0
   17bd0:	9301      	str	r3, [sp, #4]
{ return value->type == CborByteStringType; }
   17bd2:	7b8b      	ldrb	r3, [r1, #14]
    assert(cbor_value_is_byte_string(value));
   17bd4:	2b40      	cmp	r3, #64	; 0x40
   17bd6:	f040 80ab 	bne.w	17d30 <value_to_pretty+0x1c8>
    return _cbor_value_dup_string(value, (void **)buffer, buflen, next);
   17bda:	460b      	mov	r3, r1
   17bdc:	aa01      	add	r2, sp, #4
   17bde:	a902      	add	r1, sp, #8
   17be0:	4628      	mov	r0, r5
   17be2:	f000 f9e5 	bl	17fb0 <_cbor_value_dup_string>
        uint8_t *buffer;
        err = cbor_value_dup_byte_string(it, &buffer, &n, it);
        if (err)
   17be6:	4606      	mov	r6, r0
   17be8:	2800      	cmp	r0, #0
   17bea:	f040 816d 	bne.w	17ec8 <value_to_pretty+0x360>
            return err;

        bool failed = fprintf(out, "h'") < 0 || hexDump(out, buffer, n) < 0 || fprintf(out, "'") < 0;
   17bee:	4997      	ldr	r1, [pc, #604]	; (17e4c <value_to_pretty+0x2e4>)
   17bf0:	4638      	mov	r0, r7
   17bf2:	f003 fd17 	bl	1b624 <fprintf>
   17bf6:	2800      	cmp	r0, #0
   17bf8:	f280 80a4 	bge.w	17d44 <value_to_pretty+0x1dc>
   17bfc:	2401      	movs	r4, #1
        free(buffer);
   17bfe:	9802      	ldr	r0, [sp, #8]
   17c00:	f003 f9d0 	bl	1afa4 <free>
        return failed ? CborErrorIO : CborNoError;
   17c04:	2c00      	cmp	r4, #0
   17c06:	f000 815f 	beq.w	17ec8 <value_to_pretty+0x360>
   17c0a:	2604      	movs	r6, #4
   17c0c:	e15c      	b.n	17ec8 <value_to_pretty+0x360>
    switch (type) {
   17c0e:	2cf7      	cmp	r4, #247	; 0xf7
   17c10:	f200 817e 	bhi.w	17f10 <value_to_pretty+0x3a8>
   17c14:	2ce0      	cmp	r4, #224	; 0xe0
   17c16:	f0c0 817b 	bcc.w	17f10 <value_to_pretty+0x3a8>
   17c1a:	3ce0      	subs	r4, #224	; 0xe0
   17c1c:	2c17      	cmp	r4, #23
   17c1e:	f200 8177 	bhi.w	17f10 <value_to_pretty+0x3a8>
   17c22:	e8df f014 	tbh	[pc, r4, lsl #1]
   17c26:	0131      	.short	0x0131
   17c28:	01750175 	.word	0x01750175
   17c2c:	01750175 	.word	0x01750175
   17c30:	01750175 	.word	0x01750175
   17c34:	01750175 	.word	0x01750175
   17c38:	01750175 	.word	0x01750175
   17c3c:	01750175 	.word	0x01750175
   17c40:	01750175 	.word	0x01750175
   17c44:	01750175 	.word	0x01750175
   17c48:	01750175 	.word	0x01750175
   17c4c:	01750175 	.word	0x01750175
   17c50:	0147015c 	.word	0x0147015c
   17c54:	0154      	.short	0x0154
        if (fprintf(out, type == CborArrayType ? "[" : "{") < 0)
   17c56:	497e      	ldr	r1, [pc, #504]	; (17e50 <value_to_pretty+0x2e8>)
   17c58:	e79b      	b.n	17b92 <value_to_pretty+0x2a>
        err = container_to_pretty(out, &recursed, type);
   17c5a:	4622      	mov	r2, r4
   17c5c:	a902      	add	r1, sp, #8
   17c5e:	4638      	mov	r0, r7
   17c60:	f000 f970 	bl	17f44 <container_to_pretty>
        if (err) {
   17c64:	4606      	mov	r6, r0
   17c66:	b110      	cbz	r0, 17c6e <value_to_pretty+0x106>
            it->offset = recursed.offset;
   17c68:	9b03      	ldr	r3, [sp, #12]
   17c6a:	606b      	str	r3, [r5, #4]
            return err;       /* parse error */
   17c6c:	e12c      	b.n	17ec8 <value_to_pretty+0x360>
        err = cbor_value_leave_container(it, &recursed);
   17c6e:	a902      	add	r1, sp, #8
   17c70:	4628      	mov	r0, r5
   17c72:	f7ff fe0b 	bl	1788c <cbor_value_leave_container>
        if (err)
   17c76:	4606      	mov	r6, r0
   17c78:	2800      	cmp	r0, #0
   17c7a:	f040 8125 	bne.w	17ec8 <value_to_pretty+0x360>
        if (fprintf(out, type == CborArrayType ? "]" : "}") < 0)
   17c7e:	2c80      	cmp	r4, #128	; 0x80
   17c80:	d008      	beq.n	17c94 <value_to_pretty+0x12c>
   17c82:	4974      	ldr	r1, [pc, #464]	; (17e54 <value_to_pretty+0x2ec>)
   17c84:	4638      	mov	r0, r7
   17c86:	f003 fccd 	bl	1b624 <fprintf>
   17c8a:	2800      	cmp	r0, #0
   17c8c:	f280 811c 	bge.w	17ec8 <value_to_pretty+0x360>
            return CborErrorIO;
   17c90:	2604      	movs	r6, #4
   17c92:	e119      	b.n	17ec8 <value_to_pretty+0x360>
        if (fprintf(out, type == CborArrayType ? "]" : "}") < 0)
   17c94:	4970      	ldr	r1, [pc, #448]	; (17e58 <value_to_pretty+0x2f0>)
   17c96:	e7f5      	b.n	17c84 <value_to_pretty+0x11c>
            return CborErrorIO;
   17c98:	2604      	movs	r6, #4
   17c9a:	e115      	b.n	17ec8 <value_to_pretty+0x360>
                return CborErrorIO;
   17c9c:	2604      	movs	r6, #4
   17c9e:	e113      	b.n	17ec8 <value_to_pretty+0x360>
{ return value->type == CborIntegerType; }
   17ca0:	7b8b      	ldrb	r3, [r1, #14]
    assert(cbor_value_is_integer(value));
   17ca2:	b96b      	cbnz	r3, 17cc0 <value_to_pretty+0x158>
    return value->flags & CborIteratorFlag_IntegerValueTooLarge ?
   17ca4:	7bcb      	ldrb	r3, [r1, #15]
                _cbor_value_decode_int64_internal(value) : value->extra;
   17ca6:	f013 0f01 	tst.w	r3, #1
   17caa:	d113      	bne.n	17cd4 <value_to_pretty+0x16c>
   17cac:	898a      	ldrh	r2, [r1, #12]
   17cae:	2300      	movs	r3, #0
{ return value->type == CborIntegerType; }
   17cb0:	7ba9      	ldrb	r1, [r5, #14]
{ return cbor_value_is_integer(value) && (value->flags & CborIteratorFlag_NegativeInteger) == 0; }
   17cb2:	b9a9      	cbnz	r1, 17ce0 <value_to_pretty+0x178>
   17cb4:	7be9      	ldrb	r1, [r5, #15]
   17cb6:	f011 0f02 	tst.w	r1, #2
   17cba:	d027      	beq.n	17d0c <value_to_pretty+0x1a4>
   17cbc:	2100      	movs	r1, #0
   17cbe:	e010      	b.n	17ce2 <value_to_pretty+0x17a>
    assert(cbor_value_is_integer(value));
   17cc0:	f7fc fcb4 	bl	1462c <hal_debugger_connected>
   17cc4:	b100      	cbz	r0, 17cc8 <value_to_pretty+0x160>
   17cc6:	be01      	bkpt	0x0001
   17cc8:	2300      	movs	r3, #0
   17cca:	461a      	mov	r2, r3
   17ccc:	4619      	mov	r1, r3
   17cce:	4618      	mov	r0, r3
   17cd0:	f7fc feba 	bl	14a48 <__assert_func>
                _cbor_value_decode_int64_internal(value) : value->extra;
   17cd4:	4608      	mov	r0, r1
   17cd6:	f7ff fcb5 	bl	17644 <_cbor_value_decode_int64_internal>
   17cda:	4602      	mov	r2, r0
   17cdc:	460b      	mov	r3, r1
   17cde:	e7e7      	b.n	17cb0 <value_to_pretty+0x148>
{ return cbor_value_is_integer(value) && (value->flags & CborIteratorFlag_NegativeInteger) == 0; }
   17ce0:	2100      	movs	r1, #0
        if (cbor_value_is_unsigned_integer(it)) {
   17ce2:	b9a9      	cbnz	r1, 17d10 <value_to_pretty+0x1a8>
            if (++val) {                /* unsigned overflow may happen */
   17ce4:	1c50      	adds	r0, r2, #1
   17ce6:	f143 0100 	adc.w	r1, r3, #0
   17cea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
   17cee:	bf08      	it	eq
   17cf0:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
   17cf4:	d014      	beq.n	17d20 <value_to_pretty+0x1b8>
                if (fprintf(out, "-%" PRIu64, val) < 0)
   17cf6:	4602      	mov	r2, r0
   17cf8:	460b      	mov	r3, r1
   17cfa:	4958      	ldr	r1, [pc, #352]	; (17e5c <value_to_pretty+0x2f4>)
   17cfc:	4638      	mov	r0, r7
   17cfe:	f003 fc91 	bl	1b624 <fprintf>
   17d02:	2800      	cmp	r0, #0
   17d04:	f280 80dc 	bge.w	17ec0 <value_to_pretty+0x358>
        break;

    case CborBooleanType: {
        bool val;
        cbor_value_get_boolean(it, &val);       /* can't fail */
        if (fprintf(out, val ? "true" : "false") < 0)
   17d08:	2604      	movs	r6, #4
   17d0a:	e0dd      	b.n	17ec8 <value_to_pretty+0x360>
   17d0c:	2101      	movs	r1, #1
   17d0e:	e7e8      	b.n	17ce2 <value_to_pretty+0x17a>
            if (fprintf(out, "%" PRIu64, val) < 0)
   17d10:	4953      	ldr	r1, [pc, #332]	; (17e60 <value_to_pretty+0x2f8>)
   17d12:	4638      	mov	r0, r7
   17d14:	f003 fc86 	bl	1b624 <fprintf>
   17d18:	2800      	cmp	r0, #0
   17d1a:	f280 80d1 	bge.w	17ec0 <value_to_pretty+0x358>
   17d1e:	e7f3      	b.n	17d08 <value_to_pretty+0x1a0>
                if (fprintf(out, "-18446744073709551616") < 0)
   17d20:	4950      	ldr	r1, [pc, #320]	; (17e64 <value_to_pretty+0x2fc>)
   17d22:	4638      	mov	r0, r7
   17d24:	f003 fc7e 	bl	1b624 <fprintf>
   17d28:	2800      	cmp	r0, #0
   17d2a:	f280 80c9 	bge.w	17ec0 <value_to_pretty+0x358>
   17d2e:	e7eb      	b.n	17d08 <value_to_pretty+0x1a0>
    assert(cbor_value_is_byte_string(value));
   17d30:	f7fc fc7c 	bl	1462c <hal_debugger_connected>
   17d34:	b100      	cbz	r0, 17d38 <value_to_pretty+0x1d0>
   17d36:	be01      	bkpt	0x0001
   17d38:	2300      	movs	r3, #0
   17d3a:	461a      	mov	r2, r3
   17d3c:	4619      	mov	r1, r3
   17d3e:	4618      	mov	r0, r3
   17d40:	f7fc fe82 	bl	14a48 <__assert_func>
        bool failed = fprintf(out, "h'") < 0 || hexDump(out, buffer, n) < 0 || fprintf(out, "'") < 0;
   17d44:	9a01      	ldr	r2, [sp, #4]
   17d46:	9902      	ldr	r1, [sp, #8]
   17d48:	4638      	mov	r0, r7
   17d4a:	f7ff fde3 	bl	17914 <hexDump>
   17d4e:	2800      	cmp	r0, #0
   17d50:	da01      	bge.n	17d56 <value_to_pretty+0x1ee>
   17d52:	2401      	movs	r4, #1
   17d54:	e753      	b.n	17bfe <value_to_pretty+0x96>
   17d56:	4944      	ldr	r1, [pc, #272]	; (17e68 <value_to_pretty+0x300>)
   17d58:	4638      	mov	r0, r7
   17d5a:	f003 fc63 	bl	1b624 <fprintf>
   17d5e:	2800      	cmp	r0, #0
   17d60:	db01      	blt.n	17d66 <value_to_pretty+0x1fe>
   17d62:	2400      	movs	r4, #0
   17d64:	e74b      	b.n	17bfe <value_to_pretty+0x96>
   17d66:	2401      	movs	r4, #1
   17d68:	e749      	b.n	17bfe <value_to_pretty+0x96>
        size_t n = 0;
   17d6a:	2300      	movs	r3, #0
   17d6c:	9301      	str	r3, [sp, #4]
{ return value->type == CborTextStringType; }
   17d6e:	7b8b      	ldrb	r3, [r1, #14]
    assert(cbor_value_is_text_string(value));
   17d70:	2b60      	cmp	r3, #96	; 0x60
   17d72:	d11c      	bne.n	17dae <value_to_pretty+0x246>
    return _cbor_value_dup_string(value, (void **)buffer, buflen, next);
   17d74:	460b      	mov	r3, r1
   17d76:	aa01      	add	r2, sp, #4
   17d78:	a902      	add	r1, sp, #8
   17d7a:	4628      	mov	r0, r5
   17d7c:	f000 f918 	bl	17fb0 <_cbor_value_dup_string>
        if (err)
   17d80:	4606      	mov	r6, r0
   17d82:	2800      	cmp	r0, #0
   17d84:	f040 80a0 	bne.w	17ec8 <value_to_pretty+0x360>
        bool failed = fprintf(out, "\"") < 0
   17d88:	4938      	ldr	r1, [pc, #224]	; (17e6c <value_to_pretty+0x304>)
   17d8a:	4638      	mov	r0, r7
   17d8c:	f003 fc4a 	bl	1b624 <fprintf>
                      || fprintf(out, "\"") < 0;
   17d90:	2800      	cmp	r0, #0
   17d92:	da16      	bge.n	17dc2 <value_to_pretty+0x25a>
   17d94:	2301      	movs	r3, #1
        bool failed = fprintf(out, "\"") < 0
   17d96:	461c      	mov	r4, r3
        free(buffer);
   17d98:	9802      	ldr	r0, [sp, #8]
   17d9a:	f003 f903 	bl	1afa4 <free>
        return err != CborNoError ? err :
   17d9e:	2e00      	cmp	r6, #0
   17da0:	f040 8092 	bne.w	17ec8 <value_to_pretty+0x360>
   17da4:	2c00      	cmp	r4, #0
   17da6:	f000 808f 	beq.w	17ec8 <value_to_pretty+0x360>
   17daa:	2604      	movs	r6, #4
   17dac:	e08c      	b.n	17ec8 <value_to_pretty+0x360>
    assert(cbor_value_is_text_string(value));
   17dae:	f7fc fc3d 	bl	1462c <hal_debugger_connected>
   17db2:	b100      	cbz	r0, 17db6 <value_to_pretty+0x24e>
   17db4:	be01      	bkpt	0x0001
   17db6:	2300      	movs	r3, #0
   17db8:	461a      	mov	r2, r3
   17dba:	4619      	mov	r1, r3
   17dbc:	4618      	mov	r0, r3
   17dbe:	f7fc fe43 	bl	14a48 <__assert_func>
                      || (err = utf8EscapedDump(out, buffer, n)) != CborNoError
   17dc2:	9a01      	ldr	r2, [sp, #4]
   17dc4:	9902      	ldr	r1, [sp, #8]
   17dc6:	4638      	mov	r0, r7
   17dc8:	f7ff fdb8 	bl	1793c <utf8EscapedDump>
   17dcc:	4606      	mov	r6, r0
   17dce:	b108      	cbz	r0, 17dd4 <value_to_pretty+0x26c>
                      || fprintf(out, "\"") < 0;
   17dd0:	2301      	movs	r3, #1
   17dd2:	e7e0      	b.n	17d96 <value_to_pretty+0x22e>
   17dd4:	4925      	ldr	r1, [pc, #148]	; (17e6c <value_to_pretty+0x304>)
   17dd6:	4638      	mov	r0, r7
   17dd8:	f003 fc24 	bl	1b624 <fprintf>
   17ddc:	2800      	cmp	r0, #0
   17dde:	db01      	blt.n	17de4 <value_to_pretty+0x27c>
   17de0:	2300      	movs	r3, #0
   17de2:	e7d8      	b.n	17d96 <value_to_pretty+0x22e>
   17de4:	2301      	movs	r3, #1
   17de6:	e7d6      	b.n	17d96 <value_to_pretty+0x22e>
{ return value->type == CborTagType; }
   17de8:	7b8b      	ldrb	r3, [r1, #14]
    assert(cbor_value_is_tag(value));
   17dea:	2bc0      	cmp	r3, #192	; 0xc0
   17dec:	d120      	bne.n	17e30 <value_to_pretty+0x2c8>
    return value->flags & CborIteratorFlag_IntegerValueTooLarge ?
   17dee:	7bcb      	ldrb	r3, [r1, #15]
                _cbor_value_decode_int64_internal(value) : value->extra;
   17df0:	f013 0f01 	tst.w	r3, #1
   17df4:	d140      	bne.n	17e78 <value_to_pretty+0x310>
   17df6:	898a      	ldrh	r2, [r1, #12]
   17df8:	2300      	movs	r3, #0
        if (fprintf(out, "%" PRIu64 "(", tag) < 0)
   17dfa:	491d      	ldr	r1, [pc, #116]	; (17e70 <value_to_pretty+0x308>)
   17dfc:	4638      	mov	r0, r7
   17dfe:	f003 fc11 	bl	1b624 <fprintf>
   17e02:	2800      	cmp	r0, #0
   17e04:	db3e      	blt.n	17e84 <value_to_pretty+0x31c>
        err = cbor_value_advance_fixed(it);
   17e06:	4628      	mov	r0, r5
   17e08:	f7ff fc75 	bl	176f6 <cbor_value_advance_fixed>
        if (err)
   17e0c:	4606      	mov	r6, r0
   17e0e:	2800      	cmp	r0, #0
   17e10:	d15a      	bne.n	17ec8 <value_to_pretty+0x360>
        err = value_to_pretty(out, it);
   17e12:	4629      	mov	r1, r5
   17e14:	4638      	mov	r0, r7
   17e16:	f7ff fea7 	bl	17b68 <value_to_pretty>
        if (err)
   17e1a:	4606      	mov	r6, r0
   17e1c:	2800      	cmp	r0, #0
   17e1e:	d153      	bne.n	17ec8 <value_to_pretty+0x360>
        if (fprintf(out, ")") < 0)
   17e20:	4914      	ldr	r1, [pc, #80]	; (17e74 <value_to_pretty+0x30c>)
   17e22:	4638      	mov	r0, r7
   17e24:	f003 fbfe 	bl	1b624 <fprintf>
   17e28:	2800      	cmp	r0, #0
   17e2a:	da4d      	bge.n	17ec8 <value_to_pretty+0x360>
            return CborErrorIO;
   17e2c:	2604      	movs	r6, #4
   17e2e:	e04b      	b.n	17ec8 <value_to_pretty+0x360>
    assert(cbor_value_is_tag(value));
   17e30:	f7fc fbfc 	bl	1462c <hal_debugger_connected>
   17e34:	b100      	cbz	r0, 17e38 <value_to_pretty+0x2d0>
   17e36:	be01      	bkpt	0x0001
   17e38:	2300      	movs	r3, #0
   17e3a:	461a      	mov	r2, r3
   17e3c:	4619      	mov	r1, r3
   17e3e:	4618      	mov	r0, r3
   17e40:	f7fc fe02 	bl	14a48 <__assert_func>
   17e44:	0001ba88 	.word	0x0001ba88
   17e48:	0001baa4 	.word	0x0001baa4
   17e4c:	0001bad0 	.word	0x0001bad0
   17e50:	0001ba8c 	.word	0x0001ba8c
   17e54:	0001ba90 	.word	0x0001ba90
   17e58:	0001b9cc 	.word	0x0001b9cc
   17e5c:	0001bab0 	.word	0x0001bab0
   17e60:	0001baa8 	.word	0x0001baa8
   17e64:	0001bab8 	.word	0x0001bab8
   17e68:	0001bad4 	.word	0x0001bad4
   17e6c:	0001bad8 	.word	0x0001bad8
   17e70:	0001badc 	.word	0x0001badc
   17e74:	0001bae4 	.word	0x0001bae4
                _cbor_value_decode_int64_internal(value) : value->extra;
   17e78:	4608      	mov	r0, r1
   17e7a:	f7ff fbe3 	bl	17644 <_cbor_value_decode_int64_internal>
   17e7e:	4602      	mov	r2, r0
   17e80:	460b      	mov	r3, r1
   17e82:	e7ba      	b.n	17dfa <value_to_pretty+0x292>
            return CborErrorIO;
   17e84:	2604      	movs	r6, #4
   17e86:	e01f      	b.n	17ec8 <value_to_pretty+0x360>
{ return value->type == CborSimpleType; }
   17e88:	7bab      	ldrb	r3, [r5, #14]
    assert(cbor_value_is_simple_type(value));
   17e8a:	2be0      	cmp	r3, #224	; 0xe0
   17e8c:	d108      	bne.n	17ea0 <value_to_pretty+0x338>
        if (fprintf(out, "simple(%" PRIu8 ")", simple_type) < 0)
   17e8e:	7b2a      	ldrb	r2, [r5, #12]
   17e90:	4926      	ldr	r1, [pc, #152]	; (17f2c <value_to_pretty+0x3c4>)
   17e92:	4638      	mov	r0, r7
   17e94:	f003 fbc6 	bl	1b624 <fprintf>
   17e98:	2800      	cmp	r0, #0
   17e9a:	da11      	bge.n	17ec0 <value_to_pretty+0x358>
            return CborErrorIO;
   17e9c:	2604      	movs	r6, #4
   17e9e:	e013      	b.n	17ec8 <value_to_pretty+0x360>
   17ea0:	f7fc fbc4 	bl	1462c <hal_debugger_connected>
   17ea4:	b100      	cbz	r0, 17ea8 <value_to_pretty+0x340>
   17ea6:	be01      	bkpt	0x0001
   17ea8:	2300      	movs	r3, #0
   17eaa:	461a      	mov	r2, r3
   17eac:	4619      	mov	r1, r3
   17eae:	4618      	mov	r0, r3
   17eb0:	f7fc fdca 	bl	14a48 <__assert_func>
        if (fprintf(out, "null") < 0)
   17eb4:	491e      	ldr	r1, [pc, #120]	; (17f30 <value_to_pretty+0x3c8>)
   17eb6:	4638      	mov	r0, r7
   17eb8:	f003 fbb4 	bl	1b624 <fprintf>
   17ebc:	2800      	cmp	r0, #0
   17ebe:	db30      	blt.n	17f22 <value_to_pretty+0x3ba>
        if (fprintf(out, "invalid") < 0)
            return CborErrorIO;
        return CborErrorUnknownType;
    }

    err = cbor_value_advance_fixed(it);
   17ec0:	4628      	mov	r0, r5
   17ec2:	f7ff fc18 	bl	176f6 <cbor_value_advance_fixed>
   17ec6:	4606      	mov	r6, r0
    return err;
}
   17ec8:	4630      	mov	r0, r6
   17eca:	b007      	add	sp, #28
   17ecc:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (fprintf(out, "undefined") < 0)
   17ece:	4919      	ldr	r1, [pc, #100]	; (17f34 <value_to_pretty+0x3cc>)
   17ed0:	4638      	mov	r0, r7
   17ed2:	f003 fba7 	bl	1b624 <fprintf>
   17ed6:	2800      	cmp	r0, #0
   17ed8:	daf2      	bge.n	17ec0 <value_to_pretty+0x358>
            return CborErrorIO;
   17eda:	2604      	movs	r6, #4
   17edc:	e7f4      	b.n	17ec8 <value_to_pretty+0x360>
{ return value->type == CborBooleanType; }
   17ede:	7bab      	ldrb	r3, [r5, #14]
    assert(cbor_value_is_boolean(value));
   17ee0:	2bf5      	cmp	r3, #245	; 0xf5
   17ee2:	d109      	bne.n	17ef8 <value_to_pretty+0x390>
    *result = !!value->extra;
   17ee4:	89ab      	ldrh	r3, [r5, #12]
        if (fprintf(out, val ? "true" : "false") < 0)
   17ee6:	b18b      	cbz	r3, 17f0c <value_to_pretty+0x3a4>
   17ee8:	4913      	ldr	r1, [pc, #76]	; (17f38 <value_to_pretty+0x3d0>)
   17eea:	4638      	mov	r0, r7
   17eec:	f003 fb9a 	bl	1b624 <fprintf>
   17ef0:	2800      	cmp	r0, #0
   17ef2:	dae5      	bge.n	17ec0 <value_to_pretty+0x358>
            return CborErrorIO;
   17ef4:	2604      	movs	r6, #4
   17ef6:	e7e7      	b.n	17ec8 <value_to_pretty+0x360>
    assert(cbor_value_is_boolean(value));
   17ef8:	f7fc fb98 	bl	1462c <hal_debugger_connected>
   17efc:	b100      	cbz	r0, 17f00 <value_to_pretty+0x398>
   17efe:	be01      	bkpt	0x0001
   17f00:	2300      	movs	r3, #0
   17f02:	461a      	mov	r2, r3
   17f04:	4619      	mov	r1, r3
   17f06:	4618      	mov	r0, r3
   17f08:	f7fc fd9e 	bl	14a48 <__assert_func>
        if (fprintf(out, val ? "true" : "false") < 0)
   17f0c:	490b      	ldr	r1, [pc, #44]	; (17f3c <value_to_pretty+0x3d4>)
   17f0e:	e7ec      	b.n	17eea <value_to_pretty+0x382>
        if (fprintf(out, "invalid") < 0)
   17f10:	490b      	ldr	r1, [pc, #44]	; (17f40 <value_to_pretty+0x3d8>)
   17f12:	4638      	mov	r0, r7
   17f14:	f003 fb86 	bl	1b624 <fprintf>
   17f18:	2800      	cmp	r0, #0
   17f1a:	db04      	blt.n	17f26 <value_to_pretty+0x3be>
        return CborErrorUnknownType;
   17f1c:	f240 1603 	movw	r6, #259	; 0x103
   17f20:	e7d2      	b.n	17ec8 <value_to_pretty+0x360>
            return CborErrorIO;
   17f22:	2604      	movs	r6, #4
   17f24:	e7d0      	b.n	17ec8 <value_to_pretty+0x360>
            return CborErrorIO;
   17f26:	2604      	movs	r6, #4
   17f28:	e7ce      	b.n	17ec8 <value_to_pretty+0x360>
   17f2a:	bf00      	nop
   17f2c:	0001bae8 	.word	0x0001bae8
   17f30:	0001baf8 	.word	0x0001baf8
   17f34:	0001bb00 	.word	0x0001bb00
   17f38:	0001ba9c 	.word	0x0001ba9c
   17f3c:	0001ba94 	.word	0x0001ba94
   17f40:	0001bb0c 	.word	0x0001bb0c

00017f44 <container_to_pretty>:
{
   17f44:	b570      	push	{r4, r5, r6, lr}
   17f46:	4604      	mov	r4, r0
   17f48:	460d      	mov	r5, r1
   17f4a:	4616      	mov	r6, r2
    const char *comma = "";
   17f4c:	4a12      	ldr	r2, [pc, #72]	; (17f98 <container_to_pretty+0x54>)
    while (!cbor_value_at_end(it)) {
   17f4e:	e000      	b.n	17f52 <container_to_pretty+0xe>
{
   17f50:	4a12      	ldr	r2, [pc, #72]	; (17f9c <container_to_pretty+0x58>)
{ return it->remaining == 0; }
   17f52:	68ab      	ldr	r3, [r5, #8]
    while (!cbor_value_at_end(it)) {
   17f54:	b1e3      	cbz	r3, 17f90 <container_to_pretty+0x4c>
        if (fprintf(out, "%s", comma) < 0)
   17f56:	4912      	ldr	r1, [pc, #72]	; (17fa0 <container_to_pretty+0x5c>)
   17f58:	4620      	mov	r0, r4
   17f5a:	f003 fb63 	bl	1b624 <fprintf>
   17f5e:	2800      	cmp	r0, #0
   17f60:	db15      	blt.n	17f8e <container_to_pretty+0x4a>
        CborError err = value_to_pretty(out, it);
   17f62:	4629      	mov	r1, r5
   17f64:	4620      	mov	r0, r4
   17f66:	f7ff fdff 	bl	17b68 <value_to_pretty>
        if (err)
   17f6a:	4603      	mov	r3, r0
   17f6c:	b980      	cbnz	r0, 17f90 <container_to_pretty+0x4c>
        if (containerType == CborArrayType)
   17f6e:	2e80      	cmp	r6, #128	; 0x80
   17f70:	d0ee      	beq.n	17f50 <container_to_pretty+0xc>
        if (fprintf(out, ": ") < 0)
   17f72:	490c      	ldr	r1, [pc, #48]	; (17fa4 <container_to_pretty+0x60>)
   17f74:	4620      	mov	r0, r4
   17f76:	f003 fb55 	bl	1b624 <fprintf>
   17f7a:	2800      	cmp	r0, #0
   17f7c:	db0a      	blt.n	17f94 <container_to_pretty+0x50>
        err = value_to_pretty(out, it);
   17f7e:	4629      	mov	r1, r5
   17f80:	4620      	mov	r0, r4
   17f82:	f7ff fdf1 	bl	17b68 <value_to_pretty>
        if (err)
   17f86:	4603      	mov	r3, r0
   17f88:	2800      	cmp	r0, #0
   17f8a:	d0e1      	beq.n	17f50 <container_to_pretty+0xc>
   17f8c:	e000      	b.n	17f90 <container_to_pretty+0x4c>
            return CborErrorIO;
   17f8e:	2304      	movs	r3, #4
}
   17f90:	4618      	mov	r0, r3
   17f92:	bd70      	pop	{r4, r5, r6, pc}
            return CborErrorIO;
   17f94:	2304      	movs	r3, #4
   17f96:	e7fb      	b.n	17f90 <container_to_pretty+0x4c>
   17f98:	0001b85c 	.word	0x0001b85c
   17f9c:	0001bb14 	.word	0x0001bb14
   17fa0:	0001bb18 	.word	0x0001bb18
   17fa4:	0001bb1c 	.word	0x0001bb1c

00017fa8 <cbor_value_to_pretty_advance>:
 * done by appending a comma to the output stream.
 *
 * \sa cbor_value_to_pretty(), cbor_value_to_json_advance()
 */
CborError cbor_value_to_pretty_advance(FILE *out, CborValue *value)
{
   17fa8:	b508      	push	{r3, lr}
    return value_to_pretty(out, value);
   17faa:	f7ff fddd 	bl	17b68 <value_to_pretty>
}
   17fae:	bd08      	pop	{r3, pc}

00017fb0 <_cbor_value_dup_string>:
 * malloc'ed block.
 *
 * \sa cbor_value_copy_byte_string(), cbor_value_dup_text_string()
 */
CborError _cbor_value_dup_string(const CborValue *value, void **buffer, size_t *buflen, CborValue *next)
{
   17fb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    assert(buffer);
   17fb4:	b181      	cbz	r1, 17fd8 <_cbor_value_dup_string+0x28>
   17fb6:	4605      	mov	r5, r0
   17fb8:	4614      	mov	r4, r2
   17fba:	461e      	mov	r6, r3
   17fbc:	460f      	mov	r7, r1
    assert(buflen);
   17fbe:	b1aa      	cbz	r2, 17fec <_cbor_value_dup_string+0x3c>
    *buflen = SIZE_MAX;
   17fc0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   17fc4:	6013      	str	r3, [r2, #0]
    CborError err = _cbor_value_copy_string(value, NULL, buflen, NULL);
   17fc6:	2300      	movs	r3, #0
   17fc8:	4619      	mov	r1, r3
   17fca:	f7ff fc87 	bl	178dc <_cbor_value_copy_string>
    if (err)
   17fce:	4680      	mov	r8, r0
   17fd0:	b1b0      	cbz	r0, 18000 <_cbor_value_dup_string+0x50>
    if (err) {
        free(*buffer);
        return err;
    }
    return CborNoError;
}
   17fd2:	4640      	mov	r0, r8
   17fd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert(buffer);
   17fd8:	f7fc fb28 	bl	1462c <hal_debugger_connected>
   17fdc:	b100      	cbz	r0, 17fe0 <_cbor_value_dup_string+0x30>
   17fde:	be01      	bkpt	0x0001
   17fe0:	2300      	movs	r3, #0
   17fe2:	461a      	mov	r2, r3
   17fe4:	4619      	mov	r1, r3
   17fe6:	4618      	mov	r0, r3
   17fe8:	f7fc fd2e 	bl	14a48 <__assert_func>
    assert(buflen);
   17fec:	f7fc fb1e 	bl	1462c <hal_debugger_connected>
   17ff0:	b100      	cbz	r0, 17ff4 <_cbor_value_dup_string+0x44>
   17ff2:	be01      	bkpt	0x0001
   17ff4:	2300      	movs	r3, #0
   17ff6:	461a      	mov	r2, r3
   17ff8:	4619      	mov	r1, r3
   17ffa:	4618      	mov	r0, r3
   17ffc:	f7fc fd24 	bl	14a48 <__assert_func>
    ++*buflen;
   18000:	6820      	ldr	r0, [r4, #0]
   18002:	3001      	adds	r0, #1
   18004:	6020      	str	r0, [r4, #0]
    *buffer = malloc(*buflen);
   18006:	f002 ff97 	bl	1af38 <malloc>
   1800a:	4601      	mov	r1, r0
   1800c:	6038      	str	r0, [r7, #0]
    if (!*buffer) {
   1800e:	b158      	cbz	r0, 18028 <_cbor_value_dup_string+0x78>
    err = _cbor_value_copy_string(value, *buffer, buflen, next);
   18010:	4633      	mov	r3, r6
   18012:	4622      	mov	r2, r4
   18014:	4628      	mov	r0, r5
   18016:	f7ff fc61 	bl	178dc <_cbor_value_copy_string>
    if (err) {
   1801a:	4680      	mov	r8, r0
   1801c:	2800      	cmp	r0, #0
   1801e:	d0d8      	beq.n	17fd2 <_cbor_value_dup_string+0x22>
        free(*buffer);
   18020:	6838      	ldr	r0, [r7, #0]
   18022:	f002 ffbf 	bl	1afa4 <free>
        return err;
   18026:	e7d4      	b.n	17fd2 <_cbor_value_dup_string+0x22>
        return CborErrorOutOfMemory;
   18028:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
   1802c:	e7d1      	b.n	17fd2 <_cbor_value_dup_string+0x22>
	...

00018030 <hal_bsp_flash_dev>:
#endif

const struct hal_flash *
hal_bsp_flash_dev(uint8_t id)
{
    if (id != 0) {
   18030:	b908      	cbnz	r0, 18036 <hal_bsp_flash_dev+0x6>
        return (NULL);
    }
    return &apollo3_flash_dev;
   18032:	4802      	ldr	r0, [pc, #8]	; (1803c <hal_bsp_flash_dev+0xc>)
   18034:	4770      	bx	lr
        return (NULL);
   18036:	2000      	movs	r0, #0
}
   18038:	4770      	bx	lr
   1803a:	bf00      	nop
   1803c:	0001bc3c 	.word	0x0001bc3c

00018040 <hal_bsp_init>:
    return dump_cfg;
}

void
hal_bsp_init(void)
{
   18040:	b500      	push	{lr}
   18042:	b085      	sub	sp, #20

    (void) timer_cfg;
    (void) rc;

#if MYNEWT_VAL(TIMER_0_SOURCE)
    timer_cfg.source = MYNEWT_VAL(TIMER_0_SOURCE);
   18044:	2301      	movs	r3, #1
   18046:	f88d 300c 	strb.w	r3, [sp, #12]
    rc = hal_timer_init(0, &timer_cfg);
   1804a:	a903      	add	r1, sp, #12
   1804c:	2000      	movs	r0, #0
   1804e:	f001 fcad 	bl	199ac <hal_timer_init>
    assert(rc == 0);
   18052:	2800      	cmp	r0, #0
   18054:	d134      	bne.n	180c0 <hal_bsp_init+0x80>
#endif
#if MYNEWT_VAL(TIMER_1_SOURCE)
    timer_cfg.source = MYNEWT_VAL(TIMER_1_SOURCE);
   18056:	2001      	movs	r0, #1
   18058:	f88d 000c 	strb.w	r0, [sp, #12]
    rc = hal_timer_init(1, &timer_cfg);
   1805c:	a903      	add	r1, sp, #12
   1805e:	f001 fca5 	bl	199ac <hal_timer_init>
    assert(rc == 0);
   18062:	2800      	cmp	r0, #0
   18064:	d136      	bne.n	180d4 <hal_bsp_init+0x94>
#endif

#if (MYNEWT_VAL(OS_CPUTIME_TIMER_NUM) >= 0)
    rc = os_cputime_init(MYNEWT_VAL(OS_CPUTIME_FREQ));
   18066:	4839      	ldr	r0, [pc, #228]	; (1814c <hal_bsp_init+0x10c>)
   18068:	f002 fe4a 	bl	1ad00 <os_cputime_init>
    assert(rc == 0);
   1806c:	2800      	cmp	r0, #0
   1806e:	d13b      	bne.n	180e8 <hal_bsp_init+0xa8>
#endif

#if MYNEWT_VAL(UART_0)
    rc = os_dev_create((struct os_dev *) &os_bsp_uart0, "uart0",
   18070:	4b37      	ldr	r3, [pc, #220]	; (18150 <hal_bsp_init+0x110>)
   18072:	9301      	str	r3, [sp, #4]
   18074:	4b37      	ldr	r3, [pc, #220]	; (18154 <hal_bsp_init+0x114>)
   18076:	9300      	str	r3, [sp, #0]
   18078:	2300      	movs	r3, #0
   1807a:	2201      	movs	r2, #1
   1807c:	4936      	ldr	r1, [pc, #216]	; (18158 <hal_bsp_init+0x118>)
   1807e:	4837      	ldr	r0, [pc, #220]	; (1815c <hal_bsp_init+0x11c>)
   18080:	f7fc ff30 	bl	14ee4 <os_dev_create>
            OS_DEV_INIT_PRIMARY, 0, uart_hal_init, (void *) &os_bsp_uart0_cfg);
    assert(rc == 0);
   18084:	2800      	cmp	r0, #0
   18086:	d139      	bne.n	180fc <hal_bsp_init+0xbc>
    rc = hal_spi_init(0, (void *)&hal_bsp_spi0m_cfg, HAL_SPI_TYPE_MASTER);
    assert(rc == 0);
#endif

#if MYNEWT_VAL(SPI_1_MASTER)
    rc = hal_spi_init(1, (void *)&hal_bsp_spi1m_cfg, HAL_SPI_TYPE_MASTER);
   18088:	2200      	movs	r2, #0
   1808a:	4935      	ldr	r1, [pc, #212]	; (18160 <hal_bsp_init+0x120>)
   1808c:	2001      	movs	r0, #1
   1808e:	f001 fb4b 	bl	19728 <hal_spi_init>
    assert(rc == 0);
   18092:	2800      	cmp	r0, #0
   18094:	d13c      	bne.n	18110 <hal_bsp_init+0xd0>
    rc = hal_spi_init(5, (void *)&hal_bsp_spi5m_cfg, HAL_SPI_TYPE_MASTER);
    assert(rc == 0);
#endif

#if MYNEWT_VAL(I2C_0)
    rc = hal_i2c_init(0, (void *)&hal_bsp_i2c0m_cfg);
   18096:	4933      	ldr	r1, [pc, #204]	; (18164 <hal_bsp_init+0x124>)
   18098:	2000      	movs	r0, #0
   1809a:	f001 f99f 	bl	193dc <hal_i2c_init>
    assert(rc == 0);
   1809e:	2800      	cmp	r0, #0
   180a0:	d140      	bne.n	18124 <hal_bsp_init+0xe4>
    rc = hal_i2c_init(5, (void *)&hal_bsp_i2c5m_cfg);
    assert(rc == 0);
#endif

#if MYNEWT_VAL(ADC_0)
    rc = os_dev_create(&os_bsp_adc0.ad_dev, "adc0",
   180a2:	4b31      	ldr	r3, [pc, #196]	; (18168 <hal_bsp_init+0x128>)
   180a4:	9301      	str	r3, [sp, #4]
   180a6:	4b31      	ldr	r3, [pc, #196]	; (1816c <hal_bsp_init+0x12c>)
   180a8:	9300      	str	r3, [sp, #0]
   180aa:	23ff      	movs	r3, #255	; 0xff
   180ac:	2203      	movs	r2, #3
   180ae:	4930      	ldr	r1, [pc, #192]	; (18170 <hal_bsp_init+0x130>)
   180b0:	4830      	ldr	r0, [pc, #192]	; (18174 <hal_bsp_init+0x134>)
   180b2:	f7fc ff17 	bl	14ee4 <os_dev_create>
                       OS_DEV_INIT_KERNEL, OS_DEV_INIT_PRIO_DEFAULT,
                       apollo3_adc_dev_init, &os_bsp_adc0_config);
    assert(rc == 0);
   180b6:	2800      	cmp	r0, #0
   180b8:	d13e      	bne.n	18138 <hal_bsp_init+0xf8>
#endif
}
   180ba:	b005      	add	sp, #20
   180bc:	f85d fb04 	ldr.w	pc, [sp], #4
    assert(rc == 0);
   180c0:	f7fc fab4 	bl	1462c <hal_debugger_connected>
   180c4:	b100      	cbz	r0, 180c8 <hal_bsp_init+0x88>
   180c6:	be01      	bkpt	0x0001
   180c8:	2300      	movs	r3, #0
   180ca:	461a      	mov	r2, r3
   180cc:	4619      	mov	r1, r3
   180ce:	4618      	mov	r0, r3
   180d0:	f7fc fcba 	bl	14a48 <__assert_func>
    assert(rc == 0);
   180d4:	f7fc faaa 	bl	1462c <hal_debugger_connected>
   180d8:	b100      	cbz	r0, 180dc <hal_bsp_init+0x9c>
   180da:	be01      	bkpt	0x0001
   180dc:	2300      	movs	r3, #0
   180de:	461a      	mov	r2, r3
   180e0:	4619      	mov	r1, r3
   180e2:	4618      	mov	r0, r3
   180e4:	f7fc fcb0 	bl	14a48 <__assert_func>
    assert(rc == 0);
   180e8:	f7fc faa0 	bl	1462c <hal_debugger_connected>
   180ec:	b100      	cbz	r0, 180f0 <hal_bsp_init+0xb0>
   180ee:	be01      	bkpt	0x0001
   180f0:	2300      	movs	r3, #0
   180f2:	461a      	mov	r2, r3
   180f4:	4619      	mov	r1, r3
   180f6:	4618      	mov	r0, r3
   180f8:	f7fc fca6 	bl	14a48 <__assert_func>
    assert(rc == 0);
   180fc:	f7fc fa96 	bl	1462c <hal_debugger_connected>
   18100:	b100      	cbz	r0, 18104 <hal_bsp_init+0xc4>
   18102:	be01      	bkpt	0x0001
   18104:	2300      	movs	r3, #0
   18106:	461a      	mov	r2, r3
   18108:	4619      	mov	r1, r3
   1810a:	4618      	mov	r0, r3
   1810c:	f7fc fc9c 	bl	14a48 <__assert_func>
    assert(rc == 0);
   18110:	f7fc fa8c 	bl	1462c <hal_debugger_connected>
   18114:	b100      	cbz	r0, 18118 <hal_bsp_init+0xd8>
   18116:	be01      	bkpt	0x0001
   18118:	2300      	movs	r3, #0
   1811a:	461a      	mov	r2, r3
   1811c:	4619      	mov	r1, r3
   1811e:	4618      	mov	r0, r3
   18120:	f7fc fc92 	bl	14a48 <__assert_func>
    assert(rc == 0);
   18124:	f7fc fa82 	bl	1462c <hal_debugger_connected>
   18128:	b100      	cbz	r0, 1812c <hal_bsp_init+0xec>
   1812a:	be01      	bkpt	0x0001
   1812c:	2300      	movs	r3, #0
   1812e:	461a      	mov	r2, r3
   18130:	4619      	mov	r1, r3
   18132:	4618      	mov	r0, r3
   18134:	f7fc fc88 	bl	14a48 <__assert_func>
    assert(rc == 0);
   18138:	f7fc fa78 	bl	1462c <hal_debugger_connected>
   1813c:	b100      	cbz	r0, 18140 <hal_bsp_init+0x100>
   1813e:	be01      	bkpt	0x0001
   18140:	2300      	movs	r3, #0
   18142:	461a      	mov	r2, r3
   18144:	4619      	mov	r1, r3
   18146:	4618      	mov	r0, r3
   18148:	f7fc fc7e 	bl	14a48 <__assert_func>
   1814c:	000f4240 	.word	0x000f4240
   18150:	0001bb28 	.word	0x0001bb28
   18154:	00018751 	.word	0x00018751
   18158:	0001b994 	.word	0x0001b994
   1815c:	10002634 	.word	0x10002634
   18160:	0001bb24 	.word	0x0001bb24
   18164:	0001bb20 	.word	0x0001bb20
   18168:	10000134 	.word	0x10000134
   1816c:	000185b1 	.word	0x000185b1
   18170:	0001b678 	.word	0x0001b678
   18174:	100025ec 	.word	0x100025ec

00018178 <apollo3_adc_size_buffer>:
}

static int
apollo3_adc_size_buffer(struct adc_dev *dev, int chans, int samples)
{
    return sizeof(am_hal_adc_sample_t) * chans * samples;
   18178:	fb02 f201 	mul.w	r2, r2, r1
}
   1817c:	00d0      	lsls	r0, r2, #3
   1817e:	4770      	bx	lr

00018180 <apollo3_irq_handler>:

void apollo3_irq_handler(void) {
   18180:	b510      	push	{r4, lr}
   18182:	b082      	sub	sp, #8
    uint32_t ui32IntMask;
    //
    // Read the interrupt status.
    //
    am_hal_adc_interrupt_status(apollo3_adc_handle, &ui32IntMask, false);
   18184:	4c0c      	ldr	r4, [pc, #48]	; (181b8 <apollo3_irq_handler+0x38>)
   18186:	2200      	movs	r2, #0
   18188:	a901      	add	r1, sp, #4
   1818a:	6820      	ldr	r0, [r4, #0]
   1818c:	f000 fcb8 	bl	18b00 <am_hal_adc_interrupt_status>

    //
    // Clear the ADC interrupt.
    //
    am_hal_adc_interrupt_clear(apollo3_adc_handle, ui32IntMask);
   18190:	9901      	ldr	r1, [sp, #4]
   18192:	6820      	ldr	r0, [r4, #0]
   18194:	f000 fcd4 	bl	18b40 <am_hal_adc_interrupt_clear>

    //
    // If we got a DMA complete, set the flag.
    //
    if (ui32IntMask & AM_HAL_ADC_INT_DCMP)
   18198:	9b01      	ldr	r3, [sp, #4]
   1819a:	f013 0f40 	tst.w	r3, #64	; 0x40
   1819e:	d002      	beq.n	181a6 <apollo3_irq_handler+0x26>
    {
        g_bADCDMAComplete = true;
   181a0:	4a06      	ldr	r2, [pc, #24]	; (181bc <apollo3_irq_handler+0x3c>)
   181a2:	2101      	movs	r1, #1
   181a4:	7011      	strb	r1, [r2, #0]
    }

    //
    // If we got a DMA error, set the flag.
    //
    if (ui32IntMask & AM_HAL_ADC_INT_DERR)
   181a6:	f013 0f80 	tst.w	r3, #128	; 0x80
   181aa:	d002      	beq.n	181b2 <apollo3_irq_handler+0x32>
    {
        g_bADCDMAError = true;
   181ac:	4b04      	ldr	r3, [pc, #16]	; (181c0 <apollo3_irq_handler+0x40>)
   181ae:	2201      	movs	r2, #1
   181b0:	701a      	strb	r2, [r3, #0]
    }
}
   181b2:	b002      	add	sp, #8
   181b4:	bd10      	pop	{r4, pc}
   181b6:	bf00      	nop
   181b8:	100026a0 	.word	0x100026a0
   181bc:	100026a4 	.word	0x100026a4
   181c0:	100026a5 	.word	0x100026a5

000181c4 <apollo3_adc_read_buffer>:
{
   181c4:	b500      	push	{lr}
   181c6:	b083      	sub	sp, #12
    assert(data_off < buf_len);
   181c8:	ebb2 0fc3 	cmp.w	r2, r3, lsl #3
   181cc:	dd0c      	ble.n	181e8 <apollo3_adc_read_buffer+0x24>
   181ce:	00d8      	lsls	r0, r3, #3
    val = *(am_hal_adc_sample_t *) ((uint8_t *) buf + data_off);
   181d0:	4401      	add	r1, r0
   181d2:	c903      	ldmia	r1, {r0, r1}
   181d4:	ab02      	add	r3, sp, #8
   181d6:	e903 0003 	stmdb	r3, {r0, r1}
    *result = (int)val.ui32Sample;
   181da:	9a00      	ldr	r2, [sp, #0]
   181dc:	9b04      	ldr	r3, [sp, #16]
   181de:	601a      	str	r2, [r3, #0]
}
   181e0:	2000      	movs	r0, #0
   181e2:	b003      	add	sp, #12
   181e4:	f85d fb04 	ldr.w	pc, [sp], #4
    assert(data_off < buf_len);
   181e8:	f7fc fa20 	bl	1462c <hal_debugger_connected>
   181ec:	b100      	cbz	r0, 181f0 <apollo3_adc_read_buffer+0x2c>
   181ee:	be01      	bkpt	0x0001
   181f0:	2300      	movs	r3, #0
   181f2:	461a      	mov	r2, r3
   181f4:	4619      	mov	r1, r3
   181f6:	4618      	mov	r0, r3
   181f8:	f7fc fc26 	bl	14a48 <__assert_func>

000181fc <apollo3_adc_release_buffer>:
{
   181fc:	b530      	push	{r4, r5, lr}
   181fe:	b085      	sub	sp, #20
    assert(dev);
   18200:	b1e0      	cbz	r0, 1823c <apollo3_adc_release_buffer+0x40>
   18202:	460c      	mov	r4, r1
   18204:	4613      	mov	r3, r2
    assert(buf);
   18206:	b319      	cbz	r1, 18250 <apollo3_adc_release_buffer+0x54>
    if (buf_len <= 0) {
   18208:	2b00      	cmp	r3, #0
   1820a:	dd2b      	ble.n	18264 <apollo3_adc_release_buffer+0x68>
    cfg = ((struct adc_cfg *)(dev->ad_dev.od_init_arg))->ADCDMAConfig;
   1820c:	6942      	ldr	r2, [r0, #20]
   1820e:	ad01      	add	r5, sp, #4
   18210:	320c      	adds	r2, #12
   18212:	ca07      	ldmia	r2, {r0, r1, r2}
   18214:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    cfg.bDMAEnable = false;
   18218:	2200      	movs	r2, #0
   1821a:	f88d 2006 	strb.w	r2, [sp, #6]
    cfg.ui32TargetAddress = (uint32_t)buf;
   1821e:	9403      	str	r4, [sp, #12]
    cfg.ui32SampleCount = buf_len/sizeof(am_hal_adc_sample_t);
   18220:	08db      	lsrs	r3, r3, #3
   18222:	9302      	str	r3, [sp, #8]
    if (AM_HAL_STATUS_SUCCESS != am_hal_adc_configure_dma(apollo3_adc_handle, &cfg))
   18224:	4629      	mov	r1, r5
   18226:	4b11      	ldr	r3, [pc, #68]	; (1826c <apollo3_adc_release_buffer+0x70>)
   18228:	6818      	ldr	r0, [r3, #0]
   1822a:	f000 fba9 	bl	18980 <am_hal_adc_configure_dma>
   1822e:	b9d8      	cbnz	r0, 18268 <apollo3_adc_release_buffer+0x6c>
    g_bADCDMAComplete = false;
   18230:	4b0f      	ldr	r3, [pc, #60]	; (18270 <apollo3_adc_release_buffer+0x74>)
   18232:	7018      	strb	r0, [r3, #0]
    g_bADCDMAError = false;
   18234:	4b0f      	ldr	r3, [pc, #60]	; (18274 <apollo3_adc_release_buffer+0x78>)
   18236:	7018      	strb	r0, [r3, #0]
}
   18238:	b005      	add	sp, #20
   1823a:	bd30      	pop	{r4, r5, pc}
    assert(dev);
   1823c:	f7fc f9f6 	bl	1462c <hal_debugger_connected>
   18240:	b100      	cbz	r0, 18244 <apollo3_adc_release_buffer+0x48>
   18242:	be01      	bkpt	0x0001
   18244:	2300      	movs	r3, #0
   18246:	461a      	mov	r2, r3
   18248:	4619      	mov	r1, r3
   1824a:	4618      	mov	r0, r3
   1824c:	f7fc fbfc 	bl	14a48 <__assert_func>
    assert(buf);
   18250:	f7fc f9ec 	bl	1462c <hal_debugger_connected>
   18254:	b100      	cbz	r0, 18258 <apollo3_adc_release_buffer+0x5c>
   18256:	be01      	bkpt	0x0001
   18258:	2300      	movs	r3, #0
   1825a:	461a      	mov	r2, r3
   1825c:	4619      	mov	r1, r3
   1825e:	4618      	mov	r0, r3
   18260:	f7fc fbf2 	bl	14a48 <__assert_func>
        return OS_EINVAL;
   18264:	2002      	movs	r0, #2
   18266:	e7e7      	b.n	18238 <apollo3_adc_release_buffer+0x3c>
        return OS_EINVAL;
   18268:	2002      	movs	r0, #2
   1826a:	e7e5      	b.n	18238 <apollo3_adc_release_buffer+0x3c>
   1826c:	100026a0 	.word	0x100026a0
   18270:	100026a4 	.word	0x100026a4
   18274:	100026a5 	.word	0x100026a5

00018278 <apollo3_adc_set_buffer>:
{
   18278:	b530      	push	{r4, r5, lr}
   1827a:	b085      	sub	sp, #20
    assert(dev);
   1827c:	b1f8      	cbz	r0, 182be <apollo3_adc_set_buffer+0x46>
   1827e:	460c      	mov	r4, r1
    assert(buf1);
   18280:	b339      	cbz	r1, 182d2 <apollo3_adc_set_buffer+0x5a>
    if (buf_len <= 0) {
   18282:	2b00      	cmp	r3, #0
   18284:	dd2f      	ble.n	182e6 <apollo3_adc_set_buffer+0x6e>
    cfg = ((struct adc_cfg *)(dev->ad_dev.od_init_arg))->ADCDMAConfig;
   18286:	6942      	ldr	r2, [r0, #20]
   18288:	ad01      	add	r5, sp, #4
   1828a:	320c      	adds	r2, #12
   1828c:	ca07      	ldmia	r2, {r0, r1, r2}
   1828e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    cfg.bDynamicPriority = true;
   18292:	2201      	movs	r2, #1
   18294:	f88d 2004 	strb.w	r2, [sp, #4]
    cfg.ePriority = AM_HAL_ADC_PRIOR_SERVICE_IMMED;
   18298:	f88d 2005 	strb.w	r2, [sp, #5]
    cfg.bDMAEnable = true;
   1829c:	f88d 2006 	strb.w	r2, [sp, #6]
    cfg.ui32TargetAddress = (uint32_t)buf1;
   182a0:	9403      	str	r4, [sp, #12]
    cfg.ui32SampleCount = buf_len/sizeof(am_hal_adc_sample_t);
   182a2:	08db      	lsrs	r3, r3, #3
   182a4:	9302      	str	r3, [sp, #8]
    if (AM_HAL_STATUS_SUCCESS != am_hal_adc_configure_dma(apollo3_adc_handle, &cfg))
   182a6:	4629      	mov	r1, r5
   182a8:	4b11      	ldr	r3, [pc, #68]	; (182f0 <apollo3_adc_set_buffer+0x78>)
   182aa:	6818      	ldr	r0, [r3, #0]
   182ac:	f000 fb68 	bl	18980 <am_hal_adc_configure_dma>
   182b0:	b9d8      	cbnz	r0, 182ea <apollo3_adc_set_buffer+0x72>
    g_bADCDMAComplete = false;
   182b2:	4b10      	ldr	r3, [pc, #64]	; (182f4 <apollo3_adc_set_buffer+0x7c>)
   182b4:	7018      	strb	r0, [r3, #0]
    g_bADCDMAError = false;
   182b6:	4b10      	ldr	r3, [pc, #64]	; (182f8 <apollo3_adc_set_buffer+0x80>)
   182b8:	7018      	strb	r0, [r3, #0]
}
   182ba:	b005      	add	sp, #20
   182bc:	bd30      	pop	{r4, r5, pc}
    assert(dev);
   182be:	f7fc f9b5 	bl	1462c <hal_debugger_connected>
   182c2:	b100      	cbz	r0, 182c6 <apollo3_adc_set_buffer+0x4e>
   182c4:	be01      	bkpt	0x0001
   182c6:	2300      	movs	r3, #0
   182c8:	461a      	mov	r2, r3
   182ca:	4619      	mov	r1, r3
   182cc:	4618      	mov	r0, r3
   182ce:	f7fc fbbb 	bl	14a48 <__assert_func>
    assert(buf1);
   182d2:	f7fc f9ab 	bl	1462c <hal_debugger_connected>
   182d6:	b100      	cbz	r0, 182da <apollo3_adc_set_buffer+0x62>
   182d8:	be01      	bkpt	0x0001
   182da:	2300      	movs	r3, #0
   182dc:	461a      	mov	r2, r3
   182de:	4619      	mov	r1, r3
   182e0:	4618      	mov	r0, r3
   182e2:	f7fc fbb1 	bl	14a48 <__assert_func>
        return OS_EINVAL;
   182e6:	2002      	movs	r0, #2
   182e8:	e7e7      	b.n	182ba <apollo3_adc_set_buffer+0x42>
        return OS_EINVAL;
   182ea:	2002      	movs	r0, #2
   182ec:	e7e5      	b.n	182ba <apollo3_adc_set_buffer+0x42>
   182ee:	bf00      	nop
   182f0:	100026a0 	.word	0x100026a0
   182f4:	100026a4 	.word	0x100026a4
   182f8:	100026a5 	.word	0x100026a5

000182fc <apollo3_adc_sample>:
{
   182fc:	b508      	push	{r3, lr}
    if (AM_HAL_STATUS_SUCCESS != am_hal_adc_sw_trigger(apollo3_adc_handle)) {
   182fe:	4b04      	ldr	r3, [pc, #16]	; (18310 <apollo3_adc_sample+0x14>)
   18300:	6818      	ldr	r0, [r3, #0]
   18302:	f000 fc77 	bl	18bf4 <am_hal_adc_sw_trigger>
   18306:	b900      	cbnz	r0, 1830a <apollo3_adc_sample+0xe>
}
   18308:	bd08      	pop	{r3, pc}
        return OS_EINVAL;
   1830a:	2002      	movs	r0, #2
   1830c:	e7fc      	b.n	18308 <apollo3_adc_sample+0xc>
   1830e:	bf00      	nop
   18310:	100026a0 	.word	0x100026a0

00018314 <apollo3_adc_read_channel>:
{
   18314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18318:	b083      	sub	sp, #12
   1831a:	af02      	add	r7, sp, #8
   1831c:	4605      	mov	r5, r0
   1831e:	4616      	mov	r6, r2
    struct adc_cfg * cfg= dev->ad_dev.od_init_arg;
   18320:	6944      	ldr	r4, [r0, #20]
    am_hal_adc_sample_t sample[cfg->ADCDMAConfig.ui32SampleCount];
   18322:	6923      	ldr	r3, [r4, #16]
   18324:	466a      	mov	r2, sp
   18326:	eba2 03c3 	sub.w	r3, r2, r3, lsl #3
   1832a:	469d      	mov	sp, r3
   1832c:	f10d 0808 	add.w	r8, sp, #8
    if (os_started()) {
   18330:	f7fc fc4a 	bl	14bc8 <os_started>
   18334:	4681      	mov	r9, r0
   18336:	b148      	cbz	r0, 1834c <apollo3_adc_read_channel+0x38>
        rc = os_mutex_pend(&dev->ad_lock, OS_TIMEOUT_NEVER);
   18338:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   1833c:	f105 0024 	add.w	r0, r5, #36	; 0x24
   18340:	f7fc ffd8 	bl	152f4 <os_mutex_pend>
   18344:	4682      	mov	sl, r0
        if (rc != OS_OK) {
   18346:	bb10      	cbnz	r0, 1838e <apollo3_adc_read_channel+0x7a>
        unlock = 1;
   18348:	f04f 0901 	mov.w	r9, #1
    memset(sample, 0, sizeof(am_hal_adc_sample_t)*cfg->ADCDMAConfig.ui32SampleCount);
   1834c:	6922      	ldr	r2, [r4, #16]
   1834e:	00d2      	lsls	r2, r2, #3
   18350:	2100      	movs	r1, #0
   18352:	4640      	mov	r0, r8
   18354:	f7fd fc34 	bl	15bc0 <memset>
    am_hal_adc_sw_trigger(apollo3_adc_handle);
   18358:	4b24      	ldr	r3, [pc, #144]	; (183ec <apollo3_adc_read_channel+0xd8>)
   1835a:	6818      	ldr	r0, [r3, #0]
   1835c:	f000 fc4a 	bl	18bf4 <am_hal_adc_sw_trigger>
        assert(g_bADCDMAError != true);
   18360:	4b23      	ldr	r3, [pc, #140]	; (183f0 <apollo3_adc_read_channel+0xdc>)
   18362:	781b      	ldrb	r3, [r3, #0]
   18364:	b9c3      	cbnz	r3, 18398 <apollo3_adc_read_channel+0x84>
        if (g_bADCDMAComplete) {
   18366:	4b23      	ldr	r3, [pc, #140]	; (183f4 <apollo3_adc_read_channel+0xe0>)
   18368:	781b      	ldrb	r3, [r3, #0]
   1836a:	2b00      	cmp	r3, #0
   1836c:	d0f8      	beq.n	18360 <apollo3_adc_read_channel+0x4c>
            if (AM_HAL_STATUS_SUCCESS != am_hal_adc_samples_read(apollo3_adc_handle, true, (uint32_t *)cfg->ADCDMAConfig.ui32TargetAddress, &(cfg->ADCDMAConfig.ui32SampleCount), sample))
   1836e:	6962      	ldr	r2, [r4, #20]
   18370:	f8cd 8000 	str.w	r8, [sp]
   18374:	f104 0310 	add.w	r3, r4, #16
   18378:	2101      	movs	r1, #1
   1837a:	481c      	ldr	r0, [pc, #112]	; (183ec <apollo3_adc_read_channel+0xd8>)
   1837c:	6800      	ldr	r0, [r0, #0]
   1837e:	f000 fbf3 	bl	18b68 <am_hal_adc_samples_read>
   18382:	b198      	cbz	r0, 183ac <apollo3_adc_read_channel+0x98>
                rc = OS_EINVAL;
   18384:	f04f 0a02 	mov.w	sl, #2
    if (unlock) {
   18388:	f1b9 0f00 	cmp.w	r9, #0
   1838c:	d128      	bne.n	183e0 <apollo3_adc_read_channel+0xcc>
}
   1838e:	4650      	mov	r0, sl
   18390:	3704      	adds	r7, #4
   18392:	46bd      	mov	sp, r7
   18394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        assert(g_bADCDMAError != true);
   18398:	f7fc f948 	bl	1462c <hal_debugger_connected>
   1839c:	b100      	cbz	r0, 183a0 <apollo3_adc_read_channel+0x8c>
   1839e:	be01      	bkpt	0x0001
   183a0:	2300      	movs	r3, #0
   183a2:	461a      	mov	r2, r3
   183a4:	4619      	mov	r1, r3
   183a6:	4618      	mov	r0, r3
   183a8:	f7fc fb4e 	bl	14a48 <__assert_func>
            am_hal_adc_configure_dma(apollo3_adc_handle, &(cfg->ADCDMAConfig));
   183ac:	f8df b03c 	ldr.w	fp, [pc, #60]	; 183ec <apollo3_adc_read_channel+0xd8>
   183b0:	f104 010c 	add.w	r1, r4, #12
   183b4:	f8db 0000 	ldr.w	r0, [fp]
   183b8:	f000 fae2 	bl	18980 <am_hal_adc_configure_dma>
            g_bADCDMAComplete = false;
   183bc:	f04f 0a00 	mov.w	sl, #0
   183c0:	4b0c      	ldr	r3, [pc, #48]	; (183f4 <apollo3_adc_read_channel+0xe0>)
   183c2:	f883 a000 	strb.w	sl, [r3]
            g_bADCDMAError = false;
   183c6:	4b0a      	ldr	r3, [pc, #40]	; (183f0 <apollo3_adc_read_channel+0xdc>)
   183c8:	f883 a000 	strb.w	sl, [r3]
            am_hal_adc_interrupt_clear(apollo3_adc_handle, 0xFFFFFFFF);
   183cc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   183d0:	f8db 0000 	ldr.w	r0, [fp]
   183d4:	f000 fbb4 	bl	18b40 <am_hal_adc_interrupt_clear>
    *result = (int) sample[0].ui32Sample;
   183d8:	f8d8 3000 	ldr.w	r3, [r8]
   183dc:	6033      	str	r3, [r6, #0]
    rc = 0;
   183de:	e7d3      	b.n	18388 <apollo3_adc_read_channel+0x74>
        os_mutex_release(&dev->ad_lock);
   183e0:	f105 0024 	add.w	r0, r5, #36	; 0x24
   183e4:	f7fc ff26 	bl	15234 <os_mutex_release>
    return rc;
   183e8:	e7d1      	b.n	1838e <apollo3_adc_read_channel+0x7a>
   183ea:	bf00      	nop
   183ec:	100026a0 	.word	0x100026a0
   183f0:	100026a5 	.word	0x100026a5
   183f4:	100026a4 	.word	0x100026a4

000183f8 <apollo3_adc_configure_channel>:
    if (cnum >= AM_HAL_ADC_MAX_SLOTS) {
   183f8:	2907      	cmp	r1, #7
   183fa:	d82b      	bhi.n	18454 <apollo3_adc_configure_channel+0x5c>
{
   183fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   183fe:	4606      	mov	r6, r0
   18400:	460c      	mov	r4, r1
   18402:	4615      	mov	r5, r2
    am_hal_adc_configure(apollo3_adc_handle, &(adc_config->ADCConfig));
   18404:	4f14      	ldr	r7, [pc, #80]	; (18458 <apollo3_adc_configure_channel+0x60>)
   18406:	4611      	mov	r1, r2
   18408:	6838      	ldr	r0, [r7, #0]
   1840a:	f000 fa4d 	bl	188a8 <am_hal_adc_configure>
    am_hal_adc_configure_slot(apollo3_adc_handle, cnum, &(adc_config->ADCSlotConfig));
   1840e:	1dea      	adds	r2, r5, #7
   18410:	4621      	mov	r1, r4
   18412:	6838      	ldr	r0, [r7, #0]
   18414:	f000 fa80 	bl	18918 <am_hal_adc_configure_slot>
    am_hal_adc_configure_dma(apollo3_adc_handle, &(adc_config->ADCDMAConfig));
   18418:	f105 010c 	add.w	r1, r5, #12
   1841c:	6838      	ldr	r0, [r7, #0]
   1841e:	f000 faaf 	bl	18980 <am_hal_adc_configure_dma>
    g_bADCDMAComplete = false;
   18422:	2000      	movs	r0, #0
   18424:	4b0d      	ldr	r3, [pc, #52]	; (1845c <apollo3_adc_configure_channel+0x64>)
   18426:	7018      	strb	r0, [r3, #0]
    g_bADCDMAError = false;
   18428:	4b0d      	ldr	r3, [pc, #52]	; (18460 <apollo3_adc_configure_channel+0x68>)
   1842a:	7018      	strb	r0, [r3, #0]
    dev->ad_chans[cnum].c_cnum = cnum;
   1842c:	6b72      	ldr	r2, [r6, #52]	; 0x34
   1842e:	eb04 0144 	add.w	r1, r4, r4, lsl #1
   18432:	004f      	lsls	r7, r1, #1
   18434:	eb02 0241 	add.w	r2, r2, r1, lsl #1
   18438:	7114      	strb	r4, [r2, #4]
    dev->ad_chans[cnum].c_res = adc_config->ADCSlotConfig.ePrecisionMode;
   1843a:	6b72      	ldr	r2, [r6, #52]	; 0x34
   1843c:	eb02 0241 	add.w	r2, r2, r1, lsl #1
   18440:	7a2b      	ldrb	r3, [r5, #8]
   18442:	7093      	strb	r3, [r2, #2]
    dev->ad_chans[cnum].c_refmv = adc_config->ADCConfig.eReference;
   18444:	6b73      	ldr	r3, [r6, #52]	; 0x34
   18446:	78ea      	ldrb	r2, [r5, #3]
   18448:	53da      	strh	r2, [r3, r7]
    dev->ad_chans[cnum].c_configured = 1;
   1844a:	6b73      	ldr	r3, [r6, #52]	; 0x34
   1844c:	443b      	add	r3, r7
   1844e:	2201      	movs	r2, #1
   18450:	70da      	strb	r2, [r3, #3]
}
   18452:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return OS_EINVAL;
   18454:	2002      	movs	r0, #2
}
   18456:	4770      	bx	lr
   18458:	100026a0 	.word	0x100026a0
   1845c:	100026a4 	.word	0x100026a4
   18460:	100026a5 	.word	0x100026a5

00018464 <apollo3_adc_close>:
{
   18464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   18466:	4605      	mov	r5, r0
    if (os_started()) {
   18468:	f7fc fbae 	bl	14bc8 <os_started>
   1846c:	b148      	cbz	r0, 18482 <apollo3_adc_close+0x1e>
        rc = os_mutex_pend(&dev->ad_lock, OS_TIMEOUT_NEVER);
   1846e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   18472:	f105 0024 	add.w	r0, r5, #36	; 0x24
   18476:	f7fc ff3d 	bl	152f4 <os_mutex_pend>
   1847a:	4606      	mov	r6, r0
        if (rc != OS_OK) {
   1847c:	b9a0      	cbnz	r0, 184a8 <apollo3_adc_close+0x44>
        unlock = 1;
   1847e:	2701      	movs	r7, #1
   18480:	e001      	b.n	18486 <apollo3_adc_close+0x22>
   18482:	4606      	mov	r6, r0
    int unlock = 0;
   18484:	4607      	mov	r7, r0
    am_hal_adc_deinitialize(&apollo3_adc_handle);
   18486:	4c0c      	ldr	r4, [pc, #48]	; (184b8 <apollo3_adc_close+0x54>)
   18488:	4620      	mov	r0, r4
   1848a:	f000 faed 	bl	18a68 <am_hal_adc_deinitialize>
    am_hal_adc_power_control(apollo3_adc_handle, AM_HAL_SYSCTRL_NORMALSLEEP, false);
   1848e:	2200      	movs	r2, #0
   18490:	2101      	movs	r1, #1
   18492:	6820      	ldr	r0, [r4, #0]
   18494:	f000 fbc2 	bl	18c1c <am_hal_adc_power_control>
    am_hal_adc_interrupt_disable(apollo3_adc_handle, AM_HAL_ADC_INT_DERR | AM_HAL_ADC_INT_DCMP );
   18498:	21c0      	movs	r1, #192	; 0xc0
   1849a:	6820      	ldr	r0, [r4, #0]
   1849c:	f000 fb18 	bl	18ad0 <am_hal_adc_interrupt_disable>
    am_hal_adc_disable(apollo3_adc_handle);
   184a0:	6820      	ldr	r0, [r4, #0]
   184a2:	f000 fac7 	bl	18a34 <am_hal_adc_disable>
    if (unlock) {
   184a6:	b90f      	cbnz	r7, 184ac <apollo3_adc_close+0x48>
}
   184a8:	4630      	mov	r0, r6
   184aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        os_mutex_release(&dev->ad_lock);
   184ac:	f105 0024 	add.w	r0, r5, #36	; 0x24
   184b0:	f7fc fec0 	bl	15234 <os_mutex_release>
    return rc;
   184b4:	e7f8      	b.n	184a8 <apollo3_adc_close+0x44>
   184b6:	bf00      	nop
   184b8:	100026a0 	.word	0x100026a0

000184bc <init_adc_timer>:
{
   184bc:	b508      	push	{r3, lr}
    am_hal_ctimer_config_single(3, AM_HAL_CTIMER_TIMERA,
   184be:	f240 2242 	movw	r2, #578	; 0x242
   184c2:	f64f 71ff 	movw	r1, #65535	; 0xffff
   184c6:	2003      	movs	r0, #3
   184c8:	f000 fc20 	bl	18d0c <am_hal_ctimer_config_single>
    am_hal_ctimer_int_enable(AM_HAL_CTIMER_INT_TIMERA3);
   184cc:	2040      	movs	r0, #64	; 0x40
   184ce:	f000 fd55 	bl	18f7c <am_hal_ctimer_int_enable>
    am_hal_ctimer_period_set(3, AM_HAL_CTIMER_TIMERA, 10, 5);
   184d2:	2305      	movs	r3, #5
   184d4:	220a      	movs	r2, #10
   184d6:	f64f 71ff 	movw	r1, #65535	; 0xffff
   184da:	2003      	movs	r0, #3
   184dc:	f000 fcf2 	bl	18ec4 <am_hal_ctimer_period_set>
    am_hal_ctimer_adc_trigger_enable();
   184e0:	f000 fd3a 	bl	18f58 <am_hal_ctimer_adc_trigger_enable>
    am_hal_ctimer_start(3, AM_HAL_CTIMER_TIMERA);
   184e4:	f64f 71ff 	movw	r1, #65535	; 0xffff
   184e8:	2003      	movs	r0, #3
   184ea:	f000 fc4f 	bl	18d8c <am_hal_ctimer_start>
}
   184ee:	bd08      	pop	{r3, pc}

000184f0 <apollo3_adc_open>:
{
   184f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   184f4:	4606      	mov	r6, r0
   184f6:	460c      	mov	r4, r1
   184f8:	4615      	mov	r5, r2
    if (os_started()) {
   184fa:	f7fc fb65 	bl	14bc8 <os_started>
   184fe:	b150      	cbz	r0, 18516 <apollo3_adc_open+0x26>
        rc = os_mutex_pend(&dev->ad_lock, wait);
   18500:	4621      	mov	r1, r4
   18502:	f106 0024 	add.w	r0, r6, #36	; 0x24
   18506:	f7fc fef5 	bl	152f4 <os_mutex_pend>
   1850a:	4607      	mov	r7, r0
        if (rc != OS_OK) {
   1850c:	2800      	cmp	r0, #0
   1850e:	d13e      	bne.n	1858e <apollo3_adc_open+0x9e>
        unlock = 1;
   18510:	f04f 0801 	mov.w	r8, #1
   18514:	e001      	b.n	1851a <apollo3_adc_open+0x2a>
   18516:	4607      	mov	r7, r0
    int unlock = 0;
   18518:	4680      	mov	r8, r0
    am_hal_adc_initialize(0, &apollo3_adc_handle);
   1851a:	4c21      	ldr	r4, [pc, #132]	; (185a0 <apollo3_adc_open+0xb0>)
   1851c:	4621      	mov	r1, r4
   1851e:	2000      	movs	r0, #0
   18520:	f000 f960 	bl	187e4 <am_hal_adc_initialize>
    am_hal_adc_power_control(apollo3_adc_handle, AM_HAL_SYSCTRL_WAKE, false);
   18524:	2200      	movs	r2, #0
   18526:	4611      	mov	r1, r2
   18528:	6820      	ldr	r0, [r4, #0]
   1852a:	f000 fb77 	bl	18c1c <am_hal_adc_power_control>
    am_hal_adc_configure(apollo3_adc_handle, &(adc_config->ADCConfig));
   1852e:	4629      	mov	r1, r5
   18530:	6820      	ldr	r0, [r4, #0]
   18532:	f000 f9b9 	bl	188a8 <am_hal_adc_configure>
    for (int slot = 0; slot < dev->ad_chan_count; slot++) {
   18536:	2400      	movs	r4, #0
   18538:	e006      	b.n	18548 <apollo3_adc_open+0x58>
        am_hal_adc_configure_slot(apollo3_adc_handle, slot, &(adc_config->ADCSlotConfig));
   1853a:	1dea      	adds	r2, r5, #7
   1853c:	4621      	mov	r1, r4
   1853e:	4b18      	ldr	r3, [pc, #96]	; (185a0 <apollo3_adc_open+0xb0>)
   18540:	6818      	ldr	r0, [r3, #0]
   18542:	f000 f9e9 	bl	18918 <am_hal_adc_configure_slot>
    for (int slot = 0; slot < dev->ad_chan_count; slot++) {
   18546:	3401      	adds	r4, #1
   18548:	6bb3      	ldr	r3, [r6, #56]	; 0x38
   1854a:	42a3      	cmp	r3, r4
   1854c:	dcf5      	bgt.n	1853a <apollo3_adc_open+0x4a>
    am_hal_adc_configure_dma(apollo3_adc_handle, &(adc_config->ADCDMAConfig));
   1854e:	4c14      	ldr	r4, [pc, #80]	; (185a0 <apollo3_adc_open+0xb0>)
   18550:	f105 010c 	add.w	r1, r5, #12
   18554:	6820      	ldr	r0, [r4, #0]
   18556:	f000 fa13 	bl	18980 <am_hal_adc_configure_dma>
    g_bADCDMAComplete = false;
   1855a:	2300      	movs	r3, #0
   1855c:	4a11      	ldr	r2, [pc, #68]	; (185a4 <apollo3_adc_open+0xb4>)
   1855e:	7013      	strb	r3, [r2, #0]
    g_bADCDMAError = false;
   18560:	4a11      	ldr	r2, [pc, #68]	; (185a8 <apollo3_adc_open+0xb8>)
   18562:	7013      	strb	r3, [r2, #0]
    am_hal_adc_interrupt_enable(apollo3_adc_handle, AM_HAL_ADC_INT_DERR | AM_HAL_ADC_INT_DCMP );
   18564:	21c0      	movs	r1, #192	; 0xc0
   18566:	6820      	ldr	r0, [r4, #0]
   18568:	f000 fa9a 	bl	18aa0 <am_hal_adc_interrupt_enable>
    am_hal_adc_enable(apollo3_adc_handle);
   1856c:	6820      	ldr	r0, [r4, #0]
   1856e:	f000 fa41 	bl	189f4 <am_hal_adc_enable>
    init_adc_timer();
   18572:	f7ff ffa3 	bl	184bc <init_adc_timer>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   18576:	4b0d      	ldr	r3, [pc, #52]	; (185ac <apollo3_adc_open+0xbc>)
   18578:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   1857c:	601a      	str	r2, [r3, #0]
    am_hal_interrupt_master_enable();
   1857e:	f7fc fa57 	bl	14a30 <am_hal_interrupt_master_enable>
    am_hal_adc_sw_trigger(apollo3_adc_handle);
   18582:	6820      	ldr	r0, [r4, #0]
   18584:	f000 fb36 	bl	18bf4 <am_hal_adc_sw_trigger>
    if (unlock) {
   18588:	f1b8 0f00 	cmp.w	r8, #0
   1858c:	d102      	bne.n	18594 <apollo3_adc_open+0xa4>
}
   1858e:	4638      	mov	r0, r7
   18590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        os_mutex_release(&dev->ad_lock);
   18594:	f106 0024 	add.w	r0, r6, #36	; 0x24
   18598:	f7fc fe4c 	bl	15234 <os_mutex_release>
    return rc;
   1859c:	e7f7      	b.n	1858e <apollo3_adc_open+0x9e>
   1859e:	bf00      	nop
   185a0:	100026a0 	.word	0x100026a0
   185a4:	100026a4 	.word	0x100026a4
   185a8:	100026a5 	.word	0x100026a5
   185ac:	e000e100 	.word	0xe000e100

000185b0 <apollo3_adc_dev_init>:
 * initialization callback.  This sets up an apollo3 adc device, so
 * that subsequent lookups to this device allow us to manipulate it.
 */
int
apollo3_adc_dev_init(struct os_dev *odev, void *arg)
{
   185b0:	b538      	push	{r3, r4, r5, lr}
   185b2:	4604      	mov	r4, r0
   185b4:	460d      	mov	r5, r1
    struct adc_dev *dev;
    dev = (struct adc_dev *) odev;

    os_mutex_init(&dev->ad_lock);
   185b6:	3024      	adds	r0, #36	; 0x24
   185b8:	f7fc fe32 	bl	15220 <os_mutex_init>

    dev->ad_chans = (void *) apollo3_adc_chans;
   185bc:	4b08      	ldr	r3, [pc, #32]	; (185e0 <apollo3_adc_dev_init+0x30>)
   185be:	6363      	str	r3, [r4, #52]	; 0x34
    dev->ad_chan_count = AM_HAL_ADC_MAX_SLOTS;
   185c0:	2308      	movs	r3, #8
   185c2:	63a3      	str	r3, [r4, #56]	; 0x38
    dev->ad_dev.od_init_arg = (struct adc_cfg *) arg;
   185c4:	6165      	str	r5, [r4, #20]

    OS_DEV_SETHANDLERS(odev, apollo3_adc_open, apollo3_adc_close);
   185c6:	4b07      	ldr	r3, [pc, #28]	; (185e4 <apollo3_adc_dev_init+0x34>)
   185c8:	6023      	str	r3, [r4, #0]
   185ca:	4b07      	ldr	r3, [pc, #28]	; (185e8 <apollo3_adc_dev_init+0x38>)
   185cc:	60e3      	str	r3, [r4, #12]
    dev->ad_funcs = &apollo3_adc_funcs;
   185ce:	4b07      	ldr	r3, [pc, #28]	; (185ec <apollo3_adc_dev_init+0x3c>)
   185d0:	6323      	str	r3, [r4, #48]	; 0x30
  uint32_t vectors = (uint32_t )SCB->VTOR;
   185d2:	4b07      	ldr	r3, [pc, #28]	; (185f0 <apollo3_adc_dev_init+0x40>)
   185d4:	689b      	ldr	r3, [r3, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
   185d6:	4a07      	ldr	r2, [pc, #28]	; (185f4 <apollo3_adc_dev_init+0x44>)
   185d8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#else
    NVIC_SetVector(ADC_IRQn, (uint32_t) apollo3_irq_handler);
#endif

    return 0;
}
   185dc:	2000      	movs	r0, #0
   185de:	bd38      	pop	{r3, r4, r5, pc}
   185e0:	10002670 	.word	0x10002670
   185e4:	000184f1 	.word	0x000184f1
   185e8:	00018465 	.word	0x00018465
   185ec:	0001bb2c 	.word	0x0001bb2c
   185f0:	e000ed00 	.word	0xe000ed00
   185f4:	00018181 	.word	0x00018181

000185f8 <uart_hal_blocking_tx>:
    hal_uart_start_rx(uart_hal_dev_get_id(dev));
}

static void
uart_hal_blocking_tx(struct uart_dev *dev, uint8_t byte)
{
   185f8:	b508      	push	{r3, lr}
    assert(dev->ud_priv);
   185fa:	6b80      	ldr	r0, [r0, #56]	; 0x38
   185fc:	b118      	cbz	r0, 18606 <uart_hal_blocking_tx+0xe>

    hal_uart_blocking_tx(uart_hal_dev_get_id(dev), byte);
   185fe:	3801      	subs	r0, #1
   18600:	f001 fb80 	bl	19d04 <hal_uart_blocking_tx>
}
   18604:	bd08      	pop	{r3, pc}
    assert(dev->ud_priv);
   18606:	f7fc f811 	bl	1462c <hal_debugger_connected>
   1860a:	b100      	cbz	r0, 1860e <uart_hal_blocking_tx+0x16>
   1860c:	be01      	bkpt	0x0001
   1860e:	2300      	movs	r3, #0
   18610:	461a      	mov	r2, r3
   18612:	4619      	mov	r1, r3
   18614:	4618      	mov	r0, r3
   18616:	f7fc fa17 	bl	14a48 <__assert_func>

0001861a <uart_hal_start_rx>:
{
   1861a:	b508      	push	{r3, lr}
    assert(dev->ud_priv);
   1861c:	6b80      	ldr	r0, [r0, #56]	; 0x38
   1861e:	b118      	cbz	r0, 18628 <uart_hal_start_rx+0xe>
    hal_uart_start_rx(uart_hal_dev_get_id(dev));
   18620:	3801      	subs	r0, #1
   18622:	f001 fb3b 	bl	19c9c <hal_uart_start_rx>
}
   18626:	bd08      	pop	{r3, pc}
    assert(dev->ud_priv);
   18628:	f7fc f800 	bl	1462c <hal_debugger_connected>
   1862c:	b100      	cbz	r0, 18630 <uart_hal_start_rx+0x16>
   1862e:	be01      	bkpt	0x0001
   18630:	2300      	movs	r3, #0
   18632:	461a      	mov	r2, r3
   18634:	4619      	mov	r1, r3
   18636:	4618      	mov	r0, r3
   18638:	f7fc fa06 	bl	14a48 <__assert_func>

0001863c <uart_hal_start_tx>:
{
   1863c:	b508      	push	{r3, lr}
    assert(dev->ud_priv);
   1863e:	6b80      	ldr	r0, [r0, #56]	; 0x38
   18640:	b118      	cbz	r0, 1864a <uart_hal_start_tx+0xe>
    hal_uart_start_tx(uart_hal_dev_get_id(dev));
   18642:	3801      	subs	r0, #1
   18644:	f001 fad8 	bl	19bf8 <hal_uart_start_tx>
}
   18648:	bd08      	pop	{r3, pc}
    assert(dev->ud_priv);
   1864a:	f7fb ffef 	bl	1462c <hal_debugger_connected>
   1864e:	b100      	cbz	r0, 18652 <uart_hal_start_tx+0x16>
   18650:	be01      	bkpt	0x0001
   18652:	2300      	movs	r3, #0
   18654:	461a      	mov	r2, r3
   18656:	4619      	mov	r1, r3
   18658:	4618      	mov	r0, r3
   1865a:	f7fc f9f5 	bl	14a48 <__assert_func>

0001865e <uart_hal_resume>:
    return OS_OK;
}

static int
uart_hal_resume(struct os_dev *odev)
{
   1865e:	b510      	push	{r4, lr}
   18660:	b082      	sub	sp, #8
    return (intptr_t)(dev->ud_priv) - 1;
   18662:	6b84      	ldr	r4, [r0, #56]	; 0x38
    struct uart_conf_port *ucp = &dev->ud_conf_port;
    int rc;

    rc = hal_uart_config(uart_hal_dev_get_id(dev), ucp->uc_speed,
                         ucp->uc_databits, ucp->uc_stopbits,
                         (enum hal_uart_parity)ucp->uc_parity,
   18664:	f890 3036 	ldrb.w	r3, [r0, #54]	; 0x36
                         (enum hal_uart_flow_ctl)ucp->uc_flow_ctl);
   18668:	f890 2037 	ldrb.w	r2, [r0, #55]	; 0x37
    rc = hal_uart_config(uart_hal_dev_get_id(dev), ucp->uc_speed,
   1866c:	9201      	str	r2, [sp, #4]
   1866e:	9300      	str	r3, [sp, #0]
   18670:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
   18674:	f890 2034 	ldrb.w	r2, [r0, #52]	; 0x34
   18678:	6b01      	ldr	r1, [r0, #48]	; 0x30
   1867a:	1e60      	subs	r0, r4, #1
   1867c:	f001 fbd4 	bl	19e28 <hal_uart_config>
    if (rc) {
   18680:	b908      	cbnz	r0, 18686 <uart_hal_resume+0x28>
        return OS_EINVAL;
    }

    return OS_OK;
}
   18682:	b002      	add	sp, #8
   18684:	bd10      	pop	{r4, pc}
        return OS_EINVAL;
   18686:	2002      	movs	r0, #2
   18688:	e7fb      	b.n	18682 <uart_hal_resume+0x24>

0001868a <uart_hal_suspend>:
{
   1868a:	b570      	push	{r4, r5, r6, lr}
   1868c:	4606      	mov	r6, r0
   1868e:	460c      	mov	r4, r1
   18690:	4615      	mov	r5, r2
    if (OS_TIME_TICK_GT(suspend_at, os_time_get()) || !force) {
   18692:	f7fd f941 	bl	15918 <os_time_get>
   18696:	1a24      	subs	r4, r4, r0
   18698:	2c00      	cmp	r4, #0
   1869a:	dc06      	bgt.n	186aa <uart_hal_suspend+0x20>
   1869c:	b13d      	cbz	r5, 186ae <uart_hal_suspend+0x24>
    return (intptr_t)(dev->ud_priv) - 1;
   1869e:	6bb0      	ldr	r0, [r6, #56]	; 0x38
    rc = hal_uart_close(uart_hal_dev_get_id(dev));
   186a0:	3801      	subs	r0, #1
   186a2:	f001 fc5b 	bl	19f5c <hal_uart_close>
    if (rc) {
   186a6:	b920      	cbnz	r0, 186b2 <uart_hal_suspend+0x28>
}
   186a8:	bd70      	pop	{r4, r5, r6, pc}
        return OS_EINVAL;
   186aa:	2002      	movs	r0, #2
   186ac:	e7fc      	b.n	186a8 <uart_hal_suspend+0x1e>
   186ae:	2002      	movs	r0, #2
   186b0:	e7fa      	b.n	186a8 <uart_hal_suspend+0x1e>
        return OS_EINVAL;
   186b2:	2002      	movs	r0, #2
   186b4:	e7f8      	b.n	186a8 <uart_hal_suspend+0x1e>

000186b6 <uart_hal_close>:
{
   186b6:	b508      	push	{r3, lr}
    return (intptr_t)(dev->ud_priv) - 1;
   186b8:	6b80      	ldr	r0, [r0, #56]	; 0x38
    rc = hal_uart_close(uart_hal_dev_get_id(dev));
   186ba:	3801      	subs	r0, #1
   186bc:	f001 fc4e 	bl	19f5c <hal_uart_close>
    if (rc) {
   186c0:	b900      	cbnz	r0, 186c4 <uart_hal_close+0xe>
}
   186c2:	bd08      	pop	{r3, pc}
        return OS_EINVAL;
   186c4:	2002      	movs	r0, #2
   186c6:	e7fc      	b.n	186c2 <uart_hal_close+0xc>

000186c8 <uart_hal_open>:
{
   186c8:	b550      	push	{r4, r6, lr}
   186ca:	b083      	sub	sp, #12
   186cc:	4606      	mov	r6, r0
    assert(dev->ud_priv);
   186ce:	6b80      	ldr	r0, [r0, #56]	; 0x38
   186d0:	2800      	cmp	r0, #0
   186d2:	d02b      	beq.n	1872c <uart_hal_open+0x64>
   186d4:	4614      	mov	r4, r2
    if (!uc) {
   186d6:	2a00      	cmp	r2, #0
   186d8:	d032      	beq.n	18740 <uart_hal_open+0x78>
    if (odev->od_flags & OS_DEV_F_STATUS_OPEN) {
   186da:	7ef3      	ldrb	r3, [r6, #27]
   186dc:	f013 0f02 	tst.w	r3, #2
   186e0:	d130      	bne.n	18744 <uart_hal_open+0x7c>
    dev->ud_conf_port.uc_databits = uc->uc_databits;
   186e2:	7913      	ldrb	r3, [r2, #4]
   186e4:	f886 3034 	strb.w	r3, [r6, #52]	; 0x34
    dev->ud_conf_port.uc_flow_ctl = uc->uc_flow_ctl;
   186e8:	79d3      	ldrb	r3, [r2, #7]
   186ea:	f886 3037 	strb.w	r3, [r6, #55]	; 0x37
    dev->ud_conf_port.uc_parity = uc->uc_parity;
   186ee:	7993      	ldrb	r3, [r2, #6]
   186f0:	f886 3036 	strb.w	r3, [r6, #54]	; 0x36
    dev->ud_conf_port.uc_speed = uc->uc_speed;
   186f4:	6813      	ldr	r3, [r2, #0]
   186f6:	6333      	str	r3, [r6, #48]	; 0x30
    dev->ud_conf_port.uc_stopbits = uc->uc_stopbits;
   186f8:	7953      	ldrb	r3, [r2, #5]
   186fa:	f886 3035 	strb.w	r3, [r6, #53]	; 0x35
    rc = hal_uart_init_cbs(uart_hal_dev_get_id(dev), uc->uc_tx_char, uc->uc_tx_done,
   186fe:	6953      	ldr	r3, [r2, #20]
   18700:	9300      	str	r3, [sp, #0]
   18702:	68d3      	ldr	r3, [r2, #12]
   18704:	6912      	ldr	r2, [r2, #16]
   18706:	68a1      	ldr	r1, [r4, #8]
   18708:	3801      	subs	r0, #1
   1870a:	f001 fa55 	bl	19bb8 <hal_uart_init_cbs>
    if (rc) {
   1870e:	b9e0      	cbnz	r0, 1874a <uart_hal_open+0x82>
    return (intptr_t)(dev->ud_priv) - 1;
   18710:	6bb0      	ldr	r0, [r6, #56]	; 0x38
      uc->uc_stopbits, (enum hal_uart_parity)uc->uc_parity, (enum hal_uart_flow_ctl)uc->uc_flow_ctl);
   18712:	79a3      	ldrb	r3, [r4, #6]
   18714:	79e2      	ldrb	r2, [r4, #7]
    rc = hal_uart_config(uart_hal_dev_get_id(dev), uc->uc_speed, uc->uc_databits,
   18716:	9201      	str	r2, [sp, #4]
   18718:	9300      	str	r3, [sp, #0]
   1871a:	7963      	ldrb	r3, [r4, #5]
   1871c:	7922      	ldrb	r2, [r4, #4]
   1871e:	6821      	ldr	r1, [r4, #0]
   18720:	3801      	subs	r0, #1
   18722:	f001 fb81 	bl	19e28 <hal_uart_config>
    if (rc) {
   18726:	b170      	cbz	r0, 18746 <uart_hal_open+0x7e>
        return OS_EINVAL;
   18728:	2002      	movs	r0, #2
   1872a:	e00c      	b.n	18746 <uart_hal_open+0x7e>
    assert(dev->ud_priv);
   1872c:	f7fb ff7e 	bl	1462c <hal_debugger_connected>
   18730:	b100      	cbz	r0, 18734 <uart_hal_open+0x6c>
   18732:	be01      	bkpt	0x0001
   18734:	2300      	movs	r3, #0
   18736:	461a      	mov	r2, r3
   18738:	4619      	mov	r1, r3
   1873a:	4618      	mov	r0, r3
   1873c:	f7fc f984 	bl	14a48 <__assert_func>
        return OS_EINVAL;
   18740:	2002      	movs	r0, #2
   18742:	e000      	b.n	18746 <uart_hal_open+0x7e>
        return OS_EBUSY;
   18744:	200b      	movs	r0, #11
}
   18746:	b003      	add	sp, #12
   18748:	bd50      	pop	{r4, r6, pc}
        return OS_EINVAL;
   1874a:	2002      	movs	r0, #2
   1874c:	e7fb      	b.n	18746 <uart_hal_open+0x7e>
	...

00018750 <uart_hal_init>:
/*
 * Arg points to BSP specific UART configuration.
 */
int
uart_hal_init(struct os_dev *odev, void *arg)
{
   18750:	b570      	push	{r4, r5, r6, lr}
   18752:	4604      	mov	r4, r0
   18754:	460e      	mov	r6, r1
    struct uart_dev *dev;
    char ch;

    dev = (struct uart_dev *)odev;

    ch = odev->od_name[strlen(odev->od_name) - 1];
   18756:	69c5      	ldr	r5, [r0, #28]
   18758:	4628      	mov	r0, r5
   1875a:	f7fd fa59 	bl	15c10 <strlen>
   1875e:	3801      	subs	r0, #1
   18760:	5c28      	ldrb	r0, [r5, r0]
    if (!isdigit((unsigned char)ch)) {
   18762:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
   18766:	2b09      	cmp	r3, #9
   18768:	d816      	bhi.n	18798 <uart_hal_init+0x48>
    dev->ud_priv = (void *)((intptr_t)(id + 1));
   1876a:	f1a0 032f 	sub.w	r3, r0, #47	; 0x2f
   1876e:	63a3      	str	r3, [r4, #56]	; 0x38
        return OS_EINVAL;
    }
    uart_hal_dev_set_id(dev, ch - '0');

    OS_DEV_SETHANDLERS(odev, uart_hal_open, uart_hal_close);
   18770:	4b0a      	ldr	r3, [pc, #40]	; (1879c <uart_hal_init+0x4c>)
   18772:	6023      	str	r3, [r4, #0]
   18774:	4b0a      	ldr	r3, [pc, #40]	; (187a0 <uart_hal_init+0x50>)
   18776:	60e3      	str	r3, [r4, #12]
    odev->od_handlers.od_suspend = uart_hal_suspend;
   18778:	4b0a      	ldr	r3, [pc, #40]	; (187a4 <uart_hal_init+0x54>)
   1877a:	6063      	str	r3, [r4, #4]
    odev->od_handlers.od_resume = uart_hal_resume;
   1877c:	4b0a      	ldr	r3, [pc, #40]	; (187a8 <uart_hal_init+0x58>)
   1877e:	60a3      	str	r3, [r4, #8]

    dev->ud_funcs.uf_start_tx = uart_hal_start_tx;
   18780:	4b0a      	ldr	r3, [pc, #40]	; (187ac <uart_hal_init+0x5c>)
   18782:	6263      	str	r3, [r4, #36]	; 0x24
    dev->ud_funcs.uf_start_rx = uart_hal_start_rx;
   18784:	4b0a      	ldr	r3, [pc, #40]	; (187b0 <uart_hal_init+0x60>)
   18786:	62a3      	str	r3, [r4, #40]	; 0x28
    dev->ud_funcs.uf_blocking_tx = uart_hal_blocking_tx;
   18788:	4b0a      	ldr	r3, [pc, #40]	; (187b4 <uart_hal_init+0x64>)
   1878a:	62e3      	str	r3, [r4, #44]	; 0x2c

    hal_uart_init(uart_hal_dev_get_id(dev), arg);
   1878c:	4631      	mov	r1, r6
   1878e:	3830      	subs	r0, #48	; 0x30
   18790:	f001 face 	bl	19d30 <hal_uart_init>

    return OS_OK;
   18794:	2000      	movs	r0, #0
}
   18796:	bd70      	pop	{r4, r5, r6, pc}
        return OS_EINVAL;
   18798:	2002      	movs	r0, #2
   1879a:	e7fc      	b.n	18796 <uart_hal_init+0x46>
   1879c:	000186c9 	.word	0x000186c9
   187a0:	000186b7 	.word	0x000186b7
   187a4:	0001868b 	.word	0x0001868b
   187a8:	0001865f 	.word	0x0001865f
   187ac:	0001863d 	.word	0x0001863d
   187b0:	0001861b 	.word	0x0001861b
   187b4:	000185f9 	.word	0x000185f9

000187b8 <hal_flash_init>:

static uint8_t protected_flash[1];

int
hal_flash_init(void)
{
   187b8:	b538      	push	{r3, r4, r5, lr}
    const struct hal_flash *hf;
    uint8_t i;
    int rc = 0;
   187ba:	2500      	movs	r5, #0
    const uint8_t max_id = MYNEWT_VAL(HAL_FLASH_MAX_DEVICE_COUNT) ? MYNEWT_VAL(HAL_FLASH_MAX_DEVICE_COUNT) : 0xFF;

    for (i = 0; i < max_id; i++) {
   187bc:	462c      	mov	r4, r5
   187be:	e001      	b.n	187c4 <hal_flash_init+0xc>
   187c0:	3401      	adds	r4, #1
   187c2:	b2e4      	uxtb	r4, r4
   187c4:	2cff      	cmp	r4, #255	; 0xff
   187c6:	d00b      	beq.n	187e0 <hal_flash_init+0x28>
        hf = hal_bsp_flash_dev(i);
   187c8:	4620      	mov	r0, r4
   187ca:	f7ff fc31 	bl	18030 <hal_bsp_flash_dev>
        if (!hf) {
   187ce:	b138      	cbz	r0, 187e0 <hal_flash_init+0x28>
                break;
            } else {
                continue;
            }
        }
        if (hf->hf_itf->hff_init(hf)) {
   187d0:	6802      	ldr	r2, [r0, #0]
   187d2:	6952      	ldr	r2, [r2, #20]
   187d4:	4790      	blx	r2
   187d6:	2800      	cmp	r0, #0
   187d8:	d0f2      	beq.n	187c0 <hal_flash_init+0x8>
            rc = SYS_EIO;
   187da:	f06f 0504 	mvn.w	r5, #4
   187de:	e7ef      	b.n	187c0 <hal_flash_init+0x8>
        }
    }
    return rc;
}
   187e0:	4628      	mov	r0, r5
   187e2:	bd38      	pop	{r3, r4, r5, pc}

000187e4 <am_hal_adc_initialize>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Validate the module number
    //
    if ( ui32Module >= AM_REG_ADC_NUM_MODULES )
   187e4:	2800      	cmp	r0, #0
   187e6:	d144      	bne.n	18872 <am_hal_adc_initialize+0x8e>
{
   187e8:	b570      	push	{r4, r5, r6, lr}
   187ea:	4604      	mov	r4, r0
    }

    //
    // Check for valid arguements.
    //
    if ( !ppHandle )
   187ec:	2900      	cmp	r1, #0
   187ee:	d042      	beq.n	18876 <am_hal_adc_initialize+0x92>
    }

    //
    // Check if the handle is unallocated.
    //
    if ( g_ADCState[ui32Module].prefix.s.bInit )
   187f0:	4b23      	ldr	r3, [pc, #140]	; (18880 <am_hal_adc_initialize+0x9c>)
   187f2:	eb03 1380 	add.w	r3, r3, r0, lsl #6
   187f6:	78db      	ldrb	r3, [r3, #3]
   187f8:	f013 0f01 	tst.w	r3, #1
   187fc:	d13d      	bne.n	1887a <am_hal_adc_initialize+0x96>
#endif // AM_HAL_DISABLE_API_VALIDATION

    //
    // Initialize the handle.
    //
    g_ADCState[ui32Module].prefix.s.bInit = true;
   187fe:	4820      	ldr	r0, [pc, #128]	; (18880 <am_hal_adc_initialize+0x9c>)
   18800:	01a2      	lsls	r2, r4, #6
   18802:	eb00 1384 	add.w	r3, r0, r4, lsl #6
   18806:	78dd      	ldrb	r5, [r3, #3]
   18808:	f045 0501 	orr.w	r5, r5, #1
   1880c:	70dd      	strb	r5, [r3, #3]
    g_ADCState[ui32Module].prefix.s.magic = AM_HAL_MAGIC_ADC;
   1880e:	5885      	ldr	r5, [r0, r2]
   18810:	4e1c      	ldr	r6, [pc, #112]	; (18884 <am_hal_adc_initialize+0xa0>)
   18812:	f366 0517 	bfi	r5, r6, #0, #24
   18816:	5085      	str	r5, [r0, r2]
    g_ADCState[ui32Module].ui32Module = ui32Module;
   18818:	605c      	str	r4, [r3, #4]

    //
    // Initialize the number of slots configured.
    //
    g_ADCSlotsConfigured = 0;
   1881a:	4a1b      	ldr	r2, [pc, #108]	; (18888 <am_hal_adc_initialize+0xa4>)
   1881c:	2000      	movs	r0, #0
   1881e:	6010      	str	r0, [r2, #0]

    //
    // Return the handle.
    //
    *ppHandle = (void *)&g_ADCState[ui32Module];
   18820:	600b      	str	r3, [r1, #0]

    //
    // Before returning, grab the temperature trims.
    //
    priv_temp_trims.ui32.ui32CalibrationTemperature =
                  am_hal_flash_load_ui32((uint32_t*)AM_HAL_ADC_CALIB_TEMP_ADDR);
   18822:	481a      	ldr	r0, [pc, #104]	; (1888c <am_hal_adc_initialize+0xa8>)
   18824:	f000 fc52 	bl	190cc <am_hal_flash_load_ui32>
    priv_temp_trims.ui32.ui32CalibrationTemperature =
   18828:	4d19      	ldr	r5, [pc, #100]	; (18890 <am_hal_adc_initialize+0xac>)
   1882a:	6028      	str	r0, [r5, #0]
    priv_temp_trims.ui32.ui32CalibrationVoltage     =
                  am_hal_flash_load_ui32((uint32_t*)AM_HAL_ADC_CALIB_AMBIENT_ADDR);
   1882c:	4819      	ldr	r0, [pc, #100]	; (18894 <am_hal_adc_initialize+0xb0>)
   1882e:	f000 fc4d 	bl	190cc <am_hal_flash_load_ui32>
    priv_temp_trims.ui32.ui32CalibrationVoltage     =
   18832:	6068      	str	r0, [r5, #4]
    priv_temp_trims.ui32.ui32CalibrationOffset      =
                  am_hal_flash_load_ui32((uint32_t*)AM_HAL_ADC_CALIB_ADC_OFFSET_ADDR);
   18834:	4818      	ldr	r0, [pc, #96]	; (18898 <am_hal_adc_initialize+0xb4>)
   18836:	f000 fc49 	bl	190cc <am_hal_flash_load_ui32>
    priv_temp_trims.ui32.ui32CalibrationOffset      =
   1883a:	60a8      	str	r0, [r5, #8]

    if ( (priv_temp_trims.ui32.ui32CalibrationTemperature == 0xffffffff)    ||
   1883c:	682b      	ldr	r3, [r5, #0]
   1883e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
   18842:	d00b      	beq.n	1885c <am_hal_adc_initialize+0x78>
         (priv_temp_trims.ui32.ui32CalibrationVoltage     == 0xffffffff)    ||
   18844:	686b      	ldr	r3, [r5, #4]
    if ( (priv_temp_trims.ui32.ui32CalibrationTemperature == 0xffffffff)    ||
   18846:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
   1884a:	d007      	beq.n	1885c <am_hal_adc_initialize+0x78>
         (priv_temp_trims.ui32.ui32CalibrationVoltage     == 0xffffffff)    ||
   1884c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   18850:	d004      	beq.n	1885c <am_hal_adc_initialize+0x78>
        priv_temp_trims.flt.fCalibrationOffset      = AM_HAL_ADC_CALIB_ADC_OFFSET_DEFAULT;
        priv_temp_trims.ui32.bMeasured = false;
    }
    else
    {
        priv_temp_trims.ui32.bMeasured = true;
   18852:	4b0f      	ldr	r3, [pc, #60]	; (18890 <am_hal_adc_initialize+0xac>)
   18854:	2201      	movs	r2, #1
   18856:	731a      	strb	r2, [r3, #12]
    }

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
   18858:	4620      	mov	r0, r4
   1885a:	e009      	b.n	18870 <am_hal_adc_initialize+0x8c>
        priv_temp_trims.flt.fCalibrationTemperature = AM_HAL_ADC_CALIB_TEMP_DEFAULT;
   1885c:	4b0c      	ldr	r3, [pc, #48]	; (18890 <am_hal_adc_initialize+0xac>)
   1885e:	4a0f      	ldr	r2, [pc, #60]	; (1889c <am_hal_adc_initialize+0xb8>)
   18860:	601a      	str	r2, [r3, #0]
        priv_temp_trims.flt.fCalibrationVoltage     = AM_HAL_ADC_CALIB_AMBIENT_DEFAULT;
   18862:	4a0f      	ldr	r2, [pc, #60]	; (188a0 <am_hal_adc_initialize+0xbc>)
   18864:	605a      	str	r2, [r3, #4]
        priv_temp_trims.flt.fCalibrationOffset      = AM_HAL_ADC_CALIB_ADC_OFFSET_DEFAULT;
   18866:	4a0f      	ldr	r2, [pc, #60]	; (188a4 <am_hal_adc_initialize+0xc0>)
   18868:	609a      	str	r2, [r3, #8]
        priv_temp_trims.ui32.bMeasured = false;
   1886a:	2200      	movs	r2, #0
   1886c:	731a      	strb	r2, [r3, #12]
    return AM_HAL_STATUS_SUCCESS;
   1886e:	4620      	mov	r0, r4
}
   18870:	bd70      	pop	{r4, r5, r6, pc}
        return AM_HAL_STATUS_OUT_OF_RANGE;
   18872:	2005      	movs	r0, #5
}
   18874:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_ARG;
   18876:	2006      	movs	r0, #6
   18878:	e7fa      	b.n	18870 <am_hal_adc_initialize+0x8c>
        return AM_HAL_STATUS_INVALID_OPERATION;
   1887a:	2007      	movs	r0, #7
   1887c:	e7f8      	b.n	18870 <am_hal_adc_initialize+0x8c>
   1887e:	bf00      	nop
   18880:	100026ac 	.word	0x100026ac
   18884:	00afafaf 	.word	0x00afafaf
   18888:	100026a8 	.word	0x100026a8
   1888c:	50023840 	.word	0x50023840
   18890:	100026ec 	.word	0x100026ec
   18894:	50023844 	.word	0x50023844
   18898:	50023848 	.word	0x50023848
   1889c:	4395c000 	.word	0x4395c000
   188a0:	3f839874 	.word	0x3f839874
   188a4:	bb8c47a1 	.word	0xbb8c47a1

000188a8 <am_hal_adc_configure>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   188a8:	b368      	cbz	r0, 18906 <am_hal_adc_configure+0x5e>
   188aa:	6803      	ldr	r3, [r0, #0]
   188ac:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   188b0:	4a17      	ldr	r2, [pc, #92]	; (18910 <am_hal_adc_configure+0x68>)
   188b2:	4293      	cmp	r3, r2
   188b4:	d129      	bne.n	1890a <am_hal_adc_configure+0x62>
    ui32Config = 0;

    //
    // Set the ADC clock source.
    //
    ui32Config |= _VAL2FLD(ADC_CFG_CLKSEL, psConfig->eClock);
   188b6:	780a      	ldrb	r2, [r1, #0]
   188b8:	0612      	lsls	r2, r2, #24
   188ba:	f002 7240 	and.w	r2, r2, #50331648	; 0x3000000

    //
    // Set the ADC trigger polarity.
    //
    ui32Config |= _VAL2FLD(ADC_CFG_TRIGPOL, psConfig->ePolarity);
   188be:	784b      	ldrb	r3, [r1, #1]
   188c0:	04db      	lsls	r3, r3, #19
   188c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
   188c6:	431a      	orrs	r2, r3

    //
    // Set the ADC trigger.
    //
    ui32Config |= _VAL2FLD(ADC_CFG_TRIGSEL, psConfig->eTrigger);
   188c8:	788b      	ldrb	r3, [r1, #2]
   188ca:	041b      	lsls	r3, r3, #16
   188cc:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
   188d0:	431a      	orrs	r2, r3

    //
    // Set the ADC reference voltage.
    //
    ui32Config |= _VAL2FLD(ADC_CFG_REFSEL, psConfig->eReference);
   188d2:	78cb      	ldrb	r3, [r1, #3]
   188d4:	021b      	lsls	r3, r3, #8
   188d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
   188da:	4313      	orrs	r3, r2

    //
    // Set the Destructive FIFO read.
    //
    ui32Config |= _VAL2FLD(ADC_CFG_DFIFORDEN, 1);
   188dc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000

    //
    // Set the ADC clock mode.
    //
    ui32Config |= _VAL2FLD(ADC_CFG_CKMODE, psConfig->eClockMode);
   188e0:	790a      	ldrb	r2, [r1, #4]
   188e2:	0112      	lsls	r2, r2, #4
   188e4:	f002 0210 	and.w	r2, r2, #16
   188e8:	431a      	orrs	r2, r3

    //
    // Set the ADC low power mode.
    //
    ui32Config |= _VAL2FLD(ADC_CFG_LPMODE, psConfig->ePowerMode);
   188ea:	794b      	ldrb	r3, [r1, #5]
   188ec:	00db      	lsls	r3, r3, #3
   188ee:	f003 0308 	and.w	r3, r3, #8
   188f2:	431a      	orrs	r2, r3

    //
    // Set the ADC repetition mode.
    //
    ui32Config |= _VAL2FLD(ADC_CFG_RPTEN, psConfig->eRepeat);
   188f4:	798b      	ldrb	r3, [r1, #6]
   188f6:	009b      	lsls	r3, r3, #2
   188f8:	f003 0304 	and.w	r3, r3, #4
   188fc:	4313      	orrs	r3, r2

    //
    // Set the configuration in the ADC peripheral.
    //
    ADCn(ui32Module)->CFG = ui32Config;
   188fe:	4a05      	ldr	r2, [pc, #20]	; (18914 <am_hal_adc_configure+0x6c>)
   18900:	6013      	str	r3, [r2, #0]

    //
    // Return status.
    //
    return AM_HAL_STATUS_SUCCESS;
   18902:	2000      	movs	r0, #0
   18904:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   18906:	2002      	movs	r0, #2
   18908:	4770      	bx	lr
   1890a:	2002      	movs	r0, #2
}
   1890c:	4770      	bx	lr
   1890e:	bf00      	nop
   18910:	01afafaf 	.word	0x01afafaf
   18914:	50010000 	.word	0x50010000

00018918 <am_hal_adc_configure_slot>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18918:	b330      	cbz	r0, 18968 <am_hal_adc_configure_slot+0x50>
   1891a:	6803      	ldr	r3, [r0, #0]
   1891c:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   18920:	4814      	ldr	r0, [pc, #80]	; (18974 <am_hal_adc_configure_slot+0x5c>)
   18922:	4283      	cmp	r3, r0
   18924:	d122      	bne.n	1896c <am_hal_adc_configure_slot+0x54>
    }

    //
    // Check the slot number.
    //
    if ( ui32SlotNumber >= AM_HAL_ADC_MAX_SLOTS )
   18926:	2907      	cmp	r1, #7
   18928:	d822      	bhi.n	18970 <am_hal_adc_configure_slot+0x58>
    ui32Config = 0;

    //
    // Set the measurements to average
    //
    ui32Config |= _VAL2FLD(ADC_SL0CFG_ADSEL0, pSlotConfig->eMeasToAvg);
   1892a:	7810      	ldrb	r0, [r2, #0]
   1892c:	0600      	lsls	r0, r0, #24
   1892e:	f000 60e0 	and.w	r0, r0, #117440512	; 0x7000000

    //
    // Set the precision mode.
    //
    ui32Config |= _VAL2FLD(ADC_SL0CFG_PRMODE0, pSlotConfig->ePrecisionMode);
   18932:	7853      	ldrb	r3, [r2, #1]
   18934:	041b      	lsls	r3, r3, #16
   18936:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
   1893a:	4318      	orrs	r0, r3

    //
    // Set the channel.
    //
    ui32Config |= _VAL2FLD(ADC_SL0CFG_CHSEL0, pSlotConfig->eChannel);
   1893c:	7893      	ldrb	r3, [r2, #2]
   1893e:	021b      	lsls	r3, r3, #8
   18940:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
   18944:	4318      	orrs	r0, r3

    //
    // Enable window comparison if configured.
    //
    ui32Config |= _VAL2FLD(ADC_SL0CFG_WCEN0, pSlotConfig->bWindowCompare);
   18946:	78d3      	ldrb	r3, [r2, #3]
   18948:	005b      	lsls	r3, r3, #1
   1894a:	f003 0302 	and.w	r3, r3, #2
   1894e:	4303      	orrs	r3, r0

    //
    // Enable the slot if configured.
    //
    ui32Config |= _VAL2FLD(ADC_SL0CFG_SLEN0, pSlotConfig->bEnabled);
   18950:	7912      	ldrb	r2, [r2, #4]
   18952:	4313      	orrs	r3, r2

    //
    // Locate the correct register for this ADC slot.
    //
    ui32RegOffset = ((uint32_t)&ADCn(ui32Module)->SL0CFG) + (4 * ui32SlotNumber);
   18954:	4a08      	ldr	r2, [pc, #32]	; (18978 <am_hal_adc_configure_slot+0x60>)
   18956:	440a      	add	r2, r1
   18958:	0092      	lsls	r2, r2, #2

    //
    // Write the register with the caller's configuration value.
    //
    AM_REGVAL(ui32RegOffset) = ui32Config;
   1895a:	6013      	str	r3, [r2, #0]

    //
    // Update the nubmer of slots configured.
    //
    g_ADCSlotsConfigured++;
   1895c:	4a07      	ldr	r2, [pc, #28]	; (1897c <am_hal_adc_configure_slot+0x64>)
   1895e:	6813      	ldr	r3, [r2, #0]
   18960:	3301      	adds	r3, #1
   18962:	6013      	str	r3, [r2, #0]

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
   18964:	2000      	movs	r0, #0
   18966:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   18968:	2002      	movs	r0, #2
   1896a:	4770      	bx	lr
   1896c:	2002      	movs	r0, #2
   1896e:	4770      	bx	lr
        return AM_HAL_STATUS_OUT_OF_RANGE;
   18970:	2005      	movs	r0, #5
}
   18972:	4770      	bx	lr
   18974:	01afafaf 	.word	0x01afafaf
   18978:	14004003 	.word	0x14004003
   1897c:	100026a8 	.word	0x100026a8

00018980 <am_hal_adc_configure_dma>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18980:	b368      	cbz	r0, 189de <am_hal_adc_configure_dma+0x5e>
   18982:	6803      	ldr	r3, [r0, #0]
   18984:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   18988:	4a17      	ldr	r2, [pc, #92]	; (189e8 <am_hal_adc_configure_dma+0x68>)
   1898a:	4293      	cmp	r3, r2
   1898c:	d129      	bne.n	189e2 <am_hal_adc_configure_dma+0x62>
    ui32Config |= _VAL2FLD(ADC_DMACFG_DPWROFF, 0);      // DPWROFF not supported!

    //
    // Configure the data to be transferred.
    //
    if ( g_ADCSlotsConfigured > 1 )
   1898e:	4b17      	ldr	r3, [pc, #92]	; (189ec <am_hal_adc_configure_dma+0x6c>)
   18990:	681b      	ldr	r3, [r3, #0]
   18992:	2b01      	cmp	r3, #1
   18994:	d920      	bls.n	189d8 <am_hal_adc_configure_dma+0x58>
    {
        // Need slot number to distinguish between slot results.
        ui32Config |= _VAL2FLD(ADC_DMACFG_DMAMSK, ADC_DMACFG_DMAMSK_DIS);
   18996:	2200      	movs	r2, #0
    }

    //
    // Enable DMA Halt on Status (DMAERR or DMACPL) by default.
    //
    ui32Config |= _VAL2FLD(ADC_DMACFG_DMAHONSTAT, ADC_DMACFG_DMAHONSTAT_EN);
   18998:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000

    //
    // Configure the DMA dynamic priority handling.
    //
    ui32Config |= _VAL2FLD(ADC_DMACFG_DMADYNPRI, pDMAConfig->bDynamicPriority);
   1899c:	780b      	ldrb	r3, [r1, #0]
   1899e:	025b      	lsls	r3, r3, #9
   189a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
   189a4:	431a      	orrs	r2, r3

    //
    // Configure the DMA static priority.
    //
    ui32Config |= _VAL2FLD(ADC_DMACFG_DMAPRI, pDMAConfig->ePriority);
   189a6:	784b      	ldrb	r3, [r1, #1]
   189a8:	021b      	lsls	r3, r3, #8
   189aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
   189ae:	4313      	orrs	r3, r2

    //
    // Enable the DMA (does not start until ADC is enabled and triggered).
    //
    ui32Config |= _VAL2FLD(ADC_DMACFG_DMAEN, ADC_DMACFG_DMAEN_EN);
   189b0:	f043 0301 	orr.w	r3, r3, #1

    //
    // Set the DMA configuration.
    //
    ADCn(ui32Module)->DMACFG = ui32Config;
   189b4:	4a0e      	ldr	r2, [pc, #56]	; (189f0 <am_hal_adc_configure_dma+0x70>)
   189b6:	f8c2 3280 	str.w	r3, [r2, #640]	; 0x280

    //
    // Set the DMA transfer count.
    //
    ADCn(ui32Module)->DMATOTCOUNT_b.TOTCOUNT = pDMAConfig->ui32SampleCount;
   189ba:	8888      	ldrh	r0, [r1, #4]
   189bc:	f8d2 3288 	ldr.w	r3, [r2, #648]	; 0x288
   189c0:	f360 0391 	bfi	r3, r0, #2, #16
   189c4:	f8c2 3288 	str.w	r3, [r2, #648]	; 0x288

    //
    // Set the DMA target address.
    //
    ADCn(ui32Module)->DMATARGADDR = pDMAConfig->ui32TargetAddress;
   189c8:	688b      	ldr	r3, [r1, #8]
   189ca:	f8c2 328c 	str.w	r3, [r2, #652]	; 0x28c

    //
    // Set the DMA trigger on FIFO 75% full.
    //
    ADCn(ui32Module)->DMATRIGEN = ADC_DMATRIGEN_DFIFO75_Msk;
   189ce:	2301      	movs	r3, #1
   189d0:	f8c2 3240 	str.w	r3, [r2, #576]	; 0x240

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
   189d4:	2000      	movs	r0, #0
   189d6:	4770      	bx	lr
        ui32Config |= _VAL2FLD(ADC_DMACFG_DMAMSK, ADC_DMACFG_DMAMSK_EN);
   189d8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
   189dc:	e7dc      	b.n	18998 <am_hal_adc_configure_dma+0x18>
        return AM_HAL_STATUS_INVALID_HANDLE;
   189de:	2002      	movs	r0, #2
   189e0:	4770      	bx	lr
   189e2:	2002      	movs	r0, #2
}
   189e4:	4770      	bx	lr
   189e6:	bf00      	nop
   189e8:	01afafaf 	.word	0x01afafaf
   189ec:	100026a8 	.word	0x100026a8
   189f0:	50010000 	.word	0x50010000

000189f4 <am_hal_adc_enable>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   189f4:	b1a0      	cbz	r0, 18a20 <am_hal_adc_enable+0x2c>
   189f6:	6803      	ldr	r3, [r0, #0]
   189f8:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   189fc:	490b      	ldr	r1, [pc, #44]	; (18a2c <am_hal_adc_enable+0x38>)
   189fe:	428b      	cmp	r3, r1
   18a00:	d110      	bne.n	18a24 <am_hal_adc_enable+0x30>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    }

    if ( pADCState->prefix.s.bEnable )
   18a02:	78c3      	ldrb	r3, [r0, #3]
   18a04:	f013 0f02 	tst.w	r3, #2
   18a08:	d10e      	bne.n	18a28 <am_hal_adc_enable+0x34>
#endif // AM_HAL_DISABLE_API_VALIDATION

    //
    // Enable the ADC.
    //
    ADCn(ui32Module)->CFG_b.ADCEN = 0x1;
   18a0a:	4909      	ldr	r1, [pc, #36]	; (18a30 <am_hal_adc_enable+0x3c>)
   18a0c:	680b      	ldr	r3, [r1, #0]
   18a0e:	f043 0301 	orr.w	r3, r3, #1
   18a12:	600b      	str	r3, [r1, #0]

    //
    // Set flag to indicate module is enabled.
    //
    pADCState->prefix.s.bEnable = true;
   18a14:	78c3      	ldrb	r3, [r0, #3]
   18a16:	f043 0302 	orr.w	r3, r3, #2
   18a1a:	70c3      	strb	r3, [r0, #3]

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
   18a1c:	2000      	movs	r0, #0
   18a1e:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   18a20:	2002      	movs	r0, #2
   18a22:	4770      	bx	lr
   18a24:	2002      	movs	r0, #2
   18a26:	4770      	bx	lr
        return AM_HAL_STATUS_SUCCESS;
   18a28:	2000      	movs	r0, #0
}
   18a2a:	4770      	bx	lr
   18a2c:	01afafaf 	.word	0x01afafaf
   18a30:	50010000 	.word	0x50010000

00018a34 <am_hal_adc_disable>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18a34:	b180      	cbz	r0, 18a58 <am_hal_adc_disable+0x24>
   18a36:	6803      	ldr	r3, [r0, #0]
   18a38:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   18a3c:	4908      	ldr	r1, [pc, #32]	; (18a60 <am_hal_adc_disable+0x2c>)
   18a3e:	428b      	cmp	r3, r1
   18a40:	d10c      	bne.n	18a5c <am_hal_adc_disable+0x28>
#endif // AM_HAL_DISABLE_API_VALIDATION

    //
    // Disable the ADC.
    //
    ADCn(ui32Module)->CFG_b.ADCEN = 0x0;
   18a42:	4b08      	ldr	r3, [pc, #32]	; (18a64 <am_hal_adc_disable+0x30>)
   18a44:	6819      	ldr	r1, [r3, #0]
   18a46:	f36f 0100 	bfc	r1, #0, #1
   18a4a:	6019      	str	r1, [r3, #0]

    //
    // Set flag to indicate module is disabled.
    //
    pADCState->prefix.s.bEnable = false;
   18a4c:	78c3      	ldrb	r3, [r0, #3]
   18a4e:	f36f 0341 	bfc	r3, #1, #1
   18a52:	70c3      	strb	r3, [r0, #3]

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
   18a54:	2000      	movs	r0, #0
   18a56:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   18a58:	2002      	movs	r0, #2
   18a5a:	4770      	bx	lr
   18a5c:	2002      	movs	r0, #2
}
   18a5e:	4770      	bx	lr
   18a60:	01afafaf 	.word	0x01afafaf
   18a64:	50010000 	.word	0x50010000

00018a68 <am_hal_adc_deinitialize>:
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18a68:	b1a0      	cbz	r0, 18a94 <am_hal_adc_deinitialize+0x2c>
{
   18a6a:	b510      	push	{r4, lr}
   18a6c:	4604      	mov	r4, r0
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18a6e:	6803      	ldr	r3, [r0, #0]
   18a70:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   18a74:	4a09      	ldr	r2, [pc, #36]	; (18a9c <am_hal_adc_deinitialize+0x34>)
   18a76:	4293      	cmp	r3, r2
   18a78:	d10e      	bne.n	18a98 <am_hal_adc_deinitialize+0x30>
    if ( pADCState->prefix.s.bEnable )
   18a7a:	78c3      	ldrb	r3, [r0, #3]
   18a7c:	f013 0f02 	tst.w	r3, #2
   18a80:	d105      	bne.n	18a8e <am_hal_adc_deinitialize+0x26>
    uint32_t            status = AM_HAL_STATUS_SUCCESS;
   18a82:	2000      	movs	r0, #0
    pADCState->prefix.s.bInit = false;
   18a84:	78e3      	ldrb	r3, [r4, #3]
   18a86:	f36f 0300 	bfc	r3, #0, #1
   18a8a:	70e3      	strb	r3, [r4, #3]
}
   18a8c:	bd10      	pop	{r4, pc}
        status = am_hal_adc_disable(pHandle);
   18a8e:	f7ff ffd1 	bl	18a34 <am_hal_adc_disable>
   18a92:	e7f7      	b.n	18a84 <am_hal_adc_deinitialize+0x1c>
        return AM_HAL_STATUS_INVALID_HANDLE;
   18a94:	2002      	movs	r0, #2
}
   18a96:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   18a98:	2002      	movs	r0, #2
   18a9a:	e7f7      	b.n	18a8c <am_hal_adc_deinitialize+0x24>
   18a9c:	01afafaf 	.word	0x01afafaf

00018aa0 <am_hal_adc_interrupt_enable>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18aa0:	b168      	cbz	r0, 18abe <am_hal_adc_interrupt_enable+0x1e>
   18aa2:	6803      	ldr	r3, [r0, #0]
   18aa4:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   18aa8:	4a07      	ldr	r2, [pc, #28]	; (18ac8 <am_hal_adc_interrupt_enable+0x28>)
   18aaa:	4293      	cmp	r3, r2
   18aac:	d109      	bne.n	18ac2 <am_hal_adc_interrupt_enable+0x22>
#endif // AM_HAL_DISABLE_API_VALIDATION

    //
    // Enable the interrupts.
    //
    ADCn(ui32Module)->INTEN |= ui32IntMask;
   18aae:	4a07      	ldr	r2, [pc, #28]	; (18acc <am_hal_adc_interrupt_enable+0x2c>)
   18ab0:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
   18ab4:	4319      	orrs	r1, r3
   18ab6:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
   18aba:	2000      	movs	r0, #0
   18abc:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   18abe:	2002      	movs	r0, #2
   18ac0:	4770      	bx	lr
   18ac2:	2002      	movs	r0, #2
}
   18ac4:	4770      	bx	lr
   18ac6:	bf00      	nop
   18ac8:	01afafaf 	.word	0x01afafaf
   18acc:	50010000 	.word	0x50010000

00018ad0 <am_hal_adc_interrupt_disable>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18ad0:	b170      	cbz	r0, 18af0 <am_hal_adc_interrupt_disable+0x20>
   18ad2:	6803      	ldr	r3, [r0, #0]
   18ad4:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   18ad8:	4a07      	ldr	r2, [pc, #28]	; (18af8 <am_hal_adc_interrupt_disable+0x28>)
   18ada:	4293      	cmp	r3, r2
   18adc:	d10a      	bne.n	18af4 <am_hal_adc_interrupt_disable+0x24>
#endif // AM_HAL_DISABLE_API_VALIDATION

    //
    // Disable the interrupts.
    //
    ADCn(ui32Module)->INTEN &= ~ui32IntMask;
   18ade:	4a07      	ldr	r2, [pc, #28]	; (18afc <am_hal_adc_interrupt_disable+0x2c>)
   18ae0:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
   18ae4:	ea23 0101 	bic.w	r1, r3, r1
   18ae8:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
   18aec:	2000      	movs	r0, #0
   18aee:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   18af0:	2002      	movs	r0, #2
   18af2:	4770      	bx	lr
   18af4:	2002      	movs	r0, #2
}
   18af6:	4770      	bx	lr
   18af8:	01afafaf 	.word	0x01afafaf
   18afc:	50010000 	.word	0x50010000

00018b00 <am_hal_adc_interrupt_status>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18b00:	b1a8      	cbz	r0, 18b2e <am_hal_adc_interrupt_status+0x2e>
   18b02:	6803      	ldr	r3, [r0, #0]
   18b04:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   18b08:	480b      	ldr	r0, [pc, #44]	; (18b38 <am_hal_adc_interrupt_status+0x38>)
   18b0a:	4283      	cmp	r3, r0
   18b0c:	d111      	bne.n	18b32 <am_hal_adc_interrupt_status+0x32>
#endif // AM_HAL_DISABLE_API_VALIDATION

    //
    // if requested, only return the interrupts that are enabled.
    //
    if ( bEnabledOnly )
   18b0e:	b142      	cbz	r2, 18b22 <am_hal_adc_interrupt_status+0x22>
    {
        uint32_t ui32RetVal = ADCn(ui32Module)->INTSTAT;
   18b10:	4a0a      	ldr	r2, [pc, #40]	; (18b3c <am_hal_adc_interrupt_status+0x3c>)
   18b12:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
        *pui32Status = ADCn(ui32Module)->INTEN & ui32RetVal;
   18b16:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
   18b1a:	4003      	ands	r3, r0
   18b1c:	600b      	str	r3, [r1, #0]
    }

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
   18b1e:	2000      	movs	r0, #0
   18b20:	4770      	bx	lr
        *pui32Status = ADCn(ui32Module)->INTSTAT;
   18b22:	4b06      	ldr	r3, [pc, #24]	; (18b3c <am_hal_adc_interrupt_status+0x3c>)
   18b24:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
   18b28:	600b      	str	r3, [r1, #0]
    return AM_HAL_STATUS_SUCCESS;
   18b2a:	2000      	movs	r0, #0
   18b2c:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   18b2e:	2002      	movs	r0, #2
   18b30:	4770      	bx	lr
   18b32:	2002      	movs	r0, #2
}
   18b34:	4770      	bx	lr
   18b36:	bf00      	nop
   18b38:	01afafaf 	.word	0x01afafaf
   18b3c:	50010000 	.word	0x50010000

00018b40 <am_hal_adc_interrupt_clear>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18b40:	b150      	cbz	r0, 18b58 <am_hal_adc_interrupt_clear+0x18>
   18b42:	6803      	ldr	r3, [r0, #0]
   18b44:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   18b48:	4a05      	ldr	r2, [pc, #20]	; (18b60 <am_hal_adc_interrupt_clear+0x20>)
   18b4a:	4293      	cmp	r3, r2
   18b4c:	d106      	bne.n	18b5c <am_hal_adc_interrupt_clear+0x1c>
#endif // AM_HAL_DISABLE_API_VALIDATION

    //
    // Clear the interrupts.
    //
    ADCn(ui32Module)->INTCLR = ui32IntMask;
   18b4e:	4b05      	ldr	r3, [pc, #20]	; (18b64 <am_hal_adc_interrupt_clear+0x24>)
   18b50:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
   18b54:	2000      	movs	r0, #0
   18b56:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   18b58:	2002      	movs	r0, #2
   18b5a:	4770      	bx	lr
   18b5c:	2002      	movs	r0, #2
}
   18b5e:	4770      	bx	lr
   18b60:	01afafaf 	.word	0x01afafaf
   18b64:	50010000 	.word	0x50010000

00018b68 <am_hal_adc_samples_read>:
//*****************************************************************************
uint32_t am_hal_adc_samples_read(void *pHandle, bool bFullSample,
                                 uint32_t *pui32InSampleBuffer,
                                 uint32_t *pui32InOutNumberSamples,
                                 am_hal_adc_sample_t *pui32OutBuffer)
{
   18b68:	b470      	push	{r4, r5, r6}
   18b6a:	9c03      	ldr	r4, [sp, #12]
    uint32_t      ui32Sample;
    uint32_t      ui32RequestedSamples = *pui32InOutNumberSamples;
   18b6c:	681e      	ldr	r6, [r3, #0]

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18b6e:	2800      	cmp	r0, #0
   18b70:	d035      	beq.n	18bde <am_hal_adc_samples_read+0x76>
   18b72:	6800      	ldr	r0, [r0, #0]
   18b74:	f020 407e 	bic.w	r0, r0, #4261412864	; 0xfe000000
   18b78:	4d1c      	ldr	r5, [pc, #112]	; (18bec <am_hal_adc_samples_read+0x84>)
   18b7a:	42a8      	cmp	r0, r5
   18b7c:	d131      	bne.n	18be2 <am_hal_adc_samples_read+0x7a>
    }

    //
    // Check the output sample buffer pointer.
    //
    if ( NULL == pui32OutBuffer )
   18b7e:	b394      	cbz	r4, 18be6 <am_hal_adc_samples_read+0x7e>
        return AM_HAL_STATUS_INVALID_ARG;
    }
#endif // AM_HAL_DISABLE_API_VALIDATION


    *pui32InOutNumberSamples = 0;
   18b80:	2000      	movs	r0, #0
   18b82:	6018      	str	r0, [r3, #0]

    //
    // Check if we are reading directly from FIFO or DMA SRAM buffer.
    //
    if ( NULL == pui32InSampleBuffer )
   18b84:	b1fa      	cbz	r2, 18bc6 <am_hal_adc_samples_read+0x5e>
        //
        // Process the samples from the provided sample buffer
        //
        do
        {
            pui32OutBuffer->ui32Slot   = AM_HAL_ADC_FIFO_SLOT(*pui32InSampleBuffer);
   18b86:	6811      	ldr	r1, [r2, #0]
   18b88:	f3c1 7102 	ubfx	r1, r1, #28, #3
   18b8c:	6061      	str	r1, [r4, #4]
            pui32OutBuffer->ui32Sample = AM_HAL_ADC_FIFO_SAMPLE(*pui32InSampleBuffer);
   18b8e:	f852 1b04 	ldr.w	r1, [r2], #4
   18b92:	f3c1 118d 	ubfx	r1, r1, #6, #14
   18b96:	f844 1b08 	str.w	r1, [r4], #8
            pui32InSampleBuffer++;
            pui32OutBuffer++;
            (*pui32InOutNumberSamples)++;
   18b9a:	6819      	ldr	r1, [r3, #0]
   18b9c:	3101      	adds	r1, #1
   18b9e:	6019      	str	r1, [r3, #0]
        } while (*pui32InOutNumberSamples < ui32RequestedSamples);
   18ba0:	42b1      	cmp	r1, r6
   18ba2:	d3f0      	bcc.n	18b86 <am_hal_adc_samples_read+0x1e>
    }

    //
    // Return FIFO valid bits.
    //
    return AM_HAL_STATUS_SUCCESS;
   18ba4:	2000      	movs	r0, #0
}
   18ba6:	bc70      	pop	{r4, r5, r6}
   18ba8:	4770      	bx	lr
                                         AM_HAL_ADC_FIFO_FULL_SAMPLE(ui32Sample) :
   18baa:	f3c2 108d 	ubfx	r0, r2, #6, #14
            pui32OutBuffer->ui32Sample = bFullSample                             ?
   18bae:	f844 0b08 	str.w	r0, [r4], #8
            (*pui32InOutNumberSamples)++;
   18bb2:	681d      	ldr	r5, [r3, #0]
   18bb4:	3501      	adds	r5, #1
   18bb6:	601d      	str	r5, [r3, #0]
        } while ((AM_HAL_ADC_FIFO_COUNT(ui32Sample) > 0) &&
   18bb8:	f3c2 5007 	ubfx	r0, r2, #20, #8
                 (*pui32InOutNumberSamples < ui32RequestedSamples));
   18bbc:	f012 6f7f 	tst.w	r2, #267386880	; 0xff00000
   18bc0:	d0f1      	beq.n	18ba6 <am_hal_adc_samples_read+0x3e>
        } while ((AM_HAL_ADC_FIFO_COUNT(ui32Sample) > 0) &&
   18bc2:	42b5      	cmp	r5, r6
   18bc4:	d209      	bcs.n	18bda <am_hal_adc_samples_read+0x72>
            ui32Sample = ADCn(ui32Module)->FIFOPR;
   18bc6:	4a0a      	ldr	r2, [pc, #40]	; (18bf0 <am_hal_adc_samples_read+0x88>)
   18bc8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
            pui32OutBuffer->ui32Slot   = AM_HAL_ADC_FIFO_SLOT(ui32Sample);
   18bca:	f3c2 7002 	ubfx	r0, r2, #28, #3
   18bce:	6060      	str	r0, [r4, #4]
                                         AM_HAL_ADC_FIFO_FULL_SAMPLE(ui32Sample) :
   18bd0:	2900      	cmp	r1, #0
   18bd2:	d0ea      	beq.n	18baa <am_hal_adc_samples_read+0x42>
   18bd4:	f3c2 0013 	ubfx	r0, r2, #0, #20
   18bd8:	e7e9      	b.n	18bae <am_hal_adc_samples_read+0x46>
    return AM_HAL_STATUS_SUCCESS;
   18bda:	2000      	movs	r0, #0
   18bdc:	e7e3      	b.n	18ba6 <am_hal_adc_samples_read+0x3e>
        return AM_HAL_STATUS_INVALID_HANDLE;
   18bde:	2002      	movs	r0, #2
   18be0:	e7e1      	b.n	18ba6 <am_hal_adc_samples_read+0x3e>
   18be2:	2002      	movs	r0, #2
   18be4:	e7df      	b.n	18ba6 <am_hal_adc_samples_read+0x3e>
        return AM_HAL_STATUS_INVALID_ARG;
   18be6:	2006      	movs	r0, #6
   18be8:	e7dd      	b.n	18ba6 <am_hal_adc_samples_read+0x3e>
   18bea:	bf00      	nop
   18bec:	01afafaf 	.word	0x01afafaf
   18bf0:	50010000 	.word	0x50010000

00018bf4 <am_hal_adc_sw_trigger>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18bf4:	b150      	cbz	r0, 18c0c <am_hal_adc_sw_trigger+0x18>
   18bf6:	6803      	ldr	r3, [r0, #0]
   18bf8:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   18bfc:	4a05      	ldr	r2, [pc, #20]	; (18c14 <am_hal_adc_sw_trigger+0x20>)
   18bfe:	4293      	cmp	r3, r2
   18c00:	d106      	bne.n	18c10 <am_hal_adc_sw_trigger+0x1c>
#endif // AM_HAL_DISABLE_API_VALIDATION

    //
    // Write to the Software trigger register in the ADC.
    //
    ADCn(ui32Module)->SWT = 0x37;
   18c02:	4b05      	ldr	r3, [pc, #20]	; (18c18 <am_hal_adc_sw_trigger+0x24>)
   18c04:	2237      	movs	r2, #55	; 0x37
   18c06:	609a      	str	r2, [r3, #8]

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
   18c08:	2000      	movs	r0, #0
   18c0a:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   18c0c:	2002      	movs	r0, #2
   18c0e:	4770      	bx	lr
   18c10:	2002      	movs	r0, #2
}
   18c12:	4770      	bx	lr
   18c14:	01afafaf 	.word	0x01afafaf
   18c18:	50010000 	.word	0x50010000

00018c1c <am_hal_adc_power_control>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Check the handle.
    //
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18c1c:	2800      	cmp	r0, #0
   18c1e:	d053      	beq.n	18cc8 <am_hal_adc_power_control+0xac>
{
   18c20:	b538      	push	{r3, r4, r5, lr}
   18c22:	4615      	mov	r5, r2
   18c24:	4604      	mov	r4, r0
    if ( !AM_HAL_ADC_CHK_HANDLE(pHandle) )
   18c26:	6803      	ldr	r3, [r0, #0]
   18c28:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   18c2c:	4a2b      	ldr	r2, [pc, #172]	; (18cdc <am_hal_adc_power_control+0xc0>)
   18c2e:	4293      	cmp	r3, r2
   18c30:	d14c      	bne.n	18ccc <am_hal_adc_power_control+0xb0>
#endif // AM_HAL_DISABLE_API_VALIDATION

    //
    // Decode the requested power state and update MSPI operation accordingly.
    //
    switch (ePowerState)
   18c32:	b329      	cbz	r1, 18c80 <am_hal_adc_power_control+0x64>
   18c34:	3901      	subs	r1, #1
   18c36:	b2c9      	uxtb	r1, r1
   18c38:	2901      	cmp	r1, #1
   18c3a:	d849      	bhi.n	18cd0 <am_hal_adc_power_control+0xb4>
            }
            break;

        case AM_HAL_SYSCTRL_NORMALSLEEP:
        case AM_HAL_SYSCTRL_DEEPSLEEP:
            if ( bRetainState )
   18c3c:	b1dd      	cbz	r5, 18c76 <am_hal_adc_power_control+0x5a>
            {
                pADCState->registerState.regSL0CFG  = ADCn(ui32Module)->SL0CFG;
   18c3e:	4b28      	ldr	r3, [pc, #160]	; (18ce0 <am_hal_adc_power_control+0xc4>)
   18c40:	68da      	ldr	r2, [r3, #12]
   18c42:	6142      	str	r2, [r0, #20]
                pADCState->registerState.regSL1CFG  = ADCn(ui32Module)->SL1CFG;
   18c44:	691a      	ldr	r2, [r3, #16]
   18c46:	6182      	str	r2, [r0, #24]
                pADCState->registerState.regSL2CFG  = ADCn(ui32Module)->SL2CFG;
   18c48:	695a      	ldr	r2, [r3, #20]
   18c4a:	61c2      	str	r2, [r0, #28]
                pADCState->registerState.regSL3CFG  = ADCn(ui32Module)->SL3CFG;
   18c4c:	699a      	ldr	r2, [r3, #24]
   18c4e:	6202      	str	r2, [r0, #32]
                pADCState->registerState.regSL4CFG  = ADCn(ui32Module)->SL4CFG;
   18c50:	69da      	ldr	r2, [r3, #28]
   18c52:	6242      	str	r2, [r0, #36]	; 0x24
                pADCState->registerState.regSL5CFG  = ADCn(ui32Module)->SL5CFG;
   18c54:	6a1a      	ldr	r2, [r3, #32]
   18c56:	6282      	str	r2, [r0, #40]	; 0x28
                pADCState->registerState.regSL6CFG  = ADCn(ui32Module)->SL6CFG;
   18c58:	6a5a      	ldr	r2, [r3, #36]	; 0x24
   18c5a:	62c2      	str	r2, [r0, #44]	; 0x2c
                pADCState->registerState.regSL7CFG  = ADCn(ui32Module)->SL7CFG;
   18c5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   18c5e:	6302      	str	r2, [r0, #48]	; 0x30
                pADCState->registerState.regWULIM   = ADCn(ui32Module)->WULIM;
   18c60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   18c62:	6342      	str	r2, [r0, #52]	; 0x34
                pADCState->registerState.regWLLIM   = ADCn(ui32Module)->WLLIM;
   18c64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   18c66:	6382      	str	r2, [r0, #56]	; 0x38
                pADCState->registerState.regINTEN   = ADCn(ui32Module)->INTEN;
   18c68:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
   18c6c:	63c2      	str	r2, [r0, #60]	; 0x3c
                pADCState->registerState.regCFG     = ADCn(ui32Module)->CFG;
   18c6e:	681b      	ldr	r3, [r3, #0]
   18c70:	6103      	str	r3, [r0, #16]

                pADCState->registerState.bValid     = true;
   18c72:	2301      	movs	r3, #1
   18c74:	7303      	strb	r3, [r0, #12]
            }

            //
            // Disable the ADC power domain.
            //
            am_hal_pwrctrl_periph_disable(AM_HAL_PWRCTRL_PERIPH_ADC);
   18c76:	200a      	movs	r0, #10
   18c78:	f000 fac2 	bl	19200 <am_hal_pwrctrl_periph_disable>
    }

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
   18c7c:	2000      	movs	r0, #0
            break;
   18c7e:	e026      	b.n	18cce <am_hal_adc_power_control+0xb2>
            if ( bRetainState  &&  !pADCState->registerState.bValid )
   18c80:	b10d      	cbz	r5, 18c86 <am_hal_adc_power_control+0x6a>
   18c82:	7b03      	ldrb	r3, [r0, #12]
   18c84:	b333      	cbz	r3, 18cd4 <am_hal_adc_power_control+0xb8>
            am_hal_pwrctrl_periph_enable(AM_HAL_PWRCTRL_PERIPH_ADC);
   18c86:	200a      	movs	r0, #10
   18c88:	f000 fa72 	bl	19170 <am_hal_pwrctrl_periph_enable>
            if ( bRetainState )
   18c8c:	b325      	cbz	r5, 18cd8 <am_hal_adc_power_control+0xbc>
                ADCn(ui32Module)->SL0CFG = pADCState->registerState.regSL0CFG;
   18c8e:	6962      	ldr	r2, [r4, #20]
   18c90:	4b13      	ldr	r3, [pc, #76]	; (18ce0 <am_hal_adc_power_control+0xc4>)
   18c92:	60da      	str	r2, [r3, #12]
                ADCn(ui32Module)->SL1CFG = pADCState->registerState.regSL1CFG;
   18c94:	69a2      	ldr	r2, [r4, #24]
   18c96:	611a      	str	r2, [r3, #16]
                ADCn(ui32Module)->SL2CFG = pADCState->registerState.regSL2CFG;
   18c98:	69e2      	ldr	r2, [r4, #28]
   18c9a:	615a      	str	r2, [r3, #20]
                ADCn(ui32Module)->SL3CFG = pADCState->registerState.regSL3CFG;
   18c9c:	6a22      	ldr	r2, [r4, #32]
   18c9e:	619a      	str	r2, [r3, #24]
                ADCn(ui32Module)->SL4CFG = pADCState->registerState.regSL4CFG;
   18ca0:	6a62      	ldr	r2, [r4, #36]	; 0x24
   18ca2:	61da      	str	r2, [r3, #28]
                ADCn(ui32Module)->SL5CFG = pADCState->registerState.regSL5CFG;
   18ca4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
   18ca6:	621a      	str	r2, [r3, #32]
                ADCn(ui32Module)->SL6CFG = pADCState->registerState.regSL6CFG;
   18ca8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   18caa:	625a      	str	r2, [r3, #36]	; 0x24
                ADCn(ui32Module)->SL7CFG = pADCState->registerState.regSL7CFG;
   18cac:	6b22      	ldr	r2, [r4, #48]	; 0x30
   18cae:	629a      	str	r2, [r3, #40]	; 0x28
                ADCn(ui32Module)->WULIM  = pADCState->registerState.regWULIM;
   18cb0:	6b62      	ldr	r2, [r4, #52]	; 0x34
   18cb2:	62da      	str	r2, [r3, #44]	; 0x2c
                ADCn(ui32Module)->WLLIM  = pADCState->registerState.regWLLIM;
   18cb4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   18cb6:	631a      	str	r2, [r3, #48]	; 0x30
                ADCn(ui32Module)->INTEN  = pADCState->registerState.regINTEN;
   18cb8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
   18cba:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
                ADCn(ui32Module)->CFG    = pADCState->registerState.regCFG;
   18cbe:	6922      	ldr	r2, [r4, #16]
   18cc0:	601a      	str	r2, [r3, #0]
                pADCState->registerState.bValid     = false;
   18cc2:	2000      	movs	r0, #0
   18cc4:	7320      	strb	r0, [r4, #12]
   18cc6:	e002      	b.n	18cce <am_hal_adc_power_control+0xb2>
        return AM_HAL_STATUS_INVALID_HANDLE;
   18cc8:	2002      	movs	r0, #2
}
   18cca:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   18ccc:	2002      	movs	r0, #2
}
   18cce:	bd38      	pop	{r3, r4, r5, pc}
    switch (ePowerState)
   18cd0:	2006      	movs	r0, #6
   18cd2:	e7fc      	b.n	18cce <am_hal_adc_power_control+0xb2>
                return AM_HAL_STATUS_INVALID_OPERATION;
   18cd4:	2007      	movs	r0, #7
   18cd6:	e7fa      	b.n	18cce <am_hal_adc_power_control+0xb2>
    return AM_HAL_STATUS_SUCCESS;
   18cd8:	2000      	movs	r0, #0
   18cda:	e7f8      	b.n	18cce <am_hal_adc_power_control+0xb2>
   18cdc:	01afafaf 	.word	0x01afafaf
   18ce0:	50010000 	.word	0x50010000

00018ce4 <ctimer_clr>:
// the CLR bit at that time.
//
//*****************************************************************************
static void
ctimer_clr(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
   18ce4:	b570      	push	{r4, r5, r6, lr}
   18ce6:	b082      	sub	sp, #8
   18ce8:	460c      	mov	r4, r1
    //
    // Find the address of the correct control register and set the CLR bit
    // for the timer segment in that control register.
    //
    volatile uint32_t *pui32ConfigReg =
        (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
   18cea:	0145      	lsls	r5, r0, #5
   18cec:	4e06      	ldr	r6, [pc, #24]	; (18d08 <ctimer_clr+0x24>)

    AM_CRITICAL_BEGIN
   18cee:	f7fb fea3 	bl	14a38 <am_hal_interrupt_master_disable>
   18cf2:	9001      	str	r0, [sp, #4]
    AM_REGVAL(pui32ConfigReg) |= (ui32TimerSegment &
   18cf4:	59a9      	ldr	r1, [r5, r6]
   18cf6:	f004 2408 	and.w	r4, r4, #134219776	; 0x8000800
   18cfa:	430c      	orrs	r4, r1
   18cfc:	51ac      	str	r4, [r5, r6]
                                  (CTIMER_CTRL0_TMRA0CLR_Msk |
                                   CTIMER_CTRL0_TMRB0CLR_Msk));
    AM_CRITICAL_END
   18cfe:	9801      	ldr	r0, [sp, #4]
   18d00:	f7fb fe9e 	bl	14a40 <am_hal_interrupt_master_set>

} // ctimer_clr()
   18d04:	b002      	add	sp, #8
   18d06:	bd70      	pop	{r4, r5, r6, pc}
   18d08:	4000800c 	.word	0x4000800c

00018d0c <am_hal_ctimer_config_single>:
//*****************************************************************************
void
am_hal_ctimer_config_single(uint32_t ui32TimerNumber,
                            uint32_t ui32TimerSegment,
                            uint32_t ui32ConfigVal)
{
   18d0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   18d10:	b082      	sub	sp, #8
   18d12:	4606      	mov	r6, r0
   18d14:	460c      	mov	r4, r1
   18d16:	4615      	mov	r5, r2

    //
    // Make sure the timer is completely initialized on configuration by
    // setting the CLR bit.
    //
    ctimer_clr(ui32TimerNumber, ui32TimerSegment);
   18d18:	f7ff ffe4 	bl	18ce4 <ctimer_clr>

    //
    // Find the correct register to write based on the timer number.
    //
    pui32ConfigReg = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
   18d1c:	ea4f 1846 	mov.w	r8, r6, lsl #5
   18d20:	4f18      	ldr	r7, [pc, #96]	; (18d84 <am_hal_ctimer_config_single+0x78>)

    //
    // Begin critical section while config registers are read and modified.
    //
    AM_CRITICAL_BEGIN
   18d22:	f7fb fe89 	bl	14a38 <am_hal_interrupt_master_disable>
   18d26:	9001      	str	r0, [sp, #4]
    uint32_t ui32WriteVal;

    //
    // Save the value that's already in the register.
    //
    ui32WriteVal = AM_REGVAL(pui32ConfigReg);
   18d28:	f858 3007 	ldr.w	r3, [r8, r7]

    //
    // If we're working with TIMERB, we need to shift our configuration value
    // up by 16 bits.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
   18d2c:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
   18d30:	d017      	beq.n	18d62 <am_hal_ctimer_config_single+0x56>

    //
    // Replace part of the saved register value with the configuration value
    // from the caller.
    //
    ui32WriteVal = (ui32WriteVal & ~(ui32TimerSegment)) | ui32ConfigVal;
   18d32:	ea23 0304 	bic.w	r3, r3, r4
   18d36:	432b      	orrs	r3, r5

    //
    // If we're configuring both timers, we need to set the "link" bit.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_BOTH )
   18d38:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
   18d3c:	d013      	beq.n	18d66 <am_hal_ctimer_config_single+0x5a>
    }

    //
    // Write our completed configuration value.
    //
    AM_REGVAL(pui32ConfigReg) = ui32WriteVal;
   18d3e:	f848 3007 	str.w	r3, [r8, r7]

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   18d42:	9801      	ldr	r0, [sp, #4]
   18d44:	f7fb fe7c 	bl	14a40 <am_hal_interrupt_master_set>

    //
    // Save the clock source for this timer.
    //
    switch ( ui32TimerSegment )
   18d48:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
   18d4c:	d010      	beq.n	18d70 <am_hal_ctimer_config_single+0x64>
   18d4e:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
   18d52:	d015      	beq.n	18d80 <am_hal_ctimer_config_single+0x74>
   18d54:	f64f 73ff 	movw	r3, #65535	; 0xffff
   18d58:	429c      	cmp	r4, r3
   18d5a:	d007      	beq.n	18d6c <am_hal_ctimer_config_single+0x60>
    //
    // Save the clock source for this timer/segment.
    //
    g_ui8ClkSrc[ui32TimerNumber][ui32Seg] = (uint8_t)ui32ClkSrc;

} // am_hal_ctimer_config_single()
   18d5c:	b002      	add	sp, #8
   18d5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        ui32ConfigVal = ((ui32ConfigVal & 0xFFFF) << 16);
   18d62:	042d      	lsls	r5, r5, #16
   18d64:	e7e5      	b.n	18d32 <am_hal_ctimer_config_single+0x26>
        ui32WriteVal |= AM_HAL_CTIMER_LINK;
   18d66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   18d6a:	e7e8      	b.n	18d3e <am_hal_ctimer_config_single+0x32>
    switch ( ui32TimerSegment )
   18d6c:	2300      	movs	r3, #0
   18d6e:	e000      	b.n	18d72 <am_hal_ctimer_config_single+0x66>
            ui32Seg = 1;
   18d70:	2301      	movs	r3, #1
    g_ui8ClkSrc[ui32TimerNumber][ui32Seg] = (uint8_t)ui32ClkSrc;
   18d72:	f3c5 0544 	ubfx	r5, r5, #1, #5
   18d76:	4804      	ldr	r0, [pc, #16]	; (18d88 <am_hal_ctimer_config_single+0x7c>)
   18d78:	eb00 0646 	add.w	r6, r0, r6, lsl #1
   18d7c:	54f5      	strb	r5, [r6, r3]
   18d7e:	e7ed      	b.n	18d5c <am_hal_ctimer_config_single+0x50>
    switch ( ui32TimerSegment )
   18d80:	2300      	movs	r3, #0
   18d82:	e7f6      	b.n	18d72 <am_hal_ctimer_config_single+0x66>
   18d84:	4000800c 	.word	0x4000800c
   18d88:	1000014c 	.word	0x1000014c

00018d8c <am_hal_ctimer_start>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_start(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
   18d8c:	b5f0      	push	{r4, r5, r6, r7, lr}
   18d8e:	b083      	sub	sp, #12
   18d90:	4605      	mov	r5, r0
   18d92:	460c      	mov	r4, r1
    volatile uint32_t *pui32ConfigReg;

    //
    // Find the correct control register.
    //
    pui32ConfigReg = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
   18d94:	0147      	lsls	r7, r0, #5
   18d96:	4e10      	ldr	r6, [pc, #64]	; (18dd8 <am_hal_ctimer_start+0x4c>)

    //
    // Begin critical section while config registers are read and modified.
    //
    AM_CRITICAL_BEGIN
   18d98:	f7fb fe4e 	bl	14a38 <am_hal_interrupt_master_disable>
   18d9c:	9001      	str	r0, [sp, #4]

    //
    // Read the current value.
    //
    uint32_t ui32ConfigVal = *pui32ConfigReg;
   18d9e:	59bb      	ldr	r3, [r7, r6]

    //
    // Clear out the "clear" bit.
    //
    ui32ConfigVal &= ~(ui32TimerSegment & (CTIMER_CTRL0_TMRA0CLR_Msk |
   18da0:	f004 2208 	and.w	r2, r4, #134219776	; 0x8000800
   18da4:	ea23 0202 	bic.w	r2, r3, r2
                                           CTIMER_CTRL0_TMRB0CLR_Msk));

    //
    // Set the "enable bit"
    //
    ui32ConfigVal |= (ui32TimerSegment & (CTIMER_CTRL0_TMRA0EN_Msk |
   18da8:	f004 1301 	and.w	r3, r4, #65537	; 0x10001
   18dac:	4313      	orrs	r3, r2
                                          CTIMER_CTRL0_TMRB0EN_Msk));

    //
    // While we already have the CTRL reg, get and save the CLKSRC.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
   18dae:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
   18db2:	d00c      	beq.n	18dce <am_hal_ctimer_start+0x42>
        ui32ClkSrc = _FLD2VAL(CTIMER_CTRL0_TMRB0CLK, ui32ConfigVal);
    }
    else
    {
        ui32Seg = 0;
        ui32ClkSrc = _FLD2VAL(CTIMER_CTRL0_TMRA0CLK, ui32ConfigVal);
   18db4:	f3c3 0144 	ubfx	r1, r3, #1, #5
        ui32Seg = 0;
   18db8:	2200      	movs	r2, #0
    }

    //
    // Save the clock source for this timer/segment.
    //
    g_ui8ClkSrc[ui32TimerNumber][ui32Seg] = ui32ClkSrc;
   18dba:	4808      	ldr	r0, [pc, #32]	; (18ddc <am_hal_ctimer_start+0x50>)
   18dbc:	eb00 0545 	add.w	r5, r0, r5, lsl #1
   18dc0:	54a9      	strb	r1, [r5, r2]

    //
    // Write the configuration to start the timer.
    //
    AM_REGVAL(pui32ConfigReg) = ui32ConfigVal;
   18dc2:	51bb      	str	r3, [r7, r6]

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   18dc4:	9801      	ldr	r0, [sp, #4]
   18dc6:	f7fb fe3b 	bl	14a40 <am_hal_interrupt_master_set>

} // am_hal_ctimer_start()
   18dca:	b003      	add	sp, #12
   18dcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
        ui32ClkSrc = _FLD2VAL(CTIMER_CTRL0_TMRB0CLK, ui32ConfigVal);
   18dce:	f3c3 4144 	ubfx	r1, r3, #17, #5
        ui32Seg = 1;
   18dd2:	2201      	movs	r2, #1
   18dd4:	e7f1      	b.n	18dba <am_hal_ctimer_start+0x2e>
   18dd6:	bf00      	nop
   18dd8:	4000800c 	.word	0x4000800c
   18ddc:	1000014c 	.word	0x1000014c

00018de0 <am_hal_ctimer_stop>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_stop(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
   18de0:	b570      	push	{r4, r5, r6, lr}
   18de2:	b082      	sub	sp, #8
   18de4:	460c      	mov	r4, r1
    volatile uint32_t *pui32ConfigReg;

    //
    // Find the correct control register.
    //
    pui32ConfigReg = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
   18de6:	0145      	lsls	r5, r0, #5
   18de8:	4e07      	ldr	r6, [pc, #28]	; (18e08 <am_hal_ctimer_stop+0x28>)

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
   18dea:	f7fb fe25 	bl	14a38 <am_hal_interrupt_master_disable>
   18dee:	9001      	str	r0, [sp, #4]

    //
    // Clear the "enable" bit
    //
    AM_REGVAL(pui32ConfigReg) &= ~(ui32TimerSegment &
   18df0:	59a9      	ldr	r1, [r5, r6]
   18df2:	f004 1401 	and.w	r4, r4, #65537	; 0x10001
   18df6:	ea21 0404 	bic.w	r4, r1, r4
   18dfa:	51ac      	str	r4, [r5, r6]
                                    CTIMER_CTRL0_TMRB0EN_Msk));

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   18dfc:	9801      	ldr	r0, [sp, #4]
   18dfe:	f7fb fe1f 	bl	14a40 <am_hal_interrupt_master_set>

} // am_hal_ctimer_stop()
   18e02:	b002      	add	sp, #8
   18e04:	bd70      	pop	{r4, r5, r6, pc}
   18e06:	bf00      	nop
   18e08:	4000800c 	.word	0x4000800c

00018e0c <am_hal_ctimer_clear>:
//!
//
//*****************************************************************************
void
am_hal_ctimer_clear(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
   18e0c:	b570      	push	{r4, r5, r6, lr}
   18e0e:	b082      	sub	sp, #8
   18e10:	460c      	mov	r4, r1
    volatile uint32_t *pui32ConfigReg;

    //
    // Find the correct control register.
    //
    pui32ConfigReg = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
   18e12:	0145      	lsls	r5, r0, #5
   18e14:	4e06      	ldr	r6, [pc, #24]	; (18e30 <am_hal_ctimer_clear+0x24>)

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
   18e16:	f7fb fe0f 	bl	14a38 <am_hal_interrupt_master_disable>
   18e1a:	9001      	str	r0, [sp, #4]

    //
    // Set the "clear" bit
    //
    AM_REGVAL(pui32ConfigReg) |= (ui32TimerSegment &
   18e1c:	59a9      	ldr	r1, [r5, r6]
   18e1e:	f004 2408 	and.w	r4, r4, #134219776	; 0x8000800
   18e22:	430c      	orrs	r4, r1
   18e24:	51ac      	str	r4, [r5, r6]
                                   CTIMER_CTRL0_TMRB0CLR_Msk));

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   18e26:	9801      	ldr	r0, [sp, #4]
   18e28:	f7fb fe0a 	bl	14a40 <am_hal_interrupt_master_set>

} // am_hal_ctimer_clear()
   18e2c:	b002      	add	sp, #8
   18e2e:	bd70      	pop	{r4, r5, r6, pc}
   18e30:	4000800c 	.word	0x4000800c

00018e34 <am_hal_ctimer_read>:
//! @return Current timer value.
//
//*****************************************************************************
uint32_t
am_hal_ctimer_read(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
   18e34:	b530      	push	{r4, r5, lr}
   18e36:	b085      	sub	sp, #20
   18e38:	4602      	mov	r2, r0
   18e3a:	460c      	mov	r4, r1
    uint32_t ui32Values[3];

    //
    // Determine the timer segment.
    //
    ui32Seg = ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB ) ? 1 : 0;
   18e3c:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
   18e40:	bf14      	ite	ne
   18e42:	2100      	movne	r1, #0
   18e44:	2101      	moveq	r1, #1

    //
    // Get the address of the register for this timer.
    //
    ui32TmrAddr = g_ui32TMRAddrTbl[ui32TimerNumber];
   18e46:	4b1c      	ldr	r3, [pc, #112]	; (18eb8 <am_hal_ctimer_read+0x84>)
   18e48:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

    //
    // Get the clock source for this timer.
    //
    ui8ClkSrc = g_ui8ClkSrc[ui32TimerNumber][ui32Seg];
   18e4c:	4b1b      	ldr	r3, [pc, #108]	; (18ebc <am_hal_ctimer_read+0x88>)
   18e4e:	eb03 0342 	add.w	r3, r3, r2, lsl #1
   18e52:	5c5b      	ldrb	r3, [r3, r1]

    if ( ui8ClkSrc == 0xFF )
   18e54:	2bff      	cmp	r3, #255	; 0xff
   18e56:	d018      	beq.n	18e8a <am_hal_ctimer_read+0x56>
    }

    //
    // Based on the source clock, mask off bits not needed for the comparison.
    //
    ui32ClkMsk = g_ui8TmrClkSrcMask[ui8ClkSrc & _FLD2VAL(CTIMER_CTRL0_TMRA0CLK, 0xFFFFFFFF)];
   18e58:	f003 031f 	and.w	r3, r3, #31
   18e5c:	4a18      	ldr	r2, [pc, #96]	; (18ec0 <am_hal_ctimer_read+0x8c>)
   18e5e:	5cd3      	ldrb	r3, [r2, r3]

    if ( ui32ClkMsk != 0 )
   18e60:	b30b      	cbz	r3, 18ea6 <am_hal_ctimer_read+0x72>
    {
        if ( am_hal_burst_mode_status() == AM_HAL_BURST_MODE )
   18e62:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
   18e66:	6b52      	ldr	r2, [r2, #52]	; 0x34
   18e68:	f012 0f04 	tst.w	r2, #4
   18e6c:	d002      	beq.n	18e74 <am_hal_ctimer_read+0x40>
        {
            //
            // In burst mode, extend the mask by 1 bit.
            //
            ui32ClkMsk <<= 1;
   18e6e:	005b      	lsls	r3, r3, #1
            ui32ClkMsk |= 0x1;
   18e70:	f043 0301 	orr.w	r3, r3, #1
        }

        //
        // Invert the mask so that the unneeded bits can be masked off.
        //
        ui32ClkMsk = ~ui32ClkMsk;
   18e74:	43dd      	mvns	r5, r3

        //
        // Read the register into ui32Values[].
        //
        am_hal_triple_read(ui32TmrAddr, ui32Values);
   18e76:	a901      	add	r1, sp, #4
   18e78:	f000 f92e 	bl	190d8 <am_hal_triple_read>
        //
        // Now determine which of the three values is the correct value.
        // If the first 2 match, then the values are both correct and we're done.
        // Otherwise, the third value is taken to be the correct value.
        //
        if ( (ui32Values[0] & ui32ClkMsk)  == (ui32Values[1] & ui32ClkMsk) )
   18e7c:	9802      	ldr	r0, [sp, #8]
   18e7e:	9b01      	ldr	r3, [sp, #4]
   18e80:	4043      	eors	r3, r0
   18e82:	422b      	tst	r3, r5
   18e84:	d010      	beq.n	18ea8 <am_hal_ctimer_read+0x74>
            //
            ui32RetVal = ui32Values[1];
        }
        else
        {
            ui32RetVal = ui32Values[2];
   18e86:	9803      	ldr	r0, [sp, #12]
   18e88:	e00e      	b.n	18ea8 <am_hal_ctimer_read+0x74>
        ui32Ctrl = AM_REGVAL(ui32TmrAddr + 0xC);
   18e8a:	68c3      	ldr	r3, [r0, #12]
        if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
   18e8c:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
   18e90:	d006      	beq.n	18ea0 <am_hal_ctimer_read+0x6c>
            ui8ClkSrc = _FLD2VAL(CTIMER_CTRL0_TMRA0CLK, ui32Ctrl);
   18e92:	f3c3 0344 	ubfx	r3, r3, #1, #5
        g_ui8ClkSrc[ui32TimerNumber][ui32Seg] = ui8ClkSrc;
   18e96:	4d09      	ldr	r5, [pc, #36]	; (18ebc <am_hal_ctimer_read+0x88>)
   18e98:	eb05 0242 	add.w	r2, r5, r2, lsl #1
   18e9c:	5453      	strb	r3, [r2, r1]
   18e9e:	e7db      	b.n	18e58 <am_hal_ctimer_read+0x24>
            ui8ClkSrc = _FLD2VAL(CTIMER_CTRL0_TMRB0CLK, ui32Ctrl);
   18ea0:	f3c3 4344 	ubfx	r3, r3, #17, #5
   18ea4:	e7f7      	b.n	18e96 <am_hal_ctimer_read+0x62>
    else
    {
        //
        // No need for the workaround.  Just read and return the register.
        //
        ui32RetVal = AM_REGVAL(ui32TmrAddr);
   18ea6:	6800      	ldr	r0, [r0, #0]
    }

    //
    // Get the correct return value
    //
    ui32RetVal &= ui32TimerSegment;
   18ea8:	4020      	ands	r0, r4

    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
   18eaa:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
   18eae:	d001      	beq.n	18eb4 <am_hal_ctimer_read+0x80>
        ui32RetVal >>= 16;
    }

    return ui32RetVal;

} // am_hal_ctimer_read()
   18eb0:	b005      	add	sp, #20
   18eb2:	bd30      	pop	{r4, r5, pc}
        ui32RetVal >>= 16;
   18eb4:	0c00      	lsrs	r0, r0, #16
    return ui32RetVal;
   18eb6:	e7fb      	b.n	18eb0 <am_hal_ctimer_read+0x7c>
   18eb8:	0001bb48 	.word	0x0001bb48
   18ebc:	1000014c 	.word	0x1000014c
   18ec0:	0001bb68 	.word	0x0001bb68

00018ec4 <am_hal_ctimer_period_set>:
//
//*****************************************************************************
void
am_hal_ctimer_period_set(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment,
                         uint32_t ui32Period, uint32_t ui32OnTime)
{
   18ec4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   18ec8:	b083      	sub	sp, #12
   18eca:	460d      	mov	r5, r1
   18ecc:	4614      	mov	r4, r2
   18ece:	461f      	mov	r7, r3

    //
    // Find the correct control register to pull the function select field
    // from.
    //
    pui32ControlReg = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
   18ed0:	0146      	lsls	r6, r0, #5

    //
    // Find the correct compare registers to write.
    //
    pui32CompareRegA = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CMPRA0);
   18ed2:	f8df 807c 	ldr.w	r8, [pc, #124]	; 18f50 <am_hal_ctimer_period_set+0x8c>

    pui32CompareRegB = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CMPRB0);
   18ed6:	f8df 907c 	ldr.w	r9, [pc, #124]	; 18f54 <am_hal_ctimer_period_set+0x90>

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
   18eda:	f7fb fdad 	bl	14a38 <am_hal_interrupt_master_disable>
   18ede:	9001      	str	r0, [sp, #4]

    //
    // Extract the timer mode from the register based on the ui32TimerSegment
    // selected by the user.
    //
    ui32Mode = *pui32ControlReg;
   18ee0:	4b1a      	ldr	r3, [pc, #104]	; (18f4c <am_hal_ctimer_period_set+0x88>)
   18ee2:	58f2      	ldr	r2, [r6, r3]
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
   18ee4:	f515 3f80 	cmn.w	r5, #65536	; 0x10000
   18ee8:	d007      	beq.n	18efa <am_hal_ctimer_period_set+0x36>
    }

    //
    // Mask to get to the bits we're interested in.
    //
    ui32Mode = ui32Mode & CTIMER_CTRL0_TMRA0FN_Msk;
   18eea:	f402 72e0 	and.w	r2, r2, #448	; 0x1c0

    //
    // If the mode is a PWM mode, we'll need to calculate the correct CMPR0 and
    // CMPR1 values here.
    //
    if (ui32Mode == AM_HAL_CTIMER_FN_PWM_ONCE   ||
   18eee:	2a80      	cmp	r2, #128	; 0x80
   18ef0:	d005      	beq.n	18efe <am_hal_ctimer_period_set+0x3a>
   18ef2:	2ac0      	cmp	r2, #192	; 0xc0
   18ef4:	d003      	beq.n	18efe <am_hal_ctimer_period_set+0x3a>
        ui32Comp1 = ui32Period;
    }
    else
    {
        ui32Comp0 = ui32Period;
        ui32Comp1 = 0;
   18ef6:	2300      	movs	r3, #0
   18ef8:	e003      	b.n	18f02 <am_hal_ctimer_period_set+0x3e>
        ui32Mode = ui32Mode >> 16;
   18efa:	0c12      	lsrs	r2, r2, #16
   18efc:	e7f5      	b.n	18eea <am_hal_ctimer_period_set+0x26>
        ui32Comp1 = ui32Period;
   18efe:	4623      	mov	r3, r4
        ui32Comp0 = ui32Period - ui32OnTime;
   18f00:	1be4      	subs	r4, r4, r7

    //
    // Based on the timer segment argument, write the calculated Compare 0 and
    // Compare 1 values to the correct halves of the correct registers.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERA )
   18f02:	f64f 72ff 	movw	r2, #65535	; 0xffff
   18f06:	4295      	cmp	r5, r2
   18f08:	d013      	beq.n	18f32 <am_hal_ctimer_period_set+0x6e>
        // For timer A, write the values to the TIMERA compare register.
        //
        *pui32CompareRegA = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
                             _VAL2FLD(CTIMER_CMPRA0_CMPR1A0, ui32Comp1));
    }
    else if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
   18f0a:	f515 3f80 	cmn.w	r5, #65536	; 0x10000
   18f0e:	d016      	beq.n	18f3e <am_hal_ctimer_period_set+0x7a>
        //
        // For the linked case, write the lower halves of the values to the
        // TIMERA compare register, and the upper halves to the TIMERB compare
        // register.
        //
        *pui32CompareRegA = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
   18f10:	b2a2      	uxth	r2, r4
   18f12:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
   18f16:	f846 2008 	str.w	r2, [r6, r8]
                             _VAL2FLD(CTIMER_CMPRA0_CMPR1A0, ui32Comp1));

        *pui32CompareRegB = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0 >> 16) |
                             _VAL2FLD(CTIMER_CMPRA0_CMPR1A0, ui32Comp1 >> 16));
   18f1a:	0c1b      	lsrs	r3, r3, #16
   18f1c:	041b      	lsls	r3, r3, #16
        *pui32CompareRegB = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0 >> 16) |
   18f1e:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
   18f22:	f846 3009 	str.w	r3, [r6, r9]
    }

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   18f26:	9801      	ldr	r0, [sp, #4]
   18f28:	f7fb fd8a 	bl	14a40 <am_hal_interrupt_master_set>

} // am_hal_ctimer_period_set()
   18f2c:	b003      	add	sp, #12
   18f2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        *pui32CompareRegA = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
   18f32:	b2a4      	uxth	r4, r4
   18f34:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
   18f38:	f846 3008 	str.w	r3, [r6, r8]
   18f3c:	e7f3      	b.n	18f26 <am_hal_ctimer_period_set+0x62>
        *pui32CompareRegB = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
   18f3e:	b2a4      	uxth	r4, r4
   18f40:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
   18f44:	f846 3009 	str.w	r3, [r6, r9]
   18f48:	e7ed      	b.n	18f26 <am_hal_ctimer_period_set+0x62>
   18f4a:	bf00      	nop
   18f4c:	4000800c 	.word	0x4000800c
   18f50:	40008004 	.word	0x40008004
   18f54:	40008008 	.word	0x40008008

00018f58 <am_hal_ctimer_adc_trigger_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_adc_trigger_enable(void)
{
   18f58:	b500      	push	{lr}
   18f5a:	b083      	sub	sp, #12
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
   18f5c:	f7fb fd6c 	bl	14a38 <am_hal_interrupt_master_disable>
   18f60:	9001      	str	r0, [sp, #4]

    //
    // Enable the ADC trigger.
    //
    CTIMER->CTRL3_b.ADCEN = 1;
   18f62:	4a05      	ldr	r2, [pc, #20]	; (18f78 <am_hal_ctimer_adc_trigger_enable+0x20>)
   18f64:	6ed3      	ldr	r3, [r2, #108]	; 0x6c
   18f66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   18f6a:	66d3      	str	r3, [r2, #108]	; 0x6c

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   18f6c:	9801      	ldr	r0, [sp, #4]
   18f6e:	f7fb fd67 	bl	14a40 <am_hal_interrupt_master_set>

} // am_hal_ctimer_adc_trigger_enable()
   18f72:	b003      	add	sp, #12
   18f74:	f85d fb04 	ldr.w	pc, [sp], #4
   18f78:	40008000 	.word	0x40008000

00018f7c <am_hal_ctimer_int_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_int_enable(uint32_t ui32Interrupt)
{
   18f7c:	b510      	push	{r4, lr}
   18f7e:	b082      	sub	sp, #8
   18f80:	4604      	mov	r4, r0
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
   18f82:	f7fb fd59 	bl	14a38 <am_hal_interrupt_master_disable>
   18f86:	9001      	str	r0, [sp, #4]

    //
    // Enable the interrupt at the module level.
    //
    CTIMERn(0)->INTEN |= ui32Interrupt;
   18f88:	4a05      	ldr	r2, [pc, #20]	; (18fa0 <am_hal_ctimer_int_enable+0x24>)
   18f8a:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
   18f8e:	4323      	orrs	r3, r4
   18f90:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   18f94:	9801      	ldr	r0, [sp, #4]
   18f96:	f7fb fd53 	bl	14a40 <am_hal_interrupt_master_set>

} // am_hal_ctimer_int_enable()
   18f9a:	b002      	add	sp, #8
   18f9c:	bd10      	pop	{r4, pc}
   18f9e:	bf00      	nop
   18fa0:	40008000 	.word	0x40008000

00018fa4 <am_hal_ctimer_int_disable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_int_disable(uint32_t ui32Interrupt)
{
   18fa4:	b510      	push	{r4, lr}
   18fa6:	b082      	sub	sp, #8
   18fa8:	4604      	mov	r4, r0
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
   18faa:	f7fb fd45 	bl	14a38 <am_hal_interrupt_master_disable>
   18fae:	9001      	str	r0, [sp, #4]

    //
    // Disable the interrupt at the module level.
    //
    CTIMERn(0)->INTEN &= ~ui32Interrupt;
   18fb0:	4a05      	ldr	r2, [pc, #20]	; (18fc8 <am_hal_ctimer_int_disable+0x24>)
   18fb2:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
   18fb6:	ea23 0304 	bic.w	r3, r3, r4
   18fba:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   18fbe:	9801      	ldr	r0, [sp, #4]
   18fc0:	f7fb fd3e 	bl	14a40 <am_hal_interrupt_master_set>

} // am_hal_ctimer_int_disable()
   18fc4:	b002      	add	sp, #8
   18fc6:	bd10      	pop	{r4, pc}
   18fc8:	40008000 	.word	0x40008000

00018fcc <am_hal_ctimer_int_clear>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_int_clear(uint32_t ui32Interrupt)
{
   18fcc:	b510      	push	{r4, lr}
   18fce:	b082      	sub	sp, #8
   18fd0:	4604      	mov	r4, r0
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
   18fd2:	f7fb fd31 	bl	14a38 <am_hal_interrupt_master_disable>
   18fd6:	9001      	str	r0, [sp, #4]

    //
    // Disable the interrupt at the module level.
    //
    CTIMERn(0)->INTCLR = ui32Interrupt;
   18fd8:	4b03      	ldr	r3, [pc, #12]	; (18fe8 <am_hal_ctimer_int_clear+0x1c>)
   18fda:	f8c3 4208 	str.w	r4, [r3, #520]	; 0x208

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   18fde:	9801      	ldr	r0, [sp, #4]
   18fe0:	f7fb fd2e 	bl	14a40 <am_hal_interrupt_master_set>

} // am_hal_ctimer_int_clear()
   18fe4:	b002      	add	sp, #8
   18fe6:	bd10      	pop	{r4, pc}
   18fe8:	40008000 	.word	0x40008000

00018fec <am_hal_ctimer_int_set>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_int_set(uint32_t ui32Interrupt)
{
   18fec:	b510      	push	{r4, lr}
   18fee:	b082      	sub	sp, #8
   18ff0:	4604      	mov	r4, r0
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
   18ff2:	f7fb fd21 	bl	14a38 <am_hal_interrupt_master_disable>
   18ff6:	9001      	str	r0, [sp, #4]

    //
    // Set the interrupts.
    //
    CTIMERn(0)->INTSET = ui32Interrupt;
   18ff8:	4b03      	ldr	r3, [pc, #12]	; (19008 <am_hal_ctimer_int_set+0x1c>)
   18ffa:	f8c3 420c 	str.w	r4, [r3, #524]	; 0x20c

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   18ffe:	9801      	ldr	r0, [sp, #4]
   19000:	f7fb fd1e 	bl	14a40 <am_hal_interrupt_master_set>

} // am_hal_ctimer_int_set()
   19004:	b002      	add	sp, #8
   19006:	bd10      	pop	{r4, pc}
   19008:	40008000 	.word	0x40008000

0001900c <am_hal_ctimer_int_status_get>:
//! @return ui32RetVal either the timer interrupt status, or interrupt enabled.
//
//*****************************************************************************
uint32_t
am_hal_ctimer_int_status_get(bool bEnabledOnly)
{
   1900c:	b510      	push	{r4, lr}
   1900e:	b082      	sub	sp, #8
   19010:	4604      	mov	r4, r0
    uint32_t ui32RetVal = 0;

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
   19012:	f7fb fd11 	bl	14a38 <am_hal_interrupt_master_disable>
   19016:	9001      	str	r0, [sp, #4]

    //
    // Return the desired status.
    //

    if ( bEnabledOnly )
   19018:	b15c      	cbz	r4, 19032 <am_hal_ctimer_int_status_get+0x26>
    {
        ui32RetVal  = CTIMERn(0)->INTSTAT;
   1901a:	4b08      	ldr	r3, [pc, #32]	; (1903c <am_hal_ctimer_int_status_get+0x30>)
   1901c:	f8d3 4204 	ldr.w	r4, [r3, #516]	; 0x204
        ui32RetVal &= CTIMERn(0)->INTEN;
   19020:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
   19024:	401c      	ands	r4, r3
    }

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
   19026:	9801      	ldr	r0, [sp, #4]
   19028:	f7fb fd0a 	bl	14a40 <am_hal_interrupt_master_set>

    return ui32RetVal;

} // am_hal_ctimer_int_status_get()
   1902c:	4620      	mov	r0, r4
   1902e:	b002      	add	sp, #8
   19030:	bd10      	pop	{r4, pc}
        ui32RetVal = CTIMERn(0)->INTSTAT;
   19032:	4b02      	ldr	r3, [pc, #8]	; (1903c <am_hal_ctimer_int_status_get+0x30>)
   19034:	f8d3 4204 	ldr.w	r4, [r3, #516]	; 0x204
   19038:	e7f5      	b.n	19026 <am_hal_ctimer_int_status_get+0x1a>
   1903a:	bf00      	nop
   1903c:	40008000 	.word	0x40008000

00019040 <am_hal_flash_page_erase>:
//
//*****************************************************************************
int
am_hal_flash_page_erase(uint32_t ui32ProgramKey, uint32_t ui32FlashInst,
                        uint32_t ui32PageNum)
{
   19040:	b508      	push	{r3, lr}
    return g_am_hal_flash.flash_page_erase(ui32ProgramKey,
   19042:	4b01      	ldr	r3, [pc, #4]	; (19048 <am_hal_flash_page_erase+0x8>)
   19044:	4798      	blx	r3
                                           ui32FlashInst,
                                           ui32PageNum);
} // am_hal_flash_page_erase()
   19046:	bd08      	pop	{r3, pc}
   19048:	08000051 	.word	0x08000051

0001904c <am_hal_flash_program_main>:
//
//*****************************************************************************
int
am_hal_flash_program_main(uint32_t ui32ProgramKey, uint32_t *pui32Src,
                          uint32_t *pui32Dst, uint32_t ui32NumWords)
{
   1904c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   19050:	b082      	sub	sp, #8
   19052:	4605      	mov	r5, r0
   19054:	4616      	mov	r6, r2
   19056:	461c      	mov	r4, r3
    uint32_t ui32MaxSrcAddr = (uint32_t)pui32Src + (ui32NumWords << 2);
   19058:	eb01 0783 	add.w	r7, r1, r3, lsl #2

    //
    // Workaround, the last word of SRAM cannot be the source
    // of programming by BootRom, check to see if it is the last
    //
    if ( ui32MaxSrcAddr == ui32SramMaxAddr )
   1905c:	4b0f      	ldr	r3, [pc, #60]	; (1909c <am_hal_flash_program_main+0x50>)
   1905e:	429f      	cmp	r7, r3
   19060:	d005      	beq.n	1906e <am_hal_flash_program_main+0x22>
                        &ui32Temp,
                        pui32Dst + ui32NumWords - 1,
                        1);
    }

    return g_am_hal_flash.flash_program_main(ui32ProgramKey, pui32Src,
   19062:	4623      	mov	r3, r4
   19064:	4c0e      	ldr	r4, [pc, #56]	; (190a0 <am_hal_flash_program_main+0x54>)
   19066:	47a0      	blx	r4
                                             pui32Dst, ui32NumWords);
} // am_hal_flash_program_main()
   19068:	b002      	add	sp, #8
   1906a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if ( ui32NumWords > 1 )
   1906e:	2c01      	cmp	r4, #1
   19070:	d905      	bls.n	1907e <am_hal_flash_program_main+0x32>
            iRetVal = g_am_hal_flash.flash_program_main(
   19072:	1e63      	subs	r3, r4, #1
   19074:	f8df 8028 	ldr.w	r8, [pc, #40]	; 190a0 <am_hal_flash_program_main+0x54>
   19078:	47c0      	blx	r8
            if ( iRetVal != 0 )
   1907a:	2800      	cmp	r0, #0
   1907c:	d1f4      	bne.n	19068 <am_hal_flash_program_main+0x1c>
        ui32Temp = *(uint32_t *)(ui32MaxSrcAddr - 4);
   1907e:	f857 3c04 	ldr.w	r3, [r7, #-4]
   19082:	9301      	str	r3, [sp, #4]
                        pui32Dst + ui32NumWords - 1,
   19084:	f104 4280 	add.w	r2, r4, #1073741824	; 0x40000000
   19088:	3a01      	subs	r2, #1
        return g_am_hal_flash.flash_program_main(
   1908a:	2301      	movs	r3, #1
   1908c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
   19090:	a901      	add	r1, sp, #4
   19092:	4628      	mov	r0, r5
   19094:	4c02      	ldr	r4, [pc, #8]	; (190a0 <am_hal_flash_program_main+0x54>)
   19096:	47a0      	blx	r4
   19098:	e7e6      	b.n	19068 <am_hal_flash_program_main+0x1c>
   1909a:	bf00      	nop
   1909c:	10060000 	.word	0x10060000
   190a0:	08000055 	.word	0x08000055

000190a4 <am_hal_flash_delay>:
//! @return None.
//
//*****************************************************************************
void
am_hal_flash_delay(uint32_t ui32Iterations)
{
   190a4:	b508      	push	{r3, lr}
    // as computing the cycle count adjustment itself.
    // Let's account for these delays as much as possible.
    //
    register uint32_t ui32CycleCntAdj;

    if ( am_hal_burst_mode_status() == AM_HAL_BURST_MODE )
   190a6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   190aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   190ac:	f013 0f04 	tst.w	r3, #4
   190b0:	d007      	beq.n	190c2 <am_hal_flash_delay+0x1e>
    {
        ui32Iterations <<= 1;
   190b2:	0040      	lsls	r0, r0, #1

        //
        // There's an additional shift to account for.
        //
        ui32CycleCntAdj = ((13 * 2) + 16) / 3;
   190b4:	230e      	movs	r3, #14

    //
    // Allow for the overhead of the burst-mode check and these comparisons
    // by eliminating an appropriate number of iterations.
    //
    if ( ui32Iterations > ui32CycleCntAdj )
   190b6:	4298      	cmp	r0, r3
   190b8:	d902      	bls.n	190c0 <am_hal_flash_delay+0x1c>
    {
        ui32Iterations -= ui32CycleCntAdj;

        g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
   190ba:	1ac0      	subs	r0, r0, r3
   190bc:	4b02      	ldr	r3, [pc, #8]	; (190c8 <am_hal_flash_delay+0x24>)
   190be:	4798      	blx	r3
    }

} // am_hal_flash_delay()
   190c0:	bd08      	pop	{r3, pc}
        ui32CycleCntAdj = ((13 * 1) + 20) / 3;
   190c2:	230b      	movs	r3, #11
   190c4:	e7f7      	b.n	190b6 <am_hal_flash_delay+0x12>
   190c6:	bf00      	nop
   190c8:	0800009d 	.word	0x0800009d

000190cc <am_hal_flash_load_ui32>:
//! @return The value read from the given address.
//
//*****************************************************************************
uint32_t
am_hal_flash_load_ui32(uint32_t *pui32Address)
{
   190cc:	b508      	push	{r3, lr}
    return g_am_hal_flash.flash_util_read_word(pui32Address);
   190ce:	4b01      	ldr	r3, [pc, #4]	; (190d4 <am_hal_flash_load_ui32+0x8>)
   190d0:	4798      	blx	r3
} // am_hal_flash_load_ui32()
   190d2:	bd08      	pop	{r3, pc}
   190d4:	08000075 	.word	0x08000075

000190d8 <am_hal_triple_read>:
#elif defined(__GNUC_STDC_INLINE__)
__attribute__((naked))
void
am_hal_triple_read(uint32_t ui32TimerAddr, uint32_t ui32Data[])
{
    __asm
   190d8:	b412      	push	{r1, r4}
   190da:	f3ef 8410 	mrs	r4, PRIMASK
   190de:	b672      	cpsid	i
   190e0:	6801      	ldr	r1, [r0, #0]
   190e2:	6802      	ldr	r2, [r0, #0]
   190e4:	6803      	ldr	r3, [r0, #0]
   190e6:	f384 8810 	msr	PRIMASK, r4
   190ea:	bc11      	pop	{r0, r4}
   190ec:	6001      	str	r1, [r0, #0]
   190ee:	6042      	str	r2, [r0, #4]
   190f0:	6083      	str	r3, [r0, #8]
   190f2:	4770      	bx	lr

000190f4 <pwrctrl_periph_disable_msk_check>:
// ****************************************************************************
static uint32_t
pwrctrl_periph_disable_msk_check(am_hal_pwrctrl_periph_e ePeripheral)
{
    uint32_t retVal = AM_HAL_STATUS_FAIL;
    uint32_t HCPxMask = PWRCTRL->DEVPWREN;
   190f4:	4b1c      	ldr	r3, [pc, #112]	; (19168 <pwrctrl_periph_disable_msk_check+0x74>)
   190f6:	689b      	ldr	r3, [r3, #8]

    switch (am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus)
   190f8:	eb00 0140 	add.w	r1, r0, r0, lsl #1
   190fc:	4a1b      	ldr	r2, [pc, #108]	; (1916c <pwrctrl_periph_disable_msk_check+0x78>)
   190fe:	eb02 0281 	add.w	r2, r2, r1, lsl #2
   19102:	6852      	ldr	r2, [r2, #4]
   19104:	2a08      	cmp	r2, #8
   19106:	d010      	beq.n	1912a <pwrctrl_periph_disable_msk_check+0x36>
   19108:	2a10      	cmp	r2, #16
   1910a:	d01a      	beq.n	19142 <pwrctrl_periph_disable_msk_check+0x4e>
   1910c:	2a04      	cmp	r2, #4
   1910e:	d001      	beq.n	19114 <pwrctrl_periph_disable_msk_check+0x20>
   19110:	2001      	movs	r0, #1
   19112:	4770      	bx	lr
    {
        case (PWRCTRL_DEVPWRSTATUS_HCPA_Msk):
            if (((HCPxMask & HCPA_MASK) > 0) && ((HCPxMask & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable) == 0))
   19114:	f240 5281 	movw	r2, #1409	; 0x581
   19118:	4213      	tst	r3, r2
   1911a:	d01e      	beq.n	1915a <pwrctrl_periph_disable_msk_check+0x66>
   1911c:	4a13      	ldr	r2, [pc, #76]	; (1916c <pwrctrl_periph_disable_msk_check+0x78>)
   1911e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
   19122:	4018      	ands	r0, r3
   19124:	d01e      	beq.n	19164 <pwrctrl_periph_disable_msk_check+0x70>
    uint32_t retVal = AM_HAL_STATUS_FAIL;
   19126:	2001      	movs	r0, #1
   19128:	4770      	bx	lr
                retVal = AM_HAL_STATUS_SUCCESS;
            }
            break;

        case (PWRCTRL_DEVPWRSTATUS_HCPB_Msk):
            if (((HCPxMask & HCPB_MASK) > 0) && ((HCPxMask & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable) == 0))
   1912a:	f013 0f0e 	tst.w	r3, #14
   1912e:	d016      	beq.n	1915e <pwrctrl_periph_disable_msk_check+0x6a>
   19130:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   19134:	4a0d      	ldr	r2, [pc, #52]	; (1916c <pwrctrl_periph_disable_msk_check+0x78>)
   19136:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
   1913a:	4018      	ands	r0, r3
   1913c:	d012      	beq.n	19164 <pwrctrl_periph_disable_msk_check+0x70>
    uint32_t retVal = AM_HAL_STATUS_FAIL;
   1913e:	2001      	movs	r0, #1
   19140:	4770      	bx	lr
                retVal = AM_HAL_STATUS_SUCCESS;
            }
            break;

        case (PWRCTRL_DEVPWRSTATUS_HCPC_Msk):
            if (((HCPxMask & HCPC_MASK) > 0) && ((HCPxMask & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable) == 0))
   19142:	f013 0f70 	tst.w	r3, #112	; 0x70
   19146:	d00c      	beq.n	19162 <pwrctrl_periph_disable_msk_check+0x6e>
   19148:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   1914c:	4a07      	ldr	r2, [pc, #28]	; (1916c <pwrctrl_periph_disable_msk_check+0x78>)
   1914e:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
   19152:	4018      	ands	r0, r3
   19154:	d006      	beq.n	19164 <pwrctrl_periph_disable_msk_check+0x70>
    uint32_t retVal = AM_HAL_STATUS_FAIL;
   19156:	2001      	movs	r0, #1
   19158:	4770      	bx	lr
   1915a:	2001      	movs	r0, #1
   1915c:	4770      	bx	lr
   1915e:	2001      	movs	r0, #1
   19160:	4770      	bx	lr
   19162:	2001      	movs	r0, #1
        default:
            break;
    }

    return retVal;
}
   19164:	4770      	bx	lr
   19166:	bf00      	nop
   19168:	40021000 	.word	0x40021000
   1916c:	0001bb88 	.word	0x0001bb88

00019170 <am_hal_pwrctrl_periph_enable>:
{
   19170:	b570      	push	{r4, r5, r6, lr}
   19172:	b082      	sub	sp, #8
   19174:	4604      	mov	r4, r0
    AM_CRITICAL_BEGIN
   19176:	f7fb fc5f 	bl	14a38 <am_hal_interrupt_master_disable>
   1917a:	9000      	str	r0, [sp, #0]
    PWRCTRL->DEVPWREN |= am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
   1917c:	4a1e      	ldr	r2, [pc, #120]	; (191f8 <am_hal_pwrctrl_periph_enable+0x88>)
   1917e:	6893      	ldr	r3, [r2, #8]
   19180:	4626      	mov	r6, r4
   19182:	eb04 0044 	add.w	r0, r4, r4, lsl #1
   19186:	491d      	ldr	r1, [pc, #116]	; (191fc <am_hal_pwrctrl_periph_enable+0x8c>)
   19188:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
   1918c:	430b      	orrs	r3, r1
   1918e:	6093      	str	r3, [r2, #8]
    AM_CRITICAL_END
   19190:	9800      	ldr	r0, [sp, #0]
   19192:	f7fb fc55 	bl	14a40 <am_hal_interrupt_master_set>
    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WAIT; wait_usecs += 10)
   19196:	2500      	movs	r5, #0
   19198:	2d13      	cmp	r5, #19
   1919a:	d80e      	bhi.n	191ba <am_hal_pwrctrl_periph_enable+0x4a>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
   1919c:	20a0      	movs	r0, #160	; 0xa0
   1919e:	f7ff ff81 	bl	190a4 <am_hal_flash_delay>
        if ((PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0)
   191a2:	4b15      	ldr	r3, [pc, #84]	; (191f8 <am_hal_pwrctrl_periph_enable+0x88>)
   191a4:	6999      	ldr	r1, [r3, #24]
   191a6:	eb06 0346 	add.w	r3, r6, r6, lsl #1
   191aa:	4a14      	ldr	r2, [pc, #80]	; (191fc <am_hal_pwrctrl_periph_enable+0x8c>)
   191ac:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   191b0:	685b      	ldr	r3, [r3, #4]
   191b2:	4219      	tst	r1, r3
   191b4:	d101      	bne.n	191ba <am_hal_pwrctrl_periph_enable+0x4a>
    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WAIT; wait_usecs += 10)
   191b6:	350a      	adds	r5, #10
   191b8:	e7ee      	b.n	19198 <am_hal_pwrctrl_periph_enable+0x28>
    if ((PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0)
   191ba:	4b0f      	ldr	r3, [pc, #60]	; (191f8 <am_hal_pwrctrl_periph_enable+0x88>)
   191bc:	6999      	ldr	r1, [r3, #24]
   191be:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   191c2:	4a0e      	ldr	r2, [pc, #56]	; (191fc <am_hal_pwrctrl_periph_enable+0x8c>)
   191c4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   191c8:	685b      	ldr	r3, [r3, #4]
   191ca:	4219      	tst	r1, r3
   191cc:	d002      	beq.n	191d4 <am_hal_pwrctrl_periph_enable+0x64>
        return AM_HAL_STATUS_SUCCESS;
   191ce:	2000      	movs	r0, #0
} // am_hal_pwrctrl_periph_enable()
   191d0:	b002      	add	sp, #8
   191d2:	bd70      	pop	{r4, r5, r6, pc}
        AM_CRITICAL_BEGIN
   191d4:	f7fb fc30 	bl	14a38 <am_hal_interrupt_master_disable>
   191d8:	9001      	str	r0, [sp, #4]
        PWRCTRL->DEVPWREN &= ~am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
   191da:	4a07      	ldr	r2, [pc, #28]	; (191f8 <am_hal_pwrctrl_periph_enable+0x88>)
   191dc:	6893      	ldr	r3, [r2, #8]
   191de:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   191e2:	4906      	ldr	r1, [pc, #24]	; (191fc <am_hal_pwrctrl_periph_enable+0x8c>)
   191e4:	f851 1024 	ldr.w	r1, [r1, r4, lsl #2]
   191e8:	ea23 0301 	bic.w	r3, r3, r1
   191ec:	6093      	str	r3, [r2, #8]
        AM_CRITICAL_END
   191ee:	9801      	ldr	r0, [sp, #4]
   191f0:	f7fb fc26 	bl	14a40 <am_hal_interrupt_master_set>
        return AM_HAL_STATUS_FAIL;
   191f4:	2001      	movs	r0, #1
   191f6:	e7eb      	b.n	191d0 <am_hal_pwrctrl_periph_enable+0x60>
   191f8:	40021000 	.word	0x40021000
   191fc:	0001bb88 	.word	0x0001bb88

00019200 <am_hal_pwrctrl_periph_disable>:
//  Disable power for a peripheral.
//
// ****************************************************************************
uint32_t
am_hal_pwrctrl_periph_disable(am_hal_pwrctrl_periph_e ePeripheral)
{
   19200:	b570      	push	{r4, r5, r6, lr}
   19202:	b082      	sub	sp, #8
   19204:	4604      	mov	r4, r0
    //
    // Disable power domain for the given device.
    //
    AM_CRITICAL_BEGIN
   19206:	f7fb fc17 	bl	14a38 <am_hal_interrupt_master_disable>
   1920a:	9001      	str	r0, [sp, #4]
    PWRCTRL->DEVPWREN &= ~am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
   1920c:	4a17      	ldr	r2, [pc, #92]	; (1926c <am_hal_pwrctrl_periph_disable+0x6c>)
   1920e:	6893      	ldr	r3, [r2, #8]
   19210:	4626      	mov	r6, r4
   19212:	eb04 0044 	add.w	r0, r4, r4, lsl #1
   19216:	4916      	ldr	r1, [pc, #88]	; (19270 <am_hal_pwrctrl_periph_disable+0x70>)
   19218:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
   1921c:	ea23 0301 	bic.w	r3, r3, r1
   19220:	6093      	str	r3, [r2, #8]
    AM_CRITICAL_END
   19222:	9801      	ldr	r0, [sp, #4]
   19224:	f7fb fc0c 	bl	14a40 <am_hal_interrupt_master_set>

    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WAIT; wait_usecs += 10)
   19228:	2500      	movs	r5, #0
   1922a:	2d13      	cmp	r5, #19
   1922c:	d80e      	bhi.n	1924c <am_hal_pwrctrl_periph_disable+0x4c>
    {
        am_hal_flash_delay(FLASH_CYCLES_US(10));
   1922e:	20a0      	movs	r0, #160	; 0xa0
   19230:	f7ff ff38 	bl	190a4 <am_hal_flash_delay>

        if ((PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0)
   19234:	4b0d      	ldr	r3, [pc, #52]	; (1926c <am_hal_pwrctrl_periph_disable+0x6c>)
   19236:	6999      	ldr	r1, [r3, #24]
   19238:	eb06 0346 	add.w	r3, r6, r6, lsl #1
   1923c:	4a0c      	ldr	r2, [pc, #48]	; (19270 <am_hal_pwrctrl_periph_disable+0x70>)
   1923e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   19242:	685b      	ldr	r3, [r3, #4]
   19244:	4219      	tst	r1, r3
   19246:	d001      	beq.n	1924c <am_hal_pwrctrl_periph_disable+0x4c>
    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WAIT; wait_usecs += 10)
   19248:	350a      	adds	r5, #10
   1924a:	e7ee      	b.n	1922a <am_hal_pwrctrl_periph_disable+0x2a>
    }

    //
    // Check the device status.
    //
    if ((PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0)
   1924c:	4b07      	ldr	r3, [pc, #28]	; (1926c <am_hal_pwrctrl_periph_disable+0x6c>)
   1924e:	6998      	ldr	r0, [r3, #24]
   19250:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   19254:	4a06      	ldr	r2, [pc, #24]	; (19270 <am_hal_pwrctrl_periph_disable+0x70>)
   19256:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   1925a:	685b      	ldr	r3, [r3, #4]
   1925c:	4018      	ands	r0, r3
   1925e:	d101      	bne.n	19264 <am_hal_pwrctrl_periph_disable+0x64>
    else
    {
        return pwrctrl_periph_disable_msk_check(ePeripheral);
    }

} // am_hal_pwrctrl_periph_disable()
   19260:	b002      	add	sp, #8
   19262:	bd70      	pop	{r4, r5, r6, pc}
        return pwrctrl_periph_disable_msk_check(ePeripheral);
   19264:	4620      	mov	r0, r4
   19266:	f7ff ff45 	bl	190f4 <pwrctrl_periph_disable_msk_check>
   1926a:	e7f9      	b.n	19260 <am_hal_pwrctrl_periph_disable+0x60>
   1926c:	40021000 	.word	0x40021000
   19270:	0001bb88 	.word	0x0001bb88

00019274 <apollo3_flash_sector_info>:

static int
apollo3_flash_sector_info(const struct hal_flash *dev, int idx, uint32_t *addr,
    uint32_t *sz)
{
    *addr = idx * AM_HAL_FLASH_PAGE_SIZE;
   19274:	0349      	lsls	r1, r1, #13
   19276:	6011      	str	r1, [r2, #0]
    *sz = AM_HAL_FLASH_PAGE_SIZE;
   19278:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   1927c:	601a      	str	r2, [r3, #0]

    return (0);
}
   1927e:	2000      	movs	r0, #0
   19280:	4770      	bx	lr

00019282 <apollo3_flash_init>:

static int
apollo3_flash_init(const struct hal_flash *dev)
{
    return (0);
}
   19282:	2000      	movs	r0, #0
   19284:	4770      	bx	lr
	...

00019288 <apollo3_flash_erase_sector>:
{
   19288:	b508      	push	{r3, lr}
    rc = am_hal_flash_page_erase(AM_HAL_FLASH_PROGRAM_KEY, inst, page);
   1928a:	f3c1 3245 	ubfx	r2, r1, #13, #6
   1928e:	f3c1 41c0 	ubfx	r1, r1, #19, #1
   19292:	4802      	ldr	r0, [pc, #8]	; (1929c <apollo3_flash_erase_sector+0x14>)
   19294:	f7ff fed4 	bl	19040 <am_hal_flash_page_erase>
}
   19298:	bd08      	pop	{r3, pc}
   1929a:	bf00      	nop
   1929c:	12344321 	.word	0x12344321

000192a0 <apollo3_flash_write_odd>:
{
   192a0:	b510      	push	{r4, lr}
   192a2:	b082      	sub	sp, #8
   192a4:	460c      	mov	r4, r1
   192a6:	4611      	mov	r1, r2
   192a8:	461a      	mov	r2, r3
    offset = address % 4;
   192aa:	f004 0003 	and.w	r0, r4, #3
    assert(offset + num_bytes <= 4);
   192ae:	18c3      	adds	r3, r0, r3
   192b0:	2b04      	cmp	r3, #4
   192b2:	d80e      	bhi.n	192d2 <apollo3_flash_write_odd+0x32>
    base = (uint32_t *)(address - offset);
   192b4:	1a24      	subs	r4, r4, r0
    word = *base;
   192b6:	6823      	ldr	r3, [r4, #0]
   192b8:	9301      	str	r3, [sp, #4]
    memcpy(u8p, src, num_bytes);
   192ba:	ab01      	add	r3, sp, #4
   192bc:	4418      	add	r0, r3
   192be:	f7fc fc72 	bl	15ba6 <memcpy>
    rc = am_hal_flash_program_main(AM_HAL_FLASH_PROGRAM_KEY, &word,
   192c2:	2301      	movs	r3, #1
   192c4:	4622      	mov	r2, r4
   192c6:	a901      	add	r1, sp, #4
   192c8:	4807      	ldr	r0, [pc, #28]	; (192e8 <apollo3_flash_write_odd+0x48>)
   192ca:	f7ff febf 	bl	1904c <am_hal_flash_program_main>
}
   192ce:	b002      	add	sp, #8
   192d0:	bd10      	pop	{r4, pc}
    assert(offset + num_bytes <= 4);
   192d2:	f7fb f9ab 	bl	1462c <hal_debugger_connected>
   192d6:	b100      	cbz	r0, 192da <apollo3_flash_write_odd+0x3a>
   192d8:	be01      	bkpt	0x0001
   192da:	2300      	movs	r3, #0
   192dc:	461a      	mov	r2, r3
   192de:	4619      	mov	r1, r3
   192e0:	4618      	mov	r0, r3
   192e2:	f7fb fbb1 	bl	14a48 <__assert_func>
   192e6:	bf00      	nop
   192e8:	12344321 	.word	0x12344321

000192ec <apollo3_flash_write>:
{
   192ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   192f0:	4607      	mov	r7, r0
   192f2:	460d      	mov	r5, r1
   192f4:	4616      	mov	r6, r2
   192f6:	4698      	mov	r8, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   192f8:	f3ef 8a10 	mrs	sl, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
   192fc:	b672      	cpsid	i
    if (lead_off != 0) {
   192fe:	f011 0403 	ands.w	r4, r1, #3
   19302:	d010      	beq.n	19326 <apollo3_flash_write+0x3a>
        lead_size = 4 - lead_off;
   19304:	f1c4 0404 	rsb	r4, r4, #4
        if (lead_size > num_bytes) {
   19308:	429c      	cmp	r4, r3
   1930a:	d900      	bls.n	1930e <apollo3_flash_write+0x22>
            lead_size = num_bytes;
   1930c:	461c      	mov	r4, r3
        rc = apollo3_flash_write_odd(dev, address, u8p, lead_size);
   1930e:	4623      	mov	r3, r4
   19310:	4632      	mov	r2, r6
   19312:	4629      	mov	r1, r5
   19314:	4638      	mov	r0, r7
   19316:	f7ff ffc3 	bl	192a0 <apollo3_flash_write_odd>
        if (rc != 0) {
   1931a:	4603      	mov	r3, r0
   1931c:	bb98      	cbnz	r0, 19386 <apollo3_flash_write+0x9a>
        u8p += lead_size;
   1931e:	4426      	add	r6, r4
        num_bytes -= lead_size;
   19320:	eba8 0804 	sub.w	r8, r8, r4
        address += lead_size;
   19324:	4425      	add	r5, r4
    if (num_bytes == 0) {
   19326:	f1b8 0f00 	cmp.w	r8, #0
   1932a:	d02b      	beq.n	19384 <apollo3_flash_write+0x98>
    words = num_bytes / 4;
   1932c:	ea4f 0b98 	mov.w	fp, r8, lsr #2
   19330:	46d9      	mov	r9, fp
    if ((uint32_t)u8p % 4 == 0) {
   19332:	f016 0f03 	tst.w	r6, #3
   19336:	d00e      	beq.n	19356 <apollo3_flash_write+0x6a>
        for (i = 0; i < words; i++) {
   19338:	2400      	movs	r4, #0
   1933a:	454c      	cmp	r4, r9
   1933c:	da13      	bge.n	19366 <apollo3_flash_write+0x7a>
            rc = apollo3_flash_write_odd(dev, address + i * 4, u8p + i * 4, 4);
   1933e:	2304      	movs	r3, #4
   19340:	eb06 0284 	add.w	r2, r6, r4, lsl #2
   19344:	eb05 0184 	add.w	r1, r5, r4, lsl #2
   19348:	4638      	mov	r0, r7
   1934a:	f7ff ffa9 	bl	192a0 <apollo3_flash_write_odd>
            if (rc != 0) {
   1934e:	4603      	mov	r3, r0
   19350:	b9c8      	cbnz	r0, 19386 <apollo3_flash_write+0x9a>
        for (i = 0; i < words; i++) {
   19352:	3401      	adds	r4, #1
   19354:	e7f1      	b.n	1933a <apollo3_flash_write+0x4e>
        rc = am_hal_flash_program_main(AM_HAL_FLASH_PROGRAM_KEY,
   19356:	465b      	mov	r3, fp
   19358:	462a      	mov	r2, r5
   1935a:	4631      	mov	r1, r6
   1935c:	480d      	ldr	r0, [pc, #52]	; (19394 <apollo3_flash_write+0xa8>)
   1935e:	f7ff fe75 	bl	1904c <am_hal_flash_program_main>
        if (rc != 0) {
   19362:	4603      	mov	r3, r0
   19364:	b978      	cbnz	r0, 19386 <apollo3_flash_write+0x9a>
    remainder = num_bytes - (words * 4);
   19366:	ea4f 018b 	mov.w	r1, fp, lsl #2
   1936a:	eba8 038b 	sub.w	r3, r8, fp, lsl #2
    if (remainder > 0) {
   1936e:	2b00      	cmp	r3, #0
   19370:	dc01      	bgt.n	19376 <apollo3_flash_write+0x8a>
    rc = 0;
   19372:	2300      	movs	r3, #0
   19374:	e007      	b.n	19386 <apollo3_flash_write+0x9a>
        rc = apollo3_flash_write_odd(dev,
   19376:	1872      	adds	r2, r6, r1
   19378:	4429      	add	r1, r5
   1937a:	4638      	mov	r0, r7
   1937c:	f7ff ff90 	bl	192a0 <apollo3_flash_write_odd>
   19380:	4603      	mov	r3, r0
        if (rc != 0) {
   19382:	e000      	b.n	19386 <apollo3_flash_write+0x9a>
        rc = 0;
   19384:	2300      	movs	r3, #0
    __HAL_ENABLE_INTERRUPTS(sr);
   19386:	f1ba 0f00 	cmp.w	sl, #0
   1938a:	d100      	bne.n	1938e <apollo3_flash_write+0xa2>
  __ASM volatile ("cpsie i" : : : "memory");
   1938c:	b662      	cpsie	i
}
   1938e:	4618      	mov	r0, r3
   19390:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19394:	12344321 	.word	0x12344321

00019398 <apollo3_flash_read>:
{
   19398:	b508      	push	{r3, lr}
   1939a:	4610      	mov	r0, r2
    memcpy(dst, (void *) address, num_bytes);
   1939c:	461a      	mov	r2, r3
   1939e:	f7fc fc02 	bl	15ba6 <memcpy>
}
   193a2:	2000      	movs	r0, #0
   193a4:	bd08      	pop	{r3, pc}

000193a6 <hal_i2c_pin_config>:
 *  | 5:4       | 48    | 49    |
 */
static int
hal_i2c_pin_config(int i2c_num, const struct apollo3_i2c_cfg *pins)
{
    switch (i2c_num) {
   193a6:	b948      	cbnz	r0, 193bc <hal_i2c_pin_config+0x16>
#if MYNEWT_VAL(I2C_0)
    case 0:
        if (pins->scl_pin == 5 && pins->sda_pin == 6) {
   193a8:	780b      	ldrb	r3, [r1, #0]
   193aa:	2b05      	cmp	r3, #5
   193ac:	d109      	bne.n	193c2 <hal_i2c_pin_config+0x1c>
   193ae:	784b      	ldrb	r3, [r1, #1]
   193b0:	2b06      	cmp	r3, #6
   193b2:	d100      	bne.n	193b6 <hal_i2c_pin_config+0x10>
        }
#endif
    default:
        return -1;
    }
}
   193b4:	4770      	bx	lr
            return -1;
   193b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   193ba:	4770      	bx	lr
        return -1;
   193bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   193c0:	4770      	bx	lr
            return -1;
   193c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   193c6:	e7f5      	b.n	193b4 <hal_i2c_pin_config+0xe>

000193c8 <hal_i2c_enable>:
    am_hal_iom_blocking_transfer(g_i2c_handles[i2c_num], &Transaction);

    return 0;
}

int hal_i2c_enable(uint8_t i2c_num) {
   193c8:	b508      	push	{r3, lr}
    am_hal_iom_enable(g_i2c_handles[i2c_num]);
   193ca:	4b03      	ldr	r3, [pc, #12]	; (193d8 <hal_i2c_enable+0x10>)
   193cc:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
   193d0:	f000 ff40 	bl	1a254 <am_hal_iom_enable>
    
    return 0;
}
   193d4:	2000      	movs	r0, #0
   193d6:	bd08      	pop	{r3, pc}
   193d8:	100026fc 	.word	0x100026fc

000193dc <hal_i2c_init>:
{
   193dc:	b570      	push	{r4, r5, r6, lr}
   193de:	4604      	mov	r4, r0
   193e0:	460e      	mov	r6, r1
    am_hal_iom_initialize(i2c_num, &g_i2c_handles[i2c_num]);
   193e2:	4d19      	ldr	r5, [pc, #100]	; (19448 <hal_i2c_init+0x6c>)
   193e4:	eb05 0180 	add.w	r1, r5, r0, lsl #2
   193e8:	f000 ff06 	bl	1a1f8 <am_hal_iom_initialize>
    am_hal_iom_power_ctrl(g_i2c_handles[i2c_num], AM_HAL_SYSCTRL_WAKE, false);
   193ec:	2200      	movs	r2, #0
   193ee:	4611      	mov	r1, r2
   193f0:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
   193f4:	f000 ff80 	bl	1a2f8 <am_hal_iom_power_ctrl>
    am_hal_iom_configure(g_i2c_handles[i2c_num], &g_sIOMI2cDefaultConfig);
   193f8:	4914      	ldr	r1, [pc, #80]	; (1944c <hal_i2c_init+0x70>)
   193fa:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
   193fe:	f001 f89d 	bl	1a53c <am_hal_iom_configure>
    pin_cfg = hal_i2c_pin_config(i2c_num, cfg);
   19402:	4631      	mov	r1, r6
   19404:	4620      	mov	r0, r4
   19406:	f7ff ffce 	bl	193a6 <hal_i2c_pin_config>
    if (pin_cfg == -1) {
   1940a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   1940e:	d018      	beq.n	19442 <hal_i2c_init+0x66>
    i2c_cfg.uFuncSel            = pin_cfg;
   19410:	2500      	movs	r5, #0
   19412:	f360 0502 	bfi	r5, r0, #0, #3
    i2c_cfg.ePullup             = AM_HAL_GPIO_PIN_PULLUP_1_5K;
   19416:	2302      	movs	r3, #2
   19418:	f363 1547 	bfi	r5, r3, #5, #3
    i2c_cfg.eDriveStrength      = AM_HAL_GPIO_PIN_DRIVESTRENGTH_12MA;
   1941c:	f445 7540 	orr.w	r5, r5, #768	; 0x300
    i2c_cfg.eGPOutcfg           = AM_HAL_GPIO_PIN_OUTCFG_OPENDRAIN;
   19420:	f363 258b 	bfi	r5, r3, #10, #2
    i2c_cfg.uIOMnum             = i2c_num;
   19424:	f364 4512 	bfi	r5, r4, #16, #3
    am_hal_gpio_pinconfig(cfg->sda_pin,  i2c_cfg);
   19428:	4629      	mov	r1, r5
   1942a:	7870      	ldrb	r0, [r6, #1]
   1942c:	f7fb f9ce 	bl	147cc <am_hal_gpio_pinconfig>
    am_hal_gpio_pinconfig(cfg->scl_pin,  i2c_cfg);
   19430:	4629      	mov	r1, r5
   19432:	7830      	ldrb	r0, [r6, #0]
   19434:	f7fb f9ca 	bl	147cc <am_hal_gpio_pinconfig>
    hal_i2c_enable(i2c_num);
   19438:	4620      	mov	r0, r4
   1943a:	f7ff ffc5 	bl	193c8 <hal_i2c_enable>
    return 0;
   1943e:	2000      	movs	r0, #0
}
   19440:	bd70      	pop	{r4, r5, r6, pc}
        return SYS_EINVAL;
   19442:	f06f 0001 	mvn.w	r0, #1
   19446:	e7fb      	b.n	19440 <hal_i2c_init+0x64>
   19448:	100026fc 	.word	0x100026fc
   1944c:	1000015c 	.word	0x1000015c

00019450 <apollo2_os_tick_set_timer>:
/*** Number of system ticks per single OS tick. */
static uint32_t apollo2_os_tick_dur;

static void
apollo2_os_tick_set_timer(int os_ticks)
{
   19450:	b538      	push	{r3, r4, r5, lr}
   19452:	4604      	mov	r4, r0
    uint32_t sys_ticks;
    uint32_t cfg;

    OS_ASSERT_CRITICAL();
   19454:	f7fc fab9 	bl	159ca <os_arch_in_critical>
   19458:	b180      	cbz	r0, 1947c <apollo2_os_tick_set_timer+0x2c>

    sys_ticks = os_ticks * apollo2_os_tick_dur;
   1945a:	4b0d      	ldr	r3, [pc, #52]	; (19490 <apollo2_os_tick_set_timer+0x40>)
   1945c:	6818      	ldr	r0, [r3, #0]
   1945e:	fb00 f404 	mul.w	r4, r0, r4

    /* Freeze time, set timer expiry, then unfreeze time. */
    cfg = am_hal_stimer_config(AM_HAL_STIMER_CFG_FREEZE);
   19462:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
   19466:	f001 f90d 	bl	1a684 <am_hal_stimer_config>
   1946a:	4605      	mov	r5, r0
    am_hal_stimer_compare_delta_set(0, sys_ticks);
   1946c:	4621      	mov	r1, r4
   1946e:	2000      	movs	r0, #0
   19470:	f001 f932 	bl	1a6d8 <am_hal_stimer_compare_delta_set>
    am_hal_stimer_config(cfg);
   19474:	4628      	mov	r0, r5
   19476:	f001 f905 	bl	1a684 <am_hal_stimer_config>
}
   1947a:	bd38      	pop	{r3, r4, r5, pc}
    OS_ASSERT_CRITICAL();
   1947c:	f7fb f8d6 	bl	1462c <hal_debugger_connected>
   19480:	b100      	cbz	r0, 19484 <apollo2_os_tick_set_timer+0x34>
   19482:	be01      	bkpt	0x0001
   19484:	2300      	movs	r3, #0
   19486:	461a      	mov	r2, r3
   19488:	4619      	mov	r1, r3
   1948a:	4618      	mov	r0, r3
   1948c:	f7fb fadc 	bl	14a48 <__assert_func>
   19490:	10002714 	.word	0x10002714

00019494 <apollo2_os_tick_handler>:

static void
apollo2_os_tick_handler(void)
{
   19494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint32_t cur;
    int os_ticks;
    int delta;
    os_sr_t sr;

    OS_ENTER_CRITICAL(sr);
   19496:	f7fc fa8f 	bl	159b8 <os_arch_save_sr>
   1949a:	4605      	mov	r5, r0

    /* Calculate elapsed ticks and advance OS time. */
    cur = am_hal_stimer_counter_get();
   1949c:	f001 f8fc 	bl	1a698 <am_hal_stimer_counter_get>
    delta = cur - apollo2_os_tick_prev;
   194a0:	4e0c      	ldr	r6, [pc, #48]	; (194d4 <apollo2_os_tick_handler+0x40>)
   194a2:	6834      	ldr	r4, [r6, #0]
   194a4:	1b04      	subs	r4, r0, r4
    os_ticks = delta / apollo2_os_tick_dur;
   194a6:	4f0c      	ldr	r7, [pc, #48]	; (194d8 <apollo2_os_tick_handler+0x44>)
   194a8:	6838      	ldr	r0, [r7, #0]
   194aa:	fbb4 f4f0 	udiv	r4, r4, r0
    os_time_advance(os_ticks);
   194ae:	4620      	mov	r0, r4
   194b0:	f7fc fa38 	bl	15924 <os_time_advance>

    /* Clear timer interrupt. */
    am_hal_stimer_int_clear(AM_HAL_STIMER_INT_COMPAREA);
   194b4:	2001      	movs	r0, #1
   194b6:	f001 f955 	bl	1a764 <am_hal_stimer_int_clear>

    /* Update the time associated with the most recent tick. */
    apollo2_os_tick_prev += os_ticks * apollo2_os_tick_dur;
   194ba:	683b      	ldr	r3, [r7, #0]
   194bc:	6830      	ldr	r0, [r6, #0]
   194be:	fb03 0404 	mla	r4, r3, r4, r0
   194c2:	6034      	str	r4, [r6, #0]

    /* Schedule timer to interrupt at the next tick. */
    apollo2_os_tick_set_timer(1);
   194c4:	2001      	movs	r0, #1
   194c6:	f7ff ffc3 	bl	19450 <apollo2_os_tick_set_timer>

    OS_EXIT_CRITICAL(sr);
   194ca:	4628      	mov	r0, r5
   194cc:	f7fc fa7a 	bl	159c4 <os_arch_restore_sr>
}
   194d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   194d2:	bf00      	nop
   194d4:	10002718 	.word	0x10002718
   194d8:	10002714 	.word	0x10002714

000194dc <os_tick_idle>:

void
os_tick_idle(os_time_t ticks)
{
   194dc:	b510      	push	{r4, lr}
   194de:	4604      	mov	r4, r0
    OS_ASSERT_CRITICAL();
   194e0:	f7fc fa73 	bl	159ca <os_arch_in_critical>
   194e4:	b128      	cbz	r0, 194f2 <os_tick_idle+0x16>
     */

    /* Only set the timer for nonzero tick values.  For values of 0, just let
     * the timer expire on the next tick, as scheduled earlier.
     */
    if (ticks > 0) {
   194e6:	b974      	cbnz	r4, 19506 <os_tick_idle+0x2a>
  __ASM volatile ("dsb 0xF":::"memory");
   194e8:	f3bf 8f4f 	dsb	sy
        apollo2_os_tick_set_timer(ticks);
    }

    __DSB();
    __WFI();
   194ec:	bf30      	wfi

    if (ticks > 0) {
   194ee:	b974      	cbnz	r4, 1950e <os_tick_idle+0x32>
        apollo2_os_tick_handler();
    }
}
   194f0:	bd10      	pop	{r4, pc}
    OS_ASSERT_CRITICAL();
   194f2:	f7fb f89b 	bl	1462c <hal_debugger_connected>
   194f6:	b100      	cbz	r0, 194fa <os_tick_idle+0x1e>
   194f8:	be01      	bkpt	0x0001
   194fa:	2300      	movs	r3, #0
   194fc:	461a      	mov	r2, r3
   194fe:	4619      	mov	r1, r3
   19500:	4618      	mov	r0, r3
   19502:	f7fb faa1 	bl	14a48 <__assert_func>
        apollo2_os_tick_set_timer(ticks);
   19506:	4620      	mov	r0, r4
   19508:	f7ff ffa2 	bl	19450 <apollo2_os_tick_set_timer>
   1950c:	e7ec      	b.n	194e8 <os_tick_idle+0xc>
        apollo2_os_tick_handler();
   1950e:	f7ff ffc1 	bl	19494 <apollo2_os_tick_handler>
}
   19512:	e7ed      	b.n	194f0 <os_tick_idle+0x14>

00019514 <os_tick_init>:

void
os_tick_init(uint32_t os_ticks_per_sec, int prio)
{
   19514:	b538      	push	{r3, r4, r5, lr}
   19516:	4605      	mov	r5, r0
   19518:	460c      	mov	r4, r1
    os_sr_t sr;

    /* Reset the timer to 0. */
    am_hal_stimer_counter_clear();
   1951a:	f001 f8cd 	bl	1a6b8 <am_hal_stimer_counter_clear>

    /* The OS tick timer uses:
     * o The 1024 Hz low-frequency RC oscillator (LFRC)
     * o The first comparator (COMPAREA)
     */
    am_hal_stimer_config(AM_HAL_STIMER_LFRC_1KHZ |
   1951e:	f44f 7083 	mov.w	r0, #262	; 0x106
   19522:	f001 f8af 	bl	1a684 <am_hal_stimer_config>
                         AM_HAL_STIMER_CFG_COMPARE_A_ENABLE);
    am_hal_stimer_int_enable(AM_HAL_STIMER_INT_COMPAREA);
   19526:	2001      	movs	r0, #1
   19528:	f001 f912 	bl	1a750 <am_hal_stimer_int_enable>

    apollo2_os_tick_dur = APOLLO2_OS_TICK_FREQ / os_ticks_per_sec;
   1952c:	f44f 6380 	mov.w	r3, #1024	; 0x400
   19530:	fbb3 f5f5 	udiv	r5, r3, r5
   19534:	4b0c      	ldr	r3, [pc, #48]	; (19568 <os_tick_init+0x54>)
   19536:	601d      	str	r5, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   19538:	0164      	lsls	r4, r4, #5
   1953a:	b2e4      	uxtb	r4, r4
   1953c:	4b0b      	ldr	r3, [pc, #44]	; (1956c <os_tick_init+0x58>)
   1953e:	f883 4317 	strb.w	r4, [r3, #791]	; 0x317
  uint32_t vectors = (uint32_t )SCB->VTOR;
   19542:	4a0b      	ldr	r2, [pc, #44]	; (19570 <os_tick_init+0x5c>)
   19544:	6892      	ldr	r2, [r2, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
   19546:	490b      	ldr	r1, [pc, #44]	; (19574 <os_tick_init+0x60>)
   19548:	f8c2 109c 	str.w	r1, [r2, #156]	; 0x9c
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   1954c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   19550:	601a      	str	r2, [r3, #0]
    NVIC_SetPriority(APOLLO2_OS_TICK_IRQ, prio);
    NVIC_SetVector(APOLLO2_OS_TICK_IRQ, (uint32_t)apollo2_os_tick_handler);
    NVIC_EnableIRQ(APOLLO2_OS_TICK_IRQ);

    /* Schedule timer to interrupt at the next tick. */
    OS_ENTER_CRITICAL(sr);
   19552:	f7fc fa31 	bl	159b8 <os_arch_save_sr>
   19556:	4604      	mov	r4, r0
    apollo2_os_tick_set_timer(1);
   19558:	2001      	movs	r0, #1
   1955a:	f7ff ff79 	bl	19450 <apollo2_os_tick_set_timer>
    OS_EXIT_CRITICAL(sr);
   1955e:	4620      	mov	r0, r4
   19560:	f7fc fa30 	bl	159c4 <os_arch_restore_sr>
}
   19564:	bd38      	pop	{r3, r4, r5, pc}
   19566:	bf00      	nop
   19568:	10002714 	.word	0x10002714
   1956c:	e000e100 	.word	0xe000e100
   19570:	e000ed00 	.word	0xe000ed00
   19574:	00019495 	.word	0x00019495

00019578 <apollo3_spi_resolve>:
};

static struct apollo3_spi *
apollo3_spi_resolve(int spi_num)
{
    switch (spi_num) {
   19578:	2801      	cmp	r0, #1
   1957a:	d101      	bne.n	19580 <apollo3_spi_resolve+0x8>
    case 0:
        return &apollo3_spi0;
#endif
#if SPI_1_ENABLED
    case 1:
        return &apollo3_spi1;
   1957c:	4801      	ldr	r0, [pc, #4]	; (19584 <apollo3_spi_resolve+0xc>)
   1957e:	4770      	bx	lr
#if SPI_5_ENABLED
    case 5:
        return &apollo3_spi5;
#endif
    default:
        return NULL;
   19580:	2000      	movs	r0, #0
    }
}
   19582:	4770      	bx	lr
   19584:	1000271c 	.word	0x1000271c

00019588 <hal_spi_pin_config_master>:
 *  | 4:5       | 39    | 40    | 44    |
 *  | 5:5       | 48    | 49    | 47    |
 */
static int
hal_spi_pin_config_master(int spi_num, const struct apollo3_spi_cfg *pins)
{
   19588:	b410      	push	{r4}
    const uint8_t miso = pins->miso_pin;
   1958a:	788a      	ldrb	r2, [r1, #2]
    const uint8_t mosi = pins->mosi_pin;
   1958c:	784c      	ldrb	r4, [r1, #1]
    const uint8_t sck = pins->sck_pin;
   1958e:	780b      	ldrb	r3, [r1, #0]

    switch (spi_num) {
   19590:	2801      	cmp	r0, #1
   19592:	d003      	beq.n	1959c <hal_spi_pin_config_master+0x14>
        } else {
            return -1;
        }
#endif
    default:
        return -1;
   19594:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    }
}
   19598:	bc10      	pop	{r4}
   1959a:	4770      	bx	lr
        if (sck == 8 && miso == 9 && mosi == 10) {
   1959c:	2b08      	cmp	r3, #8
   1959e:	d106      	bne.n	195ae <hal_spi_pin_config_master+0x26>
   195a0:	2a09      	cmp	r2, #9
   195a2:	d107      	bne.n	195b4 <hal_spi_pin_config_master+0x2c>
   195a4:	2c0a      	cmp	r4, #10
   195a6:	d0f7      	beq.n	19598 <hal_spi_pin_config_master+0x10>
            return -1;
   195a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   195ac:	e7f4      	b.n	19598 <hal_spi_pin_config_master+0x10>
   195ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   195b2:	e7f1      	b.n	19598 <hal_spi_pin_config_master+0x10>
   195b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   195b8:	e7ee      	b.n	19598 <hal_spi_pin_config_master+0x10>

000195ba <hal_spi_pin_config>:

static int
hal_spi_pin_config(int spi_num, int master, const struct apollo3_spi_cfg *pins)
{
    if (master) {
   195ba:	b121      	cbz	r1, 195c6 <hal_spi_pin_config+0xc>
{
   195bc:	b508      	push	{r3, lr}
        return hal_spi_pin_config_master(spi_num, pins);
   195be:	4611      	mov	r1, r2
   195c0:	f7ff ffe2 	bl	19588 <hal_spi_pin_config_master>
    } else {
        return -1;
    }
}
   195c4:	bd08      	pop	{r3, pc}
        return -1;
   195c6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
   195ca:	4770      	bx	lr

000195cc <get_uNCE>:

static uint32_t get_uNCE(int spi_num) {
    switch(spi_num) {
   195cc:	2805      	cmp	r0, #5
   195ce:	d80a      	bhi.n	195e6 <get_uNCE+0x1a>
   195d0:	e8df f000 	tbb	[pc, r0]
   195d4:	03050c03 	.word	0x03050c03
   195d8:	0307      	.short	0x0307
        case 1:
            return 2;
        case 2:
            return 3;
        case 4:
            return 1;
   195da:	2000      	movs	r0, #0
   195dc:	4770      	bx	lr
            return 3;
   195de:	2003      	movs	r0, #3
   195e0:	4770      	bx	lr
            return 1;
   195e2:	2001      	movs	r0, #1
   195e4:	4770      	bx	lr
        default:
            return -1;
   195e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   195ea:	4770      	bx	lr
            return 2;
   195ec:	2002      	movs	r0, #2
    }
}
   195ee:	4770      	bx	lr

000195f0 <hal_spi_init_slave>:

static int
hal_spi_init_slave(int spi_num, struct apollo3_spi_cfg *cfg)
{
    return SYS_ERANGE;
}
   195f0:	f06f 0009 	mvn.w	r0, #9
   195f4:	4770      	bx	lr

000195f6 <hal_spi_enable>:
 *
 * @return int 0 on success, non-zero error code on failure.
 */
int
hal_spi_enable(int spi_num)
{
   195f6:	b508      	push	{r3, lr}
    struct apollo3_spi *spi;

    spi = apollo3_spi_resolve(spi_num);
   195f8:	f7ff ffbe 	bl	19578 <apollo3_spi_resolve>
    if (spi == NULL) {
   195fc:	b120      	cbz	r0, 19608 <hal_spi_enable+0x12>
        return SYS_EINVAL;
    }
    am_hal_iom_enable(spi->spi_handle);
   195fe:	6840      	ldr	r0, [r0, #4]
   19600:	f000 fe28 	bl	1a254 <am_hal_iom_enable>

    return 0;
   19604:	2000      	movs	r0, #0
}
   19606:	bd08      	pop	{r3, pc}
        return SYS_EINVAL;
   19608:	f06f 0001 	mvn.w	r0, #1
   1960c:	e7fb      	b.n	19606 <hal_spi_enable+0x10>
	...

00019610 <hal_spi_init_master>:
{
   19610:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   19614:	4606      	mov	r6, r0
   19616:	460f      	mov	r7, r1
    spi = apollo3_spi_resolve(spi_num);
   19618:	f7ff ffae 	bl	19578 <apollo3_spi_resolve>
    if (spi == NULL) {
   1961c:	2800      	cmp	r0, #0
   1961e:	d065      	beq.n	196ec <hal_spi_init_master+0xdc>
   19620:	4604      	mov	r4, r0
    memset(spi, 0, sizeof *spi);
   19622:	2300      	movs	r3, #0
   19624:	6003      	str	r3, [r0, #0]
   19626:	6043      	str	r3, [r0, #4]
   19628:	6083      	str	r3, [r0, #8]
   1962a:	60c3      	str	r3, [r0, #12]
    if (am_hal_iom_initialize(spi_num, &(spi->spi_handle)) != AM_HAL_STATUS_SUCCESS) {
   1962c:	1d01      	adds	r1, r0, #4
   1962e:	4630      	mov	r0, r6
   19630:	f000 fde2 	bl	1a1f8 <am_hal_iom_initialize>
   19634:	2800      	cmp	r0, #0
   19636:	d15c      	bne.n	196f2 <hal_spi_init_master+0xe2>
    if (am_hal_iom_power_ctrl(spi->spi_handle, AM_HAL_SYSCTRL_WAKE, false) != AM_HAL_STATUS_SUCCESS) {
   19638:	2200      	movs	r2, #0
   1963a:	4611      	mov	r1, r2
   1963c:	6860      	ldr	r0, [r4, #4]
   1963e:	f000 fe5b 	bl	1a2f8 <am_hal_iom_power_ctrl>
   19642:	2800      	cmp	r0, #0
   19644:	d158      	bne.n	196f8 <hal_spi_init_master+0xe8>
    if (am_hal_iom_configure(spi->spi_handle, &g_sIOMSpiConfig) != AM_HAL_STATUS_SUCCESS) {
   19646:	4937      	ldr	r1, [pc, #220]	; (19724 <hal_spi_init_master+0x114>)
   19648:	6860      	ldr	r0, [r4, #4]
   1964a:	f000 ff77 	bl	1a53c <am_hal_iom_configure>
   1964e:	2800      	cmp	r0, #0
   19650:	d155      	bne.n	196fe <hal_spi_init_master+0xee>
    pin_cfg = hal_spi_pin_config(spi_num, 1, cfg);
   19652:	463a      	mov	r2, r7
   19654:	2101      	movs	r1, #1
   19656:	4630      	mov	r0, r6
   19658:	f7ff ffaf 	bl	195ba <hal_spi_pin_config>
   1965c:	4681      	mov	r9, r0
    if (pin_cfg == -1) {
   1965e:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   19662:	d04f      	beq.n	19704 <hal_spi_init_master+0xf4>
    spi_ss_cfg.uFuncSel = 1; /* SS pin is always func 1 */
   19664:	2301      	movs	r3, #1
   19666:	2500      	movs	r5, #0
   19668:	f363 0502 	bfi	r5, r3, #0, #3
    spi_ss_cfg.eDriveStrength = AM_HAL_GPIO_PIN_DRIVESTRENGTH_12MA;
   1966c:	f445 7540 	orr.w	r5, r5, #768	; 0x300
    spi_ss_cfg.eGPOutcfg = AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL;
   19670:	f363 258b 	bfi	r5, r3, #10, #2
    spi_ss_cfg.eGPInput = AM_HAL_GPIO_PIN_INPUT_NONE;
   19674:	f36f 350c 	bfc	r5, #12, #1
    spi_ss_cfg.eIntDir = AM_HAL_GPIO_PIN_INTDIR_LO2HI;
   19678:	f36f 354e 	bfc	r5, #13, #2
    spi_ss_cfg.uIOMnum = spi_num;
   1967c:	f006 0807 	and.w	r8, r6, #7
   19680:	f368 4512 	bfi	r5, r8, #16, #3
    spi_ss_cfg.uNCE = get_uNCE(spi_num);
   19684:	4630      	mov	r0, r6
   19686:	f7ff ffa1 	bl	195cc <get_uNCE>
   1968a:	f360 45d4 	bfi	r5, r0, #19, #2
    if (am_hal_gpio_pinconfig(cfg->ss_pin, spi_ss_cfg) != AM_HAL_STATUS_SUCCESS) {
   1968e:	f425 1100 	bic.w	r1, r5, #2097152	; 0x200000
   19692:	78f8      	ldrb	r0, [r7, #3]
   19694:	f7fb f89a 	bl	147cc <am_hal_gpio_pinconfig>
   19698:	bbb8      	cbnz	r0, 1970a <hal_spi_init_master+0xfa>
    spi_sck_cfg.uFuncSel = pin_cfg;
   1969a:	f009 0907 	and.w	r9, r9, #7
   1969e:	2100      	movs	r1, #0
   196a0:	f369 0102 	bfi	r1, r9, #0, #3
    spi_sck_cfg.eDriveStrength = AM_HAL_GPIO_PIN_DRIVESTRENGTH_12MA;
   196a4:	f441 7140 	orr.w	r1, r1, #768	; 0x300
    spi_sck_cfg.uIOMnum = spi_num;
   196a8:	f368 4112 	bfi	r1, r8, #16, #3
    if (am_hal_gpio_pinconfig(cfg->sck_pin, spi_sck_cfg) != AM_HAL_STATUS_SUCCESS){
   196ac:	7838      	ldrb	r0, [r7, #0]
   196ae:	f7fb f88d 	bl	147cc <am_hal_gpio_pinconfig>
   196b2:	bb68      	cbnz	r0, 19710 <hal_spi_init_master+0x100>
    spi_miso_cfg.uFuncSel = pin_cfg;
   196b4:	2100      	movs	r1, #0
   196b6:	f369 0102 	bfi	r1, r9, #0, #3
    spi_miso_cfg.uIOMnum = spi_num;
   196ba:	f368 4112 	bfi	r1, r8, #16, #3
    if (am_hal_gpio_pinconfig(cfg->miso_pin, spi_miso_cfg) != AM_HAL_STATUS_SUCCESS) {
   196be:	78b8      	ldrb	r0, [r7, #2]
   196c0:	f7fb f884 	bl	147cc <am_hal_gpio_pinconfig>
   196c4:	bb38      	cbnz	r0, 19716 <hal_spi_init_master+0x106>
    spi_mosi_cfg.uFuncSel = pin_cfg;
   196c6:	2100      	movs	r1, #0
   196c8:	f369 0102 	bfi	r1, r9, #0, #3
    spi_mosi_cfg.eDriveStrength = AM_HAL_GPIO_PIN_DRIVESTRENGTH_12MA;
   196cc:	f441 7140 	orr.w	r1, r1, #768	; 0x300
    spi_mosi_cfg.uIOMnum = spi_num;
   196d0:	f368 4112 	bfi	r1, r8, #16, #3
    if (am_hal_gpio_pinconfig(cfg->mosi_pin, spi_mosi_cfg) != AM_HAL_STATUS_SUCCESS) {
   196d4:	7878      	ldrb	r0, [r7, #1]
   196d6:	f7fb f879 	bl	147cc <am_hal_gpio_pinconfig>
   196da:	b9f8      	cbnz	r0, 1971c <hal_spi_init_master+0x10c>
    hal_spi_enable(spi_num);
   196dc:	4630      	mov	r0, r6
   196de:	f7ff ff8a 	bl	195f6 <hal_spi_enable>
    spi->spi_num = spi_num;
   196e2:	7026      	strb	r6, [r4, #0]
    spi->spi_type = HAL_SPI_TYPE_MASTER;
   196e4:	2000      	movs	r0, #0
   196e6:	7060      	strb	r0, [r4, #1]
}
   196e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return SYS_EINVAL;
   196ec:	f06f 0001 	mvn.w	r0, #1
   196f0:	e7fa      	b.n	196e8 <hal_spi_init_master+0xd8>
        return SYS_EINVAL;
   196f2:	f06f 0001 	mvn.w	r0, #1
   196f6:	e7f7      	b.n	196e8 <hal_spi_init_master+0xd8>
        return SYS_EINVAL;
   196f8:	f06f 0001 	mvn.w	r0, #1
   196fc:	e7f4      	b.n	196e8 <hal_spi_init_master+0xd8>
        return SYS_EINVAL;
   196fe:	f06f 0001 	mvn.w	r0, #1
   19702:	e7f1      	b.n	196e8 <hal_spi_init_master+0xd8>
        return SYS_EINVAL;
   19704:	f06f 0001 	mvn.w	r0, #1
   19708:	e7ee      	b.n	196e8 <hal_spi_init_master+0xd8>
        return SYS_EINVAL;
   1970a:	f06f 0001 	mvn.w	r0, #1
   1970e:	e7eb      	b.n	196e8 <hal_spi_init_master+0xd8>
        return SYS_EINVAL;
   19710:	f06f 0001 	mvn.w	r0, #1
   19714:	e7e8      	b.n	196e8 <hal_spi_init_master+0xd8>
        return SYS_EINVAL;
   19716:	f06f 0001 	mvn.w	r0, #1
   1971a:	e7e5      	b.n	196e8 <hal_spi_init_master+0xd8>
        return SYS_EINVAL;
   1971c:	f06f 0001 	mvn.w	r0, #1
   19720:	e7e2      	b.n	196e8 <hal_spi_init_master+0xd8>
   19722:	bf00      	nop
   19724:	10000170 	.word	0x10000170

00019728 <hal_spi_init>:
    if (cfg == NULL) {
   19728:	b161      	cbz	r1, 19744 <hal_spi_init+0x1c>
{
   1972a:	b508      	push	{r3, lr}
    switch (spi_type) {
   1972c:	b122      	cbz	r2, 19738 <hal_spi_init+0x10>
   1972e:	2a01      	cmp	r2, #1
   19730:	d005      	beq.n	1973e <hal_spi_init+0x16>
   19732:	f06f 0001 	mvn.w	r0, #1
}
   19736:	bd08      	pop	{r3, pc}
        rc = hal_spi_init_master(spi_num, cfg);
   19738:	f7ff ff6a 	bl	19610 <hal_spi_init_master>
        if (rc != 0) {
   1973c:	e7fb      	b.n	19736 <hal_spi_init+0xe>
        rc = hal_spi_init_slave(spi_num, cfg);
   1973e:	f7ff ff57 	bl	195f0 <hal_spi_init_slave>
        if (rc != 0) {
   19742:	e7f8      	b.n	19736 <hal_spi_init+0xe>
        return SYS_EINVAL;
   19744:	f06f 0001 	mvn.w	r0, #1
}
   19748:	4770      	bx	lr
	...

0001974c <apollo3_timer_resolve>:
#endif

static struct apollo3_timer *
apollo3_timer_resolve(int timer_num)
{
    switch (timer_num) {
   1974c:	b118      	cbz	r0, 19756 <apollo3_timer_resolve+0xa>
   1974e:	2801      	cmp	r0, #1
   19750:	d103      	bne.n	1975a <apollo3_timer_resolve+0xe>
#if MYNEWT_VAL(TIMER_0_SOURCE)
        case 0:     return &apollo3_timer_0;
#endif
#if MYNEWT_VAL(TIMER_1_SOURCE)
        case 1:     return &apollo3_timer_1;
   19752:	4803      	ldr	r0, [pc, #12]	; (19760 <apollo3_timer_resolve+0x14>)
   19754:	4770      	bx	lr
    switch (timer_num) {
   19756:	4803      	ldr	r0, [pc, #12]	; (19764 <apollo3_timer_resolve+0x18>)
   19758:	4770      	bx	lr
#endif
        default:    return NULL;
   1975a:	2000      	movs	r0, #0
    }
}
   1975c:	4770      	bx	lr
   1975e:	bf00      	nop
   19760:	10000198 	.word	0x10000198
   19764:	10000184 	.word	0x10000184

00019768 <apollo3_timer_tbl_find>:
 * matches the one specified.
 */
static const struct apollo3_timer_freq_entry *
apollo3_timer_tbl_find(const struct apollo3_timer_freq_entry *table,
                       uint32_t freq)
{
   19768:	b430      	push	{r4, r5}
   1976a:	4604      	mov	r4, r0
    int i;

    /* If the requested value is less than all entries in the table, return the
     * smallest one.
     */
    if (table[0].freq >= freq) {
   1976c:	6803      	ldr	r3, [r0, #0]
   1976e:	428b      	cmp	r3, r1
   19770:	d218      	bcs.n	197a4 <apollo3_timer_tbl_find+0x3c>

    /* Find the first entry with a frequency value that is greater than the one
     * being requested.  Then determine which of it or its predecessor is
     * closer to the specified value.
     */
    for (i = 1; table[i].freq != 0; i++) {
   19772:	2301      	movs	r3, #1
   19774:	eb04 00c3 	add.w	r0, r4, r3, lsl #3
   19778:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
   1977c:	b16a      	cbz	r2, 1979a <apollo3_timer_tbl_find+0x32>
        cur = &table[i];
        if (cur->freq >= freq) {
   1977e:	428a      	cmp	r2, r1
   19780:	d201      	bcs.n	19786 <apollo3_timer_tbl_find+0x1e>
    for (i = 1; table[i].freq != 0; i++) {
   19782:	3301      	adds	r3, #1
   19784:	e7f6      	b.n	19774 <apollo3_timer_tbl_find+0xc>
            prev = cur - 1;
   19786:	f1a0 0408 	sub.w	r4, r0, #8
            delta1 = freq - prev->freq;
   1978a:	f850 3c08 	ldr.w	r3, [r0, #-8]
   1978e:	1acb      	subs	r3, r1, r3
            delta2 = cur->freq - freq;
   19790:	1a52      	subs	r2, r2, r1

            if (delta1 <= delta2) {
   19792:	4293      	cmp	r3, r2
   19794:	d806      	bhi.n	197a4 <apollo3_timer_tbl_find+0x3c>
                return prev;
   19796:	4620      	mov	r0, r4
   19798:	e004      	b.n	197a4 <apollo3_timer_tbl_find+0x3c>
    }

    /* Requested value is greater than all entries in the table; return the
     * largest.
     */
    return table + i - 1;
   1979a:	f103 5000 	add.w	r0, r3, #536870912	; 0x20000000
   1979e:	3801      	subs	r0, #1
   197a0:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
}
   197a4:	bc30      	pop	{r4, r5}
   197a6:	4770      	bx	lr

000197a8 <apollo3_timer_sdk_cfg>:
 * ORed in, depending on the MCU timer being configured.
 */
static int
apollo3_timer_sdk_cfg(const struct apollo3_timer_cfg *cfg, uint32_t freq_hz,
                      uint32_t *out_actual_hz, uint32_t *out_cfg)
{
   197a8:	b538      	push	{r3, r4, r5, lr}
   197aa:	4615      	mov	r5, r2
   197ac:	461c      	mov	r4, r3
    const struct apollo3_timer_freq_entry *entry;

    switch (cfg->source) {
   197ae:	7800      	ldrb	r0, [r0, #0]
   197b0:	3801      	subs	r0, #1
   197b2:	2804      	cmp	r0, #4
   197b4:	d82b      	bhi.n	1980e <apollo3_timer_sdk_cfg+0x66>
   197b6:	e8df f000 	tbb	[pc, r0]
   197ba:	0c03      	.short	0x0c03
   197bc:	1e15      	.short	0x1e15
   197be:	24          	.byte	0x24
   197bf:	00          	.byte	0x00
    case APOLLO3_TIMER_SOURCE_HFRC:
        entry = apollo3_timer_tbl_find(apollo3_timer_tbl_hfrc, freq_hz);
   197c0:	4814      	ldr	r0, [pc, #80]	; (19814 <apollo3_timer_sdk_cfg+0x6c>)
   197c2:	f7ff ffd1 	bl	19768 <apollo3_timer_tbl_find>
        *out_actual_hz = entry->freq;
   197c6:	6803      	ldr	r3, [r0, #0]
   197c8:	602b      	str	r3, [r5, #0]
        *out_cfg = entry->cfg;
   197ca:	6843      	ldr	r3, [r0, #4]
   197cc:	6023      	str	r3, [r4, #0]
        return 0;
   197ce:	2000      	movs	r0, #0
        return 0;

    default:
        return SYS_EINVAL;
    }
}
   197d0:	bd38      	pop	{r3, r4, r5, pc}
        entry = apollo3_timer_tbl_find(apollo3_timer_tbl_xt, freq_hz);
   197d2:	4811      	ldr	r0, [pc, #68]	; (19818 <apollo3_timer_sdk_cfg+0x70>)
   197d4:	f7ff ffc8 	bl	19768 <apollo3_timer_tbl_find>
        *out_actual_hz = entry->freq;
   197d8:	6803      	ldr	r3, [r0, #0]
   197da:	602b      	str	r3, [r5, #0]
        *out_cfg = entry->cfg;
   197dc:	6843      	ldr	r3, [r0, #4]
   197de:	6023      	str	r3, [r4, #0]
        return 0;
   197e0:	2000      	movs	r0, #0
   197e2:	e7f5      	b.n	197d0 <apollo3_timer_sdk_cfg+0x28>
        entry = apollo3_timer_tbl_find(apollo3_timer_tbl_lfrc, freq_hz);
   197e4:	480d      	ldr	r0, [pc, #52]	; (1981c <apollo3_timer_sdk_cfg+0x74>)
   197e6:	f7ff ffbf 	bl	19768 <apollo3_timer_tbl_find>
        *out_actual_hz = entry->freq;
   197ea:	6803      	ldr	r3, [r0, #0]
   197ec:	602b      	str	r3, [r5, #0]
        *out_cfg = entry->cfg;
   197ee:	6843      	ldr	r3, [r0, #4]
   197f0:	6023      	str	r3, [r4, #0]
        return 0;
   197f2:	2000      	movs	r0, #0
   197f4:	e7ec      	b.n	197d0 <apollo3_timer_sdk_cfg+0x28>
        *out_actual_hz = 100;
   197f6:	2364      	movs	r3, #100	; 0x64
   197f8:	6013      	str	r3, [r2, #0]
        *out_cfg = AM_HAL_CTIMER_RTC_100HZ;
   197fa:	231c      	movs	r3, #28
   197fc:	6023      	str	r3, [r4, #0]
        return 0;
   197fe:	2000      	movs	r0, #0
   19800:	e7e6      	b.n	197d0 <apollo3_timer_sdk_cfg+0x28>
        *out_actual_hz = 48000000;
   19802:	4b07      	ldr	r3, [pc, #28]	; (19820 <apollo3_timer_sdk_cfg+0x78>)
   19804:	6013      	str	r3, [r2, #0]
        *out_cfg = AM_HAL_CTIMER_HCLK_DIV4;
   19806:	231e      	movs	r3, #30
   19808:	6023      	str	r3, [r4, #0]
        return 0;
   1980a:	2000      	movs	r0, #0
   1980c:	e7e0      	b.n	197d0 <apollo3_timer_sdk_cfg+0x28>
    switch (cfg->source) {
   1980e:	f06f 0001 	mvn.w	r0, #1
   19812:	e7dd      	b.n	197d0 <apollo3_timer_sdk_cfg+0x28>
   19814:	0001bc70 	.word	0x0001bc70
   19818:	0001bcc8 	.word	0x0001bcc8
   1981c:	0001bca0 	.word	0x0001bca0
   19820:	02dc6c00 	.word	0x02dc6c00

00019824 <apollo3_timer_isr_cfg>:
 */ 
static int
apollo3_timer_isr_cfg(const struct apollo3_timer *bsp_timer,
                      uint32_t *out_isr_cfg)
{
    switch (bsp_timer->once_timer_idx) {
   19824:	7c43      	ldrb	r3, [r0, #17]
   19826:	2b01      	cmp	r3, #1
   19828:	d004      	beq.n	19834 <apollo3_timer_isr_cfg+0x10>
   1982a:	2b03      	cmp	r3, #3
   1982c:	d006      	beq.n	1983c <apollo3_timer_isr_cfg+0x18>
   1982e:	f06f 0001 	mvn.w	r0, #1
   19832:	4770      	bx	lr
#if MYNEWT_VAL(TIMER_0_SOURCE)
    case 1:
        *out_isr_cfg = AM_HAL_CTIMER_INT_TIMERA1C0;
   19834:	2304      	movs	r3, #4
   19836:	600b      	str	r3, [r1, #0]
        return 0;
   19838:	2000      	movs	r0, #0
   1983a:	4770      	bx	lr
#endif
#if MYNEWT_VAL(TIMER_1_SOURCE)
    case 3:
        *out_isr_cfg = AM_HAL_CTIMER_INT_TIMERA3C0;
   1983c:	2340      	movs	r3, #64	; 0x40
   1983e:	600b      	str	r3, [r1, #0]
        return 0;
   19840:	2000      	movs	r0, #0
#endif
    default:
        return SYS_EINVAL;
    }
}
   19842:	4770      	bx	lr

00019844 <apollo3_timer_cur_ticks>:
/**
 * Retrieves the current time from the specified timer.
 */
static uint32_t
apollo3_timer_cur_ticks(const struct apollo3_timer *bsp_timer)
{
   19844:	b508      	push	{r3, lr}
    return am_hal_ctimer_read(bsp_timer->cont_timer_idx, AM_HAL_CTIMER_BOTH);
   19846:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   1984a:	7c00      	ldrb	r0, [r0, #16]
   1984c:	f7ff faf2 	bl	18e34 <am_hal_ctimer_read>
}
   19850:	bd08      	pop	{r3, pc}

00019852 <apollo3_timer_set_ocmp>:
 * time.
 */
static void
apollo3_timer_set_ocmp(const struct apollo3_timer *bsp_timer,
                       uint32_t ticks_from_now)
{
   19852:	b530      	push	{r4, r5, lr}
   19854:	b083      	sub	sp, #12
   19856:	4604      	mov	r4, r0
   19858:	460d      	mov	r5, r1
    uint32_t isr_cfg;
    int rc;

    /* Calculate the ISR flags for the "once" timer. */
    rc = apollo3_timer_isr_cfg(bsp_timer, &isr_cfg);
   1985a:	a901      	add	r1, sp, #4
   1985c:	f7ff ffe2 	bl	19824 <apollo3_timer_isr_cfg>
    assert(rc == 0);
   19860:	b9e8      	cbnz	r0, 1989e <apollo3_timer_set_ocmp+0x4c>

    /* Clear any pending interrupt for this timer. */
    am_hal_ctimer_int_clear(isr_cfg);
   19862:	9801      	ldr	r0, [sp, #4]
   19864:	f7ff fbb2 	bl	18fcc <am_hal_ctimer_int_clear>

    /* Stop and clear the "once" timer. */
    am_hal_ctimer_stop(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH);
   19868:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   1986c:	7c60      	ldrb	r0, [r4, #17]
   1986e:	f7ff fab7 	bl	18de0 <am_hal_ctimer_stop>
    am_hal_ctimer_clear(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH);
   19872:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   19876:	7c60      	ldrb	r0, [r4, #17]
   19878:	f7ff fac8 	bl	18e0c <am_hal_ctimer_clear>

    /* Schedule an interrupt at the requested relative time. */
    am_hal_ctimer_period_set(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH,
   1987c:	2300      	movs	r3, #0
   1987e:	462a      	mov	r2, r5
   19880:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   19884:	7c60      	ldrb	r0, [r4, #17]
   19886:	f7ff fb1d 	bl	18ec4 <am_hal_ctimer_period_set>
                             ticks_from_now, 0);

    /* Enable interrupts for this timer, in case they haven't been enabled
     * yet.
     */
    am_hal_ctimer_int_enable(isr_cfg);
   1988a:	9801      	ldr	r0, [sp, #4]
   1988c:	f7ff fb76 	bl	18f7c <am_hal_ctimer_int_enable>

    /* Restart the timer. */
    am_hal_ctimer_start(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH);
   19890:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   19894:	7c60      	ldrb	r0, [r4, #17]
   19896:	f7ff fa79 	bl	18d8c <am_hal_ctimer_start>
}
   1989a:	b003      	add	sp, #12
   1989c:	bd30      	pop	{r4, r5, pc}
    assert(rc == 0);
   1989e:	f7fa fec5 	bl	1462c <hal_debugger_connected>
   198a2:	b100      	cbz	r0, 198a6 <apollo3_timer_set_ocmp+0x54>
   198a4:	be01      	bkpt	0x0001
   198a6:	2300      	movs	r3, #0
   198a8:	461a      	mov	r2, r3
   198aa:	4619      	mov	r1, r3
   198ac:	4618      	mov	r0, r3
   198ae:	f7fb f8cb 	bl	14a48 <__assert_func>

000198b2 <apollo3_timer_set_ocmp_at>:
 * Configures a BSP timer to generate an interrupt at the specified absolute
 * time.
 */
static void
apollo3_timer_set_ocmp_at(const struct apollo3_timer *bsp_timer, uint32_t at)
{
   198b2:	b530      	push	{r4, r5, lr}
   198b4:	b083      	sub	sp, #12
   198b6:	4605      	mov	r5, r0
   198b8:	460c      	mov	r4, r1
    uint32_t isr_cfg;
    uint32_t now;
    int32_t ticks_from_now;
    int rc;

    now = apollo3_timer_cur_ticks(bsp_timer);
   198ba:	f7ff ffc3 	bl	19844 <apollo3_timer_cur_ticks>
    ticks_from_now = at - now;
   198be:	1a21      	subs	r1, r4, r0
    if (ticks_from_now <= 0) {
   198c0:	2900      	cmp	r1, #0
   198c2:	dd04      	ble.n	198ce <apollo3_timer_set_ocmp_at+0x1c>
        /* Event already occurred. */
        rc = apollo3_timer_isr_cfg(bsp_timer, &isr_cfg);
        assert(rc == 0);
        am_hal_ctimer_int_set(isr_cfg);
    } else {
        apollo3_timer_set_ocmp(bsp_timer, ticks_from_now);
   198c4:	4628      	mov	r0, r5
   198c6:	f7ff ffc4 	bl	19852 <apollo3_timer_set_ocmp>
    }
}
   198ca:	b003      	add	sp, #12
   198cc:	bd30      	pop	{r4, r5, pc}
        rc = apollo3_timer_isr_cfg(bsp_timer, &isr_cfg);
   198ce:	a901      	add	r1, sp, #4
   198d0:	4628      	mov	r0, r5
   198d2:	f7ff ffa7 	bl	19824 <apollo3_timer_isr_cfg>
        assert(rc == 0);
   198d6:	b918      	cbnz	r0, 198e0 <apollo3_timer_set_ocmp_at+0x2e>
        am_hal_ctimer_int_set(isr_cfg);
   198d8:	9801      	ldr	r0, [sp, #4]
   198da:	f7ff fb87 	bl	18fec <am_hal_ctimer_int_set>
   198de:	e7f4      	b.n	198ca <apollo3_timer_set_ocmp_at+0x18>
        assert(rc == 0);
   198e0:	f7fa fea4 	bl	1462c <hal_debugger_connected>
   198e4:	b100      	cbz	r0, 198e8 <apollo3_timer_set_ocmp_at+0x36>
   198e6:	be01      	bkpt	0x0001
   198e8:	2300      	movs	r3, #0
   198ea:	461a      	mov	r2, r3
   198ec:	4619      	mov	r1, r3
   198ee:	4618      	mov	r0, r3
   198f0:	f7fb f8aa 	bl	14a48 <__assert_func>

000198f4 <apollo3_timer_clear_ocmp>:
/**
 * Unsets a scheduled interrupt for the specified BSP timer.
 */
static void
apollo3_timer_clear_ocmp(const struct apollo3_timer *bsp_timer)
{
   198f4:	b500      	push	{lr}
   198f6:	b083      	sub	sp, #12
    uint32_t isr_cfg;
    int rc;

    rc = apollo3_timer_isr_cfg(bsp_timer, &isr_cfg);
   198f8:	a901      	add	r1, sp, #4
   198fa:	f7ff ff93 	bl	19824 <apollo3_timer_isr_cfg>
    assert(rc == 0);
   198fe:	b928      	cbnz	r0, 1990c <apollo3_timer_clear_ocmp+0x18>

    am_hal_ctimer_int_disable(isr_cfg);
   19900:	9801      	ldr	r0, [sp, #4]
   19902:	f7ff fb4f 	bl	18fa4 <am_hal_ctimer_int_disable>
}
   19906:	b003      	add	sp, #12
   19908:	f85d fb04 	ldr.w	pc, [sp], #4
    assert(rc == 0);
   1990c:	f7fa fe8e 	bl	1462c <hal_debugger_connected>
   19910:	b100      	cbz	r0, 19914 <apollo3_timer_clear_ocmp+0x20>
   19912:	be01      	bkpt	0x0001
   19914:	2300      	movs	r3, #0
   19916:	461a      	mov	r2, r3
   19918:	4619      	mov	r1, r3
   1991a:	4618      	mov	r0, r3
   1991c:	f7fb f894 	bl	14a48 <__assert_func>

00019920 <apollo3_timer_chk_queue>:
 * Executes callbacks for all expired timers in a BSP timer's queue.  This
 * function is called when a timer interrupt is handled.
 */
static void
apollo3_timer_chk_queue(struct apollo3_timer *bsp_timer)
{
   19920:	b570      	push	{r4, r5, r6, lr}
   19922:	4605      	mov	r5, r0
    struct hal_timer *timer;
    uint32_t ticks;
    os_sr_t sr;

    OS_ENTER_CRITICAL(sr);
   19924:	f7fc f848 	bl	159b8 <os_arch_save_sr>
   19928:	4606      	mov	r6, r0

    /* Remove and process each expired timer in the sorted queue. */
    while ((timer = TAILQ_FIRST(&bsp_timer->hal_timer_q)) != NULL) {
   1992a:	e009      	b.n	19940 <apollo3_timer_chk_queue+0x20>
        ticks = apollo3_timer_cur_ticks(bsp_timer);
        if ((int32_t)(ticks - timer->expiry) >= 0) {
            TAILQ_REMOVE(&bsp_timer->hal_timer_q, timer, link);
   1992c:	6963      	ldr	r3, [r4, #20]
   1992e:	606b      	str	r3, [r5, #4]
   19930:	6963      	ldr	r3, [r4, #20]
   19932:	6922      	ldr	r2, [r4, #16]
   19934:	601a      	str	r2, [r3, #0]
            timer->link.tqe_prev = NULL;
   19936:	2300      	movs	r3, #0
   19938:	6163      	str	r3, [r4, #20]
            timer->cb_func(timer->cb_arg);
   1993a:	6863      	ldr	r3, [r4, #4]
   1993c:	68a0      	ldr	r0, [r4, #8]
   1993e:	4798      	blx	r3
    while ((timer = TAILQ_FIRST(&bsp_timer->hal_timer_q)) != NULL) {
   19940:	682c      	ldr	r4, [r5, #0]
   19942:	b164      	cbz	r4, 1995e <apollo3_timer_chk_queue+0x3e>
        ticks = apollo3_timer_cur_ticks(bsp_timer);
   19944:	4628      	mov	r0, r5
   19946:	f7ff ff7d 	bl	19844 <apollo3_timer_cur_ticks>
        if ((int32_t)(ticks - timer->expiry) >= 0) {
   1994a:	68e3      	ldr	r3, [r4, #12]
   1994c:	1ac0      	subs	r0, r0, r3
   1994e:	2800      	cmp	r0, #0
   19950:	db05      	blt.n	1995e <apollo3_timer_chk_queue+0x3e>
            TAILQ_REMOVE(&bsp_timer->hal_timer_q, timer, link);
   19952:	6923      	ldr	r3, [r4, #16]
   19954:	2b00      	cmp	r3, #0
   19956:	d0e9      	beq.n	1992c <apollo3_timer_chk_queue+0xc>
   19958:	6962      	ldr	r2, [r4, #20]
   1995a:	615a      	str	r2, [r3, #20]
   1995c:	e7e8      	b.n	19930 <apollo3_timer_chk_queue+0x10>
    }

    /* If any timers remain, schedule an interrupt for the timer that expires
     * next.
     */
    if (timer != NULL) {
   1995e:	b13c      	cbz	r4, 19970 <apollo3_timer_chk_queue+0x50>
        apollo3_timer_set_ocmp_at(bsp_timer, timer->expiry);
   19960:	68e1      	ldr	r1, [r4, #12]
   19962:	4628      	mov	r0, r5
   19964:	f7ff ffa5 	bl	198b2 <apollo3_timer_set_ocmp_at>
    } else {
        apollo3_timer_clear_ocmp(bsp_timer);
    }

    OS_EXIT_CRITICAL(sr);
   19968:	4630      	mov	r0, r6
   1996a:	f7fc f82b 	bl	159c4 <os_arch_restore_sr>
}
   1996e:	bd70      	pop	{r4, r5, r6, pc}
        apollo3_timer_clear_ocmp(bsp_timer);
   19970:	4628      	mov	r0, r5
   19972:	f7ff ffbf 	bl	198f4 <apollo3_timer_clear_ocmp>
   19976:	e7f7      	b.n	19968 <apollo3_timer_chk_queue+0x48>

00019978 <apollo3_timer_isr>:
/**
 * Handles a ctimer interrupt.
 */
static void
apollo3_timer_isr(void)
{
   19978:	b510      	push	{r4, lr}
    uint32_t status;

    /* Read the ctimer status to determine which timers generated the
     * interrupt.
     */
    status = am_hal_ctimer_int_status_get(true);
   1997a:	2001      	movs	r0, #1
   1997c:	f7ff fb46 	bl	1900c <am_hal_ctimer_int_status_get>
   19980:	4604      	mov	r4, r0
    am_hal_ctimer_int_clear(status);
   19982:	f7ff fb23 	bl	18fcc <am_hal_ctimer_int_clear>

    /* Service the appropriate timers. */
#if MYNEWT_VAL(TIMER_0_SOURCE)
    if (status & (AM_HAL_CTIMER_INT_TIMERA1C0 | AM_HAL_CTIMER_INT_TIMERA1C1)) {
   19986:	f014 1f04 	tst.w	r4, #262148	; 0x40004
   1998a:	d103      	bne.n	19994 <apollo3_timer_isr+0x1c>
        apollo3_timer_chk_queue(&apollo3_timer_0);
    }
#endif
#if MYNEWT_VAL(TIMER_1_SOURCE)
    if (status & (AM_HAL_CTIMER_INT_TIMERA3C0 | AM_HAL_CTIMER_INT_TIMERA3C1)) {
   1998c:	f014 1f40 	tst.w	r4, #4194368	; 0x400040
   19990:	d104      	bne.n	1999c <apollo3_timer_isr+0x24>
        apollo3_timer_chk_queue(&apollo3_timer_1);
    }
#endif
}
   19992:	bd10      	pop	{r4, pc}
        apollo3_timer_chk_queue(&apollo3_timer_0);
   19994:	4803      	ldr	r0, [pc, #12]	; (199a4 <apollo3_timer_isr+0x2c>)
   19996:	f7ff ffc3 	bl	19920 <apollo3_timer_chk_queue>
   1999a:	e7f7      	b.n	1998c <apollo3_timer_isr+0x14>
        apollo3_timer_chk_queue(&apollo3_timer_1);
   1999c:	4802      	ldr	r0, [pc, #8]	; (199a8 <apollo3_timer_isr+0x30>)
   1999e:	f7ff ffbf 	bl	19920 <apollo3_timer_chk_queue>
}
   199a2:	e7f6      	b.n	19992 <apollo3_timer_isr+0x1a>
   199a4:	10000184 	.word	0x10000184
   199a8:	10000198 	.word	0x10000198

000199ac <hal_timer_init>:
 *
 * @return int          0: success; error code otherwise
 */
int
hal_timer_init(int timer_num, void *vcfg)
{
   199ac:	b510      	push	{r4, lr}
   199ae:	460c      	mov	r4, r1
    static int nvic_configured;

    const struct apollo3_timer_cfg *bsp_cfg;
    struct apollo3_timer *bsp_timer;

    bsp_timer = apollo3_timer_resolve(timer_num);
   199b0:	f7ff fecc 	bl	1974c <apollo3_timer_resolve>
    if (bsp_timer == NULL) {
   199b4:	b1b8      	cbz	r0, 199e6 <hal_timer_init+0x3a>
   199b6:	4603      	mov	r3, r0
        return SYS_EINVAL;
    }

    if (!nvic_configured) {
   199b8:	4a0c      	ldr	r2, [pc, #48]	; (199ec <hal_timer_init+0x40>)
   199ba:	6812      	ldr	r2, [r2, #0]
   199bc:	b97a      	cbnz	r2, 199de <hal_timer_init+0x32>
        nvic_configured = 1;
   199be:	4a0b      	ldr	r2, [pc, #44]	; (199ec <hal_timer_init+0x40>)
   199c0:	2101      	movs	r1, #1
   199c2:	6011      	str	r1, [r2, #0]
  uint32_t vectors = (uint32_t )SCB->VTOR;
   199c4:	4a0a      	ldr	r2, [pc, #40]	; (199f0 <hal_timer_init+0x44>)
   199c6:	6892      	ldr	r2, [r2, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
   199c8:	490a      	ldr	r1, [pc, #40]	; (199f4 <hal_timer_init+0x48>)
   199ca:	6791      	str	r1, [r2, #120]	; 0x78
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   199cc:	4a0a      	ldr	r2, [pc, #40]	; (199f8 <hal_timer_init+0x4c>)
   199ce:	21e0      	movs	r1, #224	; 0xe0
   199d0:	f882 130e 	strb.w	r1, [r2, #782]	; 0x30e
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   199d4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   199d8:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   199dc:	6011      	str	r1, [r2, #0]
        NVIC_ClearPendingIRQ(CTIMER_IRQn);
        NVIC_EnableIRQ(CTIMER_IRQn);
    }

    bsp_cfg = vcfg;
    bsp_timer->cfg = *bsp_cfg;
   199de:	7822      	ldrb	r2, [r4, #0]
   199e0:	721a      	strb	r2, [r3, #8]

    return 0;
   199e2:	2000      	movs	r0, #0
}
   199e4:	bd10      	pop	{r4, pc}
        return SYS_EINVAL;
   199e6:	f06f 0001 	mvn.w	r0, #1
   199ea:	e7fb      	b.n	199e4 <hal_timer_init+0x38>
   199ec:	1000272c 	.word	0x1000272c
   199f0:	e000ed00 	.word	0xe000ed00
   199f4:	00019979 	.word	0x00019979
   199f8:	e000e100 	.word	0xe000e100

000199fc <hal_timer_config>:
 *
 * @return int
 */
int
hal_timer_config(int timer_num, uint32_t freq_hz)
{
   199fc:	b570      	push	{r4, r5, r6, lr}
   199fe:	b082      	sub	sp, #8
   19a00:	460d      	mov	r5, r1
    uint32_t cont_cfg;
    uint32_t once_cfg;
    uint32_t sdk_cfg;
    int rc;

    bsp_timer = apollo3_timer_resolve(timer_num);
   19a02:	f7ff fea3 	bl	1974c <apollo3_timer_resolve>
    if (bsp_timer == NULL) {
   19a06:	b370      	cbz	r0, 19a66 <hal_timer_config+0x6a>
   19a08:	4604      	mov	r4, r0
        return SYS_EINVAL;
    }

    rc = apollo3_timer_sdk_cfg(&bsp_timer->cfg, freq_hz, &bsp_timer->freq_hz,
   19a0a:	ab01      	add	r3, sp, #4
   19a0c:	f100 020c 	add.w	r2, r0, #12
   19a10:	4629      	mov	r1, r5
   19a12:	3008      	adds	r0, #8
   19a14:	f7ff fec8 	bl	197a8 <apollo3_timer_sdk_cfg>
                               &sdk_cfg);
    if (rc != 0) {
   19a18:	4605      	mov	r5, r0
   19a1a:	b110      	cbz	r0, 19a22 <hal_timer_config+0x26>

    /* Start the continuous timer. */
    am_hal_ctimer_start(bsp_timer->cont_timer_idx, AM_HAL_CTIMER_BOTH);

    return 0;
}
   19a1c:	4628      	mov	r0, r5
   19a1e:	b002      	add	sp, #8
   19a20:	bd70      	pop	{r4, r5, r6, pc}
    cont_cfg = sdk_cfg | AM_HAL_CTIMER_FN_CONTINUOUS;
   19a22:	9e01      	ldr	r6, [sp, #4]
   19a24:	f446 76c0 	orr.w	r6, r6, #384	; 0x180
    am_hal_ctimer_clear(bsp_timer->cont_timer_idx, AM_HAL_CTIMER_BOTH);
   19a28:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   19a2c:	7c20      	ldrb	r0, [r4, #16]
   19a2e:	f7ff f9ed 	bl	18e0c <am_hal_ctimer_clear>
    am_hal_ctimer_config_single(bsp_timer->cont_timer_idx, AM_HAL_CTIMER_BOTH,
   19a32:	4632      	mov	r2, r6
   19a34:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   19a38:	7c20      	ldrb	r0, [r4, #16]
   19a3a:	f7ff f967 	bl	18d0c <am_hal_ctimer_config_single>
    once_cfg = sdk_cfg | AM_HAL_CTIMER_FN_ONCE | AM_HAL_CTIMER_INT_ENABLE;
   19a3e:	9e01      	ldr	r6, [sp, #4]
   19a40:	f446 7600 	orr.w	r6, r6, #512	; 0x200
    am_hal_ctimer_clear(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH);
   19a44:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   19a48:	7c60      	ldrb	r0, [r4, #17]
   19a4a:	f7ff f9df 	bl	18e0c <am_hal_ctimer_clear>
    am_hal_ctimer_config_single(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH,
   19a4e:	4632      	mov	r2, r6
   19a50:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   19a54:	7c60      	ldrb	r0, [r4, #17]
   19a56:	f7ff f959 	bl	18d0c <am_hal_ctimer_config_single>
    am_hal_ctimer_start(bsp_timer->cont_timer_idx, AM_HAL_CTIMER_BOTH);
   19a5a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   19a5e:	7c20      	ldrb	r0, [r4, #16]
   19a60:	f7ff f994 	bl	18d8c <am_hal_ctimer_start>
    return 0;
   19a64:	e7da      	b.n	19a1c <hal_timer_config+0x20>
        return SYS_EINVAL;
   19a66:	f06f 0501 	mvn.w	r5, #1
   19a6a:	e7d7      	b.n	19a1c <hal_timer_config+0x20>

00019a6c <apollo3_uart_irqh_x>:
    UARTn(0)->DR = data;
}

static void
apollo3_uart_irqh_x(int num)
{
   19a6c:	b538      	push	{r3, r4, r5, lr}
   19a6e:	4604      	mov	r4, r0

    os_trace_isr_enter();

    u = &uarts[num];

    status = UARTn(0)->IES;
   19a70:	4b2f      	ldr	r3, [pc, #188]	; (19b30 <apollo3_uart_irqh_x+0xc4>)
   19a72:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
    UARTn(0)->IEC &= ~status;
   19a74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   19a76:	ea22 0205 	bic.w	r2, r2, r5
   19a7a:	645a      	str	r2, [r3, #68]	; 0x44

    if (status & (UART0_IES_TXRIS_Msk)) {
   19a7c:	f015 0f20 	tst.w	r5, #32
   19a80:	d034      	beq.n	19aec <apollo3_uart_irqh_x+0x80>
        if (u->u_tx_started) {
   19a82:	eb00 0340 	add.w	r3, r0, r0, lsl #1
   19a86:	4a2b      	ldr	r2, [pc, #172]	; (19b34 <apollo3_uart_irqh_x+0xc8>)
   19a88:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
   19a8c:	f013 0f04 	tst.w	r3, #4
   19a90:	d02c      	beq.n	19aec <apollo3_uart_irqh_x+0x80>
            while (1) {
                if (UARTn(0)->FR & UART0_FR_TXFF_Msk) {
   19a92:	4b27      	ldr	r3, [pc, #156]	; (19b30 <apollo3_uart_irqh_x+0xc4>)
   19a94:	699b      	ldr	r3, [r3, #24]
   19a96:	f013 0f20 	tst.w	r3, #32
   19a9a:	d127      	bne.n	19aec <apollo3_uart_irqh_x+0x80>
                    break;
                }

                data = u->u_tx_func(u->u_func_arg);
   19a9c:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   19aa0:	4a24      	ldr	r2, [pc, #144]	; (19b34 <apollo3_uart_irqh_x+0xc8>)
   19aa2:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   19aa6:	689a      	ldr	r2, [r3, #8]
   19aa8:	6918      	ldr	r0, [r3, #16]
   19aaa:	4790      	blx	r2
                if (data < 0) {
   19aac:	2800      	cmp	r0, #0
   19aae:	db02      	blt.n	19ab6 <apollo3_uart_irqh_x+0x4a>
                    apollo3_uart_disable_tx_irq();
                    u->u_tx_started = 0;
                    break;
                }

                UARTn(0)->DR = data;
   19ab0:	4b1f      	ldr	r3, [pc, #124]	; (19b30 <apollo3_uart_irqh_x+0xc4>)
   19ab2:	6018      	str	r0, [r3, #0]
                if (UARTn(0)->FR & UART0_FR_TXFF_Msk) {
   19ab4:	e7ed      	b.n	19a92 <apollo3_uart_irqh_x+0x26>
                    if (u->u_tx_done) {
   19ab6:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   19aba:	4a1e      	ldr	r2, [pc, #120]	; (19b34 <apollo3_uart_irqh_x+0xc8>)
   19abc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   19ac0:	68d9      	ldr	r1, [r3, #12]
   19ac2:	b129      	cbz	r1, 19ad0 <apollo3_uart_irqh_x+0x64>
                        u->u_tx_done(u->u_func_arg);
   19ac4:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   19ac8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   19acc:	6918      	ldr	r0, [r3, #16]
   19ace:	4788      	blx	r1
    UARTn(0)->IER &= ~(AM_HAL_UART_INT_TX);
   19ad0:	4a17      	ldr	r2, [pc, #92]	; (19b30 <apollo3_uart_irqh_x+0xc4>)
   19ad2:	6b93      	ldr	r3, [r2, #56]	; 0x38
   19ad4:	f023 0320 	bic.w	r3, r3, #32
   19ad8:	6393      	str	r3, [r2, #56]	; 0x38
                    u->u_tx_started = 0;
   19ada:	4b16      	ldr	r3, [pc, #88]	; (19b34 <apollo3_uart_irqh_x+0xc8>)
   19adc:	eb04 0244 	add.w	r2, r4, r4, lsl #1
   19ae0:	f813 1032 	ldrb.w	r1, [r3, r2, lsl #3]
   19ae4:	f36f 0182 	bfc	r1, #2, #1
   19ae8:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
            }
        }
    }

    if (status & (UART0_IES_RXRIS_Msk | UART0_IES_RTRIS_Msk)) {
   19aec:	f015 0f50 	tst.w	r5, #80	; 0x50
   19af0:	d100      	bne.n	19af4 <apollo3_uart_irqh_x+0x88>
            }
        }
    }

    os_trace_isr_exit();
}
   19af2:	bd38      	pop	{r3, r4, r5, pc}
        while (!(UARTn(0)->FR & UART0_FR_RXFE_Msk)) {
   19af4:	4b0e      	ldr	r3, [pc, #56]	; (19b30 <apollo3_uart_irqh_x+0xc4>)
   19af6:	699b      	ldr	r3, [r3, #24]
   19af8:	f013 0f10 	tst.w	r3, #16
   19afc:	d1f9      	bne.n	19af2 <apollo3_uart_irqh_x+0x86>
            u->u_rx_buf = UARTn(0)->DR;
   19afe:	4b0c      	ldr	r3, [pc, #48]	; (19b30 <apollo3_uart_irqh_x+0xc4>)
   19b00:	6819      	ldr	r1, [r3, #0]
   19b02:	b2c9      	uxtb	r1, r1
   19b04:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   19b08:	4a0a      	ldr	r2, [pc, #40]	; (19b34 <apollo3_uart_irqh_x+0xc8>)
   19b0a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   19b0e:	7059      	strb	r1, [r3, #1]
            rc = u->u_rx_func(u->u_func_arg, u->u_rx_buf);
   19b10:	685a      	ldr	r2, [r3, #4]
   19b12:	6918      	ldr	r0, [r3, #16]
   19b14:	4790      	blx	r2
            if (rc < 0) {
   19b16:	2800      	cmp	r0, #0
   19b18:	daec      	bge.n	19af4 <apollo3_uart_irqh_x+0x88>
                u->u_rx_stall = 1;
   19b1a:	4a06      	ldr	r2, [pc, #24]	; (19b34 <apollo3_uart_irqh_x+0xc8>)
   19b1c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   19b20:	f812 3034 	ldrb.w	r3, [r2, r4, lsl #3]
   19b24:	f043 0302 	orr.w	r3, r3, #2
   19b28:	f802 3034 	strb.w	r3, [r2, r4, lsl #3]
                break;
   19b2c:	e7e1      	b.n	19af2 <apollo3_uart_irqh_x+0x86>
   19b2e:	bf00      	nop
   19b30:	4001c000 	.word	0x4001c000
   19b34:	10002834 	.word	0x10002834

00019b38 <apollo3_uart_irqh_0>:

static void apollo3_uart_irqh_0(void) { apollo3_uart_irqh_x(0); }
   19b38:	b508      	push	{r3, lr}
   19b3a:	2000      	movs	r0, #0
   19b3c:	f7ff ff96 	bl	19a6c <apollo3_uart_irqh_x>
   19b40:	bd08      	pop	{r3, pc}

00019b42 <apollo3_uart_irqh_1>:
static void apollo3_uart_irqh_1(void) { apollo3_uart_irqh_x(1); }
   19b42:	b508      	push	{r3, lr}
   19b44:	2001      	movs	r0, #1
   19b46:	f7ff ff91 	bl	19a6c <apollo3_uart_irqh_x>
   19b4a:	bd08      	pop	{r3, pc}

00019b4c <apollo3_uart_irq_info>:
apollo3_uart_irq_info(int port, int *out_irqn, apollo3_uart_irqh_t **out_irqh)
{
    apollo3_uart_irqh_t *irqh;
    int irqn;

    switch (port) {
   19b4c:	b148      	cbz	r0, 19b62 <apollo3_uart_irq_info+0x16>
   19b4e:	2801      	cmp	r0, #1
   19b50:	d10a      	bne.n	19b68 <apollo3_uart_irq_info+0x1c>
        irqn = UART0_IRQn;
        irqh = apollo3_uart_irqh_0;
        break;

    case 1:
        irqn = UART1_IRQn;
   19b52:	2010      	movs	r0, #16
        irqh = apollo3_uart_irqh_1;
   19b54:	4b07      	ldr	r3, [pc, #28]	; (19b74 <apollo3_uart_irq_info+0x28>)

    default:
        return -1;
    }

    if (out_irqn != NULL) {
   19b56:	b101      	cbz	r1, 19b5a <apollo3_uart_irq_info+0xe>
        *out_irqn = irqn;
   19b58:	6008      	str	r0, [r1, #0]
    }
    if (out_irqh != NULL) {
   19b5a:	b142      	cbz	r2, 19b6e <apollo3_uart_irq_info+0x22>
        *out_irqh = irqh;
   19b5c:	6013      	str	r3, [r2, #0]
    }
    return 0;
   19b5e:	2000      	movs	r0, #0
   19b60:	4770      	bx	lr
    switch (port) {
   19b62:	200f      	movs	r0, #15
   19b64:	4b04      	ldr	r3, [pc, #16]	; (19b78 <apollo3_uart_irq_info+0x2c>)
   19b66:	e7f6      	b.n	19b56 <apollo3_uart_irq_info+0xa>
   19b68:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   19b6c:	4770      	bx	lr
    return 0;
   19b6e:	2000      	movs	r0, #0
}
   19b70:	4770      	bx	lr
   19b72:	bf00      	nop
   19b74:	00019b43 	.word	0x00019b43
   19b78:	00019b39 	.word	0x00019b39

00019b7c <apollo3_uart_set_nvic>:

static void
apollo3_uart_set_nvic(int port)
{
   19b7c:	b500      	push	{lr}
   19b7e:	b083      	sub	sp, #12
    apollo3_uart_irqh_t *irqh;
    int irqn;
    int rc;

    rc = apollo3_uart_irq_info(port, &irqn, &irqh);
   19b80:	aa01      	add	r2, sp, #4
   19b82:	4669      	mov	r1, sp
   19b84:	f7ff ffe2 	bl	19b4c <apollo3_uart_irq_info>
    assert(rc == 0);
   19b88:	b950      	cbnz	r0, 19ba0 <apollo3_uart_set_nvic+0x24>

    NVIC_SetVector(irqn, (uint32_t)irqh);
   19b8a:	f99d 3000 	ldrsb.w	r3, [sp]
  uint32_t vectors = (uint32_t )SCB->VTOR;
   19b8e:	4a09      	ldr	r2, [pc, #36]	; (19bb4 <apollo3_uart_set_nvic+0x38>)
   19b90:	6892      	ldr	r2, [r2, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
   19b92:	3310      	adds	r3, #16
   19b94:	9901      	ldr	r1, [sp, #4]
   19b96:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
   19b9a:	b003      	add	sp, #12
   19b9c:	f85d fb04 	ldr.w	pc, [sp], #4
    assert(rc == 0);
   19ba0:	f7fa fd44 	bl	1462c <hal_debugger_connected>
   19ba4:	b100      	cbz	r0, 19ba8 <apollo3_uart_set_nvic+0x2c>
   19ba6:	be01      	bkpt	0x0001
   19ba8:	2300      	movs	r3, #0
   19baa:	461a      	mov	r2, r3
   19bac:	4619      	mov	r1, r3
   19bae:	4618      	mov	r0, r3
   19bb0:	f7fa ff4a 	bl	14a48 <__assert_func>
   19bb4:	e000ed00 	.word	0xe000ed00

00019bb8 <hal_uart_init_cbs>:
    if (port >= UART_CNT) {
   19bb8:	2801      	cmp	r0, #1
   19bba:	dc14      	bgt.n	19be6 <hal_uart_init_cbs+0x2e>
{
   19bbc:	b430      	push	{r4, r5}
    if (u->u_open) {
   19bbe:	eb00 0440 	add.w	r4, r0, r0, lsl #1
   19bc2:	4d0c      	ldr	r5, [pc, #48]	; (19bf4 <hal_uart_init_cbs+0x3c>)
   19bc4:	f815 4034 	ldrb.w	r4, [r5, r4, lsl #3]
   19bc8:	f014 0f01 	tst.w	r4, #1
   19bcc:	d10e      	bne.n	19bec <hal_uart_init_cbs+0x34>
    u->u_rx_func = rx_func;
   19bce:	eb00 0440 	add.w	r4, r0, r0, lsl #1
   19bd2:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
   19bd6:	6063      	str	r3, [r4, #4]
    u->u_tx_func = tx_func;
   19bd8:	60a1      	str	r1, [r4, #8]
    u->u_tx_done = tx_done;
   19bda:	60e2      	str	r2, [r4, #12]
    u->u_func_arg = arg;
   19bdc:	9b02      	ldr	r3, [sp, #8]
   19bde:	6123      	str	r3, [r4, #16]
    return 0;
   19be0:	2000      	movs	r0, #0
}
   19be2:	bc30      	pop	{r4, r5}
   19be4:	4770      	bx	lr
        return -1;
   19be6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
   19bea:	4770      	bx	lr
        return -1;
   19bec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   19bf0:	e7f7      	b.n	19be2 <hal_uart_init_cbs+0x2a>
   19bf2:	bf00      	nop
   19bf4:	10002834 	.word	0x10002834

00019bf8 <hal_uart_start_tx>:
    if (port >= UART_CNT) {
   19bf8:	2801      	cmp	r0, #1
   19bfa:	dc49      	bgt.n	19c90 <hal_uart_start_tx+0x98>
{
   19bfc:	b538      	push	{r3, r4, r5, lr}
   19bfe:	4604      	mov	r4, r0
    if (!u->u_open) {
   19c00:	eb00 0340 	add.w	r3, r0, r0, lsl #1
   19c04:	4a23      	ldr	r2, [pc, #140]	; (19c94 <hal_uart_start_tx+0x9c>)
   19c06:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
   19c0a:	f013 0f01 	tst.w	r3, #1
   19c0e:	d100      	bne.n	19c12 <hal_uart_start_tx+0x1a>
}
   19c10:	bd38      	pop	{r3, r4, r5, pc}
    OS_ENTER_CRITICAL(sr);
   19c12:	f7fb fed1 	bl	159b8 <os_arch_save_sr>
   19c16:	4605      	mov	r5, r0
    if (u->u_tx_started == 0) {
   19c18:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   19c1c:	4a1d      	ldr	r2, [pc, #116]	; (19c94 <hal_uart_start_tx+0x9c>)
   19c1e:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
   19c22:	f013 0f04 	tst.w	r3, #4
   19c26:	d11f      	bne.n	19c68 <hal_uart_start_tx+0x70>
            if (UARTn(0)->FR&UART0_FR_TXFF_Msk) {
   19c28:	4b1b      	ldr	r3, [pc, #108]	; (19c98 <hal_uart_start_tx+0xa0>)
   19c2a:	699b      	ldr	r3, [r3, #24]
   19c2c:	f013 0f20 	tst.w	r3, #32
   19c30:	d10c      	bne.n	19c4c <hal_uart_start_tx+0x54>
            data = u->u_tx_func(u->u_func_arg);
   19c32:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   19c36:	4a17      	ldr	r2, [pc, #92]	; (19c94 <hal_uart_start_tx+0x9c>)
   19c38:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   19c3c:	689a      	ldr	r2, [r3, #8]
   19c3e:	6918      	ldr	r0, [r3, #16]
   19c40:	4790      	blx	r2
            if (data < 0) {
   19c42:	2800      	cmp	r0, #0
   19c44:	db14      	blt.n	19c70 <hal_uart_start_tx+0x78>
            UARTn(0)->DR = data;
   19c46:	4b14      	ldr	r3, [pc, #80]	; (19c98 <hal_uart_start_tx+0xa0>)
   19c48:	6018      	str	r0, [r3, #0]
            if (UARTn(0)->FR&UART0_FR_TXFF_Msk) {
   19c4a:	e7ed      	b.n	19c28 <hal_uart_start_tx+0x30>
                u->u_tx_started = 1;
   19c4c:	4a11      	ldr	r2, [pc, #68]	; (19c94 <hal_uart_start_tx+0x9c>)
   19c4e:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   19c52:	f812 3034 	ldrb.w	r3, [r2, r4, lsl #3]
   19c56:	f043 0304 	orr.w	r3, r3, #4
   19c5a:	f802 3034 	strb.w	r3, [r2, r4, lsl #3]
    UARTn(0)->IER |= (AM_HAL_UART_INT_TX);
   19c5e:	4a0e      	ldr	r2, [pc, #56]	; (19c98 <hal_uart_start_tx+0xa0>)
   19c60:	6b93      	ldr	r3, [r2, #56]	; 0x38
   19c62:	f043 0320 	orr.w	r3, r3, #32
   19c66:	6393      	str	r3, [r2, #56]	; 0x38
    OS_EXIT_CRITICAL(sr);
   19c68:	4628      	mov	r0, r5
   19c6a:	f7fb feab 	bl	159c4 <os_arch_restore_sr>
   19c6e:	e7cf      	b.n	19c10 <hal_uart_start_tx+0x18>
                if (u->u_tx_done) {
   19c70:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   19c74:	4a07      	ldr	r2, [pc, #28]	; (19c94 <hal_uart_start_tx+0x9c>)
   19c76:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   19c7a:	68da      	ldr	r2, [r3, #12]
   19c7c:	2a00      	cmp	r2, #0
   19c7e:	d0f3      	beq.n	19c68 <hal_uart_start_tx+0x70>
                    u->u_tx_done(u->u_func_arg);
   19c80:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   19c84:	4b03      	ldr	r3, [pc, #12]	; (19c94 <hal_uart_start_tx+0x9c>)
   19c86:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
   19c8a:	6920      	ldr	r0, [r4, #16]
   19c8c:	4790      	blx	r2
   19c8e:	e7eb      	b.n	19c68 <hal_uart_start_tx+0x70>
   19c90:	4770      	bx	lr
   19c92:	bf00      	nop
   19c94:	10002834 	.word	0x10002834
   19c98:	4001c000 	.word	0x4001c000

00019c9c <hal_uart_start_rx>:
    if (port >= UART_CNT) {
   19c9c:	2801      	cmp	r0, #1
   19c9e:	dc2c      	bgt.n	19cfa <hal_uart_start_rx+0x5e>
{
   19ca0:	b538      	push	{r3, r4, r5, lr}
   19ca2:	4604      	mov	r4, r0
    if (!u->u_open) {
   19ca4:	eb00 0340 	add.w	r3, r0, r0, lsl #1
   19ca8:	4a14      	ldr	r2, [pc, #80]	; (19cfc <hal_uart_start_rx+0x60>)
   19caa:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
   19cae:	f013 0f01 	tst.w	r3, #1
   19cb2:	d002      	beq.n	19cba <hal_uart_start_rx+0x1e>
    if (u->u_rx_stall) {
   19cb4:	f013 0f02 	tst.w	r3, #2
   19cb8:	d100      	bne.n	19cbc <hal_uart_start_rx+0x20>
}
   19cba:	bd38      	pop	{r3, r4, r5, pc}
        OS_ENTER_CRITICAL(sr);
   19cbc:	f7fb fe7c 	bl	159b8 <os_arch_save_sr>
   19cc0:	4605      	mov	r5, r0
        rc = u->u_rx_func(u->u_func_arg, u->u_rx_buf);
   19cc2:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   19cc6:	4a0d      	ldr	r2, [pc, #52]	; (19cfc <hal_uart_start_rx+0x60>)
   19cc8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   19ccc:	685a      	ldr	r2, [r3, #4]
   19cce:	7859      	ldrb	r1, [r3, #1]
   19cd0:	6918      	ldr	r0, [r3, #16]
   19cd2:	4790      	blx	r2
        if (rc == 0) {
   19cd4:	b968      	cbnz	r0, 19cf2 <hal_uart_start_rx+0x56>
            u->u_rx_stall = 0;
   19cd6:	4b09      	ldr	r3, [pc, #36]	; (19cfc <hal_uart_start_rx+0x60>)
   19cd8:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   19cdc:	f813 2034 	ldrb.w	r2, [r3, r4, lsl #3]
   19ce0:	f36f 0241 	bfc	r2, #1, #1
   19ce4:	f803 2034 	strb.w	r2, [r3, r4, lsl #3]
    UARTn(0)->IER |= (AM_HAL_UART_INT_RX |
   19ce8:	4a05      	ldr	r2, [pc, #20]	; (19d00 <hal_uart_start_rx+0x64>)
   19cea:	6b93      	ldr	r3, [r2, #56]	; 0x38
   19cec:	f043 0350 	orr.w	r3, r3, #80	; 0x50
   19cf0:	6393      	str	r3, [r2, #56]	; 0x38
        OS_EXIT_CRITICAL(sr);
   19cf2:	4628      	mov	r0, r5
   19cf4:	f7fb fe66 	bl	159c4 <os_arch_restore_sr>
   19cf8:	e7df      	b.n	19cba <hal_uart_start_rx+0x1e>
   19cfa:	4770      	bx	lr
   19cfc:	10002834 	.word	0x10002834
   19d00:	4001c000 	.word	0x4001c000

00019d04 <hal_uart_blocking_tx>:
    if (port >= UART_CNT) {
   19d04:	2801      	cmp	r0, #1
   19d06:	dc0e      	bgt.n	19d26 <hal_uart_blocking_tx+0x22>
    if (!u->u_open) {
   19d08:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   19d0c:	4b06      	ldr	r3, [pc, #24]	; (19d28 <hal_uart_blocking_tx+0x24>)
   19d0e:	f813 3030 	ldrb.w	r3, [r3, r0, lsl #3]
   19d12:	f013 0f01 	tst.w	r3, #1
   19d16:	d006      	beq.n	19d26 <hal_uart_blocking_tx+0x22>
    while (UARTn(0)->FR & UART0_FR_TXFF_Msk);
   19d18:	4b04      	ldr	r3, [pc, #16]	; (19d2c <hal_uart_blocking_tx+0x28>)
   19d1a:	699b      	ldr	r3, [r3, #24]
   19d1c:	f013 0f20 	tst.w	r3, #32
   19d20:	d1fa      	bne.n	19d18 <hal_uart_blocking_tx+0x14>
    UARTn(0)->DR = data;
   19d22:	4b02      	ldr	r3, [pc, #8]	; (19d2c <hal_uart_blocking_tx+0x28>)
   19d24:	6019      	str	r1, [r3, #0]
}
   19d26:	4770      	bx	lr
   19d28:	10002834 	.word	0x10002834
   19d2c:	4001c000 	.word	0x4001c000

00019d30 <hal_uart_init>:
    struct apollo3_uart_cfg *cfg;
    am_hal_gpio_pincfg_t pincfg;

    cfg = arg;

    if (port >= UART_CNT) {
   19d30:	2801      	cmp	r0, #1
   19d32:	dc6b      	bgt.n	19e0c <hal_uart_init+0xdc>
{
   19d34:	b5f0      	push	{r4, r5, r6, r7, lr}
   19d36:	b083      	sub	sp, #12
   19d38:	4604      	mov	r4, r0
   19d3a:	460f      	mov	r7, r1
        return SYS_EINVAL;
    }

    am_hal_uart_initialize(port, &(uarts[port].uart_handle));
   19d3c:	4e38      	ldr	r6, [pc, #224]	; (19e20 <hal_uart_init+0xf0>)
   19d3e:	0045      	lsls	r5, r0, #1
   19d40:	eb00 0340 	add.w	r3, r0, r0, lsl #1
   19d44:	00db      	lsls	r3, r3, #3
   19d46:	3310      	adds	r3, #16
   19d48:	4433      	add	r3, r6
   19d4a:	1d19      	adds	r1, r3, #4
   19d4c:	f000 fd68 	bl	1a820 <am_hal_uart_initialize>

    am_hal_uart_power_control(uarts[port].uart_handle, AM_HAL_SYSCTRL_WAKE, false);
   19d50:	4425      	add	r5, r4
   19d52:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
   19d56:	2200      	movs	r2, #0
   19d58:	4611      	mov	r1, r2
   19d5a:	6968      	ldr	r0, [r5, #20]
   19d5c:	f000 fe9a 	bl	1aa94 <am_hal_uart_power_control>

    am_hal_uart_clock_speed_e eUartClockSpeed = eUART_CLK_SPEED_DEFAULT;
   19d60:	2100      	movs	r1, #0
   19d62:	f88d 1007 	strb.w	r1, [sp, #7]
    am_hal_uart_control(uarts[port].uart_handle, AM_HAL_UART_CONTROL_CLKSEL, &eUartClockSpeed);
   19d66:	f10d 0207 	add.w	r2, sp, #7
   19d6a:	6968      	ldr	r0, [r5, #20]
   19d6c:	f000 ff06 	bl	1ab7c <am_hal_uart_control>
    am_hal_uart_configure(uarts[port].uart_handle, &g_sUartConfig);
   19d70:	492c      	ldr	r1, [pc, #176]	; (19e24 <hal_uart_init+0xf4>)
   19d72:	6968      	ldr	r0, [r5, #20]
   19d74:	f000 fdf2 	bl	1a95c <am_hal_uart_configure>

    switch (cfg->suc_pin_tx) {
   19d78:	7838      	ldrb	r0, [r7, #0]
   19d7a:	2816      	cmp	r0, #22
   19d7c:	d005      	beq.n	19d8a <hal_uart_init+0x5a>
   19d7e:	2823      	cmp	r0, #35	; 0x23
   19d80:	d013      	beq.n	19daa <hal_uart_init+0x7a>
   19d82:	f06f 0001 	mvn.w	r0, #1
    }

    apollo3_uart_set_nvic(port);

    return 0;
}
   19d86:	b003      	add	sp, #12
   19d88:	bdf0      	pop	{r4, r5, r6, r7, pc}
        pincfg.uFuncSel = 0;
   19d8a:	2500      	movs	r5, #0
   19d8c:	f36f 0502 	bfc	r5, #0, #3
    pincfg.eDriveStrength = AM_HAL_GPIO_PIN_DRIVESTRENGTH_2MA;
   19d90:	f36f 2509 	bfc	r5, #8, #2
    am_hal_gpio_pinconfig(cfg->suc_pin_tx, pincfg);
   19d94:	4629      	mov	r1, r5
   19d96:	f7fa fd19 	bl	147cc <am_hal_gpio_pinconfig>
    switch (cfg->suc_pin_rx) {
   19d9a:	7878      	ldrb	r0, [r7, #1]
   19d9c:	2817      	cmp	r0, #23
   19d9e:	d009      	beq.n	19db4 <hal_uart_init+0x84>
   19da0:	2824      	cmp	r0, #36	; 0x24
   19da2:	d027      	beq.n	19df4 <hal_uart_init+0xc4>
   19da4:	f06f 0001 	mvn.w	r0, #1
   19da8:	e7ed      	b.n	19d86 <hal_uart_init+0x56>
        pincfg.uFuncSel = 2;
   19daa:	2500      	movs	r5, #0
   19dac:	2302      	movs	r3, #2
   19dae:	f363 0502 	bfi	r5, r3, #0, #3
        break;
   19db2:	e7ed      	b.n	19d90 <hal_uart_init+0x60>
        pincfg.uFuncSel = 0;
   19db4:	f36f 0502 	bfc	r5, #0, #3
    am_hal_gpio_pinconfig(cfg->suc_pin_rx, pincfg);
   19db8:	4629      	mov	r1, r5
   19dba:	f7fa fd07 	bl	147cc <am_hal_gpio_pinconfig>
    if (cfg->suc_pin_rts != 0) {
   19dbe:	78b8      	ldrb	r0, [r7, #2]
   19dc0:	b140      	cbz	r0, 19dd4 <hal_uart_init+0xa4>
        switch (cfg->suc_pin_rts) {
   19dc2:	2825      	cmp	r0, #37	; 0x25
   19dc4:	d01a      	beq.n	19dfc <hal_uart_init+0xcc>
   19dc6:	282c      	cmp	r0, #44	; 0x2c
   19dc8:	d123      	bne.n	19e12 <hal_uart_init+0xe2>
            pincfg.uFuncSel = 0;
   19dca:	f36f 0502 	bfc	r5, #0, #3
        am_hal_gpio_pinconfig(cfg->suc_pin_rts, pincfg);
   19dce:	4629      	mov	r1, r5
   19dd0:	f7fa fcfc 	bl	147cc <am_hal_gpio_pinconfig>
    if (cfg->suc_pin_cts != 0) {
   19dd4:	78f8      	ldrb	r0, [r7, #3]
   19dd6:	b140      	cbz	r0, 19dea <hal_uart_init+0xba>
        switch (cfg->suc_pin_cts) {
   19dd8:	2826      	cmp	r0, #38	; 0x26
   19dda:	d013      	beq.n	19e04 <hal_uart_init+0xd4>
   19ddc:	282d      	cmp	r0, #45	; 0x2d
   19dde:	d11b      	bne.n	19e18 <hal_uart_init+0xe8>
            pincfg.uFuncSel = 0;
   19de0:	f36f 0502 	bfc	r5, #0, #3
        am_hal_gpio_pinconfig(cfg->suc_pin_cts, pincfg);
   19de4:	4629      	mov	r1, r5
   19de6:	f7fa fcf1 	bl	147cc <am_hal_gpio_pinconfig>
    apollo3_uart_set_nvic(port);
   19dea:	4620      	mov	r0, r4
   19dec:	f7ff fec6 	bl	19b7c <apollo3_uart_set_nvic>
    return 0;
   19df0:	2000      	movs	r0, #0
   19df2:	e7c8      	b.n	19d86 <hal_uart_init+0x56>
        pincfg.uFuncSel = 2;
   19df4:	2302      	movs	r3, #2
   19df6:	f363 0502 	bfi	r5, r3, #0, #3
        break;
   19dfa:	e7dd      	b.n	19db8 <hal_uart_init+0x88>
            pincfg.uFuncSel = 2;
   19dfc:	2302      	movs	r3, #2
   19dfe:	f363 0502 	bfi	r5, r3, #0, #3
            break;
   19e02:	e7e4      	b.n	19dce <hal_uart_init+0x9e>
            pincfg.uFuncSel = 2;
   19e04:	2302      	movs	r3, #2
   19e06:	f363 0502 	bfi	r5, r3, #0, #3
            break;
   19e0a:	e7eb      	b.n	19de4 <hal_uart_init+0xb4>
        return SYS_EINVAL;
   19e0c:	f06f 0001 	mvn.w	r0, #1
}
   19e10:	4770      	bx	lr
        switch (cfg->suc_pin_rts) {
   19e12:	f06f 0001 	mvn.w	r0, #1
   19e16:	e7b6      	b.n	19d86 <hal_uart_init+0x56>
        switch (cfg->suc_pin_cts) {
   19e18:	f06f 0001 	mvn.w	r0, #1
   19e1c:	e7b3      	b.n	19d86 <hal_uart_init+0x56>
   19e1e:	bf00      	nop
   19e20:	10002834 	.word	0x10002834
   19e24:	0001bcf0 	.word	0x0001bcf0

00019e28 <hal_uart_config>:

int
hal_uart_config(int port, int32_t baudrate, uint8_t databits, uint8_t stopbits,
  enum hal_uart_parity parity, enum hal_uart_flow_ctl flow_ctl)
{
   19e28:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   19e2c:	b08d      	sub	sp, #52	; 0x34
   19e2e:	4604      	mov	r4, r0
   19e30:	4688      	mov	r8, r1
   19e32:	4615      	mov	r5, r2
   19e34:	461e      	mov	r6, r3
   19e36:	f89d 7050 	ldrb.w	r7, [sp, #80]	; 0x50
   19e3a:	f89d 9054 	ldrb.w	r9, [sp, #84]	; 0x54
    struct apollo3_uart *u;
    int irqn;
    int rc;

    am_hal_uart_config_t uart_cfg =
   19e3e:	2228      	movs	r2, #40	; 0x28
   19e40:	2100      	movs	r1, #0
   19e42:	a801      	add	r0, sp, #4
   19e44:	f7fb febc 	bl	15bc0 <memset>
   19e48:	2312      	movs	r3, #18
   19e4a:	9306      	str	r3, [sp, #24]
        .ui32TxBufferSize = 0,
        .pui8RxBuffer = 0,
        .ui32RxBufferSize = 0,
    };

    if (port >= UART_CNT) {
   19e4c:	2c01      	cmp	r4, #1
   19e4e:	dc6f      	bgt.n	19f30 <hal_uart_config+0x108>
        return -1;
    }

    u = &uarts[port];
    if (u->u_open) {
   19e50:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   19e54:	4a3e      	ldr	r2, [pc, #248]	; (19f50 <hal_uart_config+0x128>)
   19e56:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
   19e5a:	f013 0f01 	tst.w	r3, #1
   19e5e:	d16a      	bne.n	19f36 <hal_uart_config+0x10e>
        return -1;
    }

    switch (databits) {
   19e60:	1f6a      	subs	r2, r5, #5
   19e62:	2a03      	cmp	r2, #3
   19e64:	d86a      	bhi.n	19f3c <hal_uart_config+0x114>
   19e66:	e8df f002 	tbb	[pc, r2]
   19e6a:	1d20      	.short	0x1d20
   19e6c:	021a      	.short	0x021a
    case 8:
        uart_cfg.ui32DataBits = AM_HAL_UART_DATA_BITS_8;
   19e6e:	2360      	movs	r3, #96	; 0x60
   19e70:	9302      	str	r3, [sp, #8]
        break;
    default:
        return -1;
    }

    switch (stopbits) {
   19e72:	2e01      	cmp	r6, #1
   19e74:	d01c      	beq.n	19eb0 <hal_uart_config+0x88>
   19e76:	2e02      	cmp	r6, #2
   19e78:	d163      	bne.n	19f42 <hal_uart_config+0x11a>
    case 2:
        uart_cfg.ui32StopBits = AM_HAL_UART_TWO_STOP_BITS;
   19e7a:	2308      	movs	r3, #8
   19e7c:	9304      	str	r3, [sp, #16]
        break;
    default:
        return -1;
    }

    rc = apollo3_uart_irq_info(port, &irqn, NULL);
   19e7e:	2200      	movs	r2, #0
   19e80:	a90b      	add	r1, sp, #44	; 0x2c
   19e82:	4620      	mov	r0, r4
   19e84:	f7ff fe62 	bl	19b4c <apollo3_uart_irq_info>
    if (rc != 0) {
   19e88:	4605      	mov	r5, r0
   19e8a:	2800      	cmp	r0, #0
   19e8c:	d15c      	bne.n	19f48 <hal_uart_config+0x120>
        return -1;
    }

    switch (parity) {
   19e8e:	b197      	cbz	r7, 19eb6 <hal_uart_config+0x8e>
   19e90:	3f01      	subs	r7, #1
   19e92:	b2ff      	uxtb	r7, r7
   19e94:	2f01      	cmp	r7, #1
   19e96:	d810      	bhi.n	19eba <hal_uart_config+0x92>
        uart_cfg.ui32Parity = AM_HAL_UART_PARITY_NONE;
        break;
    case HAL_UART_PARITY_ODD:
        uart_cfg.ui32Parity = AM_HAL_UART_PARITY_ODD;
    case HAL_UART_PARITY_EVEN:
        uart_cfg.ui32Parity = AM_HAL_UART_PARITY_EVEN;
   19e98:	2306      	movs	r3, #6
   19e9a:	9303      	str	r3, [sp, #12]
        break;
   19e9c:	e00d      	b.n	19eba <hal_uart_config+0x92>
        uart_cfg.ui32DataBits = AM_HAL_UART_DATA_BITS_7;
   19e9e:	2340      	movs	r3, #64	; 0x40
   19ea0:	9302      	str	r3, [sp, #8]
        break;
   19ea2:	e7e6      	b.n	19e72 <hal_uart_config+0x4a>
        uart_cfg.ui32DataBits = AM_HAL_UART_DATA_BITS_6;
   19ea4:	2320      	movs	r3, #32
   19ea6:	9302      	str	r3, [sp, #8]
        break;
   19ea8:	e7e3      	b.n	19e72 <hal_uart_config+0x4a>
        uart_cfg.ui32DataBits = AM_HAL_UART_DATA_BITS_5;
   19eaa:	2300      	movs	r3, #0
   19eac:	9302      	str	r3, [sp, #8]
        break;
   19eae:	e7e0      	b.n	19e72 <hal_uart_config+0x4a>
        uart_cfg.ui32StopBits = AM_HAL_UART_ONE_STOP_BIT;
   19eb0:	2300      	movs	r3, #0
   19eb2:	9304      	str	r3, [sp, #16]
        break;
   19eb4:	e7e3      	b.n	19e7e <hal_uart_config+0x56>
        uart_cfg.ui32Parity = AM_HAL_UART_PARITY_NONE;
   19eb6:	2300      	movs	r3, #0
   19eb8:	9303      	str	r3, [sp, #12]
    }

    switch (flow_ctl) {
   19eba:	f1b9 0f00 	cmp.w	r9, #0
   19ebe:	d030      	beq.n	19f22 <hal_uart_config+0xfa>
   19ec0:	f1b9 0f01 	cmp.w	r9, #1
   19ec4:	d030      	beq.n	19f28 <hal_uart_config+0x100>
    case HAL_UART_FLOW_CTL_RTS_CTS:
        uart_cfg.ui32FlowControl = AM_HAL_UART_FLOW_CTRL_RTS_CTS;
        break;
    }

    uart_cfg.ui32BaudRate = baudrate;
   19ec6:	f8cd 8004 	str.w	r8, [sp, #4]

    am_hal_uart_configure(uarts[port].uart_handle, &uart_cfg);
   19eca:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   19ece:	4a20      	ldr	r2, [pc, #128]	; (19f50 <hal_uart_config+0x128>)
   19ed0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   19ed4:	a901      	add	r1, sp, #4
   19ed6:	6958      	ldr	r0, [r3, #20]
   19ed8:	f000 fd40 	bl	1a95c <am_hal_uart_configure>

    NVIC_EnableIRQ(irqn);
   19edc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   19ede:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
   19ee0:	2b00      	cmp	r3, #0
   19ee2:	db08      	blt.n	19ef6 <hal_uart_config+0xce>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   19ee4:	f002 021f 	and.w	r2, r2, #31
   19ee8:	095b      	lsrs	r3, r3, #5
   19eea:	2101      	movs	r1, #1
   19eec:	fa01 f202 	lsl.w	r2, r1, r2
   19ef0:	4918      	ldr	r1, [pc, #96]	; (19f54 <hal_uart_config+0x12c>)
   19ef2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    UARTn(0)->IER |= (AM_HAL_UART_INT_RX |
   19ef6:	4a18      	ldr	r2, [pc, #96]	; (19f58 <hal_uart_config+0x130>)
   19ef8:	6b93      	ldr	r3, [r2, #56]	; 0x38
   19efa:	f043 0350 	orr.w	r3, r3, #80	; 0x50
   19efe:	6393      	str	r3, [r2, #56]	; 0x38

    apollo3_uart_enable_rx_irq();

    u->u_rx_stall = 0;
   19f00:	4a13      	ldr	r2, [pc, #76]	; (19f50 <hal_uart_config+0x128>)
   19f02:	eb04 0344 	add.w	r3, r4, r4, lsl #1
   19f06:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
    u->u_tx_started = 0;
    u->u_open = 1;
   19f0a:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   19f0e:	f003 03f9 	and.w	r3, r3, #249	; 0xf9
   19f12:	f043 0301 	orr.w	r3, r3, #1
   19f16:	f802 3034 	strb.w	r3, [r2, r4, lsl #3]

    return 0;
}
   19f1a:	4628      	mov	r0, r5
   19f1c:	b00d      	add	sp, #52	; 0x34
   19f1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        uart_cfg.ui32FlowControl = AM_HAL_UART_FLOW_CTRL_NONE;
   19f22:	2300      	movs	r3, #0
   19f24:	9305      	str	r3, [sp, #20]
        break;
   19f26:	e7ce      	b.n	19ec6 <hal_uart_config+0x9e>
        uart_cfg.ui32FlowControl = AM_HAL_UART_FLOW_CTRL_RTS_CTS;
   19f28:	f44f 4340 	mov.w	r3, #49152	; 0xc000
   19f2c:	9305      	str	r3, [sp, #20]
        break;
   19f2e:	e7ca      	b.n	19ec6 <hal_uart_config+0x9e>
        return -1;
   19f30:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   19f34:	e7f1      	b.n	19f1a <hal_uart_config+0xf2>
        return -1;
   19f36:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   19f3a:	e7ee      	b.n	19f1a <hal_uart_config+0xf2>
    if (u->u_open) {
   19f3c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   19f40:	e7eb      	b.n	19f1a <hal_uart_config+0xf2>
    switch (stopbits) {
   19f42:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   19f46:	e7e8      	b.n	19f1a <hal_uart_config+0xf2>
        return -1;
   19f48:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
   19f4c:	e7e5      	b.n	19f1a <hal_uart_config+0xf2>
   19f4e:	bf00      	nop
   19f50:	10002834 	.word	0x10002834
   19f54:	e000e100 	.word	0xe000e100
   19f58:	4001c000 	.word	0x4001c000

00019f5c <hal_uart_close>:
int
hal_uart_close(int port)
{
    struct apollo3_uart *u;

    if (port >= UART_CNT) {
   19f5c:	2801      	cmp	r0, #1
   19f5e:	dc34      	bgt.n	19fca <hal_uart_close+0x6e>
{
   19f60:	b510      	push	{r4, lr}
   19f62:	b082      	sub	sp, #8
   19f64:	4604      	mov	r4, r0
        return -1;
    }

    u = &uarts[port];
    if (!u->u_open) {
   19f66:	eb00 0340 	add.w	r3, r0, r0, lsl #1
   19f6a:	4a1b      	ldr	r2, [pc, #108]	; (19fd8 <hal_uart_close+0x7c>)
   19f6c:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
   19f70:	f013 0f01 	tst.w	r3, #1
   19f74:	d02c      	beq.n	19fd0 <hal_uart_close+0x74>
        return -1;
    }

    u->u_open = 0;
   19f76:	4613      	mov	r3, r2
   19f78:	eb00 0240 	add.w	r2, r0, r0, lsl #1
   19f7c:	f813 1032 	ldrb.w	r1, [r3, r2, lsl #3]
   19f80:	f36f 0100 	bfc	r1, #0, #1
   19f84:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
    AM_CRITICAL_BEGIN
   19f88:	f7fa fd56 	bl	14a38 <am_hal_interrupt_master_disable>
   19f8c:	9001      	str	r0, [sp, #4]
    UARTn(port)->CR_b.UARTEN = 0;
   19f8e:	f504 2380 	add.w	r3, r4, #262144	; 0x40000
   19f92:	331c      	adds	r3, #28
   19f94:	031b      	lsls	r3, r3, #12
   19f96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   19f98:	f36f 0200 	bfc	r2, #0, #1
   19f9c:	631a      	str	r2, [r3, #48]	; 0x30
    UARTn(port)->CR_b.RXE = 0;
   19f9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   19fa0:	f36f 2249 	bfc	r2, #9, #1
   19fa4:	631a      	str	r2, [r3, #48]	; 0x30
    UARTn(port)->CR_b.TXE = 0;
   19fa6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   19fa8:	f36f 2208 	bfc	r2, #8, #1
   19fac:	631a      	str	r2, [r3, #48]	; 0x30
    AM_CRITICAL_END
   19fae:	9801      	ldr	r0, [sp, #4]
   19fb0:	f7fa fd46 	bl	14a40 <am_hal_interrupt_master_set>
    UARTn(0)->CR_b.CLKEN = 0;
   19fb4:	4b09      	ldr	r3, [pc, #36]	; (19fdc <hal_uart_close+0x80>)
   19fb6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   19fb8:	f36f 02c3 	bfc	r2, #3, #1
   19fbc:	631a      	str	r2, [r3, #48]	; 0x30
    am_hal_pwrctrl_periph_disable(port);
   19fbe:	b2e0      	uxtb	r0, r4
   19fc0:	f7ff f91e 	bl	19200 <am_hal_pwrctrl_periph_disable>
    return 0;
   19fc4:	2000      	movs	r0, #0
}
   19fc6:	b002      	add	sp, #8
   19fc8:	bd10      	pop	{r4, pc}
        return -1;
   19fca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
   19fce:	4770      	bx	lr
        return -1;
   19fd0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   19fd4:	e7f7      	b.n	19fc6 <hal_uart_close+0x6a>
   19fd6:	bf00      	nop
   19fd8:	10002834 	.word	0x10002834
   19fdc:	4001c000 	.word	0x4001c000

00019fe0 <hal_watchdog_init>:
int
hal_watchdog_init(uint32_t expire_msecs)
{
    /* XXX: Unimplemented. */
    return 0;
}
   19fe0:	2000      	movs	r0, #0
   19fe2:	4770      	bx	lr

00019fe4 <hal_watchdog_enable>:

void
hal_watchdog_enable(void)
{
    /* XXX: Unimplemented. */
}
   19fe4:	4770      	bx	lr

00019fe6 <hal_watchdog_tickle>:

void
hal_watchdog_tickle(void)
{
    /* XXX: Unimplemented. */
}
   19fe6:	4770      	bx	lr

00019fe8 <enable_submodule>:
//
//*****************************************************************************
static void
enable_submodule(uint32_t ui32Module, uint32_t ui32Type)
{
    if ( IOMn(ui32Module)->SUBMODCTRL_b.SMOD0TYPE == ui32Type )
   19fe8:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
   19fec:	3004      	adds	r0, #4
   19fee:	0300      	lsls	r0, r0, #12
   19ff0:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
   19ff4:	f3c3 0342 	ubfx	r3, r3, #1, #3
   19ff8:	428b      	cmp	r3, r1
   19ffa:	d003      	beq.n	1a004 <enable_submodule+0x1c>
             _VAL2FLD(IOM0_SUBMODCTRL_SMOD1EN, 0) |
             _VAL2FLD(IOM0_SUBMODCTRL_SMOD0EN, 1);
    }
    else
    {
        IOMn(ui32Module)->SUBMODCTRL =
   19ffc:	2310      	movs	r3, #16
   19ffe:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
             _VAL2FLD(IOM0_SUBMODCTRL_SMOD1EN, 1) |
             _VAL2FLD(IOM0_SUBMODCTRL_SMOD0EN, 0);
    }
} // enable_submodule()
   1a002:	4770      	bx	lr
        IOMn(ui32Module)->SUBMODCTRL =
   1a004:	2301      	movs	r3, #1
   1a006:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
   1a00a:	4770      	bx	lr

0001a00c <compute_freq>:
             uint32_t ui32Fsel, uint32_t ui32Div3,
             uint32_t ui32DivEn, uint32_t ui32TotPer)
{
    uint32_t ui32Denomfinal, ui32ClkFreq;

    ui32Denomfinal = ((1 << (ui32Fsel - 1)) * (1 + ui32Div3 * 2) * (1 + ui32DivEn * (ui32TotPer)));
   1a00c:	0052      	lsls	r2, r2, #1
   1a00e:	3201      	adds	r2, #1
   1a010:	3901      	subs	r1, #1
   1a012:	fa02 f101 	lsl.w	r1, r2, r1
   1a016:	9a00      	ldr	r2, [sp, #0]
   1a018:	fb02 f303 	mul.w	r3, r2, r3
   1a01c:	fb03 1301 	mla	r3, r3, r1, r1
    ui32ClkFreq = (ui32HFRCfreqHz) / ui32Denomfinal;                           // Compute the set frequency value
   1a020:	fbb0 f2f3 	udiv	r2, r0, r3
    ui32ClkFreq +=  (((ui32HFRCfreqHz) % ui32Denomfinal) > (ui32Denomfinal / 2)) ? 1 : 0;
   1a024:	fb03 0012 	mls	r0, r3, r2, r0
   1a028:	ebb0 0f53 	cmp.w	r0, r3, lsr #1
   1a02c:	d902      	bls.n	1a034 <compute_freq+0x28>
   1a02e:	2001      	movs	r0, #1

    return ui32ClkFreq;
} // compute_freq()
   1a030:	4410      	add	r0, r2
   1a032:	4770      	bx	lr
    ui32ClkFreq +=  (((ui32HFRCfreqHz) % ui32Denomfinal) > (ui32Denomfinal / 2)) ? 1 : 0;
   1a034:	2000      	movs	r0, #0
   1a036:	e7fb      	b.n	1a030 <compute_freq+0x24>

0001a038 <onebit>:
// Return true if ui32Value has exactly 1 bit set, otherwise false.
//
static bool
onebit(uint32_t ui32Value)
{
    return ui32Value  &&  !(ui32Value & (ui32Value - 1));
   1a038:	b120      	cbz	r0, 1a044 <onebit+0xc>
   1a03a:	1e42      	subs	r2, r0, #1
   1a03c:	4202      	tst	r2, r0
   1a03e:	d003      	beq.n	1a048 <onebit+0x10>
   1a040:	2000      	movs	r0, #0
   1a042:	4770      	bx	lr
   1a044:	2000      	movs	r0, #0
   1a046:	4770      	bx	lr
   1a048:	2001      	movs	r0, #1
} // onebit()
   1a04a:	4770      	bx	lr

0001a04c <iom_get_interface_clock_cfg>:
    uint32_t ui32Fsel, ui32Div3, ui32DivEn, ui32TotPer, ui32LowPer;
    uint32_t ui32Denom, ui32v1, ui32Denomfinal, ui32ClkFreq, ui32ClkCfg;
    uint32_t ui32HFRCfreqHz;
    int32_t i32Div, i32N;

    if ( ui32FreqHz == 0 )
   1a04c:	2800      	cmp	r0, #0
   1a04e:	f000 808d 	beq.w	1a16c <iom_get_interface_clock_cfg+0x120>
{
   1a052:	b5f0      	push	{r4, r5, r6, r7, lr}
   1a054:	b083      	sub	sp, #12
   1a056:	4605      	mov	r5, r0
    ui32HFRCfreqHz = AM_HAL_CLKGEN_FREQ_MAX_HZ;

    //
    // Compute various parameters used for computing the optimal CLKCFG setting.
    //
    i32Div = (ui32HFRCfreqHz / ui32FreqHz) + ((ui32HFRCfreqHz % ui32FreqHz) ? 1 : 0);    // Round up (ceiling)
   1a058:	4b47      	ldr	r3, [pc, #284]	; (1a178 <iom_get_interface_clock_cfg+0x12c>)
   1a05a:	fbb3 f0f0 	udiv	r0, r3, r0
   1a05e:	fb05 3310 	mls	r3, r5, r0, r3
   1a062:	b103      	cbz	r3, 1a066 <iom_get_interface_clock_cfg+0x1a>
   1a064:	2301      	movs	r3, #1
   1a066:	4418      	add	r0, r3

    //
    // Compute N (count the number of LS zeros of Div) = ctz(Div) = log2(Div & (-Div))
    //
    i32N = 31 - AM_INSTR_CLZ((i32Div & (-i32Div)));
   1a068:	4243      	negs	r3, r0
   1a06a:	4003      	ands	r3, r0
   1a06c:	fab3 f383 	clz	r3, r3
   1a070:	f1c3 031f 	rsb	r3, r3, #31

    if ( i32N > 6 )
   1a074:	2b06      	cmp	r3, #6
   1a076:	dd00      	ble.n	1a07a <iom_get_interface_clock_cfg+0x2e>
    {
        i32N = 6;
   1a078:	2306      	movs	r3, #6
    }

    ui32Div3 = ( (ui32FreqHz < (ui32HFRCfreqHz / 16384))            ||
                 ( ((ui32FreqHz >= (ui32HFRCfreqHz / 3))    &&
                    (ui32FreqHz <= ((ui32HFRCfreqHz / 2) - 1)) ) ) ) ? 1 : 0;
   1a07a:	f5b5 6f37 	cmp.w	r5, #2928	; 0xb70
   1a07e:	d907      	bls.n	1a090 <iom_get_interface_clock_cfg+0x44>
   1a080:	4a3e      	ldr	r2, [pc, #248]	; (1a17c <iom_get_interface_clock_cfg+0x130>)
   1a082:	4295      	cmp	r5, r2
   1a084:	d333      	bcc.n	1a0ee <iom_get_interface_clock_cfg+0xa2>
                 ( ((ui32FreqHz >= (ui32HFRCfreqHz / 3))    &&
   1a086:	4a3e      	ldr	r2, [pc, #248]	; (1a180 <iom_get_interface_clock_cfg+0x134>)
   1a088:	4295      	cmp	r5, r2
   1a08a:	d332      	bcc.n	1a0f2 <iom_get_interface_clock_cfg+0xa6>
                    (ui32FreqHz <= ((ui32HFRCfreqHz / 2) - 1)) ) ) ) ? 1 : 0;
   1a08c:	2400      	movs	r4, #0
   1a08e:	e000      	b.n	1a092 <iom_get_interface_clock_cfg+0x46>
   1a090:	2401      	movs	r4, #1
    ui32Div3 = ( (ui32FreqHz < (ui32HFRCfreqHz / 16384))            ||
   1a092:	4622      	mov	r2, r4
    ui32Denom = ( 1 << i32N ) * ( 1 + (ui32Div3 * 2) );
   1a094:	0064      	lsls	r4, r4, #1
   1a096:	3401      	adds	r4, #1
   1a098:	409c      	lsls	r4, r3
    ui32TotPer = i32Div / ui32Denom;
   1a09a:	fbb0 f6f4 	udiv	r6, r0, r4
    ui32TotPer += (i32Div % ui32Denom) ? 1 : 0;
   1a09e:	fb04 0416 	mls	r4, r4, r6, r0
   1a0a2:	b104      	cbz	r4, 1a0a6 <iom_get_interface_clock_cfg+0x5a>
   1a0a4:	2401      	movs	r4, #1
   1a0a6:	4434      	add	r4, r6
    ui32v1 = 31 - AM_INSTR_CLZ(ui32TotPer);     // v1 = log2(TotPer)
   1a0a8:	fab4 f784 	clz	r7, r4
   1a0ac:	f1c7 071f 	rsb	r7, r7, #31
    ui32Fsel = (ui32v1 > 7) ? ui32v1 + i32N - 7 : i32N;
   1a0b0:	2f07      	cmp	r7, #7
   1a0b2:	d901      	bls.n	1a0b8 <iom_get_interface_clock_cfg+0x6c>
   1a0b4:	443b      	add	r3, r7
   1a0b6:	3b07      	subs	r3, #7
    ui32Fsel++;
   1a0b8:	1c5e      	adds	r6, r3, #1

    if ( ui32Fsel > 7 )
   1a0ba:	2e07      	cmp	r6, #7
   1a0bc:	d859      	bhi.n	1a172 <iom_get_interface_clock_cfg+0x126>
        // This is an error, can't go that low.
        //
        return 0;
    }

    if ( ui32v1 > 7 )
   1a0be:	2f07      	cmp	r7, #7
   1a0c0:	d90b      	bls.n	1a0da <iom_get_interface_clock_cfg+0x8e>
    {
        ui32DivEn = ui32TotPer;     // Save TotPer for the round up calculation
        ui32TotPer = ui32TotPer>>(ui32v1-7);
   1a0c2:	3f07      	subs	r7, #7
   1a0c4:	fa24 fe07 	lsr.w	lr, r4, r7
        ui32TotPer += ((ui32DivEn) % (1 << (ui32v1 - 7))) ? 1 : 0;
   1a0c8:	f04f 0c01 	mov.w	ip, #1
   1a0cc:	fa0c f707 	lsl.w	r7, ip, r7
   1a0d0:	3f01      	subs	r7, #1
   1a0d2:	403c      	ands	r4, r7
   1a0d4:	d000      	beq.n	1a0d8 <iom_get_interface_clock_cfg+0x8c>
   1a0d6:	4664      	mov	r4, ip
   1a0d8:	4474      	add	r4, lr
    }

    ui32DivEn = ( (ui32FreqHz >= (ui32HFRCfreqHz / 4)) ||
                  ((1 << (ui32Fsel - 1)) == i32Div) ) ? 0 : 1;
   1a0da:	4f2a      	ldr	r7, [pc, #168]	; (1a184 <iom_get_interface_clock_cfg+0x138>)
   1a0dc:	42bd      	cmp	r5, r7
   1a0de:	d20c      	bcs.n	1a0fa <iom_get_interface_clock_cfg+0xae>
   1a0e0:	2501      	movs	r5, #1
   1a0e2:	fa05 f303 	lsl.w	r3, r5, r3
   1a0e6:	4283      	cmp	r3, r0
   1a0e8:	d005      	beq.n	1a0f6 <iom_get_interface_clock_cfg+0xaa>
   1a0ea:	2301      	movs	r3, #1
   1a0ec:	e006      	b.n	1a0fc <iom_get_interface_clock_cfg+0xb0>
                    (ui32FreqHz <= ((ui32HFRCfreqHz / 2) - 1)) ) ) ) ? 1 : 0;
   1a0ee:	2400      	movs	r4, #0
   1a0f0:	e7cf      	b.n	1a092 <iom_get_interface_clock_cfg+0x46>
   1a0f2:	2401      	movs	r4, #1
   1a0f4:	e7cd      	b.n	1a092 <iom_get_interface_clock_cfg+0x46>
                  ((1 << (ui32Fsel - 1)) == i32Div) ) ? 0 : 1;
   1a0f6:	2300      	movs	r3, #0
   1a0f8:	e000      	b.n	1a0fc <iom_get_interface_clock_cfg+0xb0>
   1a0fa:	2300      	movs	r3, #0

    if (ui32Phase == 1)
   1a0fc:	2901      	cmp	r1, #1
   1a0fe:	d032      	beq.n	1a166 <iom_get_interface_clock_cfg+0x11a>
    {
        ui32LowPer = (ui32TotPer - 2) / 2;          // Longer high phase
    }
    else
    {
        ui32LowPer = (ui32TotPer - 1) / 2;          // Longer low phase
   1a100:	1e60      	subs	r0, r4, #1
   1a102:	0840      	lsrs	r0, r0, #1
    }

    ui32ClkCfg = _VAL2FLD(IOM0_CLKCFG_FSEL,   ui32Fsel)     |
   1a104:	0237      	lsls	r7, r6, #8
   1a106:	f407 67e0 	and.w	r7, r7, #1792	; 0x700
   1a10a:	ea47 25c2 	orr.w	r5, r7, r2, lsl #11
                 _VAL2FLD(IOM0_CLKCFG_DIV3,   ui32Div3)     |
   1a10e:	ea45 3503 	orr.w	r5, r5, r3, lsl #12
                 _VAL2FLD(IOM0_CLKCFG_DIVEN,  ui32DivEn)    |
                 _VAL2FLD(IOM0_CLKCFG_LOWPER, ui32LowPer)   |
   1a112:	0400      	lsls	r0, r0, #16
   1a114:	f400 007f 	and.w	r0, r0, #16711680	; 0xff0000
                 _VAL2FLD(IOM0_CLKCFG_DIVEN,  ui32DivEn)    |
   1a118:	4328      	orrs	r0, r5
                 _VAL2FLD(IOM0_CLKCFG_TOTPER, ui32TotPer - 1);
   1a11a:	3c01      	subs	r4, #1
    ui32ClkCfg = _VAL2FLD(IOM0_CLKCFG_FSEL,   ui32Fsel)     |
   1a11c:	ea40 6504 	orr.w	r5, r0, r4, lsl #24

    //
    // Now, compute the actual frequency, which will be returned.
    //
    ui32ClkFreq = compute_freq(ui32HFRCfreqHz, ui32Fsel, ui32Div3, ui32DivEn, ui32TotPer - 1);
   1a120:	9400      	str	r4, [sp, #0]
   1a122:	4631      	mov	r1, r6
   1a124:	4814      	ldr	r0, [pc, #80]	; (1a178 <iom_get_interface_clock_cfg+0x12c>)
   1a126:	f7ff ff71 	bl	1a00c <compute_freq>
   1a12a:	4604      	mov	r4, r0

    //
    // Determine if the actual frequency is a power of 2 (MHz).
    //
    if ( (ui32ClkFreq % 250000) == 0 )
   1a12c:	4b16      	ldr	r3, [pc, #88]	; (1a188 <iom_get_interface_clock_cfg+0x13c>)
   1a12e:	fba3 2300 	umull	r2, r3, r3, r0
   1a132:	0c1b      	lsrs	r3, r3, #16
   1a134:	4a15      	ldr	r2, [pc, #84]	; (1a18c <iom_get_interface_clock_cfg+0x140>)
   1a136:	fb02 0313 	mls	r3, r2, r3, r0
   1a13a:	b983      	cbnz	r3, 1a15e <iom_get_interface_clock_cfg+0x112>
        //
        // If the actual clock frequency is a power of 2 ranging from 250KHz up,
        // we can simplify the CLKCFG value using DIV3 (which also results in a
        // better duty cycle).
        //
        ui32Denomfinal = ui32ClkFreq / (uint32_t)250000;
   1a13c:	4812      	ldr	r0, [pc, #72]	; (1a188 <iom_get_interface_clock_cfg+0x13c>)
   1a13e:	fba0 3004 	umull	r3, r0, r0, r4

        if ( onebit(ui32Denomfinal) )
   1a142:	0c00      	lsrs	r0, r0, #16
   1a144:	f7ff ff78 	bl	1a038 <onebit>
   1a148:	b148      	cbz	r0, 1a15e <iom_get_interface_clock_cfg+0x112>
            ui32Div3 = 1;

            //
            // Now, compute the return values.
            //
            ui32ClkFreq = compute_freq(ui32HFRCfreqHz, ui32Fsel, ui32Div3, ui32DivEn, ui32TotPer);
   1a14a:	2300      	movs	r3, #0
   1a14c:	9300      	str	r3, [sp, #0]
   1a14e:	2201      	movs	r2, #1
   1a150:	4631      	mov	r1, r6
   1a152:	4809      	ldr	r0, [pc, #36]	; (1a178 <iom_get_interface_clock_cfg+0x12c>)
   1a154:	f7ff ff5a 	bl	1a00c <compute_freq>
   1a158:	4604      	mov	r4, r0

    ui32ClkCfg = _VAL2FLD(IOM0_CLKCFG_FSEL,   ui32Fsel)     |
   1a15a:	f447 6500 	orr.w	r5, r7, #2048	; 0x800
                 _VAL2FLD(IOM0_CLKCFG_LOWPER, 0)            |
                 _VAL2FLD(IOM0_CLKCFG_TOTPER, 0);
        }
    }

    return ( ((uint64_t)ui32ClkFreq) << 32) | (uint64_t)ui32ClkCfg;
   1a15e:	4628      	mov	r0, r5
   1a160:	4621      	mov	r1, r4

} //iom_get_interface_clock_cfg()
   1a162:	b003      	add	sp, #12
   1a164:	bdf0      	pop	{r4, r5, r6, r7, pc}
        ui32LowPer = (ui32TotPer - 2) / 2;          // Longer high phase
   1a166:	1ea0      	subs	r0, r4, #2
   1a168:	0840      	lsrs	r0, r0, #1
   1a16a:	e7cb      	b.n	1a104 <iom_get_interface_clock_cfg+0xb8>
        return 0;
   1a16c:	2000      	movs	r0, #0
   1a16e:	4601      	mov	r1, r0
} //iom_get_interface_clock_cfg()
   1a170:	4770      	bx	lr
        return 0;
   1a172:	2000      	movs	r0, #0
   1a174:	4601      	mov	r1, r0
   1a176:	e7f4      	b.n	1a162 <iom_get_interface_clock_cfg+0x116>
   1a178:	02dc6c00 	.word	0x02dc6c00
   1a17c:	00f42400 	.word	0x00f42400
   1a180:	016e3600 	.word	0x016e3600
   1a184:	00b71b00 	.word	0x00b71b00
   1a188:	431bde83 	.word	0x431bde83
   1a18c:	0003d090 	.word	0x0003d090

0001a190 <am_hal_iom_CQInit>:
//
//*****************************************************************************
uint32_t
am_hal_iom_CQInit(void *pHandle, uint32_t ui32Length,
                  uint32_t *pTCB)
{
   1a190:	b510      	push	{r4, lr}
   1a192:	b084      	sub	sp, #16
   1a194:	4604      	mov	r4, r0
    am_hal_cmdq_cfg_t cqCfg;
    am_hal_iom_state_t  *pIOMState = (am_hal_iom_state_t *)pHandle;
    uint32_t            ui32Module = pIOMState->ui32Module;
    uint32_t            ui32Status = AM_HAL_STATUS_SUCCESS;

    pIOMState->pCmdQHdl = NULL;
   1a196:	2300      	movs	r3, #0
   1a198:	f8c0 3828 	str.w	r3, [r0, #2088]	; 0x828
    pIOMState->ui32MaxTransactions = 0;
   1a19c:	6203      	str	r3, [r0, #32]
    pIOMState->ui32NumUnSolicited = 0;
   1a19e:	f8c0 385c 	str.w	r3, [r0, #2140]	; 0x85c

    cqCfg.pCmdQBuf = pTCB;
   1a1a2:	9202      	str	r2, [sp, #8]
    cqCfg.cmdQSize = ui32Length / 2;
   1a1a4:	0849      	lsrs	r1, r1, #1
   1a1a6:	9101      	str	r1, [sp, #4]
    cqCfg.priority = AM_HAL_CMDQ_PRIO_HI;
   1a1a8:	2301      	movs	r3, #1
   1a1aa:	f88d 300c 	strb.w	r3, [sp, #12]
    ui32Status = am_hal_cmdq_init((am_hal_cmdq_if_e)(AM_HAL_CMDQ_IF_IOM0 + ui32Module),
   1a1ae:	f600 0228 	addw	r2, r0, #2088	; 0x828
   1a1b2:	a901      	add	r1, sp, #4
   1a1b4:	7900      	ldrb	r0, [r0, #4]
   1a1b6:	f000 fcf3 	bl	1aba0 <am_hal_cmdq_init>
                      &cqCfg, &pIOMState->pCmdQHdl);
    if (ui32Status == AM_HAL_STATUS_SUCCESS)
   1a1ba:	b910      	cbnz	r0, 1a1c2 <am_hal_iom_CQInit+0x32>
    {
        pIOMState->ui32MaxTransactions = AM_HAL_IOM_MAX_PENDING_TRANSACTIONS;
   1a1bc:	f44f 7380 	mov.w	r3, #256	; 0x100
   1a1c0:	6223      	str	r3, [r4, #32]
    }
    return ui32Status;
} // am_hal_iom_CQInit()
   1a1c2:	b004      	add	sp, #16
   1a1c4:	bd10      	pop	{r4, pc}

0001a1c6 <am_hal_iom_CQEnable>:
//
//
//*****************************************************************************
uint32_t
am_hal_iom_CQEnable(void *pHandle)
{
   1a1c6:	b508      	push	{r3, lr}
    am_hal_iom_state_t  *pIOMState = (am_hal_iom_state_t *)pHandle;

    if (0 == pIOMState->ui32NumPendTransactions)
   1a1c8:	6a43      	ldr	r3, [r0, #36]	; 0x24
   1a1ca:	b953      	cbnz	r3, 1a1e2 <am_hal_iom_CQEnable+0x1c>
    {
        uint32_t *pCqAddr = (uint32_t *)IOMn(pIOMState->ui32Module)->CQADDR;
   1a1cc:	6843      	ldr	r3, [r0, #4]
   1a1ce:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a1d2:	3304      	adds	r3, #4
   1a1d4:	031b      	lsls	r3, r3, #12
   1a1d6:	f8d3 2298 	ldr.w	r2, [r3, #664]	; 0x298
        // When CQ is enabled with nothing there - it always executes the first command
        // insert dummy command
        *pCqAddr = (uint32_t) &IOMn(pIOMState->ui32Module)->CQADDR;
   1a1da:	f503 7326 	add.w	r3, r3, #664	; 0x298
   1a1de:	6013      	str	r3, [r2, #0]
        *(pCqAddr + 1) = (uint32_t)pCqAddr;
   1a1e0:	6052      	str	r2, [r2, #4]
    }
    //
    // Enable the Command Queue operation
    //
    return am_hal_cmdq_enable(pIOMState->pCmdQHdl);
   1a1e2:	f8d0 0828 	ldr.w	r0, [r0, #2088]	; 0x828
   1a1e6:	f000 fd41 	bl	1ac6c <am_hal_cmdq_enable>

} // am_hal_iom_CQEnable()
   1a1ea:	bd08      	pop	{r3, pc}

0001a1ec <am_hal_iom_CQDisable>:
//
//
//*****************************************************************************
uint32_t
am_hal_iom_CQDisable(void *pHandle)
{
   1a1ec:	b508      	push	{r3, lr}
    am_hal_iom_state_t  *pIOMState = (am_hal_iom_state_t *)pHandle;

    //
    // Disable the Command Queue operation
    //
    return am_hal_cmdq_disable(pIOMState->pCmdQHdl);
   1a1ee:	f8d0 0828 	ldr.w	r0, [r0, #2088]	; 0x828
   1a1f2:	f000 fd5b 	bl	1acac <am_hal_cmdq_disable>
} // am_hal_iom_CQDisable()
   1a1f6:	bd08      	pop	{r3, pc}

0001a1f8 <am_hal_iom_initialize>:

#ifndef AM_HAL_DISABLE_API_VALIDATION
    //
    // Validate the module number
    //
    if ( ui32Module >= AM_REG_IOM_NUM_MODULES )
   1a1f8:	2805      	cmp	r0, #5
   1a1fa:	d820      	bhi.n	1a23e <am_hal_iom_initialize+0x46>
    {
        return AM_HAL_STATUS_OUT_OF_RANGE;
    }

    if (ppHandle == NULL)
   1a1fc:	b309      	cbz	r1, 1a242 <am_hal_iom_initialize+0x4a>
    {
        return AM_HAL_STATUS_INVALID_ARG;
    }

    if (g_IOMhandles[ui32Module].prefix.s.bInit)
   1a1fe:	4a13      	ldr	r2, [pc, #76]	; (1a24c <am_hal_iom_initialize+0x54>)
   1a200:	f640 03a4 	movw	r3, #2212	; 0x8a4
   1a204:	fb03 2300 	mla	r3, r3, r0, r2
   1a208:	78db      	ldrb	r3, [r3, #3]
   1a20a:	f013 0f01 	tst.w	r3, #1
   1a20e:	d11a      	bne.n	1a246 <am_hal_iom_initialize+0x4e>
{
   1a210:	b470      	push	{r4, r5, r6}
    {
        return AM_HAL_STATUS_INVALID_OPERATION;
    }
#endif // AM_HAL_DISABLE_API_VALIDATION

    g_IOMhandles[ui32Module].prefix.s.bInit = true;
   1a212:	4615      	mov	r5, r2
   1a214:	f640 03a4 	movw	r3, #2212	; 0x8a4
   1a218:	fb03 f300 	mul.w	r3, r3, r0
   1a21c:	441a      	add	r2, r3
   1a21e:	78d4      	ldrb	r4, [r2, #3]
    g_IOMhandles[ui32Module].prefix.s.bEnable = false;
   1a220:	f044 0401 	orr.w	r4, r4, #1
   1a224:	f36f 0441 	bfc	r4, #1, #1
   1a228:	70d4      	strb	r4, [r2, #3]
    g_IOMhandles[ui32Module].prefix.s.magic = AM_HAL_MAGIC_IOM;
   1a22a:	58ec      	ldr	r4, [r5, r3]
   1a22c:	4e08      	ldr	r6, [pc, #32]	; (1a250 <am_hal_iom_initialize+0x58>)
   1a22e:	f366 0417 	bfi	r4, r6, #0, #24
   1a232:	50ec      	str	r4, [r5, r3]

    //
    // Initialize the handle.
    //
    g_IOMhandles[ui32Module].ui32Module = ui32Module;
   1a234:	6050      	str	r0, [r2, #4]

    //
    // Return the handle.
    //
    *ppHandle = (void *)&g_IOMhandles[ui32Module];
   1a236:	600a      	str	r2, [r1, #0]

    //
    // Return the status
    //
    return AM_HAL_STATUS_SUCCESS;
   1a238:	2000      	movs	r0, #0

} // am_hal_iom_initialize()
   1a23a:	bc70      	pop	{r4, r5, r6}
   1a23c:	4770      	bx	lr
        return AM_HAL_STATUS_OUT_OF_RANGE;
   1a23e:	2005      	movs	r0, #5
   1a240:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_ARG;
   1a242:	2006      	movs	r0, #6
   1a244:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_OPERATION;
   1a246:	2007      	movs	r0, #7
} // am_hal_iom_initialize()
   1a248:	4770      	bx	lr
   1a24a:	bf00      	nop
   1a24c:	10002864 	.word	0x10002864
   1a250:	00123456 	.word	0x00123456

0001a254 <am_hal_iom_enable>:
am_hal_iom_enable(void *pHandle)
{
    am_hal_iom_state_t *pIOMState = (am_hal_iom_state_t*)pHandle;
    uint32_t status = AM_HAL_STATUS_SUCCESS;
#ifndef AM_HAL_DISABLE_API_VALIDATION
    if (!AM_HAL_IOM_CHK_HANDLE(pHandle))
   1a254:	2800      	cmp	r0, #0
   1a256:	d047      	beq.n	1a2e8 <am_hal_iom_enable+0x94>
{
   1a258:	b510      	push	{r4, lr}
   1a25a:	4604      	mov	r4, r0
    if (!AM_HAL_IOM_CHK_HANDLE(pHandle))
   1a25c:	6803      	ldr	r3, [r0, #0]
   1a25e:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   1a262:	4a23      	ldr	r2, [pc, #140]	; (1a2f0 <am_hal_iom_enable+0x9c>)
   1a264:	4293      	cmp	r3, r2
   1a266:	d141      	bne.n	1a2ec <am_hal_iom_enable+0x98>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    }

    if (pIOMState->prefix.s.bEnable)
   1a268:	78c3      	ldrb	r3, [r0, #3]
   1a26a:	f013 0f02 	tst.w	r3, #2
   1a26e:	d001      	beq.n	1a274 <am_hal_iom_enable+0x20>
    {
        return AM_HAL_STATUS_SUCCESS;
   1a270:	2000      	movs	r0, #0
   1a272:	e03c      	b.n	1a2ee <am_hal_iom_enable+0x9a>
    }
#endif // AM_HAL_DISABLE_API_VALIDATION

    // Enable submodule
#if 1
    enable_submodule(pIOMState->ui32Module, ((pIOMState->eInterfaceMode == AM_HAL_IOM_SPI_MODE) ? 0 : 1));
   1a274:	7a01      	ldrb	r1, [r0, #8]
   1a276:	3900      	subs	r1, #0
   1a278:	bf18      	it	ne
   1a27a:	2101      	movne	r1, #1
   1a27c:	6840      	ldr	r0, [r0, #4]
   1a27e:	f7ff feb3 	bl	19fe8 <enable_submodule>
#endif

    //
    // If Enable the Command Queue
    //
    if ( pIOMState->pNBTxnBuf )
   1a282:	68e3      	ldr	r3, [r4, #12]
   1a284:	b353      	cbz	r3, 1a2dc <am_hal_iom_enable+0x88>
    {
        pIOMState->ui32NumPendTransactions = 0;
   1a286:	2300      	movs	r3, #0
   1a288:	6263      	str	r3, [r4, #36]	; 0x24
        pIOMState->ui32LastIdxProcessed = 0;
   1a28a:	61e3      	str	r3, [r4, #28]
#if (AM_HAL_IOM_CQ == 1)
        // Initialize Flags used to force CQ Pause
        IOMn(pIOMState->ui32Module)->CQSETCLEAR = AM_HAL_IOM_SC_UNPAUSE_CQ | AM_HAL_IOM_SC_PAUSE_SEQLOOP;
   1a28c:	6862      	ldr	r2, [r4, #4]
   1a28e:	f502 22a0 	add.w	r2, r2, #327680	; 0x50000
   1a292:	3204      	adds	r2, #4
   1a294:	0312      	lsls	r2, r2, #12
   1a296:	4917      	ldr	r1, [pc, #92]	; (1a2f4 <am_hal_iom_enable+0xa0>)
   1a298:	f8c2 12a4 	str.w	r1, [r2, #676]	; 0x2a4
        pIOMState->pHPTransactions = NULL;
   1a29c:	f8c4 3854 	str.w	r3, [r4, #2132]	; 0x854
        pIOMState->bHP = false;
   1a2a0:	f884 383c 	strb.w	r3, [r4, #2108]	; 0x83c
        pIOMState->block = 0;
   1a2a4:	f8c4 3838 	str.w	r3, [r4, #2104]	; 0x838
        pIOMState->ui32NumHPPendingEntries = 0;
   1a2a8:	f8c4 3844 	str.w	r3, [r4, #2116]	; 0x844
        pIOMState->ui32NumHPEntries = 0;
   1a2ac:	f8c4 3840 	str.w	r3, [r4, #2112]	; 0x840
        pIOMState->eSeq = AM_HAL_IOM_SEQ_NONE;
   1a2b0:	f884 382c 	strb.w	r3, [r4, #2092]	; 0x82c
        pIOMState->ui32NumSeqTransactions = 0;
   1a2b4:	f8c4 3830 	str.w	r3, [r4, #2096]	; 0x830
        pIOMState->bAutonomous = true;
   1a2b8:	2301      	movs	r3, #1
   1a2ba:	f884 382d 	strb.w	r3, [r4, #2093]	; 0x82d
        status = am_hal_iom_CQInit(pIOMState,
   1a2be:	68e2      	ldr	r2, [r4, #12]
   1a2c0:	6921      	ldr	r1, [r4, #16]
   1a2c2:	4620      	mov	r0, r4
   1a2c4:	f7ff ff64 	bl	1a190 <am_hal_iom_CQInit>
        //
        // DMATRIG, set DTHREN and/or DCMDCMPEN.
        // Note - it is recommended that DTHREN always be set.
        //
#if 1
        IOMn(pIOMState->ui32Module)->DMATRIGEN = _VAL2FLD(IOM0_DMATRIGEN_DTHREN, 1);
   1a2c8:	6863      	ldr	r3, [r4, #4]
   1a2ca:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a2ce:	3304      	adds	r3, #4
   1a2d0:	031b      	lsls	r3, r3, #12
   1a2d2:	2102      	movs	r1, #2
   1a2d4:	f8c3 1240 	str.w	r1, [r3, #576]	; 0x240
#endif
    }

    if (status == AM_HAL_STATUS_SUCCESS)
   1a2d8:	b948      	cbnz	r0, 1a2ee <am_hal_iom_enable+0x9a>
   1a2da:	e000      	b.n	1a2de <am_hal_iom_enable+0x8a>
    uint32_t status = AM_HAL_STATUS_SUCCESS;
   1a2dc:	2000      	movs	r0, #0
    {
        pIOMState->prefix.s.bEnable = true;
   1a2de:	78e3      	ldrb	r3, [r4, #3]
   1a2e0:	f043 0302 	orr.w	r3, r3, #2
   1a2e4:	70e3      	strb	r3, [r4, #3]
   1a2e6:	e002      	b.n	1a2ee <am_hal_iom_enable+0x9a>
        return AM_HAL_STATUS_INVALID_HANDLE;
   1a2e8:	2002      	movs	r0, #2
    //
    // We're done, return the status.
    //
    return status;

} // am_hal_iom_enable()
   1a2ea:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   1a2ec:	2002      	movs	r0, #2
} // am_hal_iom_enable()
   1a2ee:	bd10      	pop	{r4, pc}
   1a2f0:	01123456 	.word	0x01123456
   1a2f4:	00800040 	.word	0x00800040

0001a2f8 <am_hal_iom_power_ctrl>:
//*****************************************************************************
uint32_t
am_hal_iom_power_ctrl(void *pHandle,
                      am_hal_sysctrl_power_state_e ePowerState,
                      bool bRetainState)
{
   1a2f8:	b570      	push	{r4, r5, r6, lr}
    am_hal_iom_state_t *pIOMState = (am_hal_iom_state_t*)pHandle;

#ifndef AM_HAL_DISABLE_API_VALIDATION
    if (!AM_HAL_IOM_CHK_HANDLE(pHandle))
   1a2fa:	2800      	cmp	r0, #0
   1a2fc:	f000 810d 	beq.w	1a51a <am_hal_iom_power_ctrl+0x222>
   1a300:	4615      	mov	r5, r2
   1a302:	4604      	mov	r4, r0
   1a304:	6803      	ldr	r3, [r0, #0]
   1a306:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   1a30a:	4a8b      	ldr	r2, [pc, #556]	; (1a538 <am_hal_iom_power_ctrl+0x240>)
   1a30c:	4293      	cmp	r3, r2
   1a30e:	f040 8106 	bne.w	1a51e <am_hal_iom_power_ctrl+0x226>
#endif // AM_HAL_DISABLE_API_VALIDATION

    //
    // Decode the requested power state and update IOM operation accordingly.
    //
    switch (ePowerState)
   1a312:	2900      	cmp	r1, #0
   1a314:	d067      	beq.n	1a3e6 <am_hal_iom_power_ctrl+0xee>
   1a316:	3901      	subs	r1, #1
   1a318:	b2c9      	uxtb	r1, r1
   1a31a:	2901      	cmp	r1, #1
   1a31c:	f200 8102 	bhi.w	1a524 <am_hal_iom_power_ctrl+0x22c>
            break;

        case AM_HAL_SYSCTRL_NORMALSLEEP:
        case AM_HAL_SYSCTRL_DEEPSLEEP:
            // Make sure IOM is not active currently
            if (pIOMState->prefix.s.bEnable &&
   1a320:	78c3      	ldrb	r3, [r0, #3]
   1a322:	f013 0f02 	tst.w	r3, #2
   1a326:	d00f      	beq.n	1a348 <am_hal_iom_power_ctrl+0x50>
                (((IOMn(pIOMState->ui32Module)->STATUS & (IOM0_STATUS_IDLEST_Msk | IOM0_STATUS_CMDACT_Msk)) != IOM0_STATUS_IDLEST_Msk) ||
   1a328:	6843      	ldr	r3, [r0, #4]
   1a32a:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a32e:	3304      	adds	r3, #4
   1a330:	031b      	lsls	r3, r3, #12
   1a332:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
   1a336:	f003 0306 	and.w	r3, r3, #6
            if (pIOMState->prefix.s.bEnable &&
   1a33a:	2b04      	cmp	r3, #4
   1a33c:	f040 80f8 	bne.w	1a530 <am_hal_iom_power_ctrl+0x238>
                   pIOMState->ui32NumPendTransactions))
   1a340:	6a43      	ldr	r3, [r0, #36]	; 0x24
                (((IOMn(pIOMState->ui32Module)->STATUS & (IOM0_STATUS_IDLEST_Msk | IOM0_STATUS_CMDACT_Msk)) != IOM0_STATUS_IDLEST_Msk) ||
   1a342:	2b00      	cmp	r3, #0
   1a344:	f040 80f6 	bne.w	1a534 <am_hal_iom_power_ctrl+0x23c>
            {
                return AM_HAL_STATUS_IN_USE;
            }
            if (bRetainState)
   1a348:	2d00      	cmp	r5, #0
   1a34a:	d041      	beq.n	1a3d0 <am_hal_iom_power_ctrl+0xd8>
            {
                // Save IOM Registers
                pIOMState->registerState.regFIFOTHR    = IOMn(pIOMState->ui32Module)->FIFOTHR;
   1a34c:	6863      	ldr	r3, [r4, #4]
   1a34e:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a352:	3304      	adds	r3, #4
   1a354:	031b      	lsls	r3, r3, #12
   1a356:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
   1a35a:	f8c4 286c 	str.w	r2, [r4, #2156]	; 0x86c
                pIOMState->registerState.regCLKCFG     = IOMn(pIOMState->ui32Module)->CLKCFG;
   1a35e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
   1a362:	f8c4 2874 	str.w	r2, [r4, #2164]	; 0x874
                pIOMState->registerState.regSUBMODCTRL = IOMn(pIOMState->ui32Module)->SUBMODCTRL;
   1a366:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
   1a36a:	f8c4 2878 	str.w	r2, [r4, #2168]	; 0x878
                pIOMState->registerState.regCQCFG      = IOMn(pIOMState->ui32Module)->CQCFG;
   1a36e:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
   1a372:	f8c4 287c 	str.w	r2, [r4, #2172]	; 0x87c
                pIOMState->registerState.regCQADDR     = IOMn(pIOMState->ui32Module)->CQADDR;
   1a376:	f8d3 2298 	ldr.w	r2, [r3, #664]	; 0x298
   1a37a:	f8c4 2880 	str.w	r2, [r4, #2176]	; 0x880
                pIOMState->registerState.regCQFLAGS    = IOMn(pIOMState->ui32Module)->CQFLAGS;
   1a37e:	f8d3 22a0 	ldr.w	r2, [r3, #672]	; 0x2a0
   1a382:	f8c4 2884 	str.w	r2, [r4, #2180]	; 0x884
                pIOMState->registerState.regCQPAUSEEN  = IOMn(pIOMState->ui32Module)->CQPAUSEEN;
   1a386:	f8d3 22a8 	ldr.w	r2, [r3, #680]	; 0x2a8
   1a38a:	f8c4 2888 	str.w	r2, [r4, #2184]	; 0x888
                pIOMState->registerState.regCQCURIDX   = IOMn(pIOMState->ui32Module)->CQCURIDX;
   1a38e:	f8d3 22ac 	ldr.w	r2, [r3, #684]	; 0x2ac
   1a392:	f8c4 288c 	str.w	r2, [r4, #2188]	; 0x88c
                pIOMState->registerState.regCQENDIDX   = IOMn(pIOMState->ui32Module)->CQENDIDX;
   1a396:	f8d3 22b0 	ldr.w	r2, [r3, #688]	; 0x2b0
   1a39a:	f8c4 2890 	str.w	r2, [r4, #2192]	; 0x890
                pIOMState->registerState.regMSPICFG    = IOMn(pIOMState->ui32Module)->MSPICFG;
   1a39e:	f8d3 2300 	ldr.w	r2, [r3, #768]	; 0x300
   1a3a2:	f8c4 2894 	str.w	r2, [r4, #2196]	; 0x894
                pIOMState->registerState.regMI2CCFG    = IOMn(pIOMState->ui32Module)->MI2CCFG;
   1a3a6:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
   1a3aa:	f8c4 2898 	str.w	r2, [r4, #2200]	; 0x898
                pIOMState->registerState.regINTEN      = IOMn(pIOMState->ui32Module)->INTEN;
   1a3ae:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
   1a3b2:	f8c4 289c 	str.w	r2, [r4, #2204]	; 0x89c
                pIOMState->registerState.regDMATRIGEN  = IOMn(pIOMState->ui32Module)->DMATRIGEN;
   1a3b6:	f8d3 2240 	ldr.w	r2, [r3, #576]	; 0x240
   1a3ba:	f8c4 2870 	str.w	r2, [r4, #2160]	; 0x870

                if (IOMn(pIOMState->ui32Module)->CQCFG & _VAL2FLD(IOM0_CQCFG_CQEN, IOM0_CQCFG_CQEN_EN))
   1a3be:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
   1a3c2:	f013 0f01 	tst.w	r3, #1
   1a3c6:	f040 80a4 	bne.w	1a512 <am_hal_iom_power_ctrl+0x21a>
                {
                    am_hal_iom_CQDisable(pIOMState);
                }

                pIOMState->registerState.bValid = true;
   1a3ca:	2301      	movs	r3, #1
   1a3cc:	f884 3868 	strb.w	r3, [r4, #2152]	; 0x868
            }

            //
            // Disable power control.
            //
            if ( AM_HAL_STATUS_SUCCESS != am_hal_pwrctrl_periph_disable((am_hal_pwrctrl_periph_e)(AM_HAL_PWRCTRL_PERIPH_IOM0 + pIOMState->ui32Module)) )
   1a3d0:	7920      	ldrb	r0, [r4, #4]
   1a3d2:	3002      	adds	r0, #2
   1a3d4:	b2c0      	uxtb	r0, r0
   1a3d6:	f7fe ff13 	bl	19200 <am_hal_pwrctrl_periph_disable>
   1a3da:	4606      	mov	r6, r0
   1a3dc:	2800      	cmp	r0, #0
   1a3de:	f000 809f 	beq.w	1a520 <am_hal_iom_power_ctrl+0x228>
            {
                return AM_HAL_STATUS_HW_ERR;
   1a3e2:	2609      	movs	r6, #9
   1a3e4:	e09c      	b.n	1a520 <am_hal_iom_power_ctrl+0x228>
            if (bRetainState && !pIOMState->registerState.bValid)
   1a3e6:	b125      	cbz	r5, 1a3f2 <am_hal_iom_power_ctrl+0xfa>
   1a3e8:	f890 3868 	ldrb.w	r3, [r0, #2152]	; 0x868
   1a3ec:	2b00      	cmp	r3, #0
   1a3ee:	f000 809b 	beq.w	1a528 <am_hal_iom_power_ctrl+0x230>
            if ( AM_HAL_STATUS_SUCCESS != am_hal_pwrctrl_periph_enable((am_hal_pwrctrl_periph_e)(AM_HAL_PWRCTRL_PERIPH_IOM0 + pIOMState->ui32Module)) )
   1a3f2:	7920      	ldrb	r0, [r4, #4]
   1a3f4:	3002      	adds	r0, #2
   1a3f6:	b2c0      	uxtb	r0, r0
   1a3f8:	f7fe feba 	bl	19170 <am_hal_pwrctrl_periph_enable>
   1a3fc:	4606      	mov	r6, r0
   1a3fe:	2800      	cmp	r0, #0
   1a400:	f040 8094 	bne.w	1a52c <am_hal_iom_power_ctrl+0x234>
            if (bRetainState)
   1a404:	2d00      	cmp	r5, #0
   1a406:	f000 808b 	beq.w	1a520 <am_hal_iom_power_ctrl+0x228>
                IOMn(pIOMState->ui32Module)->FIFOTHR    = pIOMState->registerState.regFIFOTHR;
   1a40a:	6863      	ldr	r3, [r4, #4]
   1a40c:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a410:	3304      	adds	r3, #4
   1a412:	031b      	lsls	r3, r3, #12
   1a414:	f8d4 286c 	ldr.w	r2, [r4, #2156]	; 0x86c
   1a418:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
                IOMn(pIOMState->ui32Module)->CLKCFG     = pIOMState->registerState.regCLKCFG;
   1a41c:	6863      	ldr	r3, [r4, #4]
   1a41e:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a422:	3304      	adds	r3, #4
   1a424:	031b      	lsls	r3, r3, #12
   1a426:	f8d4 2874 	ldr.w	r2, [r4, #2164]	; 0x874
   1a42a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
                IOMn(pIOMState->ui32Module)->SUBMODCTRL = pIOMState->registerState.regSUBMODCTRL;
   1a42e:	6863      	ldr	r3, [r4, #4]
   1a430:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a434:	3304      	adds	r3, #4
   1a436:	031b      	lsls	r3, r3, #12
   1a438:	f8d4 2878 	ldr.w	r2, [r4, #2168]	; 0x878
   1a43c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
                IOMn(pIOMState->ui32Module)->CQADDR     = pIOMState->registerState.regCQADDR;
   1a440:	6863      	ldr	r3, [r4, #4]
   1a442:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a446:	3304      	adds	r3, #4
   1a448:	031b      	lsls	r3, r3, #12
   1a44a:	f8d4 2880 	ldr.w	r2, [r4, #2176]	; 0x880
   1a44e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298
                IOMn(pIOMState->ui32Module)->CQPAUSEEN  = pIOMState->registerState.regCQPAUSEEN;
   1a452:	6863      	ldr	r3, [r4, #4]
   1a454:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a458:	3304      	adds	r3, #4
   1a45a:	031b      	lsls	r3, r3, #12
   1a45c:	f8d4 2888 	ldr.w	r2, [r4, #2184]	; 0x888
   1a460:	f8c3 22a8 	str.w	r2, [r3, #680]	; 0x2a8
                IOMn(pIOMState->ui32Module)->CQCURIDX   = pIOMState->registerState.regCQCURIDX;
   1a464:	6863      	ldr	r3, [r4, #4]
   1a466:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a46a:	3304      	adds	r3, #4
   1a46c:	031b      	lsls	r3, r3, #12
   1a46e:	f8d4 288c 	ldr.w	r2, [r4, #2188]	; 0x88c
   1a472:	f8c3 22ac 	str.w	r2, [r3, #684]	; 0x2ac
                IOMn(pIOMState->ui32Module)->CQENDIDX   = pIOMState->registerState.regCQENDIDX;
   1a476:	6863      	ldr	r3, [r4, #4]
   1a478:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a47c:	3304      	adds	r3, #4
   1a47e:	031b      	lsls	r3, r3, #12
   1a480:	f8d4 2890 	ldr.w	r2, [r4, #2192]	; 0x890
   1a484:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
                IOMn(pIOMState->ui32Module)->MSPICFG    = pIOMState->registerState.regMSPICFG;
   1a488:	6863      	ldr	r3, [r4, #4]
   1a48a:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a48e:	3304      	adds	r3, #4
   1a490:	031b      	lsls	r3, r3, #12
   1a492:	f8d4 2894 	ldr.w	r2, [r4, #2196]	; 0x894
   1a496:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
                IOMn(pIOMState->ui32Module)->MI2CCFG    = pIOMState->registerState.regMI2CCFG;
   1a49a:	6863      	ldr	r3, [r4, #4]
   1a49c:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a4a0:	3304      	adds	r3, #4
   1a4a2:	031b      	lsls	r3, r3, #12
   1a4a4:	f8d4 2898 	ldr.w	r2, [r4, #2200]	; 0x898
   1a4a8:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
                IOMn(pIOMState->ui32Module)->INTEN      = pIOMState->registerState.regINTEN;
   1a4ac:	6863      	ldr	r3, [r4, #4]
   1a4ae:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a4b2:	3304      	adds	r3, #4
   1a4b4:	031b      	lsls	r3, r3, #12
   1a4b6:	f8d4 289c 	ldr.w	r2, [r4, #2204]	; 0x89c
   1a4ba:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
                IOMn(pIOMState->ui32Module)->DMATRIGEN  = pIOMState->registerState.regDMATRIGEN;
   1a4be:	6863      	ldr	r3, [r4, #4]
   1a4c0:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a4c4:	3304      	adds	r3, #4
   1a4c6:	031b      	lsls	r3, r3, #12
   1a4c8:	f8d4 2870 	ldr.w	r2, [r4, #2160]	; 0x870
   1a4cc:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
                IOMn(pIOMState->ui32Module)->CQSETCLEAR = AM_HAL_IOM_SC_SET(pIOMState->registerState.regCQFLAGS & 0xFF);
   1a4d0:	6863      	ldr	r3, [r4, #4]
   1a4d2:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a4d6:	3304      	adds	r3, #4
   1a4d8:	031b      	lsls	r3, r3, #12
   1a4da:	f894 2884 	ldrb.w	r2, [r4, #2180]	; 0x884
   1a4de:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
                IOMn(pIOMState->ui32Module)->CQCFG      = pIOMState->registerState.regCQCFG & ~_VAL2FLD(IOM0_CQCFG_CQEN, IOM0_CQCFG_CQEN_EN);
   1a4e2:	f8d4 287c 	ldr.w	r2, [r4, #2172]	; 0x87c
   1a4e6:	6863      	ldr	r3, [r4, #4]
   1a4e8:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a4ec:	3304      	adds	r3, #4
   1a4ee:	031b      	lsls	r3, r3, #12
   1a4f0:	f022 0201 	bic.w	r2, r2, #1
   1a4f4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
                if (pIOMState->registerState.regCQCFG & _VAL2FLD(IOM0_CQCFG_CQEN, IOM0_CQCFG_CQEN_EN))
   1a4f8:	f8d4 387c 	ldr.w	r3, [r4, #2172]	; 0x87c
   1a4fc:	f013 0f01 	tst.w	r3, #1
   1a500:	d103      	bne.n	1a50a <am_hal_iom_power_ctrl+0x212>
                pIOMState->registerState.bValid = false;
   1a502:	2300      	movs	r3, #0
   1a504:	f884 3868 	strb.w	r3, [r4, #2152]	; 0x868
   1a508:	e00a      	b.n	1a520 <am_hal_iom_power_ctrl+0x228>
                    am_hal_iom_CQEnable(pIOMState);
   1a50a:	4620      	mov	r0, r4
   1a50c:	f7ff fe5b 	bl	1a1c6 <am_hal_iom_CQEnable>
   1a510:	e7f7      	b.n	1a502 <am_hal_iom_power_ctrl+0x20a>
                    am_hal_iom_CQDisable(pIOMState);
   1a512:	4620      	mov	r0, r4
   1a514:	f7ff fe6a 	bl	1a1ec <am_hal_iom_CQDisable>
   1a518:	e757      	b.n	1a3ca <am_hal_iom_power_ctrl+0xd2>
        return AM_HAL_STATUS_INVALID_HANDLE;
   1a51a:	2602      	movs	r6, #2
   1a51c:	e000      	b.n	1a520 <am_hal_iom_power_ctrl+0x228>
   1a51e:	2602      	movs	r6, #2
    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;

} // am_hal_iom_power_ctrl()
   1a520:	4630      	mov	r0, r6
   1a522:	bd70      	pop	{r4, r5, r6, pc}
    switch (ePowerState)
   1a524:	2606      	movs	r6, #6
   1a526:	e7fb      	b.n	1a520 <am_hal_iom_power_ctrl+0x228>
                return AM_HAL_STATUS_INVALID_OPERATION;
   1a528:	2607      	movs	r6, #7
   1a52a:	e7f9      	b.n	1a520 <am_hal_iom_power_ctrl+0x228>
                return AM_HAL_STATUS_HW_ERR;
   1a52c:	2609      	movs	r6, #9
   1a52e:	e7f7      	b.n	1a520 <am_hal_iom_power_ctrl+0x228>
                return AM_HAL_STATUS_IN_USE;
   1a530:	2603      	movs	r6, #3
   1a532:	e7f5      	b.n	1a520 <am_hal_iom_power_ctrl+0x228>
   1a534:	2603      	movs	r6, #3
   1a536:	e7f3      	b.n	1a520 <am_hal_iom_power_ctrl+0x228>
   1a538:	01123456 	.word	0x01123456

0001a53c <am_hal_iom_configure>:
    am_hal_iom_state_t *pIOMState = (am_hal_iom_state_t*)pHandle;
    uint32_t status = AM_HAL_STATUS_SUCCESS;
    uint32_t ui32Module;

#ifndef AM_HAL_DISABLE_API_VALIDATION
    if (!AM_HAL_IOM_CHK_HANDLE(pHandle))
   1a53c:	2800      	cmp	r0, #0
   1a53e:	d078      	beq.n	1a632 <am_hal_iom_configure+0xf6>
{
   1a540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1a544:	460d      	mov	r5, r1
   1a546:	4606      	mov	r6, r0
    if (!AM_HAL_IOM_CHK_HANDLE(pHandle))
   1a548:	6803      	ldr	r3, [r0, #0]
   1a54a:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   1a54e:	4a41      	ldr	r2, [pc, #260]	; (1a654 <am_hal_iom_configure+0x118>)
   1a550:	4293      	cmp	r3, r2
   1a552:	d170      	bne.n	1a636 <am_hal_iom_configure+0xfa>
    }

    //
    // Validate the parameters
    //
    if ( (pHandle == NULL)      ||
   1a554:	2900      	cmp	r1, #0
   1a556:	d071      	beq.n	1a63c <am_hal_iom_configure+0x100>
         (psConfig == NULL)     ||
         (pIOMState->ui32Module >= AM_REG_IOM_NUM_MODULES) )
   1a558:	6843      	ldr	r3, [r0, #4]
         (psConfig == NULL)     ||
   1a55a:	2b05      	cmp	r3, #5
   1a55c:	d870      	bhi.n	1a640 <am_hal_iom_configure+0x104>
    {
        return AM_HAL_STATUS_INVALID_ARG;
    }
    // Configure not allowed in Enabled state
    if (pIOMState->prefix.s.bEnable)
   1a55e:	78c4      	ldrb	r4, [r0, #3]
   1a560:	f014 0402 	ands.w	r4, r4, #2
   1a564:	d16e      	bne.n	1a644 <am_hal_iom_configure+0x108>

    ui32Module = pIOMState->ui32Module;
    //
    // Save the interface mode and chip select in the global handle.
    //
    pIOMState->eInterfaceMode = psConfig->eInterfaceMode;
   1a566:	780a      	ldrb	r2, [r1, #0]
   1a568:	7202      	strb	r2, [r0, #8]

    //
    // Set the IOM read/write FIFO thresholds to default values.
    //
    IOMn(ui32Module)->FIFOTHR =
   1a56a:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
   1a56e:	3304      	adds	r3, #4
   1a570:	031f      	lsls	r7, r3, #12
   1a572:	f241 0310 	movw	r3, #4112	; 0x1010
   1a576:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        _VAL2FLD(IOM0_FIFOTHR_FIFORTHR, 16) |
        _VAL2FLD(IOM0_FIFOTHR_FIFOWTHR, 16);

    if ( psConfig->eInterfaceMode == AM_HAL_IOM_SPI_MODE )
   1a57a:	780b      	ldrb	r3, [r1, #0]
   1a57c:	bb93      	cbnz	r3, 1a5e4 <am_hal_iom_configure+0xa8>
    {
#ifndef AM_HAL_DISABLE_API_VALIDATION
        //
        // Validate the SPI mode
        //
        if ( psConfig->eSpiMode > AM_HAL_IOM_SPI_MODE_3 )
   1a57e:	f891 8008 	ldrb.w	r8, [r1, #8]
   1a582:	f1b8 0f03 	cmp.w	r8, #3
   1a586:	d85f      	bhi.n	1a648 <am_hal_iom_configure+0x10c>
        {
            return AM_HAL_STATUS_INVALID_ARG;
        }
        if (psConfig->ui32ClockFreq > AM_HAL_IOM_MAX_FREQ)
   1a588:	6848      	ldr	r0, [r1, #4]
   1a58a:	4b33      	ldr	r3, [pc, #204]	; (1a658 <am_hal_iom_configure+0x11c>)
   1a58c:	4298      	cmp	r0, r3
   1a58e:	d85d      	bhi.n	1a64c <am_hal_iom_configure+0x110>
#endif // AM_HAL_DISABLE_API_VALIDATION

        //
        // Determine the CLKCFG value for SPI.
        //
        ui32ClkCfg = iom_get_interface_clock_cfg(psConfig->ui32ClockFreq, (psConfig->eSpiMode & 2) >> 1);
   1a590:	f3c8 0140 	ubfx	r1, r8, #1, #1
   1a594:	f7ff fd5a 	bl	1a04c <iom_get_interface_clock_cfg>
             _VAL2FLD(IOM0_MSPICFG_WTFCIRQ, IOM0_MSPICFG_WTFCIRQ_MISO)      |
             _VAL2FLD(IOM0_MSPICFG_WTFCPOL, IOM0_MSPICFG_WTFCPOL_HIGH)      |
             _VAL2FLD(IOM0_MSPICFG_RDFCPOL, IOM0_MSPICFG_RDFCPOL_HIGH)      |
             _VAL2FLD(IOM0_MSPICFG_SPILSB,  IOM0_MSPICFG_SPILSB_MSB)        |
             _VAL2FLD(IOM0_MSPICFG_DINDLY,  0)                              |
             _VAL2FLD(IOM0_MSPICFG_DOUTDLY, 0)                              |
   1a598:	f008 0303 	and.w	r3, r8, #3
        IOMn(ui32Module)->MSPICFG =
   1a59c:	f8c7 3300 	str.w	r3, [r7, #768]	; 0x300
    }

    //
    // Enable and set the clock configuration.
    //
    ui32ClkCfg |= _VAL2FLD(IOM0_CLKCFG_IOCLKEN, 1);
   1a5a0:	f040 0001 	orr.w	r0, r0, #1
    IOMn(ui32Module)->CLKCFG = ui32ClkCfg;
   1a5a4:	f8c7 0210 	str.w	r0, [r7, #528]	; 0x210

    pIOMState->ui32BitTimeTicks = AM_HAL_CLKGEN_FREQ_MAX_HZ / psConfig->ui32ClockFreq;
   1a5a8:	686a      	ldr	r2, [r5, #4]
   1a5aa:	4b2b      	ldr	r3, [pc, #172]	; (1a658 <am_hal_iom_configure+0x11c>)
   1a5ac:	fbb3 f3f2 	udiv	r3, r3, r2
   1a5b0:	f8c6 3864 	str.w	r3, [r6, #2148]	; 0x864

    //
    // Set the delay timeout value to the default maximum value.
    //
    pIOMState->waitTimeout = 1000;
   1a5b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   1a5b8:	f8c6 3860 	str.w	r3, [r6, #2144]	; 0x860

    pIOMState->pNBTxnBuf = psConfig->pNBTxnBuf;
   1a5bc:	68eb      	ldr	r3, [r5, #12]
   1a5be:	60f3      	str	r3, [r6, #12]
    pIOMState->ui32NBTxnBufLength = psConfig->ui32NBTxnBufLength;
   1a5c0:	692b      	ldr	r3, [r5, #16]
   1a5c2:	6133      	str	r3, [r6, #16]
#if (AM_HAL_IOM_CQ == 1)
    // Worst case minimum CQ entries that can be accomodated in provided buffer
    // Need to account for the wrap
    pIOMState->ui32MaxPending = ((pIOMState->ui32NBTxnBufLength - 8) * 4 / AM_HAL_IOM_CQ_ENTRY_SIZE);
   1a5c4:	3b08      	subs	r3, #8
   1a5c6:	009b      	lsls	r3, r3, #2
   1a5c8:	4a24      	ldr	r2, [pc, #144]	; (1a65c <am_hal_iom_configure+0x120>)
   1a5ca:	fba2 2303 	umull	r2, r3, r2, r3
   1a5ce:	099b      	lsrs	r3, r3, #6
   1a5d0:	f8c6 3858 	str.w	r3, [r6, #2136]	; 0x858
    if (pIOMState->ui32MaxPending > AM_HAL_IOM_MAX_PENDING_TRANSACTIONS)
   1a5d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
   1a5d8:	d927      	bls.n	1a62a <am_hal_iom_configure+0xee>
    {
        pIOMState->ui32MaxPending = AM_HAL_IOM_MAX_PENDING_TRANSACTIONS;
   1a5da:	f44f 7380 	mov.w	r3, #256	; 0x100
   1a5de:	f8c6 3858 	str.w	r3, [r6, #2136]	; 0x858
   1a5e2:	e022      	b.n	1a62a <am_hal_iom_configure+0xee>
    else if ( psConfig->eInterfaceMode == AM_HAL_IOM_I2C_MODE )
   1a5e4:	2b01      	cmp	r3, #1
   1a5e6:	d133      	bne.n	1a650 <am_hal_iom_configure+0x114>
        switch (psConfig->ui32ClockFreq)
   1a5e8:	684b      	ldr	r3, [r1, #4]
   1a5ea:	4a1d      	ldr	r2, [pc, #116]	; (1a660 <am_hal_iom_configure+0x124>)
   1a5ec:	4293      	cmp	r3, r2
   1a5ee:	d00c      	beq.n	1a60a <am_hal_iom_configure+0xce>
   1a5f0:	4a1c      	ldr	r2, [pc, #112]	; (1a664 <am_hal_iom_configure+0x128>)
   1a5f2:	4293      	cmp	r3, r2
   1a5f4:	d00e      	beq.n	1a614 <am_hal_iom_configure+0xd8>
   1a5f6:	4a1c      	ldr	r2, [pc, #112]	; (1a668 <am_hal_iom_configure+0x12c>)
   1a5f8:	4293      	cmp	r3, r2
   1a5fa:	d001      	beq.n	1a600 <am_hal_iom_configure+0xc4>
   1a5fc:	2006      	movs	r0, #6
   1a5fe:	e01b      	b.n	1a638 <am_hal_iom_configure+0xfc>
                IOMn(ui32Module)->MI2CCFG = _VAL2FLD(IOM0_MI2CCFG_STRDIS, 0)                            |
   1a600:	4b1a      	ldr	r3, [pc, #104]	; (1a66c <am_hal_iom_configure+0x130>)
   1a602:	f8c7 3400 	str.w	r3, [r7, #1024]	; 0x400
                ui32ClkCfg = _VAL2FLD(IOM0_CLKCFG_TOTPER, 0x77)                     |
   1a606:	481a      	ldr	r0, [pc, #104]	; (1a670 <am_hal_iom_configure+0x134>)
                break;
   1a608:	e7ca      	b.n	1a5a0 <am_hal_iom_configure+0x64>
                IOMn(ui32Module)->MI2CCFG = _VAL2FLD(IOM0_MI2CCFG_STRDIS, 0)                            |
   1a60a:	4b1a      	ldr	r3, [pc, #104]	; (1a674 <am_hal_iom_configure+0x138>)
   1a60c:	f8c7 3400 	str.w	r3, [r7, #1024]	; 0x400
                ui32ClkCfg = _VAL2FLD(IOM0_CLKCFG_TOTPER, 0x1D)                     |
   1a610:	4819      	ldr	r0, [pc, #100]	; (1a678 <am_hal_iom_configure+0x13c>)
                break;
   1a612:	e7c5      	b.n	1a5a0 <am_hal_iom_configure+0x64>
                IOMn(ui32Module)->MI2CCFG = _VAL2FLD(IOM0_MI2CCFG_STRDIS, 0)                            |
   1a614:	4b19      	ldr	r3, [pc, #100]	; (1a67c <am_hal_iom_configure+0x140>)
   1a616:	f8c7 3400 	str.w	r3, [r7, #1024]	; 0x400
                ui32ClkCfg = _VAL2FLD(IOM0_CLKCFG_TOTPER, 0x06)                     |
   1a61a:	4819      	ldr	r0, [pc, #100]	; (1a680 <am_hal_iom_configure+0x144>)
                break;
   1a61c:	e7c0      	b.n	1a5a0 <am_hal_iom_configure+0x64>
    }
#endif
    // Disable the DCX
    for (uint8_t i = 0; i <= AM_HAL_IOM_MAX_CS_SPI; i++)
    {
        pIOMState->dcx[i] = 0;
   1a61e:	1933      	adds	r3, r6, r4
   1a620:	2200      	movs	r2, #0
   1a622:	f883 28a0 	strb.w	r2, [r3, #2208]	; 0x8a0
    for (uint8_t i = 0; i <= AM_HAL_IOM_MAX_CS_SPI; i++)
   1a626:	3401      	adds	r4, #1
   1a628:	b2e4      	uxtb	r4, r4
   1a62a:	2c03      	cmp	r4, #3
   1a62c:	d9f7      	bls.n	1a61e <am_hal_iom_configure+0xe2>
    }

    //
    // Return the status.
    //
    return status;
   1a62e:	2000      	movs	r0, #0
   1a630:	e002      	b.n	1a638 <am_hal_iom_configure+0xfc>
        return AM_HAL_STATUS_INVALID_HANDLE;
   1a632:	2002      	movs	r0, #2

} // am_hal_iom_configure()
   1a634:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   1a636:	2002      	movs	r0, #2
} // am_hal_iom_configure()
   1a638:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return AM_HAL_STATUS_INVALID_ARG;
   1a63c:	2006      	movs	r0, #6
   1a63e:	e7fb      	b.n	1a638 <am_hal_iom_configure+0xfc>
   1a640:	2006      	movs	r0, #6
   1a642:	e7f9      	b.n	1a638 <am_hal_iom_configure+0xfc>
        return AM_HAL_STATUS_INVALID_OPERATION;
   1a644:	2007      	movs	r0, #7
   1a646:	e7f7      	b.n	1a638 <am_hal_iom_configure+0xfc>
            return AM_HAL_STATUS_INVALID_ARG;
   1a648:	2006      	movs	r0, #6
   1a64a:	e7f5      	b.n	1a638 <am_hal_iom_configure+0xfc>
            return AM_HAL_STATUS_INVALID_ARG;
   1a64c:	2006      	movs	r0, #6
   1a64e:	e7f3      	b.n	1a638 <am_hal_iom_configure+0xfc>
        return AM_HAL_STATUS_OUT_OF_RANGE;
   1a650:	2005      	movs	r0, #5
   1a652:	e7f1      	b.n	1a638 <am_hal_iom_configure+0xfc>
   1a654:	01123456 	.word	0x01123456
   1a658:	02dc6c00 	.word	0x02dc6c00
   1a65c:	aaaaaaab 	.word	0xaaaaaaab
   1a660:	00061a80 	.word	0x00061a80
   1a664:	000f4240 	.word	0x000f4240
   1a668:	000186a0 	.word	0x000186a0
   1a66c:	0003f070 	.word	0x0003f070
   1a670:	773b1201 	.word	0x773b1201
   1a674:	0003f270 	.word	0x0003f270
   1a678:	1d0e1201 	.word	0x1d0e1201
   1a67c:	00213040 	.word	0x00213040
   1a680:	06031301 	.word	0x06031301

0001a684 <am_hal_stimer_config>:
//! @return The 32-bit current config of the STimer Config register
//
//*****************************************************************************
uint32_t
am_hal_stimer_config(uint32_t ui32STimerConfig)
{
   1a684:	4603      	mov	r3, r0
    uint32_t ui32CurrVal;

    //
    // Read the current config
    //
    ui32CurrVal = CTIMER->STCFG;
   1a686:	4a03      	ldr	r2, [pc, #12]	; (1a694 <am_hal_stimer_config+0x10>)
   1a688:	f8d2 0140 	ldr.w	r0, [r2, #320]	; 0x140

    //
    // Write our configuration value.
    //
    CTIMER->STCFG = ui32STimerConfig;
   1a68c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
        PWRCTRL->MISC_b.FORCEMEMVRLPTIMERS = 1;
    }
#endif

    return ui32CurrVal;
}
   1a690:	4770      	bx	lr
   1a692:	bf00      	nop
   1a694:	40008000 	.word	0x40008000

0001a698 <am_hal_stimer_counter_get>:
//! @return The 32-bit value from the STimer counter register.
//
//*****************************************************************************
uint32_t
am_hal_stimer_counter_get(void)
{
   1a698:	b500      	push	{lr}
   1a69a:	b085      	sub	sp, #20
    uint32_t ui32RetVal;

    //
    // Read the register into ui32Values[].
    //
    am_hal_triple_read(ui32TmrAddr, ui32Values);
   1a69c:	a901      	add	r1, sp, #4
   1a69e:	4805      	ldr	r0, [pc, #20]	; (1a6b4 <am_hal_stimer_counter_get+0x1c>)
   1a6a0:	f7fe fd1a 	bl	190d8 <am_hal_triple_read>
    //
    // Now determine which of the three values is the correct value.
    // If the first 2 match, then the values are both correct and we're done.
    // Otherwise, the third value is taken to be the correct value.
    //
    if ( ui32Values[0] == ui32Values[1] )
   1a6a4:	9802      	ldr	r0, [sp, #8]
   1a6a6:	9b01      	ldr	r3, [sp, #4]
   1a6a8:	4283      	cmp	r3, r0
   1a6aa:	d000      	beq.n	1a6ae <am_hal_stimer_counter_get+0x16>
        //
        ui32RetVal = ui32Values[1];
    }
    else
    {
        ui32RetVal = ui32Values[2];
   1a6ac:	9803      	ldr	r0, [sp, #12]
    }
    return ui32RetVal;
}
   1a6ae:	b005      	add	sp, #20
   1a6b0:	f85d fb04 	ldr.w	pc, [sp], #4
   1a6b4:	40008144 	.word	0x40008144

0001a6b8 <am_hal_stimer_counter_clear>:
am_hal_stimer_counter_clear(void)
{
    //
    // Set the clear bit
    //
    CTIMER->STCFG |= CTIMER_STCFG_CLEAR_Msk;
   1a6b8:	4b06      	ldr	r3, [pc, #24]	; (1a6d4 <am_hal_stimer_counter_clear+0x1c>)
   1a6ba:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
   1a6be:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
   1a6c2:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140

    //
    // Reset the clear bit
    //
    CTIMER->STCFG &= ~CTIMER_STCFG_CLEAR_Msk;
   1a6c6:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
   1a6ca:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
   1a6ce:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
}
   1a6d2:	4770      	bx	lr
   1a6d4:	40008000 	.word	0x40008000

0001a6d8 <am_hal_stimer_compare_delta_set>:
am_hal_stimer_compare_delta_set(uint32_t ui32CmprInstance, uint32_t ui32Delta)
{
    uint32_t cfgVal;
    uint32_t numTries = 0;

    if ( ui32CmprInstance > 7 )
   1a6d8:	2807      	cmp	r0, #7
   1a6da:	d900      	bls.n	1a6de <am_hal_stimer_compare_delta_set+0x6>
   1a6dc:	4770      	bx	lr
{
   1a6de:	b5f0      	push	{r4, r5, r6, r7, lr}
   1a6e0:	b083      	sub	sp, #12
   1a6e2:	4605      	mov	r5, r0
   1a6e4:	460c      	mov	r4, r1
    // that delta value is at least > 1

    //
    // Start a critical section.
    //
    AM_CRITICAL_BEGIN
   1a6e6:	f7fa f9a7 	bl	14a38 <am_hal_interrupt_master_disable>
   1a6ea:	9001      	str	r0, [sp, #4]

    //
    // Get current CFG value
    //
    cfgVal = CTIMER->STCFG;
   1a6ec:	4b16      	ldr	r3, [pc, #88]	; (1a748 <am_hal_stimer_compare_delta_set+0x70>)
   1a6ee:	f8d3 6140 	ldr.w	r6, [r3, #320]	; 0x140

    //
    // Disable the compare if already enabled, when setting the new value
    //
    CTIMER->STCFG &= ~((AM_HAL_STIMER_CFG_COMPARE_A_ENABLE << ui32CmprInstance));
   1a6f2:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
   1a6f6:	f44f 7080 	mov.w	r0, #256	; 0x100
   1a6fa:	40a8      	lsls	r0, r5
   1a6fc:	ea22 0200 	bic.w	r2, r2, r0
   1a700:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
    uint32_t numTries = 0;
   1a704:	2100      	movs	r1, #0

    // In rare case the delta might not be effective
    // We retry if that is the case.
    // Allow for some variability in the value owing to execution latency
    while (numTries++ < 4)
   1a706:	2903      	cmp	r1, #3
   1a708:	f101 0101 	add.w	r1, r1, #1
   1a70c:	d810      	bhi.n	1a730 <am_hal_stimer_compare_delta_set+0x58>
        uint32_t expVal;
        uint32_t expMax;
        uint32_t cmpVal;

        // Expected value
        expVal = CTIMER->STTMR + ui32Delta;
   1a70e:	4b0e      	ldr	r3, [pc, #56]	; (1a748 <am_hal_stimer_compare_delta_set+0x70>)
   1a710:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
   1a714:	4423      	add	r3, r4

        // Max allowed - taking care of latency
        expMax = expVal + 10;
   1a716:	f103 070a 	add.w	r7, r3, #10

        //
        // Set the delta
        //
        AM_REGVAL(AM_REG_STIMER_COMPARE(0, ui32CmprInstance)) = ui32Delta;
   1a71a:	4a0c      	ldr	r2, [pc, #48]	; (1a74c <am_hal_stimer_compare_delta_set+0x74>)
   1a71c:	442a      	add	r2, r5
   1a71e:	0092      	lsls	r2, r2, #2
   1a720:	6014      	str	r4, [r2, #0]

        // Read back the compare value
        cmpVal = AM_REGVAL(AM_REG_STIMER_COMPARE(0, ui32CmprInstance));
   1a722:	6812      	ldr	r2, [r2, #0]

        // Make sure the value is in expected range
        if (!AM_HAL_U32_SMALLER(cmpVal, expVal) && !AM_HAL_U32_GREATER(cmpVal, expMax))
   1a724:	1ad3      	subs	r3, r2, r3
   1a726:	2b00      	cmp	r3, #0
   1a728:	dbed      	blt.n	1a706 <am_hal_stimer_compare_delta_set+0x2e>
   1a72a:	1bd2      	subs	r2, r2, r7
   1a72c:	2a00      	cmp	r2, #0
   1a72e:	dcea      	bgt.n	1a706 <am_hal_stimer_compare_delta_set+0x2e>


    //
    // Restore Compare Enable bit
    //
    CTIMER->STCFG |= cfgVal & (AM_HAL_STIMER_CFG_COMPARE_A_ENABLE << ui32CmprInstance);
   1a730:	4a05      	ldr	r2, [pc, #20]	; (1a748 <am_hal_stimer_compare_delta_set+0x70>)
   1a732:	f8d2 3140 	ldr.w	r3, [r2, #320]	; 0x140
   1a736:	4030      	ands	r0, r6
   1a738:	4318      	orrs	r0, r3
   1a73a:	f8c2 0140 	str.w	r0, [r2, #320]	; 0x140

    //
    // End the critical section.
    //
    AM_CRITICAL_END
   1a73e:	9801      	ldr	r0, [sp, #4]
   1a740:	f7fa f97e 	bl	14a40 <am_hal_interrupt_master_set>
}
   1a744:	b003      	add	sp, #12
   1a746:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1a748:	40008000 	.word	0x40008000
   1a74c:	10002054 	.word	0x10002054

0001a750 <am_hal_stimer_int_enable>:
am_hal_stimer_int_enable(uint32_t ui32Interrupt)
{
    //
    // Enable the interrupt at the module level.
    //
    CTIMERn(0)->STMINTEN |= ui32Interrupt;
   1a750:	4a03      	ldr	r2, [pc, #12]	; (1a760 <am_hal_stimer_int_enable+0x10>)
   1a752:	f8d2 3300 	ldr.w	r3, [r2, #768]	; 0x300
   1a756:	4303      	orrs	r3, r0
   1a758:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
}
   1a75c:	4770      	bx	lr
   1a75e:	bf00      	nop
   1a760:	40008000 	.word	0x40008000

0001a764 <am_hal_stimer_int_clear>:
am_hal_stimer_int_clear(uint32_t ui32Interrupt)
{
    //
    // Disable the interrupt at the module level.
    //
    CTIMERn(0)->STMINTCLR = ui32Interrupt;
   1a764:	4b01      	ldr	r3, [pc, #4]	; (1a76c <am_hal_stimer_int_clear+0x8>)
   1a766:	f8c3 0308 	str.w	r0, [r3, #776]	; 0x308
}
   1a76a:	4770      	bx	lr
   1a76c:	40008000 	.word	0x40008000

0001a770 <config_baudrate>:
    uint32_t ui32UartClkFreq;

    //
    // Check that the baudrate is in range.
    //
    if (APOLLO3_A1)
   1a770:	4b23      	ldr	r3, [pc, #140]	; (1a800 <config_baudrate+0x90>)
   1a772:	68db      	ldr	r3, [r3, #12]
   1a774:	b2db      	uxtb	r3, r3
   1a776:	2b12      	cmp	r3, #18
   1a778:	d016      	beq.n	1a7a8 <config_baudrate+0x38>
      if (ui32DesiredBaudrate > AM_HAL_UART_MAXIMUM_BAUDRATE_A1)
      {
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
      }
    }
    if (APOLLO3_GE_B0)
   1a77a:	4b21      	ldr	r3, [pc, #132]	; (1a800 <config_baudrate+0x90>)
   1a77c:	68db      	ldr	r3, [r3, #12]
   1a77e:	b2db      	uxtb	r3, r3
   1a780:	2b20      	cmp	r3, #32
   1a782:	d902      	bls.n	1a78a <config_baudrate+0x1a>
    {
      if (ui32DesiredBaudrate > AM_HAL_UART_MAXIMUM_BAUDRATE_B0)
   1a784:	4b1f      	ldr	r3, [pc, #124]	; (1a804 <config_baudrate+0x94>)
   1a786:	4299      	cmp	r1, r3
   1a788:	d838      	bhi.n	1a7fc <config_baudrate+0x8c>
{
   1a78a:	b430      	push	{r4, r5}
      {
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
      }
    }

    switch ( UARTn(ui32Module)->CR_b.CLKSEL )
   1a78c:	f500 2080 	add.w	r0, r0, #262144	; 0x40000
   1a790:	301c      	adds	r0, #28
   1a792:	0300      	lsls	r0, r0, #12
   1a794:	6b03      	ldr	r3, [r0, #48]	; 0x30
   1a796:	f3c3 1302 	ubfx	r3, r3, #4, #3
   1a79a:	3b01      	subs	r3, #1
   1a79c:	2b03      	cmp	r3, #3
   1a79e:	d80c      	bhi.n	1a7ba <config_baudrate+0x4a>
   1a7a0:	e8df f003 	tbb	[pc, r3]
   1a7a4:	0907260f 	.word	0x0907260f
      if (ui32DesiredBaudrate > AM_HAL_UART_MAXIMUM_BAUDRATE_A1)
   1a7a8:	f5b1 2f61 	cmp.w	r1, #921600	; 0xe1000
   1a7ac:	d9e5      	bls.n	1a77a <config_baudrate+0xa>
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
   1a7ae:	4816      	ldr	r0, [pc, #88]	; (1a808 <config_baudrate+0x98>)
   1a7b0:	4770      	bx	lr
        case UART0_CR_CLKSEL_12MHZ:
            ui32UartClkFreq = 12000000;
            break;

        case UART0_CR_CLKSEL_6MHZ:
            ui32UartClkFreq = 6000000;
   1a7b2:	4c16      	ldr	r4, [pc, #88]	; (1a80c <config_baudrate+0x9c>)
            break;
   1a7b4:	e006      	b.n	1a7c4 <config_baudrate+0x54>

        case UART0_CR_CLKSEL_3MHZ:
            ui32UartClkFreq = 3000000;
   1a7b6:	4c16      	ldr	r4, [pc, #88]	; (1a810 <config_baudrate+0xa0>)
            break;
   1a7b8:	e004      	b.n	1a7c4 <config_baudrate+0x54>

        default:
            *pui32ActualBaud = 0;
   1a7ba:	2300      	movs	r3, #0
   1a7bc:	6013      	str	r3, [r2, #0]
            return AM_HAL_UART_STATUS_CLOCK_NOT_CONFIGURED;
   1a7be:	4815      	ldr	r0, [pc, #84]	; (1a814 <config_baudrate+0xa4>)
   1a7c0:	e014      	b.n	1a7ec <config_baudrate+0x7c>
    switch ( UARTn(ui32Module)->CR_b.CLKSEL )
   1a7c2:	4c15      	ldr	r4, [pc, #84]	; (1a818 <config_baudrate+0xa8>)
    }

    //
    // Calculate register values.
    //
    ui32BaudClk = BAUDCLK * ui32DesiredBaudrate;
   1a7c4:	0109      	lsls	r1, r1, #4
    ui32IntegerDivisor = (uint32_t)(ui32UartClkFreq / ui32BaudClk);
   1a7c6:	fbb4 f5f1 	udiv	r5, r4, r1
    ui64IntermediateLong = (ui32UartClkFreq * 64) / ui32BaudClk;
   1a7ca:	01a3      	lsls	r3, r4, #6
   1a7cc:	fbb3 f3f1 	udiv	r3, r3, r1
    ui64FractionDivisorLong = ui64IntermediateLong - (ui32IntegerDivisor * 64);
    ui32FractionDivisor = (uint32_t)ui64FractionDivisorLong;
   1a7d0:	eba3 1385 	sub.w	r3, r3, r5, lsl #6

    //
    // Check the result.
    //
    if (ui32IntegerDivisor == 0)
   1a7d4:	428c      	cmp	r4, r1
   1a7d6:	d30d      	bcc.n	1a7f4 <config_baudrate+0x84>
    }

    //
    // Write the UART regs.
    //
    UARTn(ui32Module)->IBRD = ui32IntegerDivisor;
   1a7d8:	6245      	str	r5, [r0, #36]	; 0x24
    UARTn(ui32Module)->IBRD = ui32IntegerDivisor;
   1a7da:	6245      	str	r5, [r0, #36]	; 0x24
    UARTn(ui32Module)->FBRD = ui32FractionDivisor;
   1a7dc:	6283      	str	r3, [r0, #40]	; 0x28

    //
    // Return the actual baud rate.
    //
    *pui32ActualBaud = (ui32UartClkFreq / ((BAUDCLK * ui32IntegerDivisor) + ui32FractionDivisor / 4));
   1a7de:	089b      	lsrs	r3, r3, #2
   1a7e0:	eb03 1305 	add.w	r3, r3, r5, lsl #4
   1a7e4:	fbb4 f3f3 	udiv	r3, r4, r3
   1a7e8:	6013      	str	r3, [r2, #0]
    return AM_HAL_STATUS_SUCCESS;
   1a7ea:	2000      	movs	r0, #0
} // config_baudrate()
   1a7ec:	bc30      	pop	{r4, r5}
   1a7ee:	4770      	bx	lr
            ui32UartClkFreq = 12000000;
   1a7f0:	4c0a      	ldr	r4, [pc, #40]	; (1a81c <config_baudrate+0xac>)
   1a7f2:	e7e7      	b.n	1a7c4 <config_baudrate+0x54>
        *pui32ActualBaud = 0;
   1a7f4:	2300      	movs	r3, #0
   1a7f6:	6013      	str	r3, [r2, #0]
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
   1a7f8:	4803      	ldr	r0, [pc, #12]	; (1a808 <config_baudrate+0x98>)
   1a7fa:	e7f7      	b.n	1a7ec <config_baudrate+0x7c>
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
   1a7fc:	4802      	ldr	r0, [pc, #8]	; (1a808 <config_baudrate+0x98>)
} // config_baudrate()
   1a7fe:	4770      	bx	lr
   1a800:	40020000 	.word	0x40020000
   1a804:	0016e360 	.word	0x0016e360
   1a808:	08000003 	.word	0x08000003
   1a80c:	005b8d80 	.word	0x005b8d80
   1a810:	002dc6c0 	.word	0x002dc6c0
   1a814:	08000002 	.word	0x08000002
   1a818:	016e3600 	.word	0x016e3600
   1a81c:	00b71b00 	.word	0x00b71b00

0001a820 <am_hal_uart_initialize>:
    if (ui32Module >= AM_REG_UART_NUM_MODULES )
   1a820:	2801      	cmp	r0, #1
   1a822:	d81e      	bhi.n	1a862 <am_hal_uart_initialize+0x42>
    if (!ppHandle)
   1a824:	b1f9      	cbz	r1, 1a866 <am_hal_uart_initialize+0x46>
    if (g_am_hal_uart_states[ui32Module].prefix.s.bInit)
   1a826:	4a12      	ldr	r2, [pc, #72]	; (1a870 <am_hal_uart_initialize+0x50>)
   1a828:	2368      	movs	r3, #104	; 0x68
   1a82a:	fb03 2300 	mla	r3, r3, r0, r2
   1a82e:	78db      	ldrb	r3, [r3, #3]
   1a830:	f013 0f01 	tst.w	r3, #1
   1a834:	d119      	bne.n	1a86a <am_hal_uart_initialize+0x4a>
{
   1a836:	b470      	push	{r4, r5, r6}
    g_am_hal_uart_states[ui32Module].prefix.s.bInit = true;
   1a838:	4614      	mov	r4, r2
   1a83a:	2268      	movs	r2, #104	; 0x68
   1a83c:	fb02 f200 	mul.w	r2, r2, r0
   1a840:	18a3      	adds	r3, r4, r2
   1a842:	78dd      	ldrb	r5, [r3, #3]
   1a844:	f045 0501 	orr.w	r5, r5, #1
   1a848:	70dd      	strb	r5, [r3, #3]
    g_am_hal_uart_states[ui32Module].prefix.s.magic = AM_HAL_MAGIC_UART;
   1a84a:	58a5      	ldr	r5, [r4, r2]
   1a84c:	4e09      	ldr	r6, [pc, #36]	; (1a874 <am_hal_uart_initialize+0x54>)
   1a84e:	f366 0517 	bfi	r5, r6, #0, #24
   1a852:	50a5      	str	r5, [r4, r2]
    g_am_hal_uart_states[ui32Module].ui32Module = ui32Module;
   1a854:	6258      	str	r0, [r3, #36]	; 0x24
    g_am_hal_uart_states[ui32Module].sRegState.bValid = false;
   1a856:	2000      	movs	r0, #0
   1a858:	7118      	strb	r0, [r3, #4]
    g_am_hal_uart_states[ui32Module].ui32BaudRate = 0;
   1a85a:	6618      	str	r0, [r3, #96]	; 0x60
    *ppHandle = (void *)&g_am_hal_uart_states[ui32Module];
   1a85c:	600b      	str	r3, [r1, #0]
} // am_hal_uart_initialize()
   1a85e:	bc70      	pop	{r4, r5, r6}
   1a860:	4770      	bx	lr
        return AM_HAL_STATUS_OUT_OF_RANGE;
   1a862:	2005      	movs	r0, #5
   1a864:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_ARG;
   1a866:	2006      	movs	r0, #6
   1a868:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_OPERATION;
   1a86a:	2007      	movs	r0, #7
} // am_hal_uart_initialize()
   1a86c:	4770      	bx	lr
   1a86e:	bf00      	nop
   1a870:	10005c3c 	.word	0x10005c3c
   1a874:	00ea9e06 	.word	0x00ea9e06

0001a878 <am_hal_uart_interrupt_enable>:
//*****************************************************************************
uint32_t
am_hal_uart_interrupt_enable(void *pHandle, uint32_t ui32IntMask)
{
    am_hal_uart_state_t *pState = (am_hal_uart_state_t *) pHandle;
    uint32_t ui32Module = pState->ui32Module;
   1a878:	6a43      	ldr	r3, [r0, #36]	; 0x24

    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
   1a87a:	b170      	cbz	r0, 1a89a <am_hal_uart_interrupt_enable+0x22>
   1a87c:	6802      	ldr	r2, [r0, #0]
   1a87e:	f022 427e 	bic.w	r2, r2, #4261412864	; 0xfe000000
   1a882:	4808      	ldr	r0, [pc, #32]	; (1a8a4 <am_hal_uart_interrupt_enable+0x2c>)
   1a884:	4282      	cmp	r2, r0
   1a886:	d10a      	bne.n	1a89e <am_hal_uart_interrupt_enable+0x26>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    }

    UARTn(ui32Module)->IER |= ui32IntMask;
   1a888:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   1a88c:	331c      	adds	r3, #28
   1a88e:	031b      	lsls	r3, r3, #12
   1a890:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   1a892:	4311      	orrs	r1, r2
   1a894:	6399      	str	r1, [r3, #56]	; 0x38

    return AM_HAL_STATUS_SUCCESS;
   1a896:	2000      	movs	r0, #0
   1a898:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   1a89a:	2002      	movs	r0, #2
   1a89c:	4770      	bx	lr
   1a89e:	2002      	movs	r0, #2
} // am_hal_uart_interrupt_enable()
   1a8a0:	4770      	bx	lr
   1a8a2:	bf00      	nop
   1a8a4:	01ea9e06 	.word	0x01ea9e06

0001a8a8 <am_hal_uart_interrupt_disable>:
//*****************************************************************************
uint32_t
am_hal_uart_interrupt_disable(void *pHandle, uint32_t ui32IntMask)
{
    am_hal_uart_state_t *pState = (am_hal_uart_state_t *) pHandle;
    uint32_t ui32Module = pState->ui32Module;
   1a8a8:	6a43      	ldr	r3, [r0, #36]	; 0x24

    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
   1a8aa:	b178      	cbz	r0, 1a8cc <am_hal_uart_interrupt_disable+0x24>
   1a8ac:	6802      	ldr	r2, [r0, #0]
   1a8ae:	f022 427e 	bic.w	r2, r2, #4261412864	; 0xfe000000
   1a8b2:	4808      	ldr	r0, [pc, #32]	; (1a8d4 <am_hal_uart_interrupt_disable+0x2c>)
   1a8b4:	4282      	cmp	r2, r0
   1a8b6:	d10b      	bne.n	1a8d0 <am_hal_uart_interrupt_disable+0x28>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    }

    UARTn(ui32Module)->IER &= ~ui32IntMask;
   1a8b8:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   1a8bc:	331c      	adds	r3, #28
   1a8be:	031b      	lsls	r3, r3, #12
   1a8c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   1a8c2:	ea22 0101 	bic.w	r1, r2, r1
   1a8c6:	6399      	str	r1, [r3, #56]	; 0x38

    return AM_HAL_STATUS_SUCCESS;
   1a8c8:	2000      	movs	r0, #0
   1a8ca:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   1a8cc:	2002      	movs	r0, #2
   1a8ce:	4770      	bx	lr
   1a8d0:	2002      	movs	r0, #2
} // am_hal_uart_interrupt_disable()
   1a8d2:	4770      	bx	lr
   1a8d4:	01ea9e06 	.word	0x01ea9e06

0001a8d8 <buffer_configure>:
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
   1a8d8:	b3d0      	cbz	r0, 1a950 <buffer_configure+0x78>
{
   1a8da:	b538      	push	{r3, r4, r5, lr}
   1a8dc:	461d      	mov	r5, r3
   1a8de:	4604      	mov	r4, r0
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
   1a8e0:	6800      	ldr	r0, [r0, #0]
   1a8e2:	f020 407e 	bic.w	r0, r0, #4261412864	; 0xfe000000
   1a8e6:	4b1c      	ldr	r3, [pc, #112]	; (1a958 <buffer_configure+0x80>)
   1a8e8:	4298      	cmp	r0, r3
   1a8ea:	d133      	bne.n	1a954 <buffer_configure+0x7c>
    if (pui8TxBuffer && ui32TxBufferSize)
   1a8ec:	b101      	cbz	r1, 1a8f0 <buffer_configure+0x18>
   1a8ee:	b992      	cbnz	r2, 1a916 <buffer_configure+0x3e>
        pState->bEnableTxQueue = false;
   1a8f0:	2300      	movs	r3, #0
   1a8f2:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
        ui32ErrorStatus = am_hal_uart_interrupt_disable(pHandle, AM_HAL_UART_INT_TX);
   1a8f6:	2120      	movs	r1, #32
   1a8f8:	4620      	mov	r0, r4
   1a8fa:	f7ff ffd5 	bl	1a8a8 <am_hal_uart_interrupt_disable>
        RETURN_ON_ERROR(ui32ErrorStatus);
   1a8fe:	bb50      	cbnz	r0, 1a956 <buffer_configure+0x7e>
    if (pui8RxBuffer && ui32RxBufferSize)
   1a900:	b10d      	cbz	r5, 1a906 <buffer_configure+0x2e>
   1a902:	9b04      	ldr	r3, [sp, #16]
   1a904:	b9bb      	cbnz	r3, 1a936 <buffer_configure+0x5e>
        pState->bEnableRxQueue = false;
   1a906:	2300      	movs	r3, #0
   1a908:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
        ui32ErrorStatus = am_hal_uart_interrupt_disable(pHandle, (AM_HAL_UART_INT_RX |
   1a90c:	2150      	movs	r1, #80	; 0x50
   1a90e:	4620      	mov	r0, r4
   1a910:	f7ff ffca 	bl	1a8a8 <am_hal_uart_interrupt_disable>
        RETURN_ON_ERROR(ui32ErrorStatus);
   1a914:	e01f      	b.n	1a956 <buffer_configure+0x7e>
        pState->bEnableTxQueue = true;
   1a916:	2001      	movs	r0, #1
   1a918:	f884 0028 	strb.w	r0, [r4, #40]	; 0x28
        am_hal_queue_init(&pState->sTxQueue, pui8TxBuffer, 1, ui32TxBufferSize);
   1a91c:	4613      	mov	r3, r2
   1a91e:	4602      	mov	r2, r0
   1a920:	f104 002c 	add.w	r0, r4, #44	; 0x2c
   1a924:	f000 f9e2 	bl	1acec <am_hal_queue_init>
        ui32ErrorStatus = am_hal_uart_interrupt_enable(pHandle, AM_HAL_UART_INT_TX);
   1a928:	2120      	movs	r1, #32
   1a92a:	4620      	mov	r0, r4
   1a92c:	f7ff ffa4 	bl	1a878 <am_hal_uart_interrupt_enable>
        RETURN_ON_ERROR(ui32ErrorStatus);
   1a930:	2800      	cmp	r0, #0
   1a932:	d0e5      	beq.n	1a900 <buffer_configure+0x28>
   1a934:	e00f      	b.n	1a956 <buffer_configure+0x7e>
        pState->bEnableRxQueue = true;
   1a936:	2201      	movs	r2, #1
   1a938:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
        am_hal_queue_init(&pState->sRxQueue, pui8RxBuffer, 1, ui32RxBufferSize);
   1a93c:	4629      	mov	r1, r5
   1a93e:	f104 0048 	add.w	r0, r4, #72	; 0x48
   1a942:	f000 f9d3 	bl	1acec <am_hal_queue_init>
        ui32ErrorStatus = am_hal_uart_interrupt_enable(pHandle, (AM_HAL_UART_INT_RX |
   1a946:	2150      	movs	r1, #80	; 0x50
   1a948:	4620      	mov	r0, r4
   1a94a:	f7ff ff95 	bl	1a878 <am_hal_uart_interrupt_enable>
        RETURN_ON_ERROR(ui32ErrorStatus);
   1a94e:	e002      	b.n	1a956 <buffer_configure+0x7e>
        return AM_HAL_STATUS_INVALID_HANDLE;
   1a950:	2002      	movs	r0, #2
} // buffer_configure()
   1a952:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   1a954:	2002      	movs	r0, #2
} // buffer_configure()
   1a956:	bd38      	pop	{r3, r4, r5, pc}
   1a958:	01ea9e06 	.word	0x01ea9e06

0001a95c <am_hal_uart_configure>:
{
   1a95c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1a960:	b086      	sub	sp, #24
    uint32_t ui32Module = pState->ui32Module;
   1a962:	6a47      	ldr	r7, [r0, #36]	; 0x24
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
   1a964:	2800      	cmp	r0, #0
   1a966:	d073      	beq.n	1aa50 <am_hal_uart_configure+0xf4>
   1a968:	4605      	mov	r5, r0
   1a96a:	460e      	mov	r6, r1
   1a96c:	6803      	ldr	r3, [r0, #0]
   1a96e:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   1a972:	4a3c      	ldr	r2, [pc, #240]	; (1aa64 <am_hal_uart_configure+0x108>)
   1a974:	4293      	cmp	r3, r2
   1a976:	d16d      	bne.n	1aa54 <am_hal_uart_configure+0xf8>
    UARTn(ui32Module)->CR = 0;
   1a978:	f507 2480 	add.w	r4, r7, #262144	; 0x40000
   1a97c:	341c      	adds	r4, #28
   1a97e:	0324      	lsls	r4, r4, #12
   1a980:	2300      	movs	r3, #0
   1a982:	6323      	str	r3, [r4, #48]	; 0x30
    am_hal_uart_clock_speed_e eUartClkSpeed = pState->eUartClockSpeed ;
   1a984:	f890 3064 	ldrb.w	r3, [r0, #100]	; 0x64
    if ( eUartClkSpeed >= eUART_CLK_SPEED_INVALID )
   1a988:	2b05      	cmp	r3, #5
   1a98a:	d868      	bhi.n	1aa5e <am_hal_uart_configure+0x102>
                                   UART0_CR_CLKSEL_24MHZ :
   1a98c:	2b00      	cmp	r3, #0
   1a98e:	d05c      	beq.n	1aa4a <am_hal_uart_configure+0xee>
   1a990:	3b01      	subs	r3, #1
   1a992:	fa5f f883 	uxtb.w	r8, r3
    AM_CRITICAL_BEGIN
   1a996:	f7fa f84f 	bl	14a38 <am_hal_interrupt_master_disable>
   1a99a:	9003      	str	r0, [sp, #12]
    UARTn(ui32Module)->CR_b.CLKEN = 1;
   1a99c:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1a99e:	f043 0308 	orr.w	r3, r3, #8
   1a9a2:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.CLKSEL = eClkSel;
   1a9a4:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1a9a6:	f368 1306 	bfi	r3, r8, #4, #3
   1a9aa:	6323      	str	r3, [r4, #48]	; 0x30
    AM_CRITICAL_END
   1a9ac:	9803      	ldr	r0, [sp, #12]
   1a9ae:	f7fa f847 	bl	14a40 <am_hal_interrupt_master_set>
    AM_CRITICAL_BEGIN
   1a9b2:	f7fa f841 	bl	14a38 <am_hal_interrupt_master_disable>
   1a9b6:	9004      	str	r0, [sp, #16]
    UARTn(ui32Module)->CR_b.UARTEN = 0;
   1a9b8:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1a9ba:	f36f 0300 	bfc	r3, #0, #1
   1a9be:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.RXE = 0;
   1a9c0:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1a9c2:	f36f 2349 	bfc	r3, #9, #1
   1a9c6:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.TXE = 0;
   1a9c8:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1a9ca:	f36f 2308 	bfc	r3, #8, #1
   1a9ce:	6323      	str	r3, [r4, #48]	; 0x30
    AM_CRITICAL_END
   1a9d0:	9804      	ldr	r0, [sp, #16]
   1a9d2:	f7fa f835 	bl	14a40 <am_hal_interrupt_master_set>
    ui32ErrorStatus = config_baudrate(ui32Module, psConfig->ui32BaudRate,
   1a9d6:	f105 0260 	add.w	r2, r5, #96	; 0x60
   1a9da:	6831      	ldr	r1, [r6, #0]
   1a9dc:	4638      	mov	r0, r7
   1a9de:	f7ff fec7 	bl	1a770 <config_baudrate>
    RETURN_ON_ERROR(ui32ErrorStatus);
   1a9e2:	4607      	mov	r7, r0
   1a9e4:	2800      	cmp	r0, #0
   1a9e6:	d136      	bne.n	1aa56 <am_hal_uart_configure+0xfa>
    UARTn(ui32Module)->CR_b.RTSEN = 0;
   1a9e8:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1a9ea:	f36f 338e 	bfc	r3, #14, #1
   1a9ee:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.CTSEN = 0;
   1a9f0:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1a9f2:	f36f 33cf 	bfc	r3, #15, #1
   1a9f6:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR |= psConfig->ui32FlowControl;
   1a9f8:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1a9fa:	6932      	ldr	r2, [r6, #16]
   1a9fc:	4313      	orrs	r3, r2
   1a9fe:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->IFLS = psConfig->ui32FifoLevels;
   1aa00:	6973      	ldr	r3, [r6, #20]
   1aa02:	6363      	str	r3, [r4, #52]	; 0x34
    UARTn(ui32Module)->LCRH = (psConfig->ui32DataBits   |
   1aa04:	6873      	ldr	r3, [r6, #4]
                               psConfig->ui32Parity     |
   1aa06:	68b2      	ldr	r2, [r6, #8]
    UARTn(ui32Module)->LCRH = (psConfig->ui32DataBits   |
   1aa08:	4313      	orrs	r3, r2
                               psConfig->ui32StopBits   |
   1aa0a:	68f2      	ldr	r2, [r6, #12]
                               psConfig->ui32Parity     |
   1aa0c:	4313      	orrs	r3, r2
                               psConfig->ui32StopBits   |
   1aa0e:	f043 0310 	orr.w	r3, r3, #16
    UARTn(ui32Module)->LCRH = (psConfig->ui32DataBits   |
   1aa12:	62e3      	str	r3, [r4, #44]	; 0x2c
    AM_CRITICAL_BEGIN
   1aa14:	f7fa f810 	bl	14a38 <am_hal_interrupt_master_disable>
   1aa18:	9005      	str	r0, [sp, #20]
    UARTn(ui32Module)->CR_b.UARTEN = 1;
   1aa1a:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1aa1c:	f043 0301 	orr.w	r3, r3, #1
   1aa20:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.RXE = 1;
   1aa22:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1aa24:	f443 7300 	orr.w	r3, r3, #512	; 0x200
   1aa28:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.TXE = 1;
   1aa2a:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1aa2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   1aa30:	6323      	str	r3, [r4, #48]	; 0x30
    AM_CRITICAL_END
   1aa32:	9805      	ldr	r0, [sp, #20]
   1aa34:	f7fa f804 	bl	14a40 <am_hal_interrupt_master_set>
    buffer_configure(pHandle,
   1aa38:	6a73      	ldr	r3, [r6, #36]	; 0x24
   1aa3a:	9300      	str	r3, [sp, #0]
   1aa3c:	6a33      	ldr	r3, [r6, #32]
   1aa3e:	69f2      	ldr	r2, [r6, #28]
   1aa40:	69b1      	ldr	r1, [r6, #24]
   1aa42:	4628      	mov	r0, r5
   1aa44:	f7ff ff48 	bl	1a8d8 <buffer_configure>
    return AM_HAL_STATUS_SUCCESS;
   1aa48:	e005      	b.n	1aa56 <am_hal_uart_configure+0xfa>
                                   UART0_CR_CLKSEL_24MHZ :
   1aa4a:	f04f 0801 	mov.w	r8, #1
   1aa4e:	e7a2      	b.n	1a996 <am_hal_uart_configure+0x3a>
        return AM_HAL_STATUS_INVALID_HANDLE;
   1aa50:	2702      	movs	r7, #2
   1aa52:	e000      	b.n	1aa56 <am_hal_uart_configure+0xfa>
   1aa54:	2702      	movs	r7, #2
} // am_hal_uart_configure()
   1aa56:	4638      	mov	r0, r7
   1aa58:	b006      	add	sp, #24
   1aa5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return AM_HAL_STATUS_INVALID_ARG ;
   1aa5e:	2706      	movs	r7, #6
   1aa60:	e7f9      	b.n	1aa56 <am_hal_uart_configure+0xfa>
   1aa62:	bf00      	nop
   1aa64:	01ea9e06 	.word	0x01ea9e06

0001aa68 <am_hal_uart_interrupt_clear>:
//*****************************************************************************
uint32_t
am_hal_uart_interrupt_clear(void *pHandle, uint32_t ui32IntMask)
{
    am_hal_uart_state_t *pState = (am_hal_uart_state_t *) pHandle;
    uint32_t ui32Module = pState->ui32Module;
   1aa68:	6a43      	ldr	r3, [r0, #36]	; 0x24

    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
   1aa6a:	b160      	cbz	r0, 1aa86 <am_hal_uart_interrupt_clear+0x1e>
   1aa6c:	6802      	ldr	r2, [r0, #0]
   1aa6e:	f022 427e 	bic.w	r2, r2, #4261412864	; 0xfe000000
   1aa72:	4807      	ldr	r0, [pc, #28]	; (1aa90 <am_hal_uart_interrupt_clear+0x28>)
   1aa74:	4282      	cmp	r2, r0
   1aa76:	d108      	bne.n	1aa8a <am_hal_uart_interrupt_clear+0x22>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    }

    UARTn(ui32Module)->IEC = ui32IntMask;
   1aa78:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   1aa7c:	331c      	adds	r3, #28
   1aa7e:	031b      	lsls	r3, r3, #12
   1aa80:	6459      	str	r1, [r3, #68]	; 0x44

    return AM_HAL_STATUS_SUCCESS;
   1aa82:	2000      	movs	r0, #0
   1aa84:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   1aa86:	2002      	movs	r0, #2
   1aa88:	4770      	bx	lr
   1aa8a:	2002      	movs	r0, #2
} // am_hal_uart_interrupt_clear()
   1aa8c:	4770      	bx	lr
   1aa8e:	bf00      	nop
   1aa90:	01ea9e06 	.word	0x01ea9e06

0001aa94 <am_hal_uart_power_control>:
{
   1aa94:	b5f0      	push	{r4, r5, r6, r7, lr}
   1aa96:	b083      	sub	sp, #12
   1aa98:	4604      	mov	r4, r0
    uint32_t ui32Module = pState->ui32Module;
   1aa9a:	6a45      	ldr	r5, [r0, #36]	; 0x24
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
   1aa9c:	2800      	cmp	r0, #0
   1aa9e:	d061      	beq.n	1ab64 <am_hal_uart_power_control+0xd0>
   1aaa0:	4616      	mov	r6, r2
   1aaa2:	b2e8      	uxtb	r0, r5
   1aaa4:	3008      	adds	r0, #8
   1aaa6:	b2c7      	uxtb	r7, r0
   1aaa8:	6823      	ldr	r3, [r4, #0]
   1aaaa:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   1aaae:	4a32      	ldr	r2, [pc, #200]	; (1ab78 <am_hal_uart_power_control+0xe4>)
   1aab0:	4293      	cmp	r3, r2
   1aab2:	d159      	bne.n	1ab68 <am_hal_uart_power_control+0xd4>
    switch (ePowerState)
   1aab4:	b1a9      	cbz	r1, 1aae2 <am_hal_uart_power_control+0x4e>
   1aab6:	3901      	subs	r1, #1
   1aab8:	b2c9      	uxtb	r1, r1
   1aaba:	2901      	cmp	r1, #1
   1aabc:	d857      	bhi.n	1ab6e <am_hal_uart_power_control+0xda>
            if (bRetainState)
   1aabe:	2e00      	cmp	r6, #0
   1aac0:	d135      	bne.n	1ab2e <am_hal_uart_power_control+0x9a>
            am_hal_uart_interrupt_clear(pState, 0xFFFFFFFF);
   1aac2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   1aac6:	4620      	mov	r0, r4
   1aac8:	f7ff ffce 	bl	1aa68 <am_hal_uart_interrupt_clear>
            UARTn(ui32Module)->CR = 0;
   1aacc:	f505 2580 	add.w	r5, r5, #262144	; 0x40000
   1aad0:	351c      	adds	r5, #28
   1aad2:	032d      	lsls	r5, r5, #12
   1aad4:	2400      	movs	r4, #0
   1aad6:	632c      	str	r4, [r5, #48]	; 0x30
            am_hal_pwrctrl_periph_disable(eUARTPowerModule);
   1aad8:	4638      	mov	r0, r7
   1aada:	f7fe fb91 	bl	19200 <am_hal_pwrctrl_periph_disable>
    return AM_HAL_STATUS_SUCCESS;
   1aade:	4620      	mov	r0, r4
            break;
   1aae0:	e043      	b.n	1ab6a <am_hal_uart_power_control+0xd6>
            if (bRetainState && !pState->sRegState.bValid)
   1aae2:	b116      	cbz	r6, 1aaea <am_hal_uart_power_control+0x56>
   1aae4:	7923      	ldrb	r3, [r4, #4]
   1aae6:	2b00      	cmp	r3, #0
   1aae8:	d043      	beq.n	1ab72 <am_hal_uart_power_control+0xde>
            am_hal_pwrctrl_periph_enable(eUARTPowerModule);
   1aaea:	4638      	mov	r0, r7
   1aaec:	f7fe fb40 	bl	19170 <am_hal_pwrctrl_periph_enable>
            if (bRetainState)
   1aaf0:	b90e      	cbnz	r6, 1aaf6 <am_hal_uart_power_control+0x62>
    return AM_HAL_STATUS_SUCCESS;
   1aaf2:	2000      	movs	r0, #0
   1aaf4:	e039      	b.n	1ab6a <am_hal_uart_power_control+0xd6>
                AM_CRITICAL_BEGIN
   1aaf6:	f7f9 ff9f 	bl	14a38 <am_hal_interrupt_master_disable>
   1aafa:	9000      	str	r0, [sp, #0]
                UARTn(ui32Module)->ILPR = pState->sRegState.regILPR;
   1aafc:	f505 2580 	add.w	r5, r5, #262144	; 0x40000
   1ab00:	351c      	adds	r5, #28
   1ab02:	032d      	lsls	r5, r5, #12
   1ab04:	68a3      	ldr	r3, [r4, #8]
   1ab06:	622b      	str	r3, [r5, #32]
                UARTn(ui32Module)->IBRD = pState->sRegState.regIBRD;
   1ab08:	68e3      	ldr	r3, [r4, #12]
   1ab0a:	626b      	str	r3, [r5, #36]	; 0x24
                UARTn(ui32Module)->FBRD = pState->sRegState.regFBRD;
   1ab0c:	6923      	ldr	r3, [r4, #16]
   1ab0e:	62ab      	str	r3, [r5, #40]	; 0x28
                UARTn(ui32Module)->LCRH = pState->sRegState.regLCRH;
   1ab10:	6963      	ldr	r3, [r4, #20]
   1ab12:	62eb      	str	r3, [r5, #44]	; 0x2c
                UARTn(ui32Module)->CR   = pState->sRegState.regCR;
   1ab14:	69a3      	ldr	r3, [r4, #24]
   1ab16:	632b      	str	r3, [r5, #48]	; 0x30
                UARTn(ui32Module)->IFLS = pState->sRegState.regIFLS;
   1ab18:	69e3      	ldr	r3, [r4, #28]
   1ab1a:	636b      	str	r3, [r5, #52]	; 0x34
                UARTn(ui32Module)->IER  = pState->sRegState.regIER;
   1ab1c:	6a23      	ldr	r3, [r4, #32]
   1ab1e:	63ab      	str	r3, [r5, #56]	; 0x38
                pState->sRegState.bValid = false;
   1ab20:	2500      	movs	r5, #0
   1ab22:	7125      	strb	r5, [r4, #4]
                AM_CRITICAL_END
   1ab24:	9800      	ldr	r0, [sp, #0]
   1ab26:	f7f9 ff8b 	bl	14a40 <am_hal_interrupt_master_set>
    return AM_HAL_STATUS_SUCCESS;
   1ab2a:	4628      	mov	r0, r5
   1ab2c:	e01d      	b.n	1ab6a <am_hal_uart_power_control+0xd6>
                AM_CRITICAL_BEGIN
   1ab2e:	f7f9 ff83 	bl	14a38 <am_hal_interrupt_master_disable>
   1ab32:	9001      	str	r0, [sp, #4]
                pState->sRegState.regILPR = UARTn(ui32Module)->ILPR;
   1ab34:	f505 2380 	add.w	r3, r5, #262144	; 0x40000
   1ab38:	331c      	adds	r3, #28
   1ab3a:	031b      	lsls	r3, r3, #12
   1ab3c:	6a1a      	ldr	r2, [r3, #32]
   1ab3e:	60a2      	str	r2, [r4, #8]
                pState->sRegState.regIBRD = UARTn(ui32Module)->IBRD;
   1ab40:	6a5a      	ldr	r2, [r3, #36]	; 0x24
   1ab42:	60e2      	str	r2, [r4, #12]
                pState->sRegState.regFBRD = UARTn(ui32Module)->FBRD;
   1ab44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   1ab46:	6122      	str	r2, [r4, #16]
                pState->sRegState.regLCRH = UARTn(ui32Module)->LCRH;
   1ab48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1ab4a:	6162      	str	r2, [r4, #20]
                pState->sRegState.regCR   = UARTn(ui32Module)->CR;
   1ab4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   1ab4e:	61a2      	str	r2, [r4, #24]
                pState->sRegState.regIFLS = UARTn(ui32Module)->IFLS;
   1ab50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
   1ab52:	61e2      	str	r2, [r4, #28]
                pState->sRegState.regIER  = UARTn(ui32Module)->IER;
   1ab54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   1ab56:	6223      	str	r3, [r4, #32]
                pState->sRegState.bValid = true;
   1ab58:	2301      	movs	r3, #1
   1ab5a:	7123      	strb	r3, [r4, #4]
                AM_CRITICAL_END
   1ab5c:	9801      	ldr	r0, [sp, #4]
   1ab5e:	f7f9 ff6f 	bl	14a40 <am_hal_interrupt_master_set>
   1ab62:	e7ae      	b.n	1aac2 <am_hal_uart_power_control+0x2e>
        return AM_HAL_STATUS_INVALID_HANDLE;
   1ab64:	2002      	movs	r0, #2
   1ab66:	e000      	b.n	1ab6a <am_hal_uart_power_control+0xd6>
   1ab68:	2002      	movs	r0, #2
} // am_hal_uart_power_control()
   1ab6a:	b003      	add	sp, #12
   1ab6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    switch (ePowerState)
   1ab6e:	2006      	movs	r0, #6
   1ab70:	e7fb      	b.n	1ab6a <am_hal_uart_power_control+0xd6>
                return AM_HAL_STATUS_INVALID_OPERATION;
   1ab72:	2007      	movs	r0, #7
   1ab74:	e7f9      	b.n	1ab6a <am_hal_uart_power_control+0xd6>
   1ab76:	bf00      	nop
   1ab78:	01ea9e06 	.word	0x01ea9e06

0001ab7c <am_hal_uart_control>:
// ****************************************************************************
uint32_t
am_hal_uart_control(void *pHandle, am_hal_uart_control_e eControl, void *pArgs)
{
    #ifndef AM_HAL_DISABLE_API_VALIDATION
    if ( pArgs == (void *) 0 || pHandle == (void *) 0)
   1ab7c:	b142      	cbz	r2, 1ab90 <am_hal_uart_control+0x14>
   1ab7e:	b148      	cbz	r0, 1ab94 <am_hal_uart_control+0x18>
    #endif // AM_HAL_DISABLE_API_VALIDATION

    am_hal_status_e     eHalStatus  = AM_HAL_STATUS_SUCCESS ;
    am_hal_uart_state_t *pState    = (am_hal_uart_state_t *) pHandle;

    switch ( eControl )
   1ab80:	b951      	cbnz	r1, 1ab98 <am_hal_uart_control+0x1c>
        case AM_HAL_UART_CONTROL_CLKSEL:
        {
            //
            // save the uart input clock setting
            //
            am_hal_uart_clock_speed_e eClkSpeed = *((am_hal_uart_clock_speed_e *)  pArgs) ;
   1ab82:	7813      	ldrb	r3, [r2, #0]
            if (eClkSpeed >= eUART_CLK_SPEED_INVALID)
   1ab84:	2b05      	cmp	r3, #5
   1ab86:	d809      	bhi.n	1ab9c <am_hal_uart_control+0x20>
            {
                eHalStatus = AM_HAL_STATUS_INVALID_ARG ;
                break ;
            }

            pState->eUartClockSpeed = eClkSpeed ;
   1ab88:	f880 3064 	strb.w	r3, [r0, #100]	; 0x64
    am_hal_status_e     eHalStatus  = AM_HAL_STATUS_SUCCESS ;
   1ab8c:	2000      	movs	r0, #0
            break ;
   1ab8e:	4770      	bx	lr
        return (uint32_t) AM_HAL_STATUS_INVALID_ARG ;
   1ab90:	2006      	movs	r0, #6
   1ab92:	4770      	bx	lr
   1ab94:	2006      	movs	r0, #6
   1ab96:	4770      	bx	lr
        }

        default:

            eHalStatus = AM_HAL_STATUS_INVALID_ARG ;
   1ab98:	2006      	movs	r0, #6
   1ab9a:	4770      	bx	lr
                eHalStatus = AM_HAL_STATUS_INVALID_ARG ;
   1ab9c:	2006      	movs	r0, #6
            break ;
    } // switch

    return (uint32_t) eHalStatus ;
}
   1ab9e:	4770      	bx	lr

0001aba0 <am_hal_cmdq_init>:
//*****************************************************************************
uint32_t am_hal_cmdq_init(am_hal_cmdq_if_e hwIf, am_hal_cmdq_cfg_t *pCfg, void **ppHandle)
{
    am_hal_cmdq_t *pCmdQ;
#ifndef AM_HAL_DISABLE_API_VALIDATION
    if (hwIf >= AM_HAL_CMDQ_IF_MAX)
   1aba0:	2807      	cmp	r0, #7
   1aba2:	d850      	bhi.n	1ac46 <am_hal_cmdq_init+0xa6>
    {
        return AM_HAL_STATUS_OUT_OF_RANGE;
    }
    if (!pCfg || !pCfg->pCmdQBuf || !ppHandle || (pCfg->cmdQSize < 2))
   1aba4:	2900      	cmp	r1, #0
   1aba6:	d050      	beq.n	1ac4a <am_hal_cmdq_init+0xaa>
   1aba8:	684b      	ldr	r3, [r1, #4]
   1abaa:	2b00      	cmp	r3, #0
   1abac:	d04f      	beq.n	1ac4e <am_hal_cmdq_init+0xae>
   1abae:	2a00      	cmp	r2, #0
   1abb0:	d04f      	beq.n	1ac52 <am_hal_cmdq_init+0xb2>
   1abb2:	680b      	ldr	r3, [r1, #0]
   1abb4:	2b01      	cmp	r3, #1
   1abb6:	d94e      	bls.n	1ac56 <am_hal_cmdq_init+0xb6>
{
   1abb8:	b4f0      	push	{r4, r5, r6, r7}
    {
        return AM_HAL_STATUS_INVALID_ARG;
    }
    if (gAmHalCmdq[hwIf].prefix.s.bInit)
   1abba:	4d29      	ldr	r5, [pc, #164]	; (1ac60 <am_hal_cmdq_init+0xc0>)
   1abbc:	242c      	movs	r4, #44	; 0x2c
   1abbe:	fb04 5400 	mla	r4, r4, r0, r5
   1abc2:	78e4      	ldrb	r4, [r4, #3]
   1abc4:	f014 0f01 	tst.w	r4, #1
   1abc8:	d147      	bne.n	1ac5a <am_hal_cmdq_init+0xba>
    {
        return AM_HAL_STATUS_INVALID_OPERATION;
    }
#endif // AM_HAL_DISABLE_API_VALIDATION
    pCmdQ = &gAmHalCmdq[hwIf];
   1abca:	462e      	mov	r6, r5
   1abcc:	242c      	movs	r4, #44	; 0x2c
   1abce:	fb04 f400 	mul.w	r4, r4, r0
   1abd2:	4425      	add	r5, r4
    pCmdQ->cmdQSize = pCfg->cmdQSize * sizeof(am_hal_cmdq_entry_t);
   1abd4:	00db      	lsls	r3, r3, #3
   1abd6:	61ab      	str	r3, [r5, #24]
    pCmdQ->cmdQTail = pCmdQ->cmdQNextTail = pCmdQ->cmdQHead = pCmdQ->cmdQBufStart = (uint32_t)pCfg->pCmdQBuf;
   1abd8:	684b      	ldr	r3, [r1, #4]
   1abda:	606b      	str	r3, [r5, #4]
   1abdc:	60eb      	str	r3, [r5, #12]
   1abde:	616b      	str	r3, [r5, #20]
   1abe0:	612b      	str	r3, [r5, #16]
    pCmdQ->cmdQBufEnd = (uint32_t)pCfg->pCmdQBuf + pCfg->cmdQSize * sizeof(am_hal_cmdq_entry_t);
   1abe2:	684b      	ldr	r3, [r1, #4]
   1abe4:	680f      	ldr	r7, [r1, #0]
   1abe6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
   1abea:	60ab      	str	r3, [r5, #8]
    pCmdQ->prefix.s.bInit = true;
   1abec:	78eb      	ldrb	r3, [r5, #3]
    pCmdQ->prefix.s.bEnable = false;
   1abee:	f043 0301 	orr.w	r3, r3, #1
   1abf2:	f36f 0341 	bfc	r3, #1, #1
   1abf6:	70eb      	strb	r3, [r5, #3]
    pCmdQ->prefix.s.magic = AM_HAL_MAGIC_CMDQ;
   1abf8:	5933      	ldr	r3, [r6, r4]
   1abfa:	4f1a      	ldr	r7, [pc, #104]	; (1ac64 <am_hal_cmdq_init+0xc4>)
   1abfc:	f367 0317 	bfi	r3, r7, #0, #24
   1ac00:	5133      	str	r3, [r6, r4]
    pCmdQ->pReg = &gAmHalCmdQReg[hwIf];
   1ac02:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   1ac06:	4b18      	ldr	r3, [pc, #96]	; (1ac68 <am_hal_cmdq_init+0xc8>)
   1ac08:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
   1ac0c:	626b      	str	r3, [r5, #36]	; 0x24
    pCmdQ->curIdx = 0;
   1ac0e:	2000      	movs	r0, #0
   1ac10:	61e8      	str	r0, [r5, #28]
    pCmdQ->endIdx = 0;
   1ac12:	6228      	str	r0, [r5, #32]
    AM_REGVAL(pCmdQ->pReg->regCurIdx) = 0;
   1ac14:	689b      	ldr	r3, [r3, #8]
   1ac16:	6018      	str	r0, [r3, #0]
    AM_REGVAL(pCmdQ->pReg->regEndIdx) = 0;
   1ac18:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   1ac1a:	68db      	ldr	r3, [r3, #12]
   1ac1c:	6018      	str	r0, [r3, #0]
    AM_REGVAL(pCmdQ->pReg->regCQPause) |= pCmdQ->pReg->bitMaskCQPauseIdx;
   1ac1e:	6a6e      	ldr	r6, [r5, #36]	; 0x24
   1ac20:	6934      	ldr	r4, [r6, #16]
   1ac22:	6823      	ldr	r3, [r4, #0]
   1ac24:	6976      	ldr	r6, [r6, #20]
   1ac26:	4333      	orrs	r3, r6
   1ac28:	6023      	str	r3, [r4, #0]
    // Initialize the hardware registers
    AM_REGVAL(pCmdQ->pReg->regCQAddr) = (uint32_t)pCfg->pCmdQBuf;
   1ac2a:	684c      	ldr	r4, [r1, #4]
   1ac2c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   1ac2e:	685b      	ldr	r3, [r3, #4]
   1ac30:	601c      	str	r4, [r3, #0]
    AM_HAL_CMDQ_INIT_CQCFG(pCmdQ->pReg->regCQCfg, pCfg->priority, false);
   1ac32:	7a0b      	ldrb	r3, [r1, #8]
   1ac34:	005b      	lsls	r3, r3, #1
   1ac36:	6a69      	ldr	r1, [r5, #36]	; 0x24
   1ac38:	6809      	ldr	r1, [r1, #0]
   1ac3a:	f003 0302 	and.w	r3, r3, #2
   1ac3e:	600b      	str	r3, [r1, #0]
    *ppHandle = pCmdQ;
   1ac40:	6015      	str	r5, [r2, #0]
    return AM_HAL_STATUS_SUCCESS;
}
   1ac42:	bcf0      	pop	{r4, r5, r6, r7}
   1ac44:	4770      	bx	lr
        return AM_HAL_STATUS_OUT_OF_RANGE;
   1ac46:	2005      	movs	r0, #5
   1ac48:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_ARG;
   1ac4a:	2006      	movs	r0, #6
   1ac4c:	4770      	bx	lr
   1ac4e:	2006      	movs	r0, #6
   1ac50:	4770      	bx	lr
   1ac52:	2006      	movs	r0, #6
   1ac54:	4770      	bx	lr
   1ac56:	2006      	movs	r0, #6
}
   1ac58:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_OPERATION;
   1ac5a:	2007      	movs	r0, #7
   1ac5c:	e7f1      	b.n	1ac42 <am_hal_cmdq_init+0xa2>
   1ac5e:	bf00      	nop
   1ac60:	10005d0c 	.word	0x10005d0c
   1ac64:	00cdcdcd 	.word	0x00cdcdcd
   1ac68:	0001bd18 	.word	0x0001bd18

0001ac6c <am_hal_cmdq_enable>:
//*****************************************************************************
uint32_t am_hal_cmdq_enable(void *pHandle)
{
    am_hal_cmdq_t *pCmdQ = (am_hal_cmdq_t *)pHandle;
#ifndef AM_HAL_DISABLE_API_VALIDATION
    if (!AM_HAL_CMDQ_CHK_HANDLE(pHandle))
   1ac6c:	b1a8      	cbz	r0, 1ac9a <am_hal_cmdq_enable+0x2e>
   1ac6e:	6802      	ldr	r2, [r0, #0]
   1ac70:	f022 427e 	bic.w	r2, r2, #4261412864	; 0xfe000000
   1ac74:	490c      	ldr	r1, [pc, #48]	; (1aca8 <am_hal_cmdq_enable+0x3c>)
   1ac76:	428a      	cmp	r2, r1
   1ac78:	d111      	bne.n	1ac9e <am_hal_cmdq_enable+0x32>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    }

    if (pCmdQ->prefix.s.bEnable)
   1ac7a:	78c2      	ldrb	r2, [r0, #3]
   1ac7c:	f012 0f02 	tst.w	r2, #2
   1ac80:	d10f      	bne.n	1aca2 <am_hal_cmdq_enable+0x36>
    {
        return AM_HAL_STATUS_SUCCESS;
    }
#endif // AM_HAL_DISABLE_API_VALIDATION
    AM_HAL_CMDQ_ENABLE_CQ(pCmdQ->pReg->regCQCfg);
   1ac82:	6a42      	ldr	r2, [r0, #36]	; 0x24
   1ac84:	6811      	ldr	r1, [r2, #0]
   1ac86:	680a      	ldr	r2, [r1, #0]
   1ac88:	f042 0201 	orr.w	r2, r2, #1
   1ac8c:	600a      	str	r2, [r1, #0]
    pCmdQ->prefix.s.bEnable = true;
   1ac8e:	78c2      	ldrb	r2, [r0, #3]
   1ac90:	f042 0202 	orr.w	r2, r2, #2
   1ac94:	70c2      	strb	r2, [r0, #3]
    return AM_HAL_STATUS_SUCCESS;
   1ac96:	2000      	movs	r0, #0
   1ac98:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   1ac9a:	2002      	movs	r0, #2
   1ac9c:	4770      	bx	lr
   1ac9e:	2002      	movs	r0, #2
   1aca0:	4770      	bx	lr
        return AM_HAL_STATUS_SUCCESS;
   1aca2:	2000      	movs	r0, #0
}
   1aca4:	4770      	bx	lr
   1aca6:	bf00      	nop
   1aca8:	01cdcdcd 	.word	0x01cdcdcd

0001acac <am_hal_cmdq_disable>:
//*****************************************************************************
uint32_t am_hal_cmdq_disable(void *pHandle)
{
    am_hal_cmdq_t *pCmdQ = (am_hal_cmdq_t *)pHandle;
#ifndef AM_HAL_DISABLE_API_VALIDATION
    if (!AM_HAL_CMDQ_CHK_HANDLE(pHandle))
   1acac:	b1a8      	cbz	r0, 1acda <am_hal_cmdq_disable+0x2e>
   1acae:	6802      	ldr	r2, [r0, #0]
   1acb0:	f022 427e 	bic.w	r2, r2, #4261412864	; 0xfe000000
   1acb4:	490c      	ldr	r1, [pc, #48]	; (1ace8 <am_hal_cmdq_disable+0x3c>)
   1acb6:	428a      	cmp	r2, r1
   1acb8:	d111      	bne.n	1acde <am_hal_cmdq_disable+0x32>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    }
#endif // AM_HAL_DISABLE_API_VALIDATION

    if (!pCmdQ->prefix.s.bEnable)
   1acba:	78c2      	ldrb	r2, [r0, #3]
   1acbc:	f012 0f02 	tst.w	r2, #2
   1acc0:	d00f      	beq.n	1ace2 <am_hal_cmdq_disable+0x36>
    {
        return AM_HAL_STATUS_SUCCESS;
    }
    AM_HAL_CMDQ_DISABLE_CQ(pCmdQ->pReg->regCQCfg);
   1acc2:	6a42      	ldr	r2, [r0, #36]	; 0x24
   1acc4:	6811      	ldr	r1, [r2, #0]
   1acc6:	680a      	ldr	r2, [r1, #0]
   1acc8:	f022 0201 	bic.w	r2, r2, #1
   1accc:	600a      	str	r2, [r1, #0]
    pCmdQ->prefix.s.bEnable = false;
   1acce:	78c2      	ldrb	r2, [r0, #3]
   1acd0:	f36f 0241 	bfc	r2, #1, #1
   1acd4:	70c2      	strb	r2, [r0, #3]
    return AM_HAL_STATUS_SUCCESS;
   1acd6:	2000      	movs	r0, #0
   1acd8:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   1acda:	2002      	movs	r0, #2
   1acdc:	4770      	bx	lr
   1acde:	2002      	movs	r0, #2
   1ace0:	4770      	bx	lr
        return AM_HAL_STATUS_SUCCESS;
   1ace2:	2000      	movs	r0, #0
}
   1ace4:	4770      	bx	lr
   1ace6:	bf00      	nop
   1ace8:	01cdcdcd 	.word	0x01cdcdcd

0001acec <am_hal_queue_init>:
//
//*****************************************************************************
void
am_hal_queue_init(am_hal_queue_t *psQueue, void *pvData, uint32_t ui32ItemSize,
                  uint32_t ui32ArraySize)
{
   1acec:	b410      	push	{r4}
    psQueue->ui32WriteIndex = 0;
   1acee:	2400      	movs	r4, #0
   1acf0:	6004      	str	r4, [r0, #0]
    psQueue->ui32ReadIndex = 0;
   1acf2:	6044      	str	r4, [r0, #4]
    psQueue->ui32Length = 0;
   1acf4:	6084      	str	r4, [r0, #8]
    psQueue->ui32Capacity = ui32ArraySize;
   1acf6:	60c3      	str	r3, [r0, #12]
    psQueue->ui32ItemSize = ui32ItemSize;
   1acf8:	6102      	str	r2, [r0, #16]
    psQueue->pui8Data = (uint8_t *) pvData;
   1acfa:	6141      	str	r1, [r0, #20]
}
   1acfc:	bc10      	pop	{r4}
   1acfe:	4770      	bx	lr

0001ad00 <os_cputime_init>:
struct os_cputime_data g_os_cputime;
#endif

int
os_cputime_init(uint32_t clock_freq)
{
   1ad00:	b508      	push	{r3, lr}
   1ad02:	4601      	mov	r1, r0

    /* Set the ticks per microsecond. */
#if defined(OS_CPUTIME_FREQ_HIGH)
    g_os_cputime.ticks_per_usec = clock_freq / 1000000U;
#endif
    rc = hal_timer_config(MYNEWT_VAL(OS_CPUTIME_TIMER_NUM), clock_freq);
   1ad04:	2000      	movs	r0, #0
   1ad06:	f7fe fe79 	bl	199fc <hal_timer_config>
    return rc;
}
   1ad0a:	bd08      	pop	{r3, pc}

0001ad0c <os_sem_init>:
{
    os_error_t ret;

    os_trace_api_u32x2(OS_TRACE_ID_SEM_INIT, (uint32_t)sem, (uint32_t)tokens);

    if (!sem) {
   1ad0c:	4603      	mov	r3, r0
   1ad0e:	b118      	cbz	r0, 1ad18 <os_sem_init+0xc>
        ret = OS_INVALID_PARM;
        goto done;
    }

    sem->sem_tokens = tokens;
   1ad10:	80c1      	strh	r1, [r0, #6]
    SLIST_FIRST(&sem->sem_head) = NULL;
   1ad12:	2000      	movs	r0, #0
   1ad14:	6018      	str	r0, [r3, #0]

    ret = OS_OK;
   1ad16:	4770      	bx	lr
        ret = OS_INVALID_PARM;
   1ad18:	2003      	movs	r0, #3

done:
    os_trace_api_ret_u32(OS_TRACE_ID_SEM_INIT, (uint32_t)ret);
    return ret;
}
   1ad1a:	4770      	bx	lr

0001ad1c <os_sem_release>:

os_error_t
os_sem_release(struct os_sem *sem)
{
   1ad1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    os_error_t ret;

    os_trace_api_u32(OS_TRACE_ID_SEM_RELEASE, (uint32_t)sem);

    /* OS must be started to release semaphores */
    if (!g_os_started) {
   1ad1e:	4b17      	ldr	r3, [pc, #92]	; (1ad7c <os_sem_release+0x60>)
   1ad20:	681b      	ldr	r3, [r3, #0]
   1ad22:	b33b      	cbz	r3, 1ad74 <os_sem_release+0x58>
   1ad24:	4604      	mov	r4, r0
        ret = OS_NOT_STARTED;
        goto done;
    }

    /* Check for valid semaphore */
    if (!sem) {
   1ad26:	b338      	cbz	r0, 1ad78 <os_sem_release+0x5c>
        goto done;
    }

    /* Get current task */
    resched = 0;
    current = os_sched_get_current_task();
   1ad28:	f7fa fc16 	bl	15558 <os_sched_get_current_task>
   1ad2c:	4607      	mov	r7, r0

    OS_ENTER_CRITICAL(sr);
   1ad2e:	f7fa fe43 	bl	159b8 <os_arch_save_sr>
   1ad32:	4606      	mov	r6, r0

    /* Check if tasks are waiting for the semaphore */
    rdy = SLIST_FIRST(&sem->sem_head);
   1ad34:	6825      	ldr	r5, [r4, #0]
    if (rdy) {
   1ad36:	b165      	cbz	r5, 1ad52 <os_sem_release+0x36>
        /* Clear flag that we are waiting on the semaphore; wake up task */
        rdy->t_flags &= ~OS_TASK_FLAG_SEM_WAIT;
   1ad38:	7b6b      	ldrb	r3, [r5, #13]
   1ad3a:	f023 0302 	bic.w	r3, r3, #2
   1ad3e:	736b      	strb	r3, [r5, #13]
        os_sched_wakeup(rdy);
   1ad40:	4628      	mov	r0, r5
   1ad42:	f7fa fc5d 	bl	15600 <os_sched_wakeup>
         * switch may already started, in that case start next
         * context switch. In worst case scenario second task
         * switch interrupt will check that there is no need
         * for switching.
         */
        if (current->t_prio >= rdy->t_prio) {
   1ad46:	7afa      	ldrb	r2, [r7, #11]
   1ad48:	7aeb      	ldrb	r3, [r5, #11]
   1ad4a:	429a      	cmp	r2, r3
   1ad4c:	d20b      	bcs.n	1ad66 <os_sem_release+0x4a>
    resched = 0;
   1ad4e:	2400      	movs	r4, #0
   1ad50:	e003      	b.n	1ad5a <os_sem_release+0x3e>
            resched = 1;
        }
    } else {
        /* Add to the number of tokens */
        sem->sem_tokens++;
   1ad52:	88e3      	ldrh	r3, [r4, #6]
   1ad54:	3301      	adds	r3, #1
   1ad56:	80e3      	strh	r3, [r4, #6]
    resched = 0;
   1ad58:	2400      	movs	r4, #0
    }

    OS_EXIT_CRITICAL(sr);
   1ad5a:	4630      	mov	r0, r6
   1ad5c:	f7fa fe32 	bl	159c4 <os_arch_restore_sr>

    /* Re-schedule if needed */
    if (resched) {
   1ad60:	b91c      	cbnz	r4, 1ad6a <os_sem_release+0x4e>
        os_sched(rdy);
    }

    ret = OS_OK;
   1ad62:	2000      	movs	r0, #0

done:
    os_trace_api_ret_u32(OS_TRACE_ID_SEM_RELEASE, (uint32_t)ret);
    return ret;
}
   1ad64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            resched = 1;
   1ad66:	2401      	movs	r4, #1
   1ad68:	e7f7      	b.n	1ad5a <os_sem_release+0x3e>
        os_sched(rdy);
   1ad6a:	4628      	mov	r0, r5
   1ad6c:	f7fa fcd4 	bl	15718 <os_sched>
    ret = OS_OK;
   1ad70:	2000      	movs	r0, #0
   1ad72:	e7f7      	b.n	1ad64 <os_sem_release+0x48>
        ret = OS_NOT_STARTED;
   1ad74:	2009      	movs	r0, #9
   1ad76:	e7f5      	b.n	1ad64 <os_sem_release+0x48>
        ret = OS_INVALID_PARM;
   1ad78:	2003      	movs	r0, #3
   1ad7a:	e7f3      	b.n	1ad64 <os_sem_release+0x48>
   1ad7c:	10001398 	.word	0x10001398

0001ad80 <os_sem_pend>:

os_error_t
os_sem_pend(struct os_sem *sem, os_time_t timeout)
{
   1ad80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    os_error_t ret;

    os_trace_api_u32x2(OS_TRACE_ID_SEM_PEND, (uint32_t)sem, (uint32_t)timeout);

    /* Check if OS is started */
    if (!g_os_started) {
   1ad82:	4b2b      	ldr	r3, [pc, #172]	; (1ae30 <os_sem_pend+0xb0>)
   1ad84:	681b      	ldr	r3, [r3, #0]
   1ad86:	2b00      	cmp	r3, #0
   1ad88:	d04d      	beq.n	1ae26 <os_sem_pend+0xa6>
   1ad8a:	4604      	mov	r4, r0
   1ad8c:	460f      	mov	r7, r1
        ret = OS_NOT_STARTED;
        goto done;
    }

    /* Check for valid semaphore */
    if (!sem) {
   1ad8e:	2800      	cmp	r0, #0
   1ad90:	d04b      	beq.n	1ae2a <os_sem_pend+0xaa>
        goto done;
    }

    /* Assume we dont have to put task to sleep; get current task */
    sched = 0;
    current = os_sched_get_current_task();
   1ad92:	f7fa fbe1 	bl	15558 <os_sched_get_current_task>
   1ad96:	4605      	mov	r5, r0

    OS_ENTER_CRITICAL(sr);
   1ad98:	f7fa fe0e 	bl	159b8 <os_arch_save_sr>
   1ad9c:	4606      	mov	r6, r0

    /*
     * If there is a token available, take it. If no token, either return
     * with error if timeout was 0 or put this task to sleep.
     */
    if (sem->sem_tokens != 0) {
   1ad9e:	88e3      	ldrh	r3, [r4, #6]
   1ada0:	b14b      	cbz	r3, 1adb6 <os_sem_pend+0x36>
        sem->sem_tokens--;
   1ada2:	3b01      	subs	r3, #1
   1ada4:	80e3      	strh	r3, [r4, #6]
        ret = OS_OK;
   1ada6:	2400      	movs	r4, #0
    sched = 0;
   1ada8:	4627      	mov	r7, r4
        /* We will put this task to sleep */
        sched = 1;
        os_sched_sleep(current, timeout);
    }

    OS_EXIT_CRITICAL(sr);
   1adaa:	4630      	mov	r0, r6
   1adac:	f7fa fe0a 	bl	159c4 <os_arch_restore_sr>

    if (sched) {
   1adb0:	bb47      	cbnz	r7, 1ae04 <os_sem_pend+0x84>
    }

done:
    os_trace_api_ret_u32(OS_TRACE_ID_SEM_PEND, (uint32_t)ret);
    return ret;
}
   1adb2:	4620      	mov	r0, r4
   1adb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    } else if (timeout == 0) {
   1adb6:	b317      	cbz	r7, 1adfe <os_sem_pend+0x7e>
        current->t_obj = sem;
   1adb8:	61ec      	str	r4, [r5, #28]
        current->t_flags |= OS_TASK_FLAG_SEM_WAIT;
   1adba:	7b6b      	ldrb	r3, [r5, #13]
   1adbc:	f043 0302 	orr.w	r3, r3, #2
   1adc0:	736b      	strb	r3, [r5, #13]
        if (!SLIST_EMPTY(&sem->sem_head)) {
   1adc2:	f8d4 c000 	ldr.w	ip, [r4]
   1adc6:	f1bc 0f00 	cmp.w	ip, #0
   1adca:	d00e      	beq.n	1adea <os_sem_pend+0x6a>
            SLIST_FOREACH(entry, &sem->sem_head, t_obj_list) {
   1adcc:	4663      	mov	r3, ip
        last = NULL;
   1adce:	2000      	movs	r0, #0
            SLIST_FOREACH(entry, &sem->sem_head, t_obj_list) {
   1add0:	b133      	cbz	r3, 1ade0 <os_sem_pend+0x60>
                if (current->t_prio < entry->t_prio) {
   1add2:	7ae9      	ldrb	r1, [r5, #11]
   1add4:	7ada      	ldrb	r2, [r3, #11]
   1add6:	4291      	cmp	r1, r2
   1add8:	d302      	bcc.n	1ade0 <os_sem_pend+0x60>
                last = entry;
   1adda:	4618      	mov	r0, r3
            SLIST_FOREACH(entry, &sem->sem_head, t_obj_list) {
   1addc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1adde:	e7f7      	b.n	1add0 <os_sem_pend+0x50>
        if (last) {
   1ade0:	b118      	cbz	r0, 1adea <os_sem_pend+0x6a>
            SLIST_INSERT_AFTER(last, current, t_obj_list);
   1ade2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   1ade4:	64eb      	str	r3, [r5, #76]	; 0x4c
   1ade6:	64c5      	str	r5, [r0, #76]	; 0x4c
   1ade8:	e002      	b.n	1adf0 <os_sem_pend+0x70>
            SLIST_INSERT_HEAD(&sem->sem_head, current, t_obj_list);
   1adea:	f8c5 c04c 	str.w	ip, [r5, #76]	; 0x4c
   1adee:	6025      	str	r5, [r4, #0]
        os_sched_sleep(current, timeout);
   1adf0:	4639      	mov	r1, r7
   1adf2:	4628      	mov	r0, r5
   1adf4:	f7fa fbbc 	bl	15570 <os_sched_sleep>
        ret = OS_OK;
   1adf8:	2400      	movs	r4, #0
        sched = 1;
   1adfa:	2701      	movs	r7, #1
   1adfc:	e7d5      	b.n	1adaa <os_sem_pend+0x2a>
        ret = OS_TIMEOUT;
   1adfe:	2406      	movs	r4, #6
    sched = 0;
   1ae00:	2700      	movs	r7, #0
   1ae02:	e7d2      	b.n	1adaa <os_sem_pend+0x2a>
        os_sched(NULL);
   1ae04:	2000      	movs	r0, #0
   1ae06:	f7fa fc87 	bl	15718 <os_sched>
        if (current->t_flags & OS_TASK_FLAG_SEM_WAIT) {
   1ae0a:	7b6c      	ldrb	r4, [r5, #13]
   1ae0c:	f014 0402 	ands.w	r4, r4, #2
   1ae10:	d0cf      	beq.n	1adb2 <os_sem_pend+0x32>
            OS_ENTER_CRITICAL(sr);
   1ae12:	f7fa fdd1 	bl	159b8 <os_arch_save_sr>
            current->t_flags &= ~OS_TASK_FLAG_SEM_WAIT;
   1ae16:	7b6b      	ldrb	r3, [r5, #13]
   1ae18:	f023 0302 	bic.w	r3, r3, #2
   1ae1c:	736b      	strb	r3, [r5, #13]
            OS_EXIT_CRITICAL(sr);
   1ae1e:	f7fa fdd1 	bl	159c4 <os_arch_restore_sr>
            ret = OS_TIMEOUT;
   1ae22:	2406      	movs	r4, #6
   1ae24:	e7c5      	b.n	1adb2 <os_sem_pend+0x32>
        ret = OS_NOT_STARTED;
   1ae26:	2409      	movs	r4, #9
   1ae28:	e7c3      	b.n	1adb2 <os_sem_pend+0x32>
        ret = OS_INVALID_PARM;
   1ae2a:	2403      	movs	r4, #3
   1ae2c:	e7c1      	b.n	1adb2 <os_sem_pend+0x32>
   1ae2e:	bf00      	nop
   1ae30:	10001398 	.word	0x10001398

0001ae34 <malloc_lock_nop>:
    },
    &__malloc_head,
    &__malloc_head
};

static bool malloc_lock_nop() {return true;}
   1ae34:	2001      	movs	r0, #1
   1ae36:	4770      	bx	lr

0001ae38 <malloc_unlock_nop>:
static void malloc_unlock_nop() {}
   1ae38:	4770      	bx	lr

0001ae3a <__malloc_from_block>:
static void *__malloc_from_block(struct free_arena_header *fp, size_t size)
{
    size_t fsize;
    struct free_arena_header *nfp, *na, *fpn, *fpp;

    fsize = fp->a.size;
   1ae3a:	6842      	ldr	r2, [r0, #4]

    /* We need the 2* to account for the larger requirements of a
       free block */
    if (fsize >= size + 2 * sizeof(struct arena_header)) {
   1ae3c:	f101 0320 	add.w	r3, r1, #32
   1ae40:	4293      	cmp	r3, r2
   1ae42:	d816      	bhi.n	1ae72 <__malloc_from_block+0x38>
{
   1ae44:	b430      	push	{r4, r5}
        /* Bigger block than required -- split block */
        nfp = (struct free_arena_header *)((char *)fp + size);
   1ae46:	1843      	adds	r3, r0, r1
        na = fp->a.next;
   1ae48:	6884      	ldr	r4, [r0, #8]

        nfp->a.type = ARENA_TYPE_FREE;
   1ae4a:	2501      	movs	r5, #1
   1ae4c:	5045      	str	r5, [r0, r1]
        nfp->a.size = fsize - size;
   1ae4e:	1a52      	subs	r2, r2, r1
   1ae50:	605a      	str	r2, [r3, #4]
        fp->a.type = ARENA_TYPE_USED;
   1ae52:	2200      	movs	r2, #0
   1ae54:	6002      	str	r2, [r0, #0]
        fp->a.size = size;
   1ae56:	6041      	str	r1, [r0, #4]

        /* Insert into all-block chain */
        nfp->a.prev = fp;
   1ae58:	60d8      	str	r0, [r3, #12]
        nfp->a.next = na;
   1ae5a:	609c      	str	r4, [r3, #8]
        na->a.prev = nfp;
   1ae5c:	60e3      	str	r3, [r4, #12]
        fp->a.next = nfp;
   1ae5e:	6083      	str	r3, [r0, #8]

        /* Replace current block on free chain */
        nfp->next_free = fpn = fp->next_free;
   1ae60:	6901      	ldr	r1, [r0, #16]
   1ae62:	6119      	str	r1, [r3, #16]
        nfp->prev_free = fpp = fp->prev_free;
   1ae64:	6942      	ldr	r2, [r0, #20]
   1ae66:	615a      	str	r2, [r3, #20]
        fpn->prev_free = nfp;
   1ae68:	614b      	str	r3, [r1, #20]
        fpp->next_free = nfp;
   1ae6a:	6113      	str	r3, [r2, #16]
        fp->a.type = ARENA_TYPE_USED; /* Allocate the whole block */
        remove_from_free_chain(fp);
    }

    return (void *)(&fp->a + 1);
}
   1ae6c:	3010      	adds	r0, #16
   1ae6e:	bc30      	pop	{r4, r5}
   1ae70:	4770      	bx	lr
        fp->a.type = ARENA_TYPE_USED; /* Allocate the whole block */
   1ae72:	2300      	movs	r3, #0
   1ae74:	6003      	str	r3, [r0, #0]
    ap = ah->prev_free;
   1ae76:	6942      	ldr	r2, [r0, #20]
    an = ah->next_free;
   1ae78:	6903      	ldr	r3, [r0, #16]
    ap->next_free = an;
   1ae7a:	6113      	str	r3, [r2, #16]
    an->prev_free = ap;
   1ae7c:	615a      	str	r2, [r3, #20]
}
   1ae7e:	3010      	adds	r0, #16
   1ae80:	4770      	bx	lr
	...

0001ae84 <__free_block>:

static struct free_arena_header *__free_block(struct free_arena_header *ah)
{
   1ae84:	b410      	push	{r4}
   1ae86:	4603      	mov	r3, r0
    struct free_arena_header *pah, *nah;

    pah = ah->a.prev;
   1ae88:	68c0      	ldr	r0, [r0, #12]
    nah = ah->a.next;
   1ae8a:	6899      	ldr	r1, [r3, #8]
    if (pah->a.type == ARENA_TYPE_FREE &&
   1ae8c:	6802      	ldr	r2, [r0, #0]
   1ae8e:	2a01      	cmp	r2, #1
   1ae90:	d00e      	beq.n	1aeb0 <__free_block+0x2c>

        ah = pah;
        pah = ah->a.prev;
    } else {
        /* Need to add this block to the free chain */
        ah->a.type = ARENA_TYPE_FREE;
   1ae92:	2201      	movs	r2, #1
   1ae94:	601a      	str	r2, [r3, #0]

        ah->next_free = __malloc_head.next_free;
   1ae96:	4a13      	ldr	r2, [pc, #76]	; (1aee4 <__free_block+0x60>)
   1ae98:	6910      	ldr	r0, [r2, #16]
   1ae9a:	6118      	str	r0, [r3, #16]
        ah->prev_free = &__malloc_head;
   1ae9c:	615a      	str	r2, [r3, #20]
        __malloc_head.next_free = ah;
   1ae9e:	6113      	str	r3, [r2, #16]
        ah->next_free->prev_free = ah;
   1aea0:	691a      	ldr	r2, [r3, #16]
   1aea2:	6153      	str	r3, [r2, #20]
   1aea4:	4618      	mov	r0, r3
    }

    /* In either of the previous cases, we might be able to merge
       with the subsequent block... */
    if (nah->a.type == ARENA_TYPE_FREE &&
   1aea6:	680b      	ldr	r3, [r1, #0]
   1aea8:	2b01      	cmp	r3, #1
   1aeaa:	d00b      	beq.n	1aec4 <__free_block+0x40>
        remove_from_chains(nah);
    }

    /* Return the block that contains the called block */
    return ah;
}
   1aeac:	bc10      	pop	{r4}
   1aeae:	4770      	bx	lr
        (char *)pah + pah->a.size == (char *)ah) {
   1aeb0:	6842      	ldr	r2, [r0, #4]
   1aeb2:	1884      	adds	r4, r0, r2
    if (pah->a.type == ARENA_TYPE_FREE &&
   1aeb4:	429c      	cmp	r4, r3
   1aeb6:	d1ec      	bne.n	1ae92 <__free_block+0xe>
        pah->a.size += ah->a.size;
   1aeb8:	685b      	ldr	r3, [r3, #4]
   1aeba:	441a      	add	r2, r3
   1aebc:	6042      	str	r2, [r0, #4]
        pah->a.next = nah;
   1aebe:	6081      	str	r1, [r0, #8]
        nah->a.prev = pah;
   1aec0:	60c8      	str	r0, [r1, #12]
        pah = ah->a.prev;
   1aec2:	e7f0      	b.n	1aea6 <__free_block+0x22>
        (char *)ah + ah->a.size == (char *)nah) {
   1aec4:	6843      	ldr	r3, [r0, #4]
   1aec6:	18c2      	adds	r2, r0, r3
    if (nah->a.type == ARENA_TYPE_FREE &&
   1aec8:	428a      	cmp	r2, r1
   1aeca:	d1ef      	bne.n	1aeac <__free_block+0x28>
        ah->a.size += nah->a.size;
   1aecc:	684a      	ldr	r2, [r1, #4]
   1aece:	4413      	add	r3, r2
   1aed0:	6043      	str	r3, [r0, #4]
    ap = ah->prev_free;
   1aed2:	694a      	ldr	r2, [r1, #20]
    an = ah->next_free;
   1aed4:	690b      	ldr	r3, [r1, #16]
    ap->next_free = an;
   1aed6:	6113      	str	r3, [r2, #16]
    an->prev_free = ap;
   1aed8:	615a      	str	r2, [r3, #20]
    ap = ah->a.prev;
   1aeda:	68ca      	ldr	r2, [r1, #12]
    an = ah->a.next;
   1aedc:	688b      	ldr	r3, [r1, #8]
    ap->a.next = an;
   1aede:	6093      	str	r3, [r2, #8]
    an->a.prev = ap;
   1aee0:	60da      	str	r2, [r3, #12]
    return ah;
   1aee2:	e7e3      	b.n	1aeac <__free_block+0x28>
   1aee4:	100001ac 	.word	0x100001ac

0001aee8 <add_malloc_block>:
void add_malloc_block(void *buf, size_t size)
{
    struct free_arena_header *fp = buf;
    struct free_arena_header *pah;

    if (size < sizeof(struct free_arena_header))
   1aee8:	2917      	cmp	r1, #23
   1aeea:	d91e      	bls.n	1af2a <add_malloc_block+0x42>
{
   1aeec:	b510      	push	{r4, lr}
   1aeee:	4604      	mov	r4, r0
        return; // Too small.

    /* Insert the block into the management chains.  We need to set
       up the size and the main block list pointer, the rest of
       the work is logically identical to free(). */
    fp->a.type = ARENA_TYPE_FREE;
   1aef0:	2301      	movs	r3, #1
   1aef2:	6003      	str	r3, [r0, #0]
    fp->a.size = size;
   1aef4:	6041      	str	r1, [r0, #4]

    if (!malloc_lock())
   1aef6:	4b0d      	ldr	r3, [pc, #52]	; (1af2c <add_malloc_block+0x44>)
   1aef8:	681b      	ldr	r3, [r3, #0]
   1aefa:	4798      	blx	r3
   1aefc:	b1a0      	cbz	r0, 1af28 <add_malloc_block+0x40>

    /* We need to insert this into the main block list in the proper
       place -- this list is required to be sorted.  Since we most likely
       get memory assignments in ascending order, search backwards for
       the proper place. */
    for (pah = __malloc_head.a.prev; pah->a.type != ARENA_TYPE_HEAD;
   1aefe:	4b0c      	ldr	r3, [pc, #48]	; (1af30 <add_malloc_block+0x48>)
   1af00:	68db      	ldr	r3, [r3, #12]
   1af02:	681a      	ldr	r2, [r3, #0]
   1af04:	2a02      	cmp	r2, #2
   1af06:	d003      	beq.n	1af10 <add_malloc_block+0x28>
         pah = pah->a.prev) {
        if (pah < fp)
   1af08:	42a3      	cmp	r3, r4
   1af0a:	d301      	bcc.n	1af10 <add_malloc_block+0x28>
         pah = pah->a.prev) {
   1af0c:	68db      	ldr	r3, [r3, #12]
   1af0e:	e7f8      	b.n	1af02 <add_malloc_block+0x1a>
            break;
    }

    /* Now pah points to the node that should be the predecessor of
       the new node */
    fp->a.next = pah->a.next;
   1af10:	689a      	ldr	r2, [r3, #8]
   1af12:	60a2      	str	r2, [r4, #8]
    fp->a.prev = pah;
   1af14:	60e3      	str	r3, [r4, #12]
    pah->a.next = fp;
   1af16:	609c      	str	r4, [r3, #8]
    fp->a.next->a.prev = fp;
   1af18:	68a3      	ldr	r3, [r4, #8]
   1af1a:	60dc      	str	r4, [r3, #12]

    /* Insert into the free chain and coalesce with adjacent blocks */
    fp = __free_block(fp);
   1af1c:	4620      	mov	r0, r4
   1af1e:	f7ff ffb1 	bl	1ae84 <__free_block>

    malloc_unlock();
   1af22:	4b04      	ldr	r3, [pc, #16]	; (1af34 <add_malloc_block+0x4c>)
   1af24:	681b      	ldr	r3, [r3, #0]
   1af26:	4798      	blx	r3
}
   1af28:	bd10      	pop	{r4, pc}
   1af2a:	4770      	bx	lr
   1af2c:	100001c4 	.word	0x100001c4
   1af30:	100001ac 	.word	0x100001ac
   1af34:	100001c8 	.word	0x100001c8

0001af38 <malloc>:
{
   1af38:	b538      	push	{r3, r4, r5, lr}
    if (size == 0 || size > (SIZE_MAX - sizeof(struct arena_header))) {
   1af3a:	1e43      	subs	r3, r0, #1
   1af3c:	f113 0f12 	cmn.w	r3, #18
   1af40:	d825      	bhi.n	1af8e <malloc+0x56>
    size = (size + 2 * sizeof(struct arena_header) - 1) & ARENA_SIZE_MASK;
   1af42:	301f      	adds	r0, #31
   1af44:	f020 040f 	bic.w	r4, r0, #15
    if (!malloc_lock())
   1af48:	4b13      	ldr	r3, [pc, #76]	; (1af98 <malloc+0x60>)
   1af4a:	681b      	ldr	r3, [r3, #0]
   1af4c:	4798      	blx	r3
   1af4e:	b300      	cbz	r0, 1af92 <malloc+0x5a>
    void *result = NULL;
   1af50:	2500      	movs	r5, #0
   1af52:	e00d      	b.n	1af70 <malloc+0x38>
            result = __malloc_from_block(fp, size);
   1af54:	4621      	mov	r1, r4
   1af56:	f7ff ff70 	bl	1ae3a <__malloc_from_block>
   1af5a:	4605      	mov	r5, r0
    if (result == NULL) {
   1af5c:	b995      	cbnz	r5, 1af84 <malloc+0x4c>
        more_mem = _sbrk(size);
   1af5e:	4620      	mov	r0, r4
   1af60:	f7f9 fb46 	bl	145f0 <_sbrk>
        if (more_mem != (void *)-1) {
   1af64:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   1af68:	d00c      	beq.n	1af84 <malloc+0x4c>
            add_malloc_block(more_mem, size);
   1af6a:	4621      	mov	r1, r4
   1af6c:	f7ff ffbc 	bl	1aee8 <add_malloc_block>
    for (fp = __malloc_head.next_free; fp->a.type != ARENA_TYPE_HEAD;
   1af70:	4b0a      	ldr	r3, [pc, #40]	; (1af9c <malloc+0x64>)
   1af72:	6918      	ldr	r0, [r3, #16]
   1af74:	6803      	ldr	r3, [r0, #0]
   1af76:	2b02      	cmp	r3, #2
   1af78:	d0f0      	beq.n	1af5c <malloc+0x24>
        if (fp->a.size >= size) {
   1af7a:	6843      	ldr	r3, [r0, #4]
   1af7c:	42a3      	cmp	r3, r4
   1af7e:	d2e9      	bcs.n	1af54 <malloc+0x1c>
         fp = fp->next_free) {
   1af80:	6900      	ldr	r0, [r0, #16]
   1af82:	e7f7      	b.n	1af74 <malloc+0x3c>
    malloc_unlock();
   1af84:	4b06      	ldr	r3, [pc, #24]	; (1afa0 <malloc+0x68>)
   1af86:	681b      	ldr	r3, [r3, #0]
   1af88:	4798      	blx	r3
}
   1af8a:	4628      	mov	r0, r5
   1af8c:	bd38      	pop	{r3, r4, r5, pc}
        return NULL;
   1af8e:	2500      	movs	r5, #0
   1af90:	e7fb      	b.n	1af8a <malloc+0x52>
        return NULL;
   1af92:	2500      	movs	r5, #0
   1af94:	e7f9      	b.n	1af8a <malloc+0x52>
   1af96:	bf00      	nop
   1af98:	100001c4 	.word	0x100001c4
   1af9c:	100001ac 	.word	0x100001ac
   1afa0:	100001c8 	.word	0x100001c8

0001afa4 <free>:

void free(void *ptr)
{
    struct free_arena_header *ah;

    if (!ptr)
   1afa4:	b170      	cbz	r0, 1afc4 <free+0x20>
{
   1afa6:	b510      	push	{r4, lr}
        return;

    ah = (struct free_arena_header *)
   1afa8:	f1a0 0410 	sub.w	r4, r0, #16

#ifdef DEBUG_MALLOC
    assert(ah->a.type == ARENA_TYPE_USED);
#endif

    if (!malloc_lock())
   1afac:	4b06      	ldr	r3, [pc, #24]	; (1afc8 <free+0x24>)
   1afae:	681b      	ldr	r3, [r3, #0]
   1afb0:	4798      	blx	r3
   1afb2:	b900      	cbnz	r0, 1afb6 <free+0x12>
        return;

    /* Merge into adjacent free blocks */
    ah = __free_block(ah);
    malloc_unlock();
}
   1afb4:	bd10      	pop	{r4, pc}
    ah = __free_block(ah);
   1afb6:	4620      	mov	r0, r4
   1afb8:	f7ff ff64 	bl	1ae84 <__free_block>
    malloc_unlock();
   1afbc:	4b03      	ldr	r3, [pc, #12]	; (1afcc <free+0x28>)
   1afbe:	681b      	ldr	r3, [r3, #0]
   1afc0:	4798      	blx	r3
   1afc2:	e7f7      	b.n	1afb4 <free+0x10>
   1afc4:	4770      	bx	lr
   1afc6:	bf00      	nop
   1afc8:	100001c4 	.word	0x100001c4
   1afcc:	100001c8 	.word	0x100001c8

0001afd0 <stdin_read>:

static size_t
stdin_read(FILE *fp, char *bp, size_t n)
{
    return 0;
}
   1afd0:	2000      	movs	r0, #0
   1afd2:	4770      	bx	lr

0001afd4 <stdout_write>:

static size_t
stdout_write(FILE *fp, const char *bp, size_t n)
{
   1afd4:	b510      	push	{r4, lr}
   1afd6:	4608      	mov	r0, r1
   1afd8:	4614      	mov	r4, r2
    console_write(bp, n);
   1afda:	4611      	mov	r1, r2
   1afdc:	f7fb f998 	bl	16310 <console_write>
    return n;
}
   1afe0:	4620      	mov	r0, r4
   1afe2:	bd10      	pop	{r4, pc}

0001afe4 <ui2a>:
    char base;  /**<  number base (e.g.: 8, 10, 16) */
    char *bf;           /**<  Buffer to output */
};

static void ui2a(unsigned long long int num, struct param *p)
{
   1afe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1afe8:	b087      	sub	sp, #28
   1afea:	4604      	mov	r4, r0
   1afec:	4692      	mov	sl, r2
    int n = 0;
    unsigned long long int d = 1;
    char *bf = p->bf;
   1afee:	6853      	ldr	r3, [r2, #4]
   1aff0:	9304      	str	r3, [sp, #16]

    if (p->hh == 1) {
   1aff2:	7893      	ldrb	r3, [r2, #2]
   1aff4:	f003 0330 	and.w	r3, r3, #48	; 0x30
   1aff8:	2b10      	cmp	r3, #16
   1affa:	d018      	beq.n	1b02e <ui2a+0x4a>
   1affc:	460d      	mov	r5, r1
        num = (unsigned short int)num;
    } else if (p->hh == 2) {
   1affe:	2b20      	cmp	r3, #32
   1b000:	d019      	beq.n	1b036 <ui2a+0x52>
{
   1b002:	2601      	movs	r6, #1
   1b004:	2700      	movs	r7, #0
        num = (unsigned char)num;
    }

    while (num / d >= p->base)
   1b006:	4632      	mov	r2, r6
   1b008:	463b      	mov	r3, r7
   1b00a:	4620      	mov	r0, r4
   1b00c:	4629      	mov	r1, r5
   1b00e:	f7f9 f925 	bl	1425c <__aeabi_uldivmod>
   1b012:	f89a 8003 	ldrb.w	r8, [sl, #3]
   1b016:	f04f 0900 	mov.w	r9, #0
   1b01a:	4549      	cmp	r1, r9
   1b01c:	bf08      	it	eq
   1b01e:	4540      	cmpeq	r0, r8
   1b020:	d30e      	bcc.n	1b040 <ui2a+0x5c>
        d *= p->base;
   1b022:	fb08 f307 	mul.w	r3, r8, r7
   1b026:	fba6 6708 	umull	r6, r7, r6, r8
   1b02a:	441f      	add	r7, r3
   1b02c:	e7eb      	b.n	1b006 <ui2a+0x22>
        num = (unsigned short int)num;
   1b02e:	b283      	uxth	r3, r0
   1b030:	461c      	mov	r4, r3
   1b032:	2500      	movs	r5, #0
   1b034:	e7e5      	b.n	1b002 <ui2a+0x1e>
        num = (unsigned char)num;
   1b036:	f000 03ff 	and.w	r3, r0, #255	; 0xff
   1b03a:	461c      	mov	r4, r3
   1b03c:	2500      	movs	r5, #0
   1b03e:	e7e0      	b.n	1b002 <ui2a+0x1e>
    int n = 0;
   1b040:	f04f 0b00 	mov.w	fp, #0
   1b044:	f8cd a014 	str.w	sl, [sp, #20]
   1b048:	e00c      	b.n	1b064 <ui2a+0x80>
    while (d != 0) {
        unsigned long long  dgt = num / d;
        num %= d;
        d /= p->base;
        if (n || dgt > 0 || d == 0) {
            *bf++ = dgt + (dgt < 10 ? '0' : (p->uc ? 'A' : 'a') - 10);
   1b04a:	2230      	movs	r2, #48	; 0x30
   1b04c:	9b04      	ldr	r3, [sp, #16]
   1b04e:	9c00      	ldr	r4, [sp, #0]
   1b050:	4414      	add	r4, r2
   1b052:	f803 4b01 	strb.w	r4, [r3], #1
            ++n;
   1b056:	f10b 0b01 	add.w	fp, fp, #1
            *bf++ = dgt + (dgt < 10 ? '0' : (p->uc ? 'A' : 'a') - 10);
   1b05a:	9304      	str	r3, [sp, #16]
   1b05c:	4606      	mov	r6, r0
   1b05e:	460f      	mov	r7, r1
   1b060:	9c02      	ldr	r4, [sp, #8]
   1b062:	9d03      	ldr	r5, [sp, #12]
    while (d != 0) {
   1b064:	ea56 0307 	orrs.w	r3, r6, r7
   1b068:	d034      	beq.n	1b0d4 <ui2a+0xf0>
        unsigned long long  dgt = num / d;
   1b06a:	4632      	mov	r2, r6
   1b06c:	463b      	mov	r3, r7
   1b06e:	4620      	mov	r0, r4
   1b070:	4629      	mov	r1, r5
   1b072:	f7f9 f8f3 	bl	1425c <__aeabi_uldivmod>
   1b076:	9000      	str	r0, [sp, #0]
   1b078:	9101      	str	r1, [sp, #4]
        num %= d;
   1b07a:	4632      	mov	r2, r6
   1b07c:	463b      	mov	r3, r7
   1b07e:	4620      	mov	r0, r4
   1b080:	4629      	mov	r1, r5
   1b082:	f7f9 f8eb 	bl	1425c <__aeabi_uldivmod>
   1b086:	9202      	str	r2, [sp, #8]
   1b088:	9303      	str	r3, [sp, #12]
        d /= p->base;
   1b08a:	9b05      	ldr	r3, [sp, #20]
   1b08c:	f893 8003 	ldrb.w	r8, [r3, #3]
   1b090:	f04f 0900 	mov.w	r9, #0
   1b094:	4642      	mov	r2, r8
   1b096:	464b      	mov	r3, r9
   1b098:	4630      	mov	r0, r6
   1b09a:	4639      	mov	r1, r7
   1b09c:	f7f9 f8de 	bl	1425c <__aeabi_uldivmod>
        if (n || dgt > 0 || d == 0) {
   1b0a0:	f1bb 0f00 	cmp.w	fp, #0
   1b0a4:	d107      	bne.n	1b0b6 <ui2a+0xd2>
   1b0a6:	42bd      	cmp	r5, r7
   1b0a8:	bf08      	it	eq
   1b0aa:	42b4      	cmpeq	r4, r6
   1b0ac:	d203      	bcs.n	1b0b6 <ui2a+0xd2>
   1b0ae:	454f      	cmp	r7, r9
   1b0b0:	bf08      	it	eq
   1b0b2:	4546      	cmpeq	r6, r8
   1b0b4:	d2d2      	bcs.n	1b05c <ui2a+0x78>
            *bf++ = dgt + (dgt < 10 ? '0' : (p->uc ? 'A' : 'a') - 10);
   1b0b6:	e9dd 3400 	ldrd	r3, r4, [sp]
   1b0ba:	2c00      	cmp	r4, #0
   1b0bc:	bf08      	it	eq
   1b0be:	2b0a      	cmpeq	r3, #10
   1b0c0:	d3c3      	bcc.n	1b04a <ui2a+0x66>
   1b0c2:	9b05      	ldr	r3, [sp, #20]
   1b0c4:	789b      	ldrb	r3, [r3, #2]
   1b0c6:	f013 0f04 	tst.w	r3, #4
   1b0ca:	d001      	beq.n	1b0d0 <ui2a+0xec>
   1b0cc:	2237      	movs	r2, #55	; 0x37
   1b0ce:	e7bd      	b.n	1b04c <ui2a+0x68>
   1b0d0:	2257      	movs	r2, #87	; 0x57
   1b0d2:	e7bb      	b.n	1b04c <ui2a+0x68>
        }
    }
    *bf = 0;
   1b0d4:	2300      	movs	r3, #0
   1b0d6:	9a04      	ldr	r2, [sp, #16]
   1b0d8:	7013      	strb	r3, [r2, #0]
}
   1b0da:	b007      	add	sp, #28
   1b0dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0001b0e0 <i2a>:

static void i2a(long long int num, struct param *p)
{
   1b0e0:	b510      	push	{r4, lr}
   1b0e2:	4604      	mov	r4, r0
   1b0e4:	460b      	mov	r3, r1
   1b0e6:	4620      	mov	r0, r4
   1b0e8:	4619      	mov	r1, r3
    if (num < 0) {
   1b0ea:	2c00      	cmp	r4, #0
   1b0ec:	f173 0300 	sbcs.w	r3, r3, #0
   1b0f0:	db02      	blt.n	1b0f8 <i2a+0x18>
        num = -num;
        p->sign = 1;
    }
    ui2a(num, p);
   1b0f2:	f7ff ff77 	bl	1afe4 <ui2a>
}
   1b0f6:	bd10      	pop	{r4, pc}
        num = -num;
   1b0f8:	4260      	negs	r0, r4
   1b0fa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
        p->sign = 1;
   1b0fe:	7893      	ldrb	r3, [r2, #2]
   1b100:	f043 0301 	orr.w	r3, r3, #1
   1b104:	7093      	strb	r3, [r2, #2]
   1b106:	e7f4      	b.n	1b0f2 <i2a+0x12>

0001b108 <a2d>:

static int a2d(char ch)
{
    if (ch >= '0' && ch <= '9')
   1b108:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
   1b10c:	b2db      	uxtb	r3, r3
   1b10e:	2b09      	cmp	r3, #9
   1b110:	d90b      	bls.n	1b12a <a2d+0x22>
        return ch - '0';
    else if (ch >= 'a' && ch <= 'f')
   1b112:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
   1b116:	b2db      	uxtb	r3, r3
   1b118:	2b05      	cmp	r3, #5
   1b11a:	d908      	bls.n	1b12e <a2d+0x26>
        return ch - 'a' + 10;
    else if (ch >= 'A' && ch <= 'F')
   1b11c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
   1b120:	b2db      	uxtb	r3, r3
   1b122:	2b05      	cmp	r3, #5
   1b124:	d805      	bhi.n	1b132 <a2d+0x2a>
        return ch - 'A' + 10;
   1b126:	3837      	subs	r0, #55	; 0x37
   1b128:	4770      	bx	lr
        return ch - '0';
   1b12a:	3830      	subs	r0, #48	; 0x30
   1b12c:	4770      	bx	lr
        return ch - 'a' + 10;
   1b12e:	3857      	subs	r0, #87	; 0x57
   1b130:	4770      	bx	lr
    else
        return -1;
   1b132:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
   1b136:	4770      	bx	lr

0001b138 <a2i>:

static char a2i(char ch, const char **src, int base, unsigned char *nump)
{
   1b138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1b13c:	4605      	mov	r5, r0
   1b13e:	4688      	mov	r8, r1
   1b140:	4616      	mov	r6, r2
   1b142:	4699      	mov	r9, r3
    const char *p = *src;
   1b144:	680c      	ldr	r4, [r1, #0]
    int num = 0;
   1b146:	2700      	movs	r7, #0
    int digit;
    while ((digit = a2d(ch)) >= 0) {
   1b148:	4628      	mov	r0, r5
   1b14a:	f7ff ffdd 	bl	1b108 <a2d>
   1b14e:	2800      	cmp	r0, #0
   1b150:	db06      	blt.n	1b160 <a2i+0x28>
        if (digit > base)
   1b152:	42b0      	cmp	r0, r6
   1b154:	dc04      	bgt.n	1b160 <a2i+0x28>
            break;
        num = num * base + digit;
   1b156:	fb06 0707 	mla	r7, r6, r7, r0
        ch = *p++;
   1b15a:	f814 5b01 	ldrb.w	r5, [r4], #1
   1b15e:	e7f3      	b.n	1b148 <a2i+0x10>
    }
    *src = p;
   1b160:	f8c8 4000 	str.w	r4, [r8]
    *nump = num;
   1b164:	f889 7000 	strb.w	r7, [r9]
    return ch;
}
   1b168:	4628      	mov	r0, r5
   1b16a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0001b16e <putf>:

static int putf(FILE *putp, char c)
{
   1b16e:	b500      	push	{lr}
   1b170:	b083      	sub	sp, #12
	return fwrite(s, 1, strlen(s), stdout) + fwrite("\n", 1, 1, stdout);
}

__extern_inline int fputc(int c, FILE *f)
{
	unsigned char ch = c;
   1b172:	f88d 1007 	strb.w	r1, [sp, #7]
    if (stream->vmt->write == NULL) return 0;
   1b176:	6803      	ldr	r3, [r0, #0]
   1b178:	681b      	ldr	r3, [r3, #0]
   1b17a:	b143      	cbz	r3, 1b18e <putf+0x20>
    return stream->vmt->write(stream, (char*)buf, size*nmemb) / size;
   1b17c:	2201      	movs	r2, #1
   1b17e:	f10d 0107 	add.w	r1, sp, #7
   1b182:	4798      	blx	r3
	return fwrite(&ch, 1, 1, f) == 1 ? ch : EOF;
   1b184:	2801      	cmp	r0, #1
   1b186:	d102      	bne.n	1b18e <putf+0x20>
    if (fputc(c, putp) == EOF)
        return 0;
    else
        return 1;
}
   1b188:	b003      	add	sp, #12
   1b18a:	f85d fb04 	ldr.w	pc, [sp], #4
        return 0;
   1b18e:	2000      	movs	r0, #0
   1b190:	e7fa      	b.n	1b188 <putf+0x1a>
	...

0001b194 <putchw>:

static unsigned putchw(FILE *putp, struct param *p)
{
   1b194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1b198:	4607      	mov	r7, r0
   1b19a:	4688      	mov	r8, r1
    unsigned written = 0;
    char ch;
    int n = p->width;
   1b19c:	780c      	ldrb	r4, [r1, #0]
    char *bf = p->bf;
   1b19e:	684b      	ldr	r3, [r1, #4]

    /* Number of filling characters */
    while (*bf++ && n > 0)
   1b1a0:	f813 2b01 	ldrb.w	r2, [r3], #1
   1b1a4:	b11a      	cbz	r2, 1b1ae <putchw+0x1a>
   1b1a6:	2c00      	cmp	r4, #0
   1b1a8:	dd01      	ble.n	1b1ae <putchw+0x1a>
        n--;
   1b1aa:	3c01      	subs	r4, #1
   1b1ac:	e7f8      	b.n	1b1a0 <putchw+0xc>
    if (p->sign)
   1b1ae:	f898 3002 	ldrb.w	r3, [r8, #2]
   1b1b2:	f013 0f01 	tst.w	r3, #1
   1b1b6:	d000      	beq.n	1b1ba <putchw+0x26>
        n--;
   1b1b8:	3c01      	subs	r4, #1
    if (p->alt && p->base == 16)
   1b1ba:	f8b8 3002 	ldrh.w	r3, [r8, #2]
   1b1be:	f023 03fd 	bic.w	r3, r3, #253	; 0xfd
   1b1c2:	b29b      	uxth	r3, r3
   1b1c4:	f241 0202 	movw	r2, #4098	; 0x1002
   1b1c8:	4293      	cmp	r3, r2
   1b1ca:	d028      	beq.n	1b21e <putchw+0x8a>
        n -= 2;
    else if (p->alt && p->base == 8)
   1b1cc:	f640 0202 	movw	r2, #2050	; 0x802
   1b1d0:	4293      	cmp	r3, r2
   1b1d2:	d026      	beq.n	1b222 <putchw+0x8e>
        n--;

    /* Unless left-aligned, fill with space, before alternate or sign */
    if (!p->lz && !p->left) {
   1b1d4:	f8d8 3000 	ldr.w	r3, [r8]
   1b1d8:	4e36      	ldr	r6, [pc, #216]	; (1b2b4 <putchw+0x120>)
   1b1da:	401e      	ands	r6, r3
   1b1dc:	b34e      	cbz	r6, 1b232 <putchw+0x9e>
    unsigned written = 0;
   1b1de:	2600      	movs	r6, #0
        while (n-- > 0)
            written += putf(putp, ' ');
    }

    /* print sign */
    if (p->sign)
   1b1e0:	f898 3002 	ldrb.w	r3, [r8, #2]
   1b1e4:	f013 0f01 	tst.w	r3, #1
   1b1e8:	d128      	bne.n	1b23c <putchw+0xa8>
        written += putf(putp, '-');

    /* Alternate */
    if (p->alt && p->base == 16) {
   1b1ea:	f8b8 3002 	ldrh.w	r3, [r8, #2]
   1b1ee:	f023 03fd 	bic.w	r3, r3, #253	; 0xfd
   1b1f2:	b29b      	uxth	r3, r3
   1b1f4:	f241 0202 	movw	r2, #4098	; 0x1002
   1b1f8:	4293      	cmp	r3, r2
   1b1fa:	d025      	beq.n	1b248 <putchw+0xb4>
        written += putf(putp, '0');
        written += putf(putp, (p->uc ? 'X' : 'x'));
    } else if (p->alt && p->base == 8) {
   1b1fc:	f640 0202 	movw	r2, #2050	; 0x802
   1b200:	4293      	cmp	r3, r2
   1b202:	d033      	beq.n	1b26c <putchw+0xd8>
        written += putf(putp, '0');
    }

    /* Fill with zeros, after alternate or sign */
    if (p->lz) {
   1b204:	f898 3001 	ldrb.w	r3, [r8, #1]
   1b208:	bbe3      	cbnz	r3, 1b284 <putchw+0xf0>
        while (n-- > 0)
            written += putf(putp, '0');
    }

    /* Put actual buffer */
    bf = p->bf;
   1b20a:	f8d8 5004 	ldr.w	r5, [r8, #4]
    while ((ch = *bf++))
   1b20e:	f815 1b01 	ldrb.w	r1, [r5], #1
   1b212:	b3e1      	cbz	r1, 1b28e <putchw+0xfa>
        written += putf(putp, ch);
   1b214:	4638      	mov	r0, r7
   1b216:	f7ff ffaa 	bl	1b16e <putf>
   1b21a:	4406      	add	r6, r0
   1b21c:	e7f7      	b.n	1b20e <putchw+0x7a>
        n -= 2;
   1b21e:	3c02      	subs	r4, #2
   1b220:	e7d8      	b.n	1b1d4 <putchw+0x40>
        n--;
   1b222:	3c01      	subs	r4, #1
   1b224:	e7d6      	b.n	1b1d4 <putchw+0x40>
            written += putf(putp, ' ');
   1b226:	2120      	movs	r1, #32
   1b228:	4638      	mov	r0, r7
   1b22a:	f7ff ffa0 	bl	1b16e <putf>
   1b22e:	4406      	add	r6, r0
        while (n-- > 0)
   1b230:	462c      	mov	r4, r5
   1b232:	1e65      	subs	r5, r4, #1
   1b234:	2c00      	cmp	r4, #0
   1b236:	dcf6      	bgt.n	1b226 <putchw+0x92>
   1b238:	462c      	mov	r4, r5
   1b23a:	e7d1      	b.n	1b1e0 <putchw+0x4c>
        written += putf(putp, '-');
   1b23c:	212d      	movs	r1, #45	; 0x2d
   1b23e:	4638      	mov	r0, r7
   1b240:	f7ff ff95 	bl	1b16e <putf>
   1b244:	4406      	add	r6, r0
   1b246:	e7d0      	b.n	1b1ea <putchw+0x56>
        written += putf(putp, '0');
   1b248:	2130      	movs	r1, #48	; 0x30
   1b24a:	4638      	mov	r0, r7
   1b24c:	f7ff ff8f 	bl	1b16e <putf>
   1b250:	4406      	add	r6, r0
        written += putf(putp, (p->uc ? 'X' : 'x'));
   1b252:	f898 3002 	ldrb.w	r3, [r8, #2]
   1b256:	f013 0f04 	tst.w	r3, #4
   1b25a:	d005      	beq.n	1b268 <putchw+0xd4>
   1b25c:	2158      	movs	r1, #88	; 0x58
   1b25e:	4638      	mov	r0, r7
   1b260:	f7ff ff85 	bl	1b16e <putf>
   1b264:	4406      	add	r6, r0
   1b266:	e7cd      	b.n	1b204 <putchw+0x70>
   1b268:	2178      	movs	r1, #120	; 0x78
   1b26a:	e7f8      	b.n	1b25e <putchw+0xca>
        written += putf(putp, '0');
   1b26c:	2130      	movs	r1, #48	; 0x30
   1b26e:	4638      	mov	r0, r7
   1b270:	f7ff ff7d 	bl	1b16e <putf>
   1b274:	4406      	add	r6, r0
   1b276:	e7c5      	b.n	1b204 <putchw+0x70>
            written += putf(putp, '0');
   1b278:	2130      	movs	r1, #48	; 0x30
   1b27a:	4638      	mov	r0, r7
   1b27c:	f7ff ff77 	bl	1b16e <putf>
   1b280:	4406      	add	r6, r0
        while (n-- > 0)
   1b282:	462c      	mov	r4, r5
   1b284:	1e65      	subs	r5, r4, #1
   1b286:	2c00      	cmp	r4, #0
   1b288:	dcf6      	bgt.n	1b278 <putchw+0xe4>
   1b28a:	462c      	mov	r4, r5
   1b28c:	e7bd      	b.n	1b20a <putchw+0x76>

    /* If left-aligned, pad the end with spaces. */
    if (p->left) {
   1b28e:	f898 3002 	ldrb.w	r3, [r8, #2]
   1b292:	f013 0f08 	tst.w	r3, #8
   1b296:	d102      	bne.n	1b29e <putchw+0x10a>
        while (n-- > 0)
            written += putf(putp, ' ');
    }
    
    return written;
}
   1b298:	4630      	mov	r0, r6
   1b29a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        while (n-- > 0)
   1b29e:	1e65      	subs	r5, r4, #1
   1b2a0:	2c00      	cmp	r4, #0
   1b2a2:	ddf9      	ble.n	1b298 <putchw+0x104>
            written += putf(putp, ' ');
   1b2a4:	2120      	movs	r1, #32
   1b2a6:	4638      	mov	r0, r7
   1b2a8:	f7ff ff61 	bl	1b16e <putf>
   1b2ac:	4406      	add	r6, r0
        while (n-- > 0)
   1b2ae:	462c      	mov	r4, r5
   1b2b0:	e7f5      	b.n	1b29e <putchw+0x10a>
   1b2b2:	bf00      	nop
   1b2b4:	0008ff00 	.word	0x0008ff00

0001b2b8 <intarg>:
static unsigned long long
intarg(int lng, int sign, va_list *va)
{
    unsigned long long val;

    switch (lng) {
   1b2b8:	b160      	cbz	r0, 1b2d4 <intarg+0x1c>
   1b2ba:	2801      	cmp	r0, #1
   1b2bc:	d017      	beq.n	1b2ee <intarg+0x36>
        }
        break;

    case 2:
    default:
        if (sign) {
   1b2be:	b319      	cbz	r1, 1b308 <intarg+0x50>
            val = va_arg(*va, long long);
   1b2c0:	6813      	ldr	r3, [r2, #0]
   1b2c2:	3307      	adds	r3, #7
   1b2c4:	f023 0307 	bic.w	r3, r3, #7
   1b2c8:	f103 0108 	add.w	r1, r3, #8
   1b2cc:	6011      	str	r1, [r2, #0]
   1b2ce:	e9d3 0100 	ldrd	r0, r1, [r3]
   1b2d2:	4770      	bx	lr
        if (sign) {
   1b2d4:	b129      	cbz	r1, 1b2e2 <intarg+0x2a>
            val = va_arg(*va, int);
   1b2d6:	6813      	ldr	r3, [r2, #0]
   1b2d8:	1d19      	adds	r1, r3, #4
   1b2da:	6011      	str	r1, [r2, #0]
   1b2dc:	6818      	ldr	r0, [r3, #0]
   1b2de:	17c1      	asrs	r1, r0, #31
   1b2e0:	4770      	bx	lr
            val = va_arg(*va, unsigned int);
   1b2e2:	6813      	ldr	r3, [r2, #0]
   1b2e4:	1d19      	adds	r1, r3, #4
   1b2e6:	6011      	str	r1, [r2, #0]
   1b2e8:	6818      	ldr	r0, [r3, #0]
   1b2ea:	2100      	movs	r1, #0
   1b2ec:	4770      	bx	lr
        if (sign) {
   1b2ee:	b129      	cbz	r1, 1b2fc <intarg+0x44>
            val = va_arg(*va, long);
   1b2f0:	6813      	ldr	r3, [r2, #0]
   1b2f2:	1d19      	adds	r1, r3, #4
   1b2f4:	6011      	str	r1, [r2, #0]
   1b2f6:	6818      	ldr	r0, [r3, #0]
   1b2f8:	17c1      	asrs	r1, r0, #31
   1b2fa:	4770      	bx	lr
            val = va_arg(*va, unsigned long);
   1b2fc:	6813      	ldr	r3, [r2, #0]
   1b2fe:	1d19      	adds	r1, r3, #4
   1b300:	6011      	str	r1, [r2, #0]
   1b302:	6818      	ldr	r0, [r3, #0]
   1b304:	2100      	movs	r1, #0
   1b306:	4770      	bx	lr
        } else {
            val = va_arg(*va, unsigned long long);
   1b308:	6813      	ldr	r3, [r2, #0]
   1b30a:	3307      	adds	r3, #7
   1b30c:	f023 0307 	bic.w	r3, r3, #7
   1b310:	f103 0108 	add.w	r1, r3, #8
   1b314:	6011      	str	r1, [r2, #0]
   1b316:	e9d3 0100 	ldrd	r0, r1, [r3]
        }
        break;
    }

    return val;
}
   1b31a:	4770      	bx	lr

0001b31c <tfp_format>:

size_t tfp_format(FILE *putp, const char *fmt, va_list va)
{
   1b31c:	b570      	push	{r4, r5, r6, lr}
   1b31e:	b08a      	sub	sp, #40	; 0x28
   1b320:	4606      	mov	r6, r0
   1b322:	9101      	str	r1, [sp, #4]
   1b324:	9200      	str	r2, [sp, #0]
    double d;
    int n;
#endif
    int i;

    p.bf = bf;
   1b326:	ab02      	add	r3, sp, #8
   1b328:	9309      	str	r3, [sp, #36]	; 0x24
    size_t written = 0;
   1b32a:	2500      	movs	r5, #0

    while ((ch = *(fmt++))) {
   1b32c:	9b01      	ldr	r3, [sp, #4]
   1b32e:	1c5a      	adds	r2, r3, #1
   1b330:	9201      	str	r2, [sp, #4]
   1b332:	7819      	ldrb	r1, [r3, #0]
   1b334:	2900      	cmp	r1, #0
   1b336:	f000 816e 	beq.w	1b616 <tfp_format+0x2fa>
        if (ch != '%') {
   1b33a:	2925      	cmp	r1, #37	; 0x25
   1b33c:	d004      	beq.n	1b348 <tfp_format+0x2c>
            written += putf(putp, ch);
   1b33e:	4630      	mov	r0, r6
   1b340:	f7ff ff15 	bl	1b16e <putf>
   1b344:	4405      	add	r5, r0
   1b346:	e7f1      	b.n	1b32c <tfp_format+0x10>
        } else {
            /* Init parameter struct */
            p.lz = 0;
   1b348:	2200      	movs	r2, #0
   1b34a:	f88d 2021 	strb.w	r2, [sp, #33]	; 0x21
            p.alt = 0;
   1b34e:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
            p.width = 0;
   1b352:	f88d 2020 	strb.w	r2, [sp, #32]
            p.sign = 0;
            p.left = 0;
            p.uc = 0;
            p.hh = 0;
   1b356:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
   1b35a:	f362 1305 	bfi	r3, r2, #4, #2
   1b35e:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
            lng = 0;

            /* Flags */
            while ((ch = *(fmt++))) {
   1b362:	9b01      	ldr	r3, [sp, #4]
   1b364:	1c5a      	adds	r2, r3, #1
   1b366:	9201      	str	r2, [sp, #4]
   1b368:	781c      	ldrb	r4, [r3, #0]
   1b36a:	b12c      	cbz	r4, 1b378 <tfp_format+0x5c>
                switch (ch) {
   1b36c:	2c2d      	cmp	r4, #45	; 0x2d
   1b36e:	d073      	beq.n	1b458 <tfp_format+0x13c>
   1b370:	2c30      	cmp	r4, #48	; 0x30
   1b372:	d061      	beq.n	1b438 <tfp_format+0x11c>
   1b374:	2c23      	cmp	r4, #35	; 0x23
   1b376:	d068      	beq.n	1b44a <tfp_format+0x12e>
                }
                break;
            }

            /* Width */
            if (ch == '*') {
   1b378:	2c2a      	cmp	r4, #42	; 0x2a
   1b37a:	d077      	beq.n	1b46c <tfp_format+0x150>
                    p.width = UCHAR_MAX;
                } else if (i > 0) {
                    p.width = i;
                }
                ch = *(fmt++);
            } else if (ch >= '0' && ch <= '9') {
   1b37c:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
   1b380:	b2db      	uxtb	r3, r3
   1b382:	2b09      	cmp	r3, #9
   1b384:	f240 8086 	bls.w	1b494 <tfp_format+0x178>
                ch = a2i(ch, &fmt, 10, &(p.width));
            }
            if (ch == 'l') {
   1b388:	2c6c      	cmp	r4, #108	; 0x6c
   1b38a:	f000 808b 	beq.w	1b4a4 <tfp_format+0x188>

                if (ch == 'l') {
                    ch = *(fmt++);
                    lng = 2;
                }
            } else if (ch == 'h') {
   1b38e:	2c68      	cmp	r4, #104	; 0x68
   1b390:	f000 8095 	beq.w	1b4be <tfp_format+0x1a2>
            lng = 0;
   1b394:	2000      	movs	r0, #0
                    ch = *(fmt++);
                    p.hh = 2;
                }
            }

            if (ch == 'z') {
   1b396:	2c7a      	cmp	r4, #122	; 0x7a
   1b398:	f000 80ab 	beq.w	1b4f2 <tfp_format+0x1d6>
                ch = *(fmt++);
            }

            switch (ch) {
   1b39c:	2c78      	cmp	r4, #120	; 0x78
   1b39e:	d8c5      	bhi.n	1b32c <tfp_format+0x10>
   1b3a0:	2c58      	cmp	r4, #88	; 0x58
   1b3a2:	f0c0 80ab 	bcc.w	1b4fc <tfp_format+0x1e0>
   1b3a6:	f1a4 0358 	sub.w	r3, r4, #88	; 0x58
   1b3aa:	2b20      	cmp	r3, #32
   1b3ac:	d8be      	bhi.n	1b32c <tfp_format+0x10>
   1b3ae:	a201      	add	r2, pc, #4	; (adr r2, 1b3b4 <tfp_format+0x98>)
   1b3b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   1b3b4:	0001b555 	.word	0x0001b555
   1b3b8:	0001b32d 	.word	0x0001b32d
   1b3bc:	0001b32d 	.word	0x0001b32d
   1b3c0:	0001b32d 	.word	0x0001b32d
   1b3c4:	0001b32d 	.word	0x0001b32d
   1b3c8:	0001b32d 	.word	0x0001b32d
   1b3cc:	0001b32d 	.word	0x0001b32d
   1b3d0:	0001b32d 	.word	0x0001b32d
   1b3d4:	0001b32d 	.word	0x0001b32d
   1b3d8:	0001b32d 	.word	0x0001b32d
   1b3dc:	0001b32d 	.word	0x0001b32d
   1b3e0:	0001b5eb 	.word	0x0001b5eb
   1b3e4:	0001b535 	.word	0x0001b535
   1b3e8:	0001b32d 	.word	0x0001b32d
   1b3ec:	0001b32d 	.word	0x0001b32d
   1b3f0:	0001b32d 	.word	0x0001b32d
   1b3f4:	0001b32d 	.word	0x0001b32d
   1b3f8:	0001b535 	.word	0x0001b535
   1b3fc:	0001b32d 	.word	0x0001b32d
   1b400:	0001b32d 	.word	0x0001b32d
   1b404:	0001b32d 	.word	0x0001b32d
   1b408:	0001b32d 	.word	0x0001b32d
   1b40c:	0001b32d 	.word	0x0001b32d
   1b410:	0001b589 	.word	0x0001b589
   1b414:	0001b5a9 	.word	0x0001b5a9
   1b418:	0001b32d 	.word	0x0001b32d
   1b41c:	0001b32d 	.word	0x0001b32d
   1b420:	0001b5fd 	.word	0x0001b5fd
   1b424:	0001b32d 	.word	0x0001b32d
   1b428:	0001b515 	.word	0x0001b515
   1b42c:	0001b32d 	.word	0x0001b32d
   1b430:	0001b32d 	.word	0x0001b32d
   1b434:	0001b555 	.word	0x0001b555
                    if (!p.left) {
   1b438:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
   1b43c:	f013 0f08 	tst.w	r3, #8
   1b440:	d18f      	bne.n	1b362 <tfp_format+0x46>
                        p.lz = 1;
   1b442:	2301      	movs	r3, #1
   1b444:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
                    continue;
   1b448:	e78b      	b.n	1b362 <tfp_format+0x46>
                    p.alt = 1;
   1b44a:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
   1b44e:	f043 0302 	orr.w	r3, r3, #2
   1b452:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
                    continue;
   1b456:	e784      	b.n	1b362 <tfp_format+0x46>
                    p.left = 1;
   1b458:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
   1b45c:	f043 0308 	orr.w	r3, r3, #8
   1b460:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
                    p.lz = 0;
   1b464:	2300      	movs	r3, #0
   1b466:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
                    continue;
   1b46a:	e77a      	b.n	1b362 <tfp_format+0x46>
                i = intarg(0, 1, &va);
   1b46c:	466a      	mov	r2, sp
   1b46e:	2101      	movs	r1, #1
   1b470:	2000      	movs	r0, #0
   1b472:	f7ff ff21 	bl	1b2b8 <intarg>
                if (i > UCHAR_MAX) {
   1b476:	28ff      	cmp	r0, #255	; 0xff
   1b478:	dd07      	ble.n	1b48a <tfp_format+0x16e>
                    p.width = UCHAR_MAX;
   1b47a:	23ff      	movs	r3, #255	; 0xff
   1b47c:	f88d 3020 	strb.w	r3, [sp, #32]
                ch = *(fmt++);
   1b480:	9b01      	ldr	r3, [sp, #4]
   1b482:	1c5a      	adds	r2, r3, #1
   1b484:	9201      	str	r2, [sp, #4]
   1b486:	781c      	ldrb	r4, [r3, #0]
   1b488:	e77e      	b.n	1b388 <tfp_format+0x6c>
                } else if (i > 0) {
   1b48a:	2800      	cmp	r0, #0
   1b48c:	ddf8      	ble.n	1b480 <tfp_format+0x164>
                    p.width = i;
   1b48e:	f88d 0020 	strb.w	r0, [sp, #32]
   1b492:	e7f5      	b.n	1b480 <tfp_format+0x164>
                ch = a2i(ch, &fmt, 10, &(p.width));
   1b494:	ab08      	add	r3, sp, #32
   1b496:	220a      	movs	r2, #10
   1b498:	a901      	add	r1, sp, #4
   1b49a:	4620      	mov	r0, r4
   1b49c:	f7ff fe4c 	bl	1b138 <a2i>
   1b4a0:	4604      	mov	r4, r0
   1b4a2:	e771      	b.n	1b388 <tfp_format+0x6c>
                ch = *(fmt++);
   1b4a4:	9b01      	ldr	r3, [sp, #4]
   1b4a6:	1c5a      	adds	r2, r3, #1
   1b4a8:	9201      	str	r2, [sp, #4]
   1b4aa:	781c      	ldrb	r4, [r3, #0]
                if (ch == 'l') {
   1b4ac:	2c6c      	cmp	r4, #108	; 0x6c
   1b4ae:	d001      	beq.n	1b4b4 <tfp_format+0x198>
                lng = 1;
   1b4b0:	2001      	movs	r0, #1
   1b4b2:	e770      	b.n	1b396 <tfp_format+0x7a>
                    ch = *(fmt++);
   1b4b4:	1c9a      	adds	r2, r3, #2
   1b4b6:	9201      	str	r2, [sp, #4]
   1b4b8:	785c      	ldrb	r4, [r3, #1]
                    lng = 2;
   1b4ba:	2002      	movs	r0, #2
   1b4bc:	e76b      	b.n	1b396 <tfp_format+0x7a>
                ch = *(fmt++);
   1b4be:	9b01      	ldr	r3, [sp, #4]
   1b4c0:	1c5a      	adds	r2, r3, #1
   1b4c2:	9201      	str	r2, [sp, #4]
   1b4c4:	781c      	ldrb	r4, [r3, #0]
                p.hh = 1;
   1b4c6:	f89d 1022 	ldrb.w	r1, [sp, #34]	; 0x22
   1b4ca:	2001      	movs	r0, #1
   1b4cc:	f360 1105 	bfi	r1, r0, #4, #2
   1b4d0:	f88d 1022 	strb.w	r1, [sp, #34]	; 0x22
                if (ch == 'h') {
   1b4d4:	2c68      	cmp	r4, #104	; 0x68
   1b4d6:	d001      	beq.n	1b4dc <tfp_format+0x1c0>
            lng = 0;
   1b4d8:	2000      	movs	r0, #0
   1b4da:	e75c      	b.n	1b396 <tfp_format+0x7a>
                    ch = *(fmt++);
   1b4dc:	4402      	add	r2, r0
   1b4de:	9201      	str	r2, [sp, #4]
   1b4e0:	785c      	ldrb	r4, [r3, #1]
                    p.hh = 2;
   1b4e2:	b2cb      	uxtb	r3, r1
   1b4e4:	2202      	movs	r2, #2
   1b4e6:	f362 1305 	bfi	r3, r2, #4, #2
   1b4ea:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
            lng = 0;
   1b4ee:	2000      	movs	r0, #0
   1b4f0:	e751      	b.n	1b396 <tfp_format+0x7a>
                ch = *(fmt++);
   1b4f2:	9b01      	ldr	r3, [sp, #4]
   1b4f4:	1c5a      	adds	r2, r3, #1
   1b4f6:	9201      	str	r2, [sp, #4]
   1b4f8:	781c      	ldrb	r4, [r3, #0]
   1b4fa:	e74f      	b.n	1b39c <tfp_format+0x80>
            switch (ch) {
   1b4fc:	2c00      	cmp	r4, #0
   1b4fe:	f000 808a 	beq.w	1b616 <tfp_format+0x2fa>
   1b502:	2c25      	cmp	r4, #37	; 0x25
   1b504:	f47f af12 	bne.w	1b32c <tfp_format+0x10>
                /* Output the decimal part. */
                written += putchw(putp, &p);
                break;
#endif
            case '%':
                written += putf(putp, ch);
   1b508:	4621      	mov	r1, r4
   1b50a:	4630      	mov	r0, r6
   1b50c:	f7ff fe2f 	bl	1b16e <putf>
   1b510:	4405      	add	r5, r0
                break;
   1b512:	e70b      	b.n	1b32c <tfp_format+0x10>
                p.base = 10;
   1b514:	230a      	movs	r3, #10
   1b516:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
                ui2a(intarg(lng, 0, &va), &p);
   1b51a:	466a      	mov	r2, sp
   1b51c:	2100      	movs	r1, #0
   1b51e:	f7ff fecb 	bl	1b2b8 <intarg>
   1b522:	aa08      	add	r2, sp, #32
   1b524:	f7ff fd5e 	bl	1afe4 <ui2a>
                written += putchw(putp, &p);
   1b528:	a908      	add	r1, sp, #32
   1b52a:	4630      	mov	r0, r6
   1b52c:	f7ff fe32 	bl	1b194 <putchw>
   1b530:	4405      	add	r5, r0
                break;
   1b532:	e6fb      	b.n	1b32c <tfp_format+0x10>
                p.base = 10;
   1b534:	230a      	movs	r3, #10
   1b536:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
                i2a(intarg(lng, 1, &va), &p);
   1b53a:	466a      	mov	r2, sp
   1b53c:	2101      	movs	r1, #1
   1b53e:	f7ff febb 	bl	1b2b8 <intarg>
   1b542:	aa08      	add	r2, sp, #32
   1b544:	f7ff fdcc 	bl	1b0e0 <i2a>
                written += putchw(putp, &p);
   1b548:	a908      	add	r1, sp, #32
   1b54a:	4630      	mov	r0, r6
   1b54c:	f7ff fe22 	bl	1b194 <putchw>
   1b550:	4405      	add	r5, r0
                break;
   1b552:	e6eb      	b.n	1b32c <tfp_format+0x10>
                p.base = 16;
   1b554:	2310      	movs	r3, #16
   1b556:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
                p.uc = (ch == 'X');
   1b55a:	2c58      	cmp	r4, #88	; 0x58
   1b55c:	bf14      	ite	ne
   1b55e:	2400      	movne	r4, #0
   1b560:	2401      	moveq	r4, #1
   1b562:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
   1b566:	f364 0382 	bfi	r3, r4, #2, #1
   1b56a:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
                ui2a(intarg(lng, 0, &va), &p);
   1b56e:	466a      	mov	r2, sp
   1b570:	2100      	movs	r1, #0
   1b572:	f7ff fea1 	bl	1b2b8 <intarg>
   1b576:	aa08      	add	r2, sp, #32
   1b578:	f7ff fd34 	bl	1afe4 <ui2a>
                written += putchw(putp, &p);
   1b57c:	a908      	add	r1, sp, #32
   1b57e:	4630      	mov	r0, r6
   1b580:	f7ff fe08 	bl	1b194 <putchw>
   1b584:	4405      	add	r5, r0
                break;
   1b586:	e6d1      	b.n	1b32c <tfp_format+0x10>
                p.base = 8;
   1b588:	2308      	movs	r3, #8
   1b58a:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
                ui2a(intarg(lng, 0, &va), &p);
   1b58e:	466a      	mov	r2, sp
   1b590:	2100      	movs	r1, #0
   1b592:	f7ff fe91 	bl	1b2b8 <intarg>
   1b596:	aa08      	add	r2, sp, #32
   1b598:	f7ff fd24 	bl	1afe4 <ui2a>
                written += putchw(putp, &p);
   1b59c:	a908      	add	r1, sp, #32
   1b59e:	4630      	mov	r0, r6
   1b5a0:	f7ff fdf8 	bl	1b194 <putchw>
   1b5a4:	4405      	add	r5, r0
                break;
   1b5a6:	e6c1      	b.n	1b32c <tfp_format+0x10>
                v = va_arg(va, void *);
   1b5a8:	9b00      	ldr	r3, [sp, #0]
   1b5aa:	1d1a      	adds	r2, r3, #4
   1b5ac:	9200      	str	r2, [sp, #0]
   1b5ae:	6818      	ldr	r0, [r3, #0]
                p.base = 16;
   1b5b0:	2310      	movs	r3, #16
   1b5b2:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
                ui2a((uintptr_t)v, &p);
   1b5b6:	aa08      	add	r2, sp, #32
   1b5b8:	2100      	movs	r1, #0
   1b5ba:	f7ff fd13 	bl	1afe4 <ui2a>
                p.width = 2 * sizeof(void*);
   1b5be:	2308      	movs	r3, #8
   1b5c0:	f88d 3020 	strb.w	r3, [sp, #32]
                p.lz = 1;
   1b5c4:	2301      	movs	r3, #1
   1b5c6:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
                written += putf(putp, '0');
   1b5ca:	2130      	movs	r1, #48	; 0x30
   1b5cc:	4630      	mov	r0, r6
   1b5ce:	f7ff fdce 	bl	1b16e <putf>
   1b5d2:	4405      	add	r5, r0
                written += putf(putp, 'x');
   1b5d4:	2178      	movs	r1, #120	; 0x78
   1b5d6:	4630      	mov	r0, r6
   1b5d8:	f7ff fdc9 	bl	1b16e <putf>
   1b5dc:	4405      	add	r5, r0
                written += putchw(putp, &p);
   1b5de:	a908      	add	r1, sp, #32
   1b5e0:	4630      	mov	r0, r6
   1b5e2:	f7ff fdd7 	bl	1b194 <putchw>
   1b5e6:	4405      	add	r5, r0
                break;
   1b5e8:	e6a0      	b.n	1b32c <tfp_format+0x10>
                written += putf(putp, (char)(va_arg(va, int)));
   1b5ea:	9b00      	ldr	r3, [sp, #0]
   1b5ec:	1d1a      	adds	r2, r3, #4
   1b5ee:	9200      	str	r2, [sp, #0]
   1b5f0:	7819      	ldrb	r1, [r3, #0]
   1b5f2:	4630      	mov	r0, r6
   1b5f4:	f7ff fdbb 	bl	1b16e <putf>
   1b5f8:	4405      	add	r5, r0
                break;
   1b5fa:	e697      	b.n	1b32c <tfp_format+0x10>
                p.bf = va_arg(va, char *);
   1b5fc:	9b00      	ldr	r3, [sp, #0]
   1b5fe:	1d1a      	adds	r2, r3, #4
   1b600:	9200      	str	r2, [sp, #0]
   1b602:	681b      	ldr	r3, [r3, #0]
   1b604:	9309      	str	r3, [sp, #36]	; 0x24
                written += putchw(putp, &p);
   1b606:	a908      	add	r1, sp, #32
   1b608:	4630      	mov	r0, r6
   1b60a:	f7ff fdc3 	bl	1b194 <putchw>
   1b60e:	4405      	add	r5, r0
                p.bf = bf;
   1b610:	ab02      	add	r3, sp, #8
   1b612:	9309      	str	r3, [sp, #36]	; 0x24
                break;
   1b614:	e68a      	b.n	1b32c <tfp_format+0x10>
        }
    }
 abort:;
 
 return written;
}
   1b616:	4628      	mov	r0, r5
   1b618:	b00a      	add	sp, #40	; 0x28
   1b61a:	bd70      	pop	{r4, r5, r6, pc}

0001b61c <vfprintf>:

int vfprintf(FILE *f, const char *fmt, va_list va)
{
   1b61c:	b508      	push	{r3, lr}
    return tfp_format(f, fmt, va);
   1b61e:	f7ff fe7d 	bl	1b31c <tfp_format>
}
   1b622:	bd08      	pop	{r3, pc}

0001b624 <fprintf>:

int fprintf(FILE *f, const char *fmt, ...)
{
   1b624:	b40e      	push	{r1, r2, r3}
   1b626:	b500      	push	{lr}
   1b628:	b082      	sub	sp, #8
   1b62a:	aa03      	add	r2, sp, #12
   1b62c:	f852 1b04 	ldr.w	r1, [r2], #4
    va_list va;
    va_start(va, fmt);
   1b630:	9201      	str	r2, [sp, #4]
    int rv = vfprintf(f, fmt, va);
   1b632:	f7ff fff3 	bl	1b61c <vfprintf>
    va_end(va);
    return rv;
}
   1b636:	b002      	add	sp, #8
   1b638:	f85d eb04 	ldr.w	lr, [sp], #4
   1b63c:	b003      	add	sp, #12
   1b63e:	4770      	bx	lr

0001b640 <printf>:

int printf(const char *fmt, ...)
{
   1b640:	b40f      	push	{r0, r1, r2, r3}
   1b642:	b500      	push	{lr}
   1b644:	b083      	sub	sp, #12
   1b646:	aa04      	add	r2, sp, #16
   1b648:	f852 1b04 	ldr.w	r1, [r2], #4
    va_list va;
    va_start(va, fmt);
   1b64c:	9201      	str	r2, [sp, #4]
    int rv = vfprintf(stdout, fmt, va);
   1b64e:	4b04      	ldr	r3, [pc, #16]	; (1b660 <printf+0x20>)
   1b650:	6818      	ldr	r0, [r3, #0]
   1b652:	f7ff ffe3 	bl	1b61c <vfprintf>
    va_end(va);
    return rv;
}
   1b656:	b003      	add	sp, #12
   1b658:	f85d eb04 	ldr.w	lr, [sp], #4
   1b65c:	b004      	add	sp, #16
   1b65e:	4770      	bx	lr
   1b660:	0001be58 	.word	0x0001be58

0001b664 <vprintf>:

#include <stdio.h>
#include <stdarg.h>

int vprintf(const char *format, va_list ap)
{
   1b664:	b508      	push	{r3, lr}
   1b666:	460a      	mov	r2, r1
	return vfprintf(stdout, format, ap);
   1b668:	4601      	mov	r1, r0
   1b66a:	4b02      	ldr	r3, [pc, #8]	; (1b674 <vprintf+0x10>)
   1b66c:	6818      	ldr	r0, [r3, #0]
   1b66e:	f7ff ffd5 	bl	1b61c <vfprintf>
}
   1b672:	bd08      	pop	{r3, pc}
   1b674:	0001be58 	.word	0x0001be58
   1b678:	30636461 	.word	0x30636461
   1b67c:	00000000 	.word	0x00000000
   1b680:	6c6c6548 	.word	0x6c6c6548
   1b684:	6f77206f 	.word	0x6f77206f
   1b688:	21646c72 	.word	0x21646c72
   1b68c:	0000000a 	.word	0x0000000a
   1b690:	75736552 	.word	0x75736552
   1b694:	203a746c 	.word	0x203a746c
   1b698:	000a6425 	.word	0x000a6425

0001b69c <g_AM_HAL_GPIO_DISABLE>:
   1b69c:	00000003                                ....

0001b6a0 <g_ui8Bit76Capabilities>:
   1b6a0:	02800101 80010180 80800101 80808080     ................
   1b6b0:	80808080 80808008 01800180 80808080     ................
   1b6c0:	80808080 01800402 01010401 80808080     ................
   1b6d0:	00000101                                ....

0001b6d4 <g_ui8Inpen>:
   1b6d4:	62272323 108703a1 e1005303 55418151     ##'b.....S..Q.AU
   1b6e4:	4080c405 4140b101 31a03114 1180f100     ...@..@A.1.1....
   1b6f4:	11c12191 304511e5 31300037 40007100     .!....E07.01.q.@
   1b704:	00003130                                01..

0001b708 <g_ui8NCEtable>:
   1b708:	13524232 60221202 21534333 20504030     2BR..."`3CS!0@P 
   1b718:	11514131 ffffffff ffffffff 60514131     1AQ.........1AQ`
   1b728:	00504030 23534333 60524232 30201000     0@P.3CS#2BR`.. 0
   1b738:	61504030 01514131 42221202 60231303     0@Pa1AQ..."B..#`
   1b748:	50201000 41211101 32221202 60331303     .. P..!A.."2..3`
   1b758:	21514131 22524232 03534333 40201000     1AQ!2BR"3CS... @
   1b768:	51211101 02524232 13534333 10504030     ..!Q2BR.3CS.0@P.
   1b778:	60514131 12524232 03534333 40201000     1AQ`2BR.3CS... @
   1b788:	61211101 52221202 33231303 30201000     ..!a.."R..#3.. 0
   1b798:	61514131 02524232 53331303 ffffffff     1AQa2BR...3S....
   1b7a8:	ffffffff 61211101 50201000 61211101     ......!a.. P..!a
   1b7b8:	52221202 13534333 61504030 31211101     .."R3CS.0@Pa..!1
   1b7c8:	32221202 43231303                       .."2..#C

0001b7d0 <g_ui8nCEpins>:
   1b7d0:	02070707 00080802 01020202 01010101     ................
   1b7e0:	01010101 01010101 01010101 01010101     ................
   1b7f0:	01010101 08010101 01010008 01010101     ................
   1b800:	00000101 65737341 40207472 25783020     ....Assert @ 0x%
   1b810:	00000a78 65737341 40207472 25783020     x...Assert @ 0x%
   1b820:	202d2078 253a7325 00000a64 61686e55     x - %s:%d...Unha
   1b830:	656c646e 6e692064 72726574 20747075     ndled interrupt 
   1b840:	646c2528 65202c29 70656378 6e6f6974     (%ld), exception
   1b850:	20707320 30257830 0a786c38 00000000      sp 0x%08lx.....
   1b860:	3a307220 30257830 20786c38 3a317220      r0:0x%08lx  r1:
   1b870:	30257830 20786c38 3a327220 30257830     0x%08lx  r2:0x%0
   1b880:	20786c38 3a337220 30257830 0a786c38     8lx  r3:0x%08lx.
   1b890:	00000000 3a347220 30257830 20786c38     .... r4:0x%08lx 
   1b8a0:	3a357220 30257830 20786c38 3a367220      r5:0x%08lx  r6:
   1b8b0:	30257830 20786c38 3a377220 30257830     0x%08lx  r7:0x%0
   1b8c0:	0a786c38 00000000 3a387220 30257830     8lx..... r8:0x%0
   1b8d0:	20786c38 3a397220 30257830 20786c38     8lx  r9:0x%08lx 
   1b8e0:	3a303172 30257830 20786c38 3a313172     r10:0x%08lx r11:
   1b8f0:	30257830 0a786c38 00000000 3a323172     0x%08lx.....r12:
   1b900:	30257830 20786c38 3a726c20 30257830     0x%08lx  lr:0x%0
   1b910:	20786c38 3a637020 30257830 20786c38     8lx  pc:0x%08lx 
   1b920:	3a727370 30257830 0a786c38 00000000     psr:0x%08lx.....
   1b930:	52534349 2578303a 786c3830 53464820     ICSR:0x%08lx HFS
   1b940:	78303a52 6c383025 46432078 303a5253     R:0x%08lx CFSR:0
   1b950:	38302578 000a786c 52414642 2578303a     x%08lx..BFAR:0x%
   1b960:	786c3830 464d4d20 303a5241 38302578     08lx MMFAR:0x%08
   1b970:	000a786c 656c6469 00000000 6e69616d     lx..idle....main
   1b980:	00000000 7379736d 0000315f 6c363025     ....msys_1..%06l
   1b990:	00002075 74726175 00000030 3d73745b     u ..uart0...[ts=
   1b9a0:	756c6c25 202c7375 3d646f6d 6c207525     %lluus, mod=%u l
   1b9b0:	6c657665 2075253d 00000000 303d6869     evel=%u ....ih=0
   1b9c0:	25782578 25782578 00000078 0000005d     x%x%x%x%x...]...
   1b9d0:	736e6f63 00656c6f                       console.

0001b9d8 <log_console_handler>:
   1b9d8:	00000000 00016c11 00000000 00016ced     .....l.......l..
   1b9e8:	00016cad 00000000 00000000 00016c15     .l...........l..
   1b9f8:	00000000 00016c19 00000000 6c646f6d     .....l......modl
   1ba08:	6d5f676f 69707061 705f676e 006c6f6f     og_mapping_pool.

0001ba18 <sysflash_map_dflt>:
   1ba18:	00000000 000c0000 00008000 00000001     ................
   1ba28:	00014000 00038000 00000002 0004c000     .@..............
   1ba38:	00038000 00000003 00084000 00002000     .........@... ..
   1ba48:	00000010 00086000 00004000 00000011     .....`...@......
   1ba58:	0008a000 00004000 68323025 00007868     .....@..%02hhx..
   1ba68:	00006325 0063255c 3025755c 5c586c34     %c..\%c.\u%04lX\
   1ba78:	34302575 0000586c 3025755c 00586c34     u%04lX..\u%04lX.
   1ba88:	0000007b 0000005b 0000007d 736c6166     {...[...}...fals
   1ba98:	00000065 65757274 00000000 0000205f     e...true...._ ..
   1baa8:	756c6c25 00000000 6c6c252d 00000075     %llu....-%llu...
   1bab8:	3438312d 34373634 33373034 35393037     -184467440737095
   1bac8:	31363135 00000036 00002768 00000027     51616...h'..'...
   1bad8:	00000022 756c6c25 00000028 00000029     "...%llu(...)...
   1bae8:	706d6973 2528656c 29756868 00000000     simple(%hhu)....
   1baf8:	6c6c756e 00000000 65646e75 656e6966     null....undefine
   1bb08:	00000064 61766e69 0064696c 0000202c     d...invalid., ..
   1bb18:	00007325 0000203a                       %s..: ..

0001bb20 <hal_bsp_i2c0m_cfg>:
   1bb20:	00000605                                ....

0001bb24 <hal_bsp_spi1m_cfg>:
   1bb24:	0e090a08                                ....

0001bb28 <os_bsp_uart0_cfg>:
   1bb28:	26251716                                ..%&

0001bb2c <apollo3_adc_funcs>:
   1bb2c:	000183f9 000182fd 00018315 00018279     ............y...
   1bb3c:	000181fd 000181c5 00018179              ........y...

0001bb48 <g_ui32TMRAddrTbl>:
   1bb48:	40008000 40008020 40008040 40008060     ...@ ..@@..@`..@
   1bb58:	40008080 400080a0 400080c0 400080e0     ...@...@...@...@

0001bb68 <g_ui8TmrClkSrcMask>:
   1bb68:	01030f0f 00000101 00000000 00000000     ................
   1bb78:	00000000 0f0f0f0f 0f0f0f0f 0000000f     ................

0001bb88 <am_hal_pwrctrl_peripheral_control>:
	...
   1bb94:	00000001 00000004 00000004 00000002     ................
   1bba4:	00000008 00000008 00000004 00000008     ................
   1bbb4:	00000008 00000008 00000008 00000008     ................
   1bbc4:	00000010 00000010 00000010 00000020     ............ ...
   1bbd4:	00000010 00000010 00000040 00000010     ........@.......
   1bbe4:	00000010 00000080 00000004 00000004     ................
   1bbf4:	00000100 00000004 00000004 00000200     ................
   1bc04:	00000020 00000020 00000400 00000004      ... ...........
   1bc14:	00000004 00000800 00000040 00000040     ........@...@...
   1bc24:	00001000 00000080 00000080 00002000     ............. ..
   1bc34:	00000100 00000100                       ........

0001bc3c <apollo3_flash_dev>:
   1bc3c:	0001bc54 00000000 00100000 00000080     T...............
   1bc4c:	00000001 000000ff                       ........

0001bc54 <apollo3_flash_funcs>:
   1bc54:	00019399 000192ed 00019289 00019275     ............u...
   1bc64:	00000000 00019283 00000000              ............

0001bc70 <apollo3_timer_tbl_hfrc>:
   1bc70:	00002ee0 0000000a 0000b798 00000008     ................
   1bc80:	0002dc6c 00000006 002dc6c0 00000004     l.........-.....
   1bc90:	00b71b00 00000002 00000000 00000000     ................

0001bca0 <apollo3_timer_tbl_lfrc>:
   1bca0:	00000001 00000018 00000020 00000016     ........ .......
   1bcb0:	00000200 00000014 00000400 0000001a     ................
	...

0001bcc8 <apollo3_timer_tbl_xt>:
   1bcc8:	00000100 00000012 00000800 00000010     ................
   1bcd8:	00004000 0000000e 00008000 0000000c     .@..............
	...

0001bcf0 <g_sUartConfig>:
   1bcf0:	0001c200 00000060 00000000 00000000     ....`...........
   1bd00:	00000000 00000012 10002734 00000100     ........4'......
   1bd10:	10002730 00000002                       0'......

0001bd18 <gAmHalCmdQReg>:
   1bd18:	50004294 50004298 500042ac 500042b0     .B.P.B.P.B.P.B.P
   1bd28:	500042a8 00008000 5000429c 00000001     .B.P.....B.P....
   1bd38:	00000004 00000002 50005294 50005298     .........R.P.R.P
   1bd48:	500052ac 500052b0 500052a8 00008000     .R.P.R.P.R.P....
   1bd58:	5000529c 00000001 00000004 00000002     .R.P............
   1bd68:	50006294 50006298 500062ac 500062b0     .b.P.b.P.b.P.b.P
   1bd78:	500062a8 00008000 5000629c 00000001     .b.P.....b.P....
   1bd88:	00000004 00000002 50007294 50007298     .........r.P.r.P
   1bd98:	500072ac 500072b0 500072a8 00008000     .r.P.r.P.r.P....
   1bda8:	5000729c 00000001 00000004 00000002     .r.P............
   1bdb8:	50008294 50008298 500082ac 500082b0     ...P...P...P...P
   1bdc8:	500082a8 00008000 5000829c 00000001     ...P.......P....
   1bdd8:	00000004 00000002 50009294 50009298     ...........P...P
   1bde8:	500092ac 500092b0 500092a8 00008000     ...P...P...P....
   1bdf8:	5000929c 00000001 00000004 00000002     ...P............
   1be08:	500142a0 500142a8 500142c0 500142c4     .B.P.B.P.B.P.B.P
   1be18:	500142b8 00004000 500142ac 00000001     .B.P.@...B.P....
   1be28:	00000004 00000008 5000c248 5000c24c     ........H..PL..P
   1be38:	5000c260 5000c264 5000c25c 00008000     `..Pd..P\..P....
   1be48:	5000c250 00000001 00000004 00000002     P..P............

0001be58 <stdout>:
   1be58:	100001cc                                ....

/Users/tianzeng/Documents/workspace/playground/bin/targets/my_blinky/app/apps/blinky/blinky.elf:     file format elf32-littlearm

arm-none-eabi-objdump: section '.rodata' mentioned in a -j option, but not found in any input file
   text	   data	    bss	    dec	    hex	filename
  32340	    216	  23988	  56544	   dce0	/Users/tianzeng/Documents/workspace/playground/bin/targets/my_blinky/app/apps/blinky/blinky.elf
