

================================================================
== Vitis HLS Report for 'lshiftWordByOctet_512_2_s'
================================================================
* Date:           Tue Jul 19 06:12:37 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.305 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.30>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer5, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer5, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer5, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer5, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln564 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:564]   --->   Operation 11 'specpipeline' 'specpipeline_ln564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ls_writeRemainder_2_load = load i1 %ls_writeRemainder_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:578]   --->   Operation 12 'load' 'ls_writeRemainder_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512 %prevWord_data_V_1"   --->   Operation 13 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_51 = load i64 %prevWord_keep_V_4"   --->   Operation 14 'load' 'p_Val2_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln578 = br i1 %ls_writeRemainder_2_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:578]   --->   Operation 15 'br' 'br_ln578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rxEng_dataBuffer4, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 16 'nbreadreq' 'tmp_i' <Predicate = (!ls_writeRemainder_2_load)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%br_ln589 = br i1 %tmp_i, void %._crit_edge1.i, void %_ifconv" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:589]   --->   Operation 17 'br' 'br_ln589' <Predicate = (!ls_writeRemainder_2_load)> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (1.16ns)   --->   "%rxEng_dataBuffer4_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer4" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'read' 'rxEng_dataBuffer4_read' <Predicate = (!ls_writeRemainder_2_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i1024 %rxEng_dataBuffer4_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'trunc' 'currWord_data_V' <Predicate = (!ls_writeRemainder_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%currWord_keep_V = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %rxEng_dataBuffer4_read, i32 512, i32 575" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'partselect' 'currWord_keep_V' <Predicate = (!ls_writeRemainder_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rxEng_dataBuffer4_read, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'bitselect' 'currWord_last_V' <Predicate = (!ls_writeRemainder_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i1024 %rxEng_dataBuffer4_read"   --->   Operation 22 'trunc' 'trunc_ln674' <Predicate = (!ls_writeRemainder_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_563_i = partselect i52 @_ssdm_op_PartSelect.i52.i1024.i32.i32, i1024 %rxEng_dataBuffer4_read, i32 512, i32 563"   --->   Operation 23 'partselect' 'p_Result_563_i' <Predicate = (!ls_writeRemainder_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_564_i = partselect i12 @_ssdm_op_PartSelect.i12.i1024.i32.i32, i1024 %rxEng_dataBuffer4_read, i32 564, i32 575"   --->   Operation 24 'partselect' 'p_Result_564_i' <Predicate = (!ls_writeRemainder_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.62ns)   --->   "%sendWord_last_V = icmp_eq  i12 %p_Result_564_i, i12 0"   --->   Operation 25 'icmp' 'sendWord_last_V' <Predicate = (!ls_writeRemainder_2_load & tmp_i)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_567_i = partselect i96 @_ssdm_op_PartSelect.i96.i512.i32.i32, i512 %p_Val2_s, i32 416, i32 511"   --->   Operation 26 'partselect' 'p_Result_567_i' <Predicate = (!ls_writeRemainder_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_569_i = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %p_Val2_51, i32 52, i32 63"   --->   Operation 27 'partselect' 'p_Result_569_i' <Predicate = (!ls_writeRemainder_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln621 = store i512 %currWord_data_V, i512 %prevWord_data_V_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:621]   --->   Operation 28 'store' 'store_ln621' <Predicate = (!ls_writeRemainder_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln621 = store i64 %currWord_keep_V, i64 %prevWord_keep_V_4" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:621]   --->   Operation 29 'store' 'store_ln621' <Predicate = (!ls_writeRemainder_2_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln623 = br i1 %currWord_last_V, void %._crit_edge1.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:623]   --->   Operation 30 'br' 'br_ln623' <Predicate = (!ls_writeRemainder_2_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.12ns)   --->   "%xor_ln752 = xor i1 %sendWord_last_V, i1 1"   --->   Operation 31 'xor' 'xor_ln752' <Predicate = (!ls_writeRemainder_2_load & tmp_i & currWord_last_V)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln626 = store i1 %xor_ln752, i1 %ls_writeRemainder_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:626]   --->   Operation 32 'store' 'store_ln626' <Predicate = (!ls_writeRemainder_2_load & tmp_i & currWord_last_V)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln627 = br void %._crit_edge1.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:627]   --->   Operation 33 'br' 'br_ln627' <Predicate = (!ls_writeRemainder_2_load & tmp_i & currWord_last_V)> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i96 @_ssdm_op_PartSelect.i96.i512.i32.i32, i512 %p_Val2_s, i32 416, i32 511"   --->   Operation 34 'partselect' 'p_Result_i' <Predicate = (ls_writeRemainder_2_load)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_i_281 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %p_Val2_51, i32 52, i32 63"   --->   Operation 35 'partselect' 'p_Result_i_281' <Predicate = (ls_writeRemainder_2_load)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln587 = store i1 0, i1 %ls_writeRemainder_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:587]   --->   Operation 36 'store' 'store_ln587' <Predicate = (ls_writeRemainder_2_load)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%br_ln588 = br void %._crit_edge1.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:588]   --->   Operation 37 'br' 'br_ln588' <Predicate = (ls_writeRemainder_2_load)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.74>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ls_firstWord_2_load = load i1 %ls_firstWord_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:600]   --->   Operation 38 'load' 'ls_firstWord_2_load' <Predicate = (!ls_writeRemainder_2_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i416.i96, i416 %trunc_ln674, i96 0"   --->   Operation 39 'bitconcatenate' 'p_Result_s' <Predicate = (!ls_writeRemainder_2_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_210 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 %p_Result_563_i, i12 4095"   --->   Operation 40 'bitconcatenate' 'p_Result_210' <Predicate = (!ls_writeRemainder_2_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_211 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i416.i96, i416 %trunc_ln674, i96 %p_Result_567_i"   --->   Operation 41 'bitconcatenate' 'p_Result_211' <Predicate = (!ls_writeRemainder_2_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_212 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 %p_Result_563_i, i12 %p_Result_569_i"   --->   Operation 42 'bitconcatenate' 'p_Result_212' <Predicate = (!ls_writeRemainder_2_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.57ns)   --->   "%sendWord_data_V_15 = select i1 %ls_firstWord_2_load, i512 %p_Result_s, i512 %p_Result_211" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:600]   --->   Operation 43 'select' 'sendWord_data_V_15' <Predicate = (!ls_writeRemainder_2_load & tmp_i)> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.41ns)   --->   "%select_ln600 = select i1 %ls_firstWord_2_load, i64 %p_Result_210, i64 %p_Result_212" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:600]   --->   Operation 44 'select' 'select_ln600' <Predicate = (!ls_writeRemainder_2_load & tmp_i)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_02 = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i447.i1.i64.i512, i447 0, i1 %sendWord_last_V, i64 %select_ln600, i512 %sendWord_data_V_15" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 45 'bitconcatenate' 'p_02' <Predicate = (!ls_writeRemainder_2_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer5, i1024 %p_02" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 46 'write' 'write_ln174' <Predicate = (!ls_writeRemainder_2_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i53.i12.i416.i96, i53 4503599627370496, i12 %p_Result_i_281, i416 0, i96 %p_Result_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 47 'bitconcatenate' 'or_ln' <Predicate = (ls_writeRemainder_2_load)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i577 %or_ln" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'zext' 'zext_ln174' <Predicate = (ls_writeRemainder_2_load)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer5, i1024 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 49 'write' 'write_ln174' <Predicate = (ls_writeRemainder_2_load)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ls_firstWord_2_flag_0_i = phi i1 0, void, i1 1, void, i1 1, void %_ifconv, i1 0, void"   --->   Operation 50 'phi' 'ls_firstWord_2_flag_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ls_firstWord_2_new_0_i = phi i1 0, void, i1 1, void, i1 0, void %_ifconv, i1 0, void"   --->   Operation 51 'phi' 'ls_firstWord_2_new_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %ls_firstWord_2_flag_0_i, void %lshiftWordByOctet<512, 2>.exit, void %mergeST.i"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln622 = store i1 %ls_firstWord_2_new_0_i, i1 %ls_firstWord_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:622]   --->   Operation 53 'store' 'store_ln622' <Predicate = (ls_firstWord_2_flag_0_i)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %lshiftWordByOctet<512, 2>.exit"   --->   Operation 54 'br' 'br_ln0' <Predicate = (ls_firstWord_2_flag_0_i)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 2.31ns
The critical path consists of the following:
	fifo read on port 'rxEng_dataBuffer4' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [29]  (1.17 ns)
	'icmp' operation ('sendWord.last.V') [37]  (0.629 ns)
	'xor' operation ('xor_ln752') [52]  (0.122 ns)
	'store' operation ('store_ln626', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:626) of variable 'xor_ln752' on static variable 'ls_writeRemainder_2' [53]  (0.387 ns)

 <State 2>: 1.75ns
The critical path consists of the following:
	'load' operation ('ls_firstWord_2_load', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:600) on static variable 'ls_firstWord_2' [33]  (0 ns)
	'select' operation ('sendWord.data.V', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_engine/../../axi_utils.hpp:600) [44]  (0.578 ns)
	fifo write on port 'rxEng_dataBuffer5' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [47]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
