# compile vhdl design source files
vhdl xil_defaultlib  "../../../Lab2.srcs/sources_1/new/D_trigger.vhd"
vhdl xil_defaultlib  "../../../Lab2.srcs/sources_1/new/SyncCountUD.vhd"
vhdl xil_defaultlib  "../../../Lab2.srcs/sim_1/new/TestModule.vhd"

# Do not sort compile order
nosort
