<paper id="1595006413"><title>Symbolic Techniques for Parametric Reasoning about Counter and Clock Systems</title><year>2000</year><authors><author org="Centre Equation" id="2152614272">Aurore Annichini</author><author org="Centre Equation" id="1979734744">Eugene Asarin</author><author org="University of Paris" id="2283651526">Ahmed Bouajjani</author></authors><n_citation>92</n_citation><doc_type>Conference</doc_type><references><reference>1482233117</reference><reference>1503762954</reference><reference>1513444661</reference><reference>1532358383</reference><reference>1550288578</reference><reference>1571284404</reference><reference>1585404558</reference><reference>1593284044</reference><reference>1637976039</reference><reference>1751719170</reference><reference>1777025722</reference><reference>1805265119</reference><reference>1874725288</reference><reference>1930661832</reference><reference>1965765860</reference><reference>1986264093</reference><reference>1995151557</reference><reference>2025782239</reference><reference>2099184861</reference><reference>2101508170</reference><reference>2116391427</reference><reference>2124563781</reference><reference>2132661148</reference><reference>2136545402</reference><reference>2167668895</reference><reference>2290972968</reference></references><venue id="1162450063" type="C">Computer Aided Verification</venue><doi>10.1007/10722167_32</doi><keywords><keyword weight="0.48487">Retransmission</keyword><keyword weight="0.46119">Computer science</keyword><keyword weight="0.4969">Automaton</keyword><keyword weight="0.47957">Algorithm</keyword><keyword weight="0.47356">Theoretical computer science</keyword><keyword weight="0.5069">Finite-state machine</keyword><keyword weight="0.50428">Reachability</keyword><keyword weight="0.56545">Parametric statistics</keyword><keyword weight="0.48819">Bounded function</keyword><keyword weight="0.50112">Formal verification</keyword><keyword weight="0.4762">Speedup</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>We address the problem of automatic analysis of parametric counter and clock automata. We propose a semi-algorithmic approach based on using (1) expressive symbolic representation structures called Parametric DBMâ€™s, and (2) accurate extrapolation techniques allowing to speed up the reachability analysis and help its termination. The techniques we propose consist in guessing automatically the effect of iterating a control loop an arbitray number of times, and in checking that this guess is exact. Our approach can deal uniformly with systems that generate linear or nonlinear sets of configurations. We have implemented our techniques and experimented them on nontrivial examples such as a parametric timed version of the Bounded Retransmission Protocol.</abstract></paper>