// Seed: 1356491567
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output logic id_3,
    input id_4,
    inout id_5,
    input id_6,
    input logic id_7,
    output id_8,
    output id_9,
    input id_10,
    output id_11,
    output id_12,
    output id_13,
    input id_14,
    input logic id_15,
    output id_16,
    input logic id_17
);
  assign id_12 = -id_1;
  type_23(
      id_2, 1'b0, id_1
  );
  logic id_18 = id_14;
endmodule
