Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Nov 01 15:11:52 2016
| Host         : XSHZHEHENGT30 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file OSC_top_control_sets_placed.rpt
| Design       : OSC_top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    33 |
| Unused register locations in slices containing registers |    89 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             124 |           48 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              47 |           13 |
| Yes          | No                    | No                     |              54 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              46 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+---------------------------------------------+---------------------------------------+------------------+----------------+
|              Clock Signal              |                Enable Signal                |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------------------------------+---------------------------------------------+---------------------------------------+------------------+----------------+
|  nolabel_line172/DCLK                  |                                             |                                       |                1 |              1 |
|  nolabel_line172/u_debounce/inst/cclk  |                                             |                                       |                1 |              3 |
|  nolabel_line172/u_debounce/inst/o     |                                             |                                       |                1 |              3 |
|  u_xadc/inst/aux_out_6[15]             |                                             | u_CalFre/p_0_in                       |                1 |              4 |
|  u_xadc/inst/aux_out_6[15]             | u_CalFre/b1[3]_i_1_n_0                      | u_CalFre/p_0_in                       |                1 |              4 |
|  u_xadc/inst/aux_out_6[15]             | u_CalFre/b2[3]_i_1_n_0                      | u_CalFre/p_0_in                       |                2 |              4 |
|  u_xadc/inst/aux_out_6[15]             | u_CalFre/b3[3]_i_1_n_0                      | u_CalFre/p_0_in                       |                2 |              4 |
|  u_xadc/inst/aux_out_6[15]             | u_CalFre/b4[3]_i_1_n_0                      | u_CalFre/p_0_in                       |                1 |              4 |
|  u_xadc/inst/aux_out_6[15]             | u_CalFre/b5[3]_i_1_n_0                      | u_CalFre/p_0_in                       |                1 |              4 |
|  nolabel_line172/u_clock/inst/clk_out1 | u_xadc/inst/FSM_sequential_state[4]_i_1_n_0 |                                       |                3 |              5 |
|  nolabel_line172/u_clock/inst/clk_out1 | u_xadc/inst/daddr[6]_i_1_n_0                |                                       |                2 |              5 |
|  nolabel_line172/u_clock/inst/clk_out1 |                                             |                                       |                4 |              6 |
|  nolabel_line172/u_clock/inst/clk_out1 |                                             | nolabel_line172/u_debounce/inst/clear |                2 |              6 |
|  nolabel_line172/u_clock/inst/clk_out1 | u_xadc/inst/MEASURED_AUX2[15]_i_1_n_0       |                                       |                1 |              8 |
|  clk_AD_BUFG                           | u_ram/max_reg0_in                           | u_ram/max_reg[7]_i_1_n_0              |                2 |              8 |
|  clk_AD_BUFG                           | u_ram/min_reg[7]_i_1_n_0                    | u_ram/max_reg[7]_i_1_n_0              |                2 |              8 |
|  nolabel_line172/u_clock/inst/clk_out4 | u_vga/inst/line_cnt                         |                                       |                6 |             10 |
|  nolabel_line172/u_clock/inst/clk_out1 | u_xadc/inst/di_drp                          |                                       |                2 |             10 |
|  nolabel_line172/DCLK                  |                                             | nolabel_line172/clear                 |                3 |             10 |
|  clk_AD_BUFG                           | u_ram/p_0_in                                | u_tri/SR[0]                           |                2 |             10 |
|  nolabel_line172/u_clock/inst/clk_out4 |                                             |                                       |                5 |             13 |
|  u_ram/E[0]                            |                                             |                                       |                4 |             14 |
|  u_ram/red[2][0]                       |                                             |                                       |                8 |             14 |
|  u_ram/red[2]_1[0]                     |                                             |                                       |                7 |             14 |
|  clk_AD_BUFG                           | u_ram/max_reg[7]_i_1_n_0                    |                                       |                3 |             16 |
| ~u_CalFre/clk05Hz                      |                                             |                                       |                7 |             24 |
|  nolabel_line172/u_clock/inst/clk_out1 |                                             | u_CalFre/clear                        |                7 |             27 |
|  clk_AD_BUFG                           |                                             |                                       |               10 |             32 |
|  clk_AD_BUFG                           | u_ram/WaveFormRam_reg_0_127_0_0_i_1_n_0     |                                       |                8 |             32 |
|  clk_AD_BUFG                           | u_ram/WaveFormRam_reg_128_255_0_0_i_1_n_0   |                                       |                8 |             32 |
|  clk_AD_BUFG                           | u_ram/WaveFormRam_reg_256_383_0_0_i_1_n_0   |                                       |                8 |             32 |
|  clk_AD_BUFG                           | u_ram/WaveFormRam_reg_384_511_0_0_i_1_n_0   |                                       |                8 |             32 |
|  clk_AD_BUFG                           | u_ram/WaveFormRam_reg_512_639_0_0_i_1_n_0   |                                       |                8 |             32 |
+----------------------------------------+---------------------------------------------+---------------------------------------+------------------+----------------+


