

================================================================
== Vitis HLS Report for 'v_hcresampler_core_Pipeline_VITIS_LOOP_724_2'
================================================================
* Date:           Mon Aug 29 12:25:38 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.698 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        6|    32772|  33.750 ns|  0.184 ms|    6|  32772|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_724_2  |        4|    32770|         5|          1|          1|  1 ~ 32767|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    244|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    221|    -|
|Register         |        -|    -|     357|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     357|    561|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1541_2_fu_639_p2            |         +|   0|  0|   9|           9|           1|
    |add_ln1541_fu_611_p2              |         +|   0|  0|   9|           9|           1|
    |ret_V_1_fu_645_p2                 |         +|   0|  0|   9|           9|           9|
    |ret_V_fu_617_p2                   |         +|   0|  0|   9|           9|           9|
    |x_2_fu_273_p2                     |         +|   0|  0|  12|          12|           1|
    |out_x_fu_279_p2                   |         -|   0|  0|  14|          13|          13|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4  |       and|   0|  0|   2|           1|           1|
    |ap_condition_590                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op125_write_state5   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op54_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op96_write_state3    |       and|   0|  0|   2|           1|           1|
    |cmp150_i_fu_295_p2                |      icmp|   0|  0|  12|          12|           1|
    |icmp_ln724_fu_267_p2              |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln732_fu_289_p2              |      icmp|   0|  0|  12|          12|          12|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |lhs_1_fu_495_p3                   |    select|   0|  0|   8|           1|           8|
    |lhs_fu_502_p3                     |    select|   0|  0|   8|           1|           8|
    |rhs_1_fu_509_p3                   |    select|   0|  0|   8|           1|           8|
    |rhs_fu_516_p3                     |    select|   0|  0|   8|           1|           8|
    |select_ln688_1_fu_675_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln688_fu_670_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln746_1_fu_353_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln746_fu_346_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln792_1_fu_446_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln792_2_fu_453_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln792_3_fu_460_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln792_4_fu_467_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln792_5_fu_474_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln792_fu_439_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln814_1_fu_488_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln814_fu_481_p3            |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 244|         122|         197|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3       |   9|          2|    1|          2|
    |ap_sig_allocacmp_x_1          |   9|          2|   12|         24|
    |p_0_0_0_0_0516_21072_i_out_o  |   9|          2|    8|         16|
    |p_0_0_0_0_05241021_i_out_o    |   9|          2|    8|         16|
    |p_0_0_0_0_0_21075_i_out_o     |   9|          2|    8|         16|
    |p_0_1_0_0_01023_i_out_o       |   9|          2|    8|         16|
    |p_0_1_0_0_01031_i_out_o       |   9|          2|    8|         16|
    |p_0_1_0_0_01035_i_out_o       |   9|          2|    8|         16|
    |p_0_2_0_0_01025_i_out_o       |   9|          2|    8|         16|
    |p_out1_o                      |   9|          2|    8|         16|
    |p_out2_o                      |   9|          2|    8|         16|
    |p_out3_o                      |   9|          2|    8|         16|
    |p_out_o                       |   9|          2|    8|         16|
    |pixbuf_y_val_V_1_fu_124       |   9|          2|    8|         16|
    |pixbuf_y_val_V_21_out_o       |   9|          2|    8|         16|
    |pixbuf_y_val_V_2_fu_128       |   9|          2|    8|         16|
    |pixbuf_y_val_V_3_fu_132       |   9|          2|    8|         16|
    |pixbuf_y_val_V_4_fu_136       |   9|          2|    8|         16|
    |pixbuf_y_val_V_5_fu_140       |   9|          2|    8|         16|
    |stream_in_blk_n               |   9|          2|    1|          2|
    |stream_in_hresampled_blk_n    |   9|          2|    1|          2|
    |stream_in_hresampled_din      |  14|          3|   24|         72|
    |x_fu_120                      |   9|          2|   12|         24|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 221|         49|  188|        400|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |cmp150_i_reg_782                    |   1|   0|    1|          0|
    |cmp150_i_reg_782_pp0_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln724_reg_768                  |   1|   0|    1|          0|
    |icmp_ln732_reg_778                  |   1|   0|    1|          0|
    |lhs_1_reg_812                       |   8|   0|    8|          0|
    |lhs_reg_817                         |   8|   0|    8|          0|
    |odd_col_reg_772                     |   1|   0|    1|          0|
    |pixbuf_y_val_V_1_fu_124             |   8|   0|    8|          0|
    |pixbuf_y_val_V_21_out_load_reg_844  |   8|   0|    8|          0|
    |pixbuf_y_val_V_2_fu_128             |   8|   0|    8|          0|
    |pixbuf_y_val_V_3_fu_132             |   8|   0|    8|          0|
    |pixbuf_y_val_V_4_fu_136             |   8|   0|    8|          0|
    |pixbuf_y_val_V_5_fu_140             |   8|   0|    8|          0|
    |pixbuf_y_val_V_6_reg_796            |   8|   0|    8|          0|
    |pixbuf_y_val_V_7_reg_802            |   8|   0|    8|          0|
    |pixbuf_y_val_V_8_reg_807            |   8|   0|    8|          0|
    |rhs_1_reg_822                       |   8|   0|    8|          0|
    |rhs_1_reg_822_pp0_iter3_reg         |   8|   0|    8|          0|
    |rhs_reg_828                         |   8|   0|    8|          0|
    |rhs_reg_828_pp0_iter3_reg           |   8|   0|    8|          0|
    |tmp_reg_792                         |   1|   0|    1|          0|
    |trunc_ln232_1_reg_839               |   8|   0|    8|          0|
    |trunc_ln2_reg_834                   |   8|   0|    8|          0|
    |trunc_ln724_reg_756                 |   1|   0|    1|          0|
    |trunc_ln724_reg_756_pp0_iter1_reg   |   1|   0|    1|          0|
    |x_fu_120                            |  12|   0|   12|          0|
    |icmp_ln724_reg_768                  |  64|  32|    1|          0|
    |odd_col_reg_772                     |  64|  32|    1|          0|
    |tmp_reg_792                         |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 357|  96|  168|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  v_hcresampler_core_Pipeline_VITIS_LOOP_724_2|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  v_hcresampler_core_Pipeline_VITIS_LOOP_724_2|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  v_hcresampler_core_Pipeline_VITIS_LOOP_724_2|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  v_hcresampler_core_Pipeline_VITIS_LOOP_724_2|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  v_hcresampler_core_Pipeline_VITIS_LOOP_724_2|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  v_hcresampler_core_Pipeline_VITIS_LOOP_724_2|  return value|
|stream_in_dout                       |   in|   24|     ap_fifo|                                     stream_in|       pointer|
|stream_in_num_data_valid             |   in|    5|     ap_fifo|                                     stream_in|       pointer|
|stream_in_fifo_cap                   |   in|    5|     ap_fifo|                                     stream_in|       pointer|
|stream_in_empty_n                    |   in|    1|     ap_fifo|                                     stream_in|       pointer|
|stream_in_read                       |  out|    1|     ap_fifo|                                     stream_in|       pointer|
|stream_in_hresampled_din             |  out|   24|     ap_fifo|                          stream_in_hresampled|       pointer|
|stream_in_hresampled_num_data_valid  |   in|    5|     ap_fifo|                          stream_in_hresampled|       pointer|
|stream_in_hresampled_fifo_cap        |   in|    5|     ap_fifo|                          stream_in_hresampled|       pointer|
|stream_in_hresampled_full_n          |   in|    1|     ap_fifo|                          stream_in_hresampled|       pointer|
|stream_in_hresampled_write           |  out|    1|     ap_fifo|                          stream_in_hresampled|       pointer|
|pixbuf_y_val_V_19                    |   in|    8|     ap_none|                             pixbuf_y_val_V_19|        scalar|
|pixbuf_y_val_V_18                    |   in|    8|     ap_none|                             pixbuf_y_val_V_18|        scalar|
|pixbuf_y_val_V_17                    |   in|    8|     ap_none|                             pixbuf_y_val_V_17|        scalar|
|pixbuf_y_val_V                       |   in|    8|     ap_none|                                pixbuf_y_val_V|        scalar|
|p_0_0_0_0_05241026_lcssa1052_i       |   in|    8|     ap_none|                p_0_0_0_0_05241026_lcssa1052_i|        scalar|
|loopWidth                            |   in|   12|     ap_none|                                     loopWidth|        scalar|
|select_ln685                         |   in|    3|     ap_none|                                  select_ln685|        scalar|
|zext_ln720                           |   in|   11|     ap_none|                                    zext_ln720|        scalar|
|p_read                               |   in|    1|     ap_none|                                        p_read|        scalar|
|pixbuf_y_val_V_24_out                |  out|    8|      ap_vld|                         pixbuf_y_val_V_24_out|       pointer|
|pixbuf_y_val_V_24_out_ap_vld         |  out|    1|      ap_vld|                         pixbuf_y_val_V_24_out|       pointer|
|pixbuf_y_val_V_23_out                |  out|    8|      ap_vld|                         pixbuf_y_val_V_23_out|       pointer|
|pixbuf_y_val_V_23_out_ap_vld         |  out|    1|      ap_vld|                         pixbuf_y_val_V_23_out|       pointer|
|pixbuf_y_val_V_22_out                |  out|    8|      ap_vld|                         pixbuf_y_val_V_22_out|       pointer|
|pixbuf_y_val_V_22_out_ap_vld         |  out|    1|      ap_vld|                         pixbuf_y_val_V_22_out|       pointer|
|pixbuf_y_val_V_21_out_i              |   in|    8|     ap_ovld|                         pixbuf_y_val_V_21_out|       pointer|
|pixbuf_y_val_V_21_out_o              |  out|    8|     ap_ovld|                         pixbuf_y_val_V_21_out|       pointer|
|pixbuf_y_val_V_21_out_o_ap_vld       |  out|    1|     ap_ovld|                         pixbuf_y_val_V_21_out|       pointer|
|pixbuf_y_val_V_20_out                |  out|    8|      ap_vld|                         pixbuf_y_val_V_20_out|       pointer|
|pixbuf_y_val_V_20_out_ap_vld         |  out|    1|      ap_vld|                         pixbuf_y_val_V_20_out|       pointer|
|p_0_0_0_0_0_21075_i_out_i            |   in|    8|     ap_ovld|                       p_0_0_0_0_0_21075_i_out|       pointer|
|p_0_0_0_0_0_21075_i_out_o            |  out|    8|     ap_ovld|                       p_0_0_0_0_0_21075_i_out|       pointer|
|p_0_0_0_0_0_21075_i_out_o_ap_vld     |  out|    1|     ap_ovld|                       p_0_0_0_0_0_21075_i_out|       pointer|
|p_0_0_0_0_0516_21072_i_out_i         |   in|    8|     ap_ovld|                    p_0_0_0_0_0516_21072_i_out|       pointer|
|p_0_0_0_0_0516_21072_i_out_o         |  out|    8|     ap_ovld|                    p_0_0_0_0_0516_21072_i_out|       pointer|
|p_0_0_0_0_0516_21072_i_out_o_ap_vld  |  out|    1|     ap_ovld|                    p_0_0_0_0_0516_21072_i_out|       pointer|
|p_out_i                              |   in|    8|     ap_ovld|                                         p_out|       pointer|
|p_out_o                              |  out|    8|     ap_ovld|                                         p_out|       pointer|
|p_out_o_ap_vld                       |  out|    1|     ap_ovld|                                         p_out|       pointer|
|p_out1_i                             |   in|    8|     ap_ovld|                                        p_out1|       pointer|
|p_out1_o                             |  out|    8|     ap_ovld|                                        p_out1|       pointer|
|p_out1_o_ap_vld                      |  out|    1|     ap_ovld|                                        p_out1|       pointer|
|p_out2_i                             |   in|    8|     ap_ovld|                                        p_out2|       pointer|
|p_out2_o                             |  out|    8|     ap_ovld|                                        p_out2|       pointer|
|p_out2_o_ap_vld                      |  out|    1|     ap_ovld|                                        p_out2|       pointer|
|p_out3_i                             |   in|    8|     ap_ovld|                                        p_out3|       pointer|
|p_out3_o                             |  out|    8|     ap_ovld|                                        p_out3|       pointer|
|p_out3_o_ap_vld                      |  out|    1|     ap_ovld|                                        p_out3|       pointer|
|p_0_1_0_0_01035_i_out_i              |   in|    8|     ap_ovld|                         p_0_1_0_0_01035_i_out|       pointer|
|p_0_1_0_0_01035_i_out_o              |  out|    8|     ap_ovld|                         p_0_1_0_0_01035_i_out|       pointer|
|p_0_1_0_0_01035_i_out_o_ap_vld       |  out|    1|     ap_ovld|                         p_0_1_0_0_01035_i_out|       pointer|
|p_0_1_0_0_01031_i_out_i              |   in|    8|     ap_ovld|                         p_0_1_0_0_01031_i_out|       pointer|
|p_0_1_0_0_01031_i_out_o              |  out|    8|     ap_ovld|                         p_0_1_0_0_01031_i_out|       pointer|
|p_0_1_0_0_01031_i_out_o_ap_vld       |  out|    1|     ap_ovld|                         p_0_1_0_0_01031_i_out|       pointer|
|p_0_2_0_0_01025_i_out_i              |   in|    8|     ap_ovld|                         p_0_2_0_0_01025_i_out|       pointer|
|p_0_2_0_0_01025_i_out_o              |  out|    8|     ap_ovld|                         p_0_2_0_0_01025_i_out|       pointer|
|p_0_2_0_0_01025_i_out_o_ap_vld       |  out|    1|     ap_ovld|                         p_0_2_0_0_01025_i_out|       pointer|
|p_0_1_0_0_01023_i_out_i              |   in|    8|     ap_ovld|                         p_0_1_0_0_01023_i_out|       pointer|
|p_0_1_0_0_01023_i_out_o              |  out|    8|     ap_ovld|                         p_0_1_0_0_01023_i_out|       pointer|
|p_0_1_0_0_01023_i_out_o_ap_vld       |  out|    1|     ap_ovld|                         p_0_1_0_0_01023_i_out|       pointer|
|p_0_0_0_0_05241021_i_out_i           |   in|    8|     ap_ovld|                      p_0_0_0_0_05241021_i_out|       pointer|
|p_0_0_0_0_05241021_i_out_o           |  out|    8|     ap_ovld|                      p_0_0_0_0_05241021_i_out|       pointer|
|p_0_0_0_0_05241021_i_out_o_ap_vld    |  out|    1|     ap_ovld|                      p_0_0_0_0_05241021_i_out|       pointer|
+-------------------------------------+-----+-----+------------+----------------------------------------------+--------------+

