{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683272282097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683272282098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 13:08:02 2023 " "Processing started: Fri May 05 13:08:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683272282098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272282098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU1 -c ALU1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU1 -c ALU1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272282098 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683272282401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683272282401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683272290290 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683272290290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272290290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683272290292 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683272290292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272290292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU1-alu1_arch " "Found design unit 1: ALU1-alu1_arch" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683272290293 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU1 " "Found entity 1: ALU1" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683272290293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272290293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683272290318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU1 ALU1:add_instance " "Elaborating entity \"ALU1\" for hierarchy \"ALU1:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/DUT.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683272290320 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU1_C ALU1.vhd(42) " "VHDL Process Statement warning at ALU1.vhd(42): inferring latch(es) for signal or variable \"ALU1_C\", which holds its previous value in one or more paths through the process" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683272290322 "|DUT|ALU1:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_init ALU1.vhd(42) " "VHDL Process Statement warning at ALU1.vhd(42): inferring latch(es) for signal or variable \"Z_init\", which holds its previous value in one or more paths through the process" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683272290322 "|DUT|ALU1:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C ALU1.vhd(42) " "VHDL Process Statement warning at ALU1.vhd(42): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683272290322 "|DUT|ALU1:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z ALU1.vhd(42) " "VHDL Process Statement warning at ALU1.vhd(42): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683272290322 "|DUT|ALU1:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C0 ALU1.vhd(42) " "VHDL Process Statement warning at ALU1.vhd(42): inferring latch(es) for signal or variable \"C0\", which holds its previous value in one or more paths through the process" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683272290322 "|DUT|ALU1:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z0 ALU1.vhd(42) " "VHDL Process Statement warning at ALU1.vhd(42): inferring latch(es) for signal or variable \"Z0\", which holds its previous value in one or more paths through the process" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683272290323 "|DUT|ALU1:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z0 ALU1.vhd(42) " "Inferred latch for \"Z0\" at ALU1.vhd(42)" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272290324 "|DUT|ALU1:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C0 ALU1.vhd(42) " "Inferred latch for \"C0\" at ALU1.vhd(42)" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272290324 "|DUT|ALU1:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z ALU1.vhd(42) " "Inferred latch for \"Z\" at ALU1.vhd(42)" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272290324 "|DUT|ALU1:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C ALU1.vhd(42) " "Inferred latch for \"C\" at ALU1.vhd(42)" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272290324 "|DUT|ALU1:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[0\] ALU1.vhd(42) " "Inferred latch for \"ALU1_C\[0\]\" at ALU1.vhd(42)" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272290324 "|DUT|ALU1:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[1\] ALU1.vhd(42) " "Inferred latch for \"ALU1_C\[1\]\" at ALU1.vhd(42)" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272290324 "|DUT|ALU1:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[2\] ALU1.vhd(42) " "Inferred latch for \"ALU1_C\[2\]\" at ALU1.vhd(42)" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272290324 "|DUT|ALU1:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[3\] ALU1.vhd(42) " "Inferred latch for \"ALU1_C\[3\]\" at ALU1.vhd(42)" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272290324 "|DUT|ALU1:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[4\] ALU1.vhd(42) " "Inferred latch for \"ALU1_C\[4\]\" at ALU1.vhd(42)" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272290324 "|DUT|ALU1:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[5\] ALU1.vhd(42) " "Inferred latch for \"ALU1_C\[5\]\" at ALU1.vhd(42)" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272290324 "|DUT|ALU1:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[6\] ALU1.vhd(42) " "Inferred latch for \"ALU1_C\[6\]\" at ALU1.vhd(42)" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272290324 "|DUT|ALU1:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[7\] ALU1.vhd(42) " "Inferred latch for \"ALU1_C\[7\]\" at ALU1.vhd(42)" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272290324 "|DUT|ALU1:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[8\] ALU1.vhd(42) " "Inferred latch for \"ALU1_C\[8\]\" at ALU1.vhd(42)" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272290324 "|DUT|ALU1:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[9\] ALU1.vhd(42) " "Inferred latch for \"ALU1_C\[9\]\" at ALU1.vhd(42)" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272290324 "|DUT|ALU1:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[10\] ALU1.vhd(42) " "Inferred latch for \"ALU1_C\[10\]\" at ALU1.vhd(42)" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272290324 "|DUT|ALU1:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[11\] ALU1.vhd(42) " "Inferred latch for \"ALU1_C\[11\]\" at ALU1.vhd(42)" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272290324 "|DUT|ALU1:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[12\] ALU1.vhd(42) " "Inferred latch for \"ALU1_C\[12\]\" at ALU1.vhd(42)" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272290324 "|DUT|ALU1:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[13\] ALU1.vhd(42) " "Inferred latch for \"ALU1_C\[13\]\" at ALU1.vhd(42)" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272290324 "|DUT|ALU1:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[14\] ALU1.vhd(42) " "Inferred latch for \"ALU1_C\[14\]\" at ALU1.vhd(42)" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272290325 "|DUT|ALU1:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1_C\[15\] ALU1.vhd(42) " "Inferred latch for \"ALU1_C\[15\]\" at ALU1.vhd(42)" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272290325 "|DUT|ALU1:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_proc:Z_init ALU1.vhd(52) " "Inferred latch for \"alu1_proc:Z_init\" at ALU1.vhd(52)" {  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272290325 "|DUT|ALU1:add_instance"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683272290609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:add_instance\|Z " "Latch ALU1:add_instance\|Z has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[4\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[4\]" {  } { { "DUT.vhdl" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683272290645 ""}  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683272290645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:add_instance\|C " "Latch ALU1:add_instance\|C has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[4\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[4\]" {  } { { "DUT.vhdl" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683272290645 ""}  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683272290645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:add_instance\|ALU1_C\[0\] " "Latch ALU1:add_instance\|ALU1_C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[4\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[4\]" {  } { { "DUT.vhdl" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683272290645 ""}  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683272290645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:add_instance\|ALU1_C\[1\] " "Latch ALU1:add_instance\|ALU1_C\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[5\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[5\]" {  } { { "DUT.vhdl" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683272290645 ""}  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683272290645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:add_instance\|ALU1_C\[2\] " "Latch ALU1:add_instance\|ALU1_C\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[5\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[5\]" {  } { { "DUT.vhdl" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683272290645 ""}  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683272290645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:add_instance\|ALU1_C\[3\] " "Latch ALU1:add_instance\|ALU1_C\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[5\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[5\]" {  } { { "DUT.vhdl" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683272290645 ""}  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683272290645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:add_instance\|ALU1_C\[4\] " "Latch ALU1:add_instance\|ALU1_C\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[5\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[5\]" {  } { { "DUT.vhdl" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683272290645 ""}  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683272290645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:add_instance\|ALU1_C\[5\] " "Latch ALU1:add_instance\|ALU1_C\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[5\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[5\]" {  } { { "DUT.vhdl" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683272290645 ""}  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683272290645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:add_instance\|ALU1_C\[6\] " "Latch ALU1:add_instance\|ALU1_C\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[5\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[5\]" {  } { { "DUT.vhdl" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683272290645 ""}  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683272290645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:add_instance\|ALU1_C\[7\] " "Latch ALU1:add_instance\|ALU1_C\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[5\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[5\]" {  } { { "DUT.vhdl" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683272290645 ""}  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683272290645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:add_instance\|ALU1_C\[8\] " "Latch ALU1:add_instance\|ALU1_C\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[5\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[5\]" {  } { { "DUT.vhdl" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683272290645 ""}  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683272290645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:add_instance\|ALU1_C\[9\] " "Latch ALU1:add_instance\|ALU1_C\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[5\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[5\]" {  } { { "DUT.vhdl" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683272290645 ""}  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683272290645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:add_instance\|ALU1_C\[10\] " "Latch ALU1:add_instance\|ALU1_C\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[5\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[5\]" {  } { { "DUT.vhdl" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683272290645 ""}  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683272290645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:add_instance\|ALU1_C\[11\] " "Latch ALU1:add_instance\|ALU1_C\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[5\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[5\]" {  } { { "DUT.vhdl" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683272290645 ""}  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683272290645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:add_instance\|ALU1_C\[12\] " "Latch ALU1:add_instance\|ALU1_C\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[5\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[5\]" {  } { { "DUT.vhdl" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683272290645 ""}  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683272290645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:add_instance\|ALU1_C\[13\] " "Latch ALU1:add_instance\|ALU1_C\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[5\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[5\]" {  } { { "DUT.vhdl" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683272290645 ""}  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683272290645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:add_instance\|ALU1_C\[14\] " "Latch ALU1:add_instance\|ALU1_C\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[5\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[5\]" {  } { { "DUT.vhdl" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683272290645 ""}  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683272290645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:add_instance\|ALU1_C\[15\] " "Latch ALU1:add_instance\|ALU1_C\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[5\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[5\]" {  } { { "DUT.vhdl" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683272290645 ""}  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683272290645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU1:add_instance\|Z0 " "Latch ALU1:add_instance\|Z0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[5\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[5\]" {  } { { "DUT.vhdl" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683272290645 ""}  } { { "ALU1.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/ALU1/ALU1.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683272290645 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683272290750 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683272291119 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683272291119 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683272291145 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683272291145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683272291145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683272291145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683272291157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 13:08:11 2023 " "Processing ended: Fri May 05 13:08:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683272291157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683272291157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683272291157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683272291157 ""}
