---
title: Implement vector arithmetic
status: closed
priority: 2
issue-type: task
created-at: "2026-01-05T21:59:35.221553+02:00"
closed-at: "2026-01-06T11:03:20.221399+02:00"
---

File: src/codegen/lower_aarch64.zig. Lower vector add/sub/mul IR opcodes to ADD/SUB/MUL vector instructions. Support 8/16/32/64-bit lane sizes. Handle both 64-bit and 128-bit vectors. Reference: Cranelift lower.isle vector arithmetic patterns. Part of Phase 3 SIMD. Estimate: 2 days.
