# Digital Logic Design
## Term Project

------------
- Bilgehan NAL
- Oğuzhan BÖLÜKBAŞ
- Yusuf Kamil AK
------------
There is a processor will be implemented.


### First Iteration
Assembler will be implemented


### Second Iteration
Digital Design will be implemented to Logisim
### Third Iteration
Logish scheme will be implemented to VERILOG
