#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001fd8c706c00 .scope module, "adder_8bit_gate" "adder_8bit_gate" 2 21;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "cout";
o000001fd8c7812b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001fd8c757830_0 .net "a", 7 0, o000001fd8c7812b8;  0 drivers
o000001fd8c7812e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001fd8c757970_0 .net "b", 7 0, o000001fd8c7812e8;  0 drivers
v000001fd8c7569d0_0 .net "c1", 0 0, L_000001fd8c7ca420;  1 drivers
v000001fd8c755cb0_0 .net "c2", 0 0, L_000001fd8c7ca9d0;  1 drivers
v000001fd8c755d50_0 .net "c3", 0 0, L_000001fd8c7ca5e0;  1 drivers
v000001fd8c756cf0_0 .net "c4", 0 0, L_000001fd8c7cace0;  1 drivers
v000001fd8c755e90_0 .net "c5", 0 0, L_000001fd8c7caf80;  1 drivers
v000001fd8c756250_0 .net "c6", 0 0, L_000001fd8c7ca810;  1 drivers
v000001fd8c7575b0_0 .net "c7", 0 0, L_000001fd8c7ca180;  1 drivers
o000001fd8c780148 .functor BUFZ 1, C4<z>; HiZ drive
v000001fd8c755f30_0 .net "cin", 0 0, o000001fd8c780148;  0 drivers
v000001fd8c756a70_0 .net "cout", 0 0, L_000001fd8c7cb190;  1 drivers
v000001fd8c756750_0 .net "sum", 7 0, L_000001fd8c7c6120;  1 drivers
L_000001fd8c7c73e0 .part o000001fd8c7812b8, 0, 1;
L_000001fd8c7c6ee0 .part o000001fd8c7812e8, 0, 1;
L_000001fd8c7c7a20 .part o000001fd8c7812b8, 1, 1;
L_000001fd8c7c7e80 .part o000001fd8c7812e8, 1, 1;
L_000001fd8c7c78e0 .part o000001fd8c7812b8, 2, 1;
L_000001fd8c7c7f20 .part o000001fd8c7812e8, 2, 1;
L_000001fd8c7c66c0 .part o000001fd8c7812b8, 3, 1;
L_000001fd8c7c69e0 .part o000001fd8c7812e8, 3, 1;
L_000001fd8c7c7480 .part o000001fd8c7812b8, 4, 1;
L_000001fd8c7c70c0 .part o000001fd8c7812e8, 4, 1;
L_000001fd8c7c7c00 .part o000001fd8c7812b8, 5, 1;
L_000001fd8c7c6080 .part o000001fd8c7812e8, 5, 1;
L_000001fd8c7c6760 .part o000001fd8c7812b8, 6, 1;
L_000001fd8c7c6e40 .part o000001fd8c7812e8, 6, 1;
L_000001fd8c7c7980 .part o000001fd8c7812b8, 7, 1;
L_000001fd8c7c6620 .part o000001fd8c7812e8, 7, 1;
LS_000001fd8c7c6120_0_0 .concat8 [ 1 1 1 1], L_000001fd8c6a3750, L_000001fd8c7ca500, L_000001fd8c7ca0a0, L_000001fd8c7cae30;
LS_000001fd8c7c6120_0_4 .concat8 [ 1 1 1 1], L_000001fd8c7cadc0, L_000001fd8c7caab0, L_000001fd8c7cab20, L_000001fd8c7ca260;
L_000001fd8c7c6120 .concat8 [ 4 4 0 0], LS_000001fd8c7c6120_0_0, LS_000001fd8c7c6120_0_4;
S_000001fd8c73be00 .scope module, "fa0" "full_adder_gate" 2 29, 2 7 0, S_000001fd8c706c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001fd8c6a2fe0 .functor XOR 1, L_000001fd8c7c73e0, L_000001fd8c7c6ee0, C4<0>, C4<0>;
L_000001fd8c6a3750 .functor XOR 1, L_000001fd8c6a2fe0, o000001fd8c780148, C4<0>, C4<0>;
L_000001fd8c6a37c0 .functor AND 1, L_000001fd8c7c73e0, L_000001fd8c7c6ee0, C4<1>, C4<1>;
L_000001fd8c7ca3b0 .functor AND 1, o000001fd8c780148, L_000001fd8c6a2fe0, C4<1>, C4<1>;
L_000001fd8c7ca420 .functor OR 1, L_000001fd8c6a37c0, L_000001fd8c7ca3b0, C4<0>, C4<0>;
v000001fd8c732bc0_0 .net "a", 0 0, L_000001fd8c7c73e0;  1 drivers
v000001fd8c732da0_0 .net "aandb", 0 0, L_000001fd8c6a37c0;  1 drivers
v000001fd8c731860_0 .net "axorb", 0 0, L_000001fd8c6a2fe0;  1 drivers
v000001fd8c7321c0_0 .net "b", 0 0, L_000001fd8c7c6ee0;  1 drivers
v000001fd8c732940_0 .net "cin", 0 0, o000001fd8c780148;  alias, 0 drivers
v000001fd8c732120_0 .net "cin_and_axorb", 0 0, L_000001fd8c7ca3b0;  1 drivers
v000001fd8c731900_0 .net "cout", 0 0, L_000001fd8c7ca420;  alias, 1 drivers
v000001fd8c7319a0_0 .net "sum", 0 0, L_000001fd8c6a3750;  1 drivers
S_000001fd8c73bf90 .scope module, "fa1" "full_adder_gate" 2 30, 2 7 0, S_000001fd8c706c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001fd8c7ca6c0 .functor XOR 1, L_000001fd8c7c7a20, L_000001fd8c7c7e80, C4<0>, C4<0>;
L_000001fd8c7ca500 .functor XOR 1, L_000001fd8c7ca6c0, L_000001fd8c7ca420, C4<0>, C4<0>;
L_000001fd8c7ca730 .functor AND 1, L_000001fd8c7c7a20, L_000001fd8c7c7e80, C4<1>, C4<1>;
L_000001fd8c7ca570 .functor AND 1, L_000001fd8c7ca420, L_000001fd8c7ca6c0, C4<1>, C4<1>;
L_000001fd8c7ca9d0 .functor OR 1, L_000001fd8c7ca730, L_000001fd8c7ca570, C4<0>, C4<0>;
v000001fd8c731ae0_0 .net "a", 0 0, L_000001fd8c7c7a20;  1 drivers
v000001fd8c731cc0_0 .net "aandb", 0 0, L_000001fd8c7ca730;  1 drivers
v000001fd8c731680_0 .net "axorb", 0 0, L_000001fd8c7ca6c0;  1 drivers
v000001fd8c7317c0_0 .net "b", 0 0, L_000001fd8c7c7e80;  1 drivers
v000001fd8c7329e0_0 .net "cin", 0 0, L_000001fd8c7ca420;  alias, 1 drivers
v000001fd8c7330c0_0 .net "cin_and_axorb", 0 0, L_000001fd8c7ca570;  1 drivers
v000001fd8c733020_0 .net "cout", 0 0, L_000001fd8c7ca9d0;  alias, 1 drivers
v000001fd8c731c20_0 .net "sum", 0 0, L_000001fd8c7ca500;  1 drivers
S_000001fd8c6c35b0 .scope module, "fa2" "full_adder_gate" 2 31, 2 7 0, S_000001fd8c706c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001fd8c7caa40 .functor XOR 1, L_000001fd8c7c78e0, L_000001fd8c7c7f20, C4<0>, C4<0>;
L_000001fd8c7ca0a0 .functor XOR 1, L_000001fd8c7caa40, L_000001fd8c7ca9d0, C4<0>, C4<0>;
L_000001fd8c7ca490 .functor AND 1, L_000001fd8c7c78e0, L_000001fd8c7c7f20, C4<1>, C4<1>;
L_000001fd8c7ca2d0 .functor AND 1, L_000001fd8c7ca9d0, L_000001fd8c7caa40, C4<1>, C4<1>;
L_000001fd8c7ca5e0 .functor OR 1, L_000001fd8c7ca490, L_000001fd8c7ca2d0, C4<0>, C4<0>;
v000001fd8c731360_0 .net "a", 0 0, L_000001fd8c7c78e0;  1 drivers
v000001fd8c731d60_0 .net "aandb", 0 0, L_000001fd8c7ca490;  1 drivers
v000001fd8c732b20_0 .net "axorb", 0 0, L_000001fd8c7caa40;  1 drivers
v000001fd8c732620_0 .net "b", 0 0, L_000001fd8c7c7f20;  1 drivers
v000001fd8c7326c0_0 .net "cin", 0 0, L_000001fd8c7ca9d0;  alias, 1 drivers
v000001fd8c731e00_0 .net "cin_and_axorb", 0 0, L_000001fd8c7ca2d0;  1 drivers
v000001fd8c731ea0_0 .net "cout", 0 0, L_000001fd8c7ca5e0;  alias, 1 drivers
v000001fd8c731f40_0 .net "sum", 0 0, L_000001fd8c7ca0a0;  1 drivers
S_000001fd8c6c3740 .scope module, "fa3" "full_adder_gate" 2 32, 2 7 0, S_000001fd8c706c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001fd8c7ca340 .functor XOR 1, L_000001fd8c7c66c0, L_000001fd8c7c69e0, C4<0>, C4<0>;
L_000001fd8c7cae30 .functor XOR 1, L_000001fd8c7ca340, L_000001fd8c7ca5e0, C4<0>, C4<0>;
L_000001fd8c7ca650 .functor AND 1, L_000001fd8c7c66c0, L_000001fd8c7c69e0, C4<1>, C4<1>;
L_000001fd8c7cad50 .functor AND 1, L_000001fd8c7ca5e0, L_000001fd8c7ca340, C4<1>, C4<1>;
L_000001fd8c7cace0 .functor OR 1, L_000001fd8c7ca650, L_000001fd8c7cad50, C4<0>, C4<0>;
v000001fd8c732e40_0 .net "a", 0 0, L_000001fd8c7c66c0;  1 drivers
v000001fd8c731fe0_0 .net "aandb", 0 0, L_000001fd8c7ca650;  1 drivers
v000001fd8c732260_0 .net "axorb", 0 0, L_000001fd8c7ca340;  1 drivers
v000001fd8c732300_0 .net "b", 0 0, L_000001fd8c7c69e0;  1 drivers
v000001fd8c732c60_0 .net "cin", 0 0, L_000001fd8c7ca5e0;  alias, 1 drivers
v000001fd8c7323a0_0 .net "cin_and_axorb", 0 0, L_000001fd8c7cad50;  1 drivers
v000001fd8c732ee0_0 .net "cout", 0 0, L_000001fd8c7cace0;  alias, 1 drivers
v000001fd8c732f80_0 .net "sum", 0 0, L_000001fd8c7cae30;  1 drivers
S_000001fd8c6b5850 .scope module, "fa4" "full_adder_gate" 2 33, 2 7 0, S_000001fd8c706c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001fd8c7ca960 .functor XOR 1, L_000001fd8c7c7480, L_000001fd8c7c70c0, C4<0>, C4<0>;
L_000001fd8c7cadc0 .functor XOR 1, L_000001fd8c7ca960, L_000001fd8c7cace0, C4<0>, C4<0>;
L_000001fd8c7cac00 .functor AND 1, L_000001fd8c7c7480, L_000001fd8c7c70c0, C4<1>, C4<1>;
L_000001fd8c7caea0 .functor AND 1, L_000001fd8c7cace0, L_000001fd8c7ca960, C4<1>, C4<1>;
L_000001fd8c7caf80 .functor OR 1, L_000001fd8c7cac00, L_000001fd8c7caea0, C4<0>, C4<0>;
v000001fd8c7312c0_0 .net "a", 0 0, L_000001fd8c7c7480;  1 drivers
v000001fd8c733160_0 .net "aandb", 0 0, L_000001fd8c7cac00;  1 drivers
v000001fd8c732440_0 .net "axorb", 0 0, L_000001fd8c7ca960;  1 drivers
v000001fd8c7324e0_0 .net "b", 0 0, L_000001fd8c7c70c0;  1 drivers
v000001fd8c732a80_0 .net "cin", 0 0, L_000001fd8c7cace0;  alias, 1 drivers
v000001fd8c732760_0 .net "cin_and_axorb", 0 0, L_000001fd8c7caea0;  1 drivers
v000001fd8c732800_0 .net "cout", 0 0, L_000001fd8c7caf80;  alias, 1 drivers
v000001fd8c7328a0_0 .net "sum", 0 0, L_000001fd8c7cadc0;  1 drivers
S_000001fd8c6b59e0 .scope module, "fa5" "full_adder_gate" 2 34, 2 7 0, S_000001fd8c706c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001fd8c7ca8f0 .functor XOR 1, L_000001fd8c7c7c00, L_000001fd8c7c6080, C4<0>, C4<0>;
L_000001fd8c7caab0 .functor XOR 1, L_000001fd8c7ca8f0, L_000001fd8c7caf80, C4<0>, C4<0>;
L_000001fd8c7ca7a0 .functor AND 1, L_000001fd8c7c7c00, L_000001fd8c7c6080, C4<1>, C4<1>;
L_000001fd8c7cab90 .functor AND 1, L_000001fd8c7caf80, L_000001fd8c7ca8f0, C4<1>, C4<1>;
L_000001fd8c7ca810 .functor OR 1, L_000001fd8c7ca7a0, L_000001fd8c7cab90, C4<0>, C4<0>;
v000001fd8c731400_0 .net "a", 0 0, L_000001fd8c7c7c00;  1 drivers
v000001fd8c731540_0 .net "aandb", 0 0, L_000001fd8c7ca7a0;  1 drivers
v000001fd8c7314a0_0 .net "axorb", 0 0, L_000001fd8c7ca8f0;  1 drivers
v000001fd8c731720_0 .net "b", 0 0, L_000001fd8c7c6080;  1 drivers
v000001fd8c6f8b00_0 .net "cin", 0 0, L_000001fd8c7caf80;  alias, 1 drivers
v000001fd8c6f8ba0_0 .net "cin_and_axorb", 0 0, L_000001fd8c7cab90;  1 drivers
v000001fd8c7578d0_0 .net "cout", 0 0, L_000001fd8c7ca810;  alias, 1 drivers
v000001fd8c757010_0 .net "sum", 0 0, L_000001fd8c7caab0;  1 drivers
S_000001fd8c6c15e0 .scope module, "fa6" "full_adder_gate" 2 35, 2 7 0, S_000001fd8c706c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001fd8c7caf10 .functor XOR 1, L_000001fd8c7c6760, L_000001fd8c7c6e40, C4<0>, C4<0>;
L_000001fd8c7cab20 .functor XOR 1, L_000001fd8c7caf10, L_000001fd8c7ca810, C4<0>, C4<0>;
L_000001fd8c7cac70 .functor AND 1, L_000001fd8c7c6760, L_000001fd8c7c6e40, C4<1>, C4<1>;
L_000001fd8c7ca1f0 .functor AND 1, L_000001fd8c7ca810, L_000001fd8c7caf10, C4<1>, C4<1>;
L_000001fd8c7ca180 .functor OR 1, L_000001fd8c7cac70, L_000001fd8c7ca1f0, C4<0>, C4<0>;
v000001fd8c7576f0_0 .net "a", 0 0, L_000001fd8c7c6760;  1 drivers
v000001fd8c756930_0 .net "aandb", 0 0, L_000001fd8c7cac70;  1 drivers
v000001fd8c7561b0_0 .net "axorb", 0 0, L_000001fd8c7caf10;  1 drivers
v000001fd8c755df0_0 .net "b", 0 0, L_000001fd8c7c6e40;  1 drivers
v000001fd8c7571f0_0 .net "cin", 0 0, L_000001fd8c7ca810;  alias, 1 drivers
v000001fd8c755b70_0 .net "cin_and_axorb", 0 0, L_000001fd8c7ca1f0;  1 drivers
v000001fd8c756110_0 .net "cout", 0 0, L_000001fd8c7ca180;  alias, 1 drivers
v000001fd8c757a10_0 .net "sum", 0 0, L_000001fd8c7cab20;  1 drivers
S_000001fd8c6c1770 .scope module, "fa7" "full_adder_gate" 2 36, 2 7 0, S_000001fd8c706c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001fd8c7ca110 .functor XOR 1, L_000001fd8c7c7980, L_000001fd8c7c6620, C4<0>, C4<0>;
L_000001fd8c7ca260 .functor XOR 1, L_000001fd8c7ca110, L_000001fd8c7ca180, C4<0>, C4<0>;
L_000001fd8c7ca880 .functor AND 1, L_000001fd8c7c7980, L_000001fd8c7c6620, C4<1>, C4<1>;
L_000001fd8c7cb6d0 .functor AND 1, L_000001fd8c7ca180, L_000001fd8c7ca110, C4<1>, C4<1>;
L_000001fd8c7cb190 .functor OR 1, L_000001fd8c7ca880, L_000001fd8c7cb6d0, C4<0>, C4<0>;
v000001fd8c756c50_0 .net "a", 0 0, L_000001fd8c7c7980;  1 drivers
v000001fd8c757790_0 .net "aandb", 0 0, L_000001fd8c7ca880;  1 drivers
v000001fd8c756d90_0 .net "axorb", 0 0, L_000001fd8c7ca110;  1 drivers
v000001fd8c757650_0 .net "b", 0 0, L_000001fd8c7c6620;  1 drivers
v000001fd8c756070_0 .net "cin", 0 0, L_000001fd8c7ca180;  alias, 1 drivers
v000001fd8c756890_0 .net "cin_and_axorb", 0 0, L_000001fd8c7cb6d0;  1 drivers
v000001fd8c755c10_0 .net "cout", 0 0, L_000001fd8c7cb190;  alias, 1 drivers
v000001fd8c757290_0 .net "sum", 0 0, L_000001fd8c7ca260;  1 drivers
S_000001fd8c742190 .scope module, "testbench" "testbench" 3 6;
 .timescale -9 -12;
v000001fd8c7c5510_0 .var "action_type", 1 0;
v000001fd8c7c51f0_0 .var "clk", 0 0;
v000001fd8c7c5790_0 .net "credit_ok", 0 0, L_000001fd8c7cba50;  1 drivers
v000001fd8c7c5290_0 .net "current_balance", 7 0, v000001fd8c7c58d0_0;  1 drivers
v000001fd8c7c5330_0 .net "current_state", 2 0, v000001fd8c7c4e30_0;  1 drivers
v000001fd8c7c5830_0 .var "meal_request", 0 0;
v000001fd8c7c5ab0_0 .net "ones_display", 6 0, L_000001fd8c824a50;  1 drivers
v000001fd8c7c5c90_0 .var "rst_n", 0 0;
v000001fd8c7c5d30_0 .net "tens_display", 6 0, L_000001fd8c825d10;  1 drivers
v000001fd8c7c64e0_0 .var "user_select", 0 0;
S_000001fd8c6bf5f0 .scope task, "display_alu_truth_table" "display_alu_truth_table" 3 59, 3 59 0, S_000001fd8c742190;
 .timescale -9 -12;
v000001fd8c755fd0_0 .var "act_test", 1 0;
v000001fd8c7570b0_0 .var "bal_test", 7 0;
v000001fd8c757150_0 .var "credit_test", 0 0;
v000001fd8c7562f0_0 .var "new_bal_test", 7 0;
TD_testbench.display_alu_truth_table ;
    %vpi_call 3 65 "$display", "\012==========================================================" {0 0 0};
    %vpi_call 3 66 "$display", "              ALU OPERATION TRUTH TABLE" {0 0 0};
    %vpi_call 3 67 "$display", "==========================================================" {0 0 0};
    %vpi_call 3 68 "$display", "Action | Operation    | Cost | Balance | New Bal | OK?" {0 0 0};
    %vpi_call 3 69 "$display", "-------+--------------+------+---------+---------+----" {0 0 0};
    %pushi/vec4 100, 0, 8;
    %store/vec4 v000001fd8c7570b0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fd8c755fd0_0, 0, 2;
    %load/vec4 v000001fd8c7570b0_0;
    %subi 73, 0, 8;
    %store/vec4 v000001fd8c7562f0_0, 0, 8;
    %pushi/vec4 73, 0, 8;
    %load/vec4 v000001fd8c7570b0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000001fd8c757150_0, 0, 1;
    %vpi_call 3 77 "$display", "  %b   | Ate Mess     |  73  |   %3d   |   %3d   |  %b", v000001fd8c755fd0_0, v000001fd8c7570b0_0, v000001fd8c7562f0_0, v000001fd8c757150_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001fd8c755fd0_0, 0, 2;
    %load/vec4 v000001fd8c7570b0_0;
    %addi 73, 0, 8;
    %store/vec4 v000001fd8c7562f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd8c757150_0, 0, 1;
    %vpi_call 3 83 "$display", "  %b   | Skip Mess    | +73  |   %3d   |   %3d   |  %b", v000001fd8c755fd0_0, v000001fd8c7570b0_0, v000001fd8c7562f0_0, v000001fd8c757150_0 {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001fd8c755fd0_0, 0, 2;
    %load/vec4 v000001fd8c7570b0_0;
    %subi 80, 0, 8;
    %store/vec4 v000001fd8c7562f0_0, 0, 8;
    %pushi/vec4 80, 0, 8;
    %load/vec4 v000001fd8c7570b0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000001fd8c757150_0, 0, 1;
    %vpi_call 3 89 "$display", "  %b   | Ate Canteen  |  80  |   %3d   |   %3d   |  %b", v000001fd8c755fd0_0, v000001fd8c7570b0_0, v000001fd8c7562f0_0, v000001fd8c757150_0 {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001fd8c755fd0_0, 0, 2;
    %load/vec4 v000001fd8c7570b0_0;
    %addi 80, 0, 8;
    %store/vec4 v000001fd8c7562f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd8c757150_0, 0, 1;
    %vpi_call 3 95 "$display", "  %b   | Skip Canteen | +80  |   %3d   |   %3d   |  %b", v000001fd8c755fd0_0, v000001fd8c7570b0_0, v000001fd8c7562f0_0, v000001fd8c757150_0 {0 0 0};
    %vpi_call 3 98 "$display", "-------+--------------+------+---------+---------+----" {0 0 0};
    %pushi/vec4 50, 0, 8;
    %store/vec4 v000001fd8c7570b0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fd8c755fd0_0, 0, 2;
    %load/vec4 v000001fd8c7570b0_0;
    %subi 73, 0, 8;
    %store/vec4 v000001fd8c7562f0_0, 0, 8;
    %pushi/vec4 73, 0, 8;
    %load/vec4 v000001fd8c7570b0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000001fd8c757150_0, 0, 1;
    %vpi_call 3 106 "$display", "  %b   | Ate Mess     |  73  |   %3d   |   %3d   |  %b", v000001fd8c755fd0_0, v000001fd8c7570b0_0, v000001fd8c7562f0_0, v000001fd8c757150_0 {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001fd8c755fd0_0, 0, 2;
    %load/vec4 v000001fd8c7570b0_0;
    %subi 80, 0, 8;
    %store/vec4 v000001fd8c7562f0_0, 0, 8;
    %pushi/vec4 80, 0, 8;
    %load/vec4 v000001fd8c7570b0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000001fd8c757150_0, 0, 1;
    %vpi_call 3 112 "$display", "  %b   | Ate Canteen  |  80  |   %3d   |   %3d   |  %b", v000001fd8c755fd0_0, v000001fd8c7570b0_0, v000001fd8c7562f0_0, v000001fd8c757150_0 {0 0 0};
    %vpi_call 3 115 "$display", "==========================================================\012" {0 0 0};
    %end;
S_000001fd8c6bf780 .scope task, "display_bcd_truth_table" "display_bcd_truth_table" 3 119, 3 119 0, S_000001fd8c742190;
 .timescale -9 -12;
v000001fd8c756390_0 .var "bcd_test", 3 0;
v000001fd8c756f70_0 .var/i "i", 31 0;
v000001fd8c756430_0 .var "seg_test", 6 0;
TD_testbench.display_bcd_truth_table ;
    %vpi_call 3 124 "$display", "\012===============================================" {0 0 0};
    %vpi_call 3 125 "$display", "       BCD TO 7-SEGMENT TRUTH TABLE" {0 0 0};
    %vpi_call 3 126 "$display", "===============================================" {0 0 0};
    %vpi_call 3 127 "$display", " BCD | 7-Segment | Segments" {0 0 0};
    %vpi_call 3 128 "$display", "-----+-----------+----------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fd8c756f70_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001fd8c756f70_0;
    %cmpi/s 9, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v000001fd8c756f70_0;
    %pad/s 4;
    %store/vec4 v000001fd8c756390_0, 0, 4;
    %load/vec4 v000001fd8c756390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001fd8c756430_0, 0, 7;
    %jmp T_1.13;
T_1.2 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v000001fd8c756430_0, 0, 7;
    %jmp T_1.13;
T_1.3 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000001fd8c756430_0, 0, 7;
    %jmp T_1.13;
T_1.4 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v000001fd8c756430_0, 0, 7;
    %jmp T_1.13;
T_1.5 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v000001fd8c756430_0, 0, 7;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 102, 0, 7;
    %store/vec4 v000001fd8c756430_0, 0, 7;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v000001fd8c756430_0, 0, 7;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 125, 0, 7;
    %store/vec4 v000001fd8c756430_0, 0, 7;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 7, 0, 7;
    %store/vec4 v000001fd8c756430_0, 0, 7;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000001fd8c756430_0, 0, 7;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v000001fd8c756430_0, 0, 7;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %vpi_call 3 145 "$display", "  %d  | %b | %d", v000001fd8c756390_0, v000001fd8c756430_0, v000001fd8c756390_0 {0 0 0};
    %load/vec4 v000001fd8c756f70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fd8c756f70_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 3 147 "$display", "===============================================\012" {0 0 0};
    %end;
S_000001fd8c6ae3d0 .scope task, "display_fsm_state_table" "display_fsm_state_table" 3 151, 3 151 0, S_000001fd8c742190;
 .timescale -9 -12;
TD_testbench.display_fsm_state_table ;
    %vpi_call 3 153 "$display", "\012=============================================================" {0 0 0};
    %vpi_call 3 154 "$display", "                FSM STATE TRANSITION TABLE" {0 0 0};
    %vpi_call 3 155 "$display", "=============================================================" {0 0 0};
    %vpi_call 3 156 "$display", "Current State | Meal_Req | User_Sel | Timer | Next State" {0 0 0};
    %vpi_call 3 157 "$display", "--------------+----------+----------+-------+-------------" {0 0 0};
    %vpi_call 3 158 "$display", "IDLE (000)    |    0     |    X     |   X   | IDLE" {0 0 0};
    %vpi_call 3 159 "$display", "IDLE (000)    |    1     |    X     |   X   | AUTH" {0 0 0};
    %vpi_call 3 160 "$display", "AUTH (001)    |    X     |    X     |   0   | AUTH" {0 0 0};
    %vpi_call 3 161 "$display", "AUTH (001)    |    X     |    X     |   1   | RECOMMEND" {0 0 0};
    %vpi_call 3 162 "$display", "RECOMMEND(010)|    X     |    0     |   X   | RECOMMEND" {0 0 0};
    %vpi_call 3 163 "$display", "RECOMMEND(010)|    X     |    1     |   X   | TRANSACTION" {0 0 0};
    %vpi_call 3 164 "$display", "TRANSACTION(011)|  X     |    X     |   0   | TRANSACTION" {0 0 0};
    %vpi_call 3 165 "$display", "TRANSACTION(011)|  X     |    X     |   1   | UPDATE" {0 0 0};
    %vpi_call 3 166 "$display", "UPDATE (100)  |    X     |    X     |   X   | IDLE" {0 0 0};
    %vpi_call 3 167 "$display", "=============================================================\012" {0 0 0};
    %end;
S_000001fd8c6ae560 .scope task, "display_full_adder_truth_table" "display_full_adder_truth_table" 3 35, 3 35 0, S_000001fd8c742190;
 .timescale -9 -12;
v000001fd8c7564d0_0 .var "a_test", 0 0;
v000001fd8c757510_0 .var "b_test", 0 0;
v000001fd8c7567f0_0 .var "cin_test", 0 0;
v000001fd8c757330_0 .var "cout_test", 0 0;
v000001fd8c756bb0_0 .var/i "i", 31 0;
v000001fd8c756570_0 .var "sum_test", 0 0;
TD_testbench.display_full_adder_truth_table ;
    %vpi_call 3 40 "$display", "\012========================================" {0 0 0};
    %vpi_call 3 41 "$display", "   FULL ADDER TRUTH TABLE" {0 0 0};
    %vpi_call 3 42 "$display", "========================================" {0 0 0};
    %vpi_call 3 43 "$display", "  A  |  B  | Cin | Sum | Cout" {0 0 0};
    %vpi_call 3 44 "$display", "-----+-----+-----+-----+-----" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fd8c756bb0_0, 0, 32;
T_3.14 ;
    %load/vec4 v000001fd8c756bb0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.15, 5;
    %load/vec4 v000001fd8c756bb0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v000001fd8c7564d0_0, 0, 1;
    %load/vec4 v000001fd8c756bb0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v000001fd8c757510_0, 0, 1;
    %load/vec4 v000001fd8c756bb0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001fd8c7567f0_0, 0, 1;
    %load/vec4 v000001fd8c7564d0_0;
    %load/vec4 v000001fd8c757510_0;
    %xor;
    %load/vec4 v000001fd8c7567f0_0;
    %xor;
    %store/vec4 v000001fd8c756570_0, 0, 1;
    %load/vec4 v000001fd8c7564d0_0;
    %load/vec4 v000001fd8c757510_0;
    %and;
    %load/vec4 v000001fd8c7567f0_0;
    %load/vec4 v000001fd8c7564d0_0;
    %load/vec4 v000001fd8c757510_0;
    %xor;
    %and;
    %or;
    %store/vec4 v000001fd8c757330_0, 0, 1;
    %vpi_call 3 52 "$display", "  %b  |  %b  |  %b  |  %b  |  %b", v000001fd8c7564d0_0, v000001fd8c757510_0, v000001fd8c7567f0_0, v000001fd8c756570_0, v000001fd8c757330_0 {0 0 0};
    %load/vec4 v000001fd8c756bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fd8c756bb0_0, 0, 32;
    %jmp T_3.14;
T_3.15 ;
    %vpi_call 3 55 "$display", "========================================\012" {0 0 0};
    %end;
S_000001fd8c7c36a0 .scope module, "uut" "main_system" 3 15, 4 6 0, S_000001fd8c742190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "meal_request";
    .port_info 3 /INPUT 1 "user_select";
    .port_info 4 /INPUT 2 "action_type";
    .port_info 5 /OUTPUT 3 "current_state";
    .port_info 6 /OUTPUT 8 "current_balance";
    .port_info 7 /OUTPUT 7 "tens_display";
    .port_info 8 /OUTPUT 7 "ones_display";
    .port_info 9 /OUTPUT 1 "credit_ok";
L_000001fd8c7cb120 .functor AND 1, L_000001fd8c7c7ca0, L_000001fd8c7cba50, C4<1>, C4<1>;
v000001fd8c7c42f0_0 .net *"_ivl_1", 0 0, L_000001fd8c7c7ca0;  1 drivers
v000001fd8c7c4390_0 .net "action_type", 1 0, v000001fd8c7c5510_0;  1 drivers
v000001fd8c7c44d0_0 .net "clk", 0 0, v000001fd8c7c51f0_0;  1 drivers
v000001fd8c7c4f70_0 .net "credit_ok", 0 0, L_000001fd8c7cba50;  alias, 1 drivers
v000001fd8c7c53d0_0 .net "current_balance", 7 0, v000001fd8c7c58d0_0;  alias, 1 drivers
v000001fd8c7c4570_0 .net "current_state", 2 0, v000001fd8c7c4e30_0;  alias, 1 drivers
v000001fd8c7c5150_0 .net "load_enable", 0 0, L_000001fd8c7cb120;  1 drivers
v000001fd8c7c4b10_0 .net "meal_request", 0 0, v000001fd8c7c5830_0;  1 drivers
v000001fd8c7c4610_0 .net "new_balance", 7 0, L_000001fd8c7c6800;  1 drivers
v000001fd8c7c46b0_0 .net "ones_display", 6 0, L_000001fd8c824a50;  alias, 1 drivers
v000001fd8c7c4750_0 .net "rst_n", 0 0, v000001fd8c7c5c90_0;  1 drivers
v000001fd8c7c50b0_0 .net "state_outputs", 7 0, v000001fd8c7c4a70_0;  1 drivers
v000001fd8c7c4bb0_0 .net "tens_display", 6 0, L_000001fd8c825d10;  alias, 1 drivers
v000001fd8c7c5970_0 .net "timer_done", 0 0, v000001fd8c7c4930_0;  1 drivers
v000001fd8c7c4c50_0 .net "user_select", 0 0, v000001fd8c7c64e0_0;  1 drivers
L_000001fd8c7c7ca0 .part v000001fd8c7c4a70_0, 4, 1;
S_000001fd8c7c3380 .scope module, "alu" "alu_unit_dataflow" 4 65, 5 7 0, S_000001fd8c7c36a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "balance";
    .port_info 1 /INPUT 2 "action_type";
    .port_info 2 /OUTPUT 8 "new_balance";
    .port_info 3 /OUTPUT 1 "credit_ok";
L_000001fd8c7cb510 .functor NOT 8, L_000001fd8c7c6260, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001fd8c7cbc80 .functor BUFZ 1, L_000001fd8c7c6f80, C4<0>, C4<0>, C4<0>;
L_000001fd8c7cba50 .functor OR 1, L_000001fd8c7cbc80, L_000001fd8c7c7160, C4<0>, C4<0>;
L_000001fd8c7cc108 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001fd8c756610_0 .net/2u *"_ivl_14", 0 0, L_000001fd8c7cc108;  1 drivers
L_000001fd8c7cc150 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001fd8c756b10_0 .net/2u *"_ivl_16", 0 0, L_000001fd8c7cc150;  1 drivers
v000001fd8c7566b0_0 .net *"_ivl_20", 7 0, L_000001fd8c7c6da0;  1 drivers
v000001fd8c756ed0_0 .net *"_ivl_22", 7 0, L_000001fd8c7c6a80;  1 drivers
L_000001fd8c7cc198 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001fd8c756e30_0 .net *"_ivl_25", 6 0, L_000001fd8c7cc198;  1 drivers
v000001fd8c7573d0_0 .net *"_ivl_3", 0 0, L_000001fd8c7c7700;  1 drivers
L_000001fd8c7cc078 .functor BUFT 1, C4<01010000>, C4<0>, C4<0>, C4<0>;
v000001fd8c757470_0 .net/2u *"_ivl_4", 7 0, L_000001fd8c7cc078;  1 drivers
L_000001fd8c7cc0c0 .functor BUFT 1, C4<01001001>, C4<0>, C4<0>, C4<0>;
v000001fd8c759d70_0 .net/2u *"_ivl_6", 7 0, L_000001fd8c7cc0c0;  1 drivers
v000001fd8c75b7b0_0 .net "action_type", 1 0, v000001fd8c7c5510_0;  alias, 1 drivers
v000001fd8c759ff0_0 .net "add_sub_ctrl", 0 0, L_000001fd8c7c6f80;  1 drivers
v000001fd8c75a4f0_0 .net "adder_b_input", 7 0, L_000001fd8c7c6d00;  1 drivers
v000001fd8c75ad10_0 .net "balance", 7 0, v000001fd8c7c58d0_0;  alias, 1 drivers
v000001fd8c759c30_0 .net "balance_ge_cost", 0 0, L_000001fd8c7c7160;  1 drivers
v000001fd8c75a3b0_0 .net "bypass_check", 0 0, L_000001fd8c7cbc80;  1 drivers
v000001fd8c75a1d0_0 .net "carry_in", 0 0, L_000001fd8c7c6bc0;  1 drivers
v000001fd8c75a9f0_0 .net "cost_complement", 7 0, L_000001fd8c7cb510;  1 drivers
v000001fd8c75b210_0 .net "credit_ok", 0 0, L_000001fd8c7cba50;  alias, 1 drivers
v000001fd8c759b90_0 .net "new_balance", 7 0, L_000001fd8c7c6800;  alias, 1 drivers
v000001fd8c75b670_0 .net "selected_cost", 7 0, L_000001fd8c7c6260;  1 drivers
L_000001fd8c7c6f80 .part v000001fd8c7c5510_0, 0, 1;
L_000001fd8c7c7700 .part v000001fd8c7c5510_0, 1, 1;
L_000001fd8c7c6260 .functor MUXZ 8, L_000001fd8c7cc0c0, L_000001fd8c7cc078, L_000001fd8c7c7700, C4<>;
L_000001fd8c7c6d00 .functor MUXZ 8, L_000001fd8c7cb510, L_000001fd8c7c6260, L_000001fd8c7c6f80, C4<>;
L_000001fd8c7c6bc0 .functor MUXZ 1, L_000001fd8c7cc150, L_000001fd8c7cc108, L_000001fd8c7c6f80, C4<>;
L_000001fd8c7c6da0 .arith/sum 8, v000001fd8c7c58d0_0, L_000001fd8c7c6d00;
L_000001fd8c7c6a80 .concat [ 1 7 0 0], L_000001fd8c7c6bc0, L_000001fd8c7cc198;
L_000001fd8c7c6800 .arith/sum 8, L_000001fd8c7c6da0, L_000001fd8c7c6a80;
L_000001fd8c7c7160 .cmp/ge 8, v000001fd8c7c58d0_0, L_000001fd8c7c6260;
S_000001fd8c7c3830 .scope module, "display" "display_driver_behavioral" 4 82, 6 74 0, S_000001fd8c7c36a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "balance";
    .port_info 1 /OUTPUT 7 "tens_display";
    .port_info 2 /OUTPUT 7 "ones_display";
v000001fd8c7c4d90_0 .net "balance", 7 0, v000001fd8c7c58d0_0;  alias, 1 drivers
v000001fd8c7c5470_0 .net "ones_bcd", 3 0, L_000001fd8c7c6b20;  1 drivers
v000001fd8c7c5dd0_0 .net "ones_display", 6 0, L_000001fd8c824a50;  alias, 1 drivers
v000001fd8c7c5e70_0 .net "tens_bcd", 3 0, L_000001fd8c7c7ac0;  1 drivers
v000001fd8c7c4110_0 .net "tens_display", 6 0, L_000001fd8c825d10;  alias, 1 drivers
S_000001fd8c7c39c0 .scope module, "bcd_conv" "binary_to_bcd_dataflow" 6 80, 5 28 0, S_000001fd8c7c3830;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "binary";
    .port_info 1 /OUTPUT 4 "tens";
    .port_info 2 /OUTPUT 4 "ones";
v000001fd8c75a090_0 .net *"_ivl_0", 31 0, L_000001fd8c7c6300;  1 drivers
v000001fd8c75b710_0 .net *"_ivl_10", 31 0, L_000001fd8c7c7020;  1 drivers
L_000001fd8c7cc270 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fd8c75b850_0 .net *"_ivl_13", 23 0, L_000001fd8c7cc270;  1 drivers
L_000001fd8c7cc2b8 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000001fd8c75a950_0 .net/2u *"_ivl_14", 31 0, L_000001fd8c7cc2b8;  1 drivers
v000001fd8c759cd0_0 .net *"_ivl_16", 31 0, L_000001fd8c7c7340;  1 drivers
L_000001fd8c7cc1e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fd8c759f50_0 .net *"_ivl_3", 23 0, L_000001fd8c7cc1e0;  1 drivers
L_000001fd8c7cc228 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000001fd8c75a130_0 .net/2u *"_ivl_4", 31 0, L_000001fd8c7cc228;  1 drivers
v000001fd8c75b8f0_0 .net *"_ivl_6", 31 0, L_000001fd8c7c68a0;  1 drivers
v000001fd8c75aa90_0 .net "binary", 7 0, v000001fd8c7c58d0_0;  alias, 1 drivers
v000001fd8c75b990_0 .net "ones", 3 0, L_000001fd8c7c6b20;  alias, 1 drivers
v000001fd8c759e10_0 .net "tens", 3 0, L_000001fd8c7c7ac0;  alias, 1 drivers
L_000001fd8c7c6300 .concat [ 8 24 0 0], v000001fd8c7c58d0_0, L_000001fd8c7cc1e0;
L_000001fd8c7c68a0 .arith/div 32, L_000001fd8c7c6300, L_000001fd8c7cc228;
L_000001fd8c7c7ac0 .part L_000001fd8c7c68a0, 0, 4;
L_000001fd8c7c7020 .concat [ 8 24 0 0], v000001fd8c7c58d0_0, L_000001fd8c7cc270;
L_000001fd8c7c7340 .arith/mod 32, L_000001fd8c7c7020, L_000001fd8c7cc2b8;
L_000001fd8c7c6b20 .part L_000001fd8c7c7340, 0, 4;
S_000001fd8c7c3b50 .scope module, "ones_decoder" "bcd_to_7seg_dataflow" 6 91, 5 37 0, S_000001fd8c7c3830;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "bcd";
    .port_info 1 /OUTPUT 7 "segments";
L_000001fd8c7cc8e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001fd8c75a310_0 .net/2u *"_ivl_0", 3 0, L_000001fd8c7cc8e8;  1 drivers
L_000001fd8c7cc9c0 .functor BUFT 1, C4<0000110>, C4<0>, C4<0>, C4<0>;
v000001fd8c75b530_0 .net/2u *"_ivl_10", 6 0, L_000001fd8c7cc9c0;  1 drivers
L_000001fd8c7cca08 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001fd8c75a590_0 .net/2u *"_ivl_12", 3 0, L_000001fd8c7cca08;  1 drivers
v000001fd8c75a630_0 .net *"_ivl_14", 0 0, L_000001fd8c824190;  1 drivers
L_000001fd8c7cca50 .functor BUFT 1, C4<1011011>, C4<0>, C4<0>, C4<0>;
v000001fd8c759eb0_0 .net/2u *"_ivl_16", 6 0, L_000001fd8c7cca50;  1 drivers
L_000001fd8c7cca98 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000001fd8c75af90_0 .net/2u *"_ivl_18", 3 0, L_000001fd8c7cca98;  1 drivers
v000001fd8c75a450_0 .net *"_ivl_2", 0 0, L_000001fd8c825ef0;  1 drivers
v000001fd8c75a6d0_0 .net *"_ivl_20", 0 0, L_000001fd8c824870;  1 drivers
L_000001fd8c7ccae0 .functor BUFT 1, C4<1001111>, C4<0>, C4<0>, C4<0>;
v000001fd8c75a270_0 .net/2u *"_ivl_22", 6 0, L_000001fd8c7ccae0;  1 drivers
L_000001fd8c7ccb28 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000001fd8c75b350_0 .net/2u *"_ivl_24", 3 0, L_000001fd8c7ccb28;  1 drivers
v000001fd8c75ba30_0 .net *"_ivl_26", 0 0, L_000001fd8c824690;  1 drivers
L_000001fd8c7ccb70 .functor BUFT 1, C4<1100110>, C4<0>, C4<0>, C4<0>;
v000001fd8c75b2b0_0 .net/2u *"_ivl_28", 6 0, L_000001fd8c7ccb70;  1 drivers
L_000001fd8c7ccbb8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v000001fd8c75a770_0 .net/2u *"_ivl_30", 3 0, L_000001fd8c7ccbb8;  1 drivers
v000001fd8c75a810_0 .net *"_ivl_32", 0 0, L_000001fd8c8262b0;  1 drivers
L_000001fd8c7ccc00 .functor BUFT 1, C4<1101101>, C4<0>, C4<0>, C4<0>;
v000001fd8c75a8b0_0 .net/2u *"_ivl_34", 6 0, L_000001fd8c7ccc00;  1 drivers
L_000001fd8c7ccc48 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v000001fd8c75ab30_0 .net/2u *"_ivl_36", 3 0, L_000001fd8c7ccc48;  1 drivers
v000001fd8c75abd0_0 .net *"_ivl_38", 0 0, L_000001fd8c824730;  1 drivers
L_000001fd8c7cc930 .functor BUFT 1, C4<0111111>, C4<0>, C4<0>, C4<0>;
v000001fd8c75ae50_0 .net/2u *"_ivl_4", 6 0, L_000001fd8c7cc930;  1 drivers
L_000001fd8c7ccc90 .functor BUFT 1, C4<1111101>, C4<0>, C4<0>, C4<0>;
v000001fd8c75ac70_0 .net/2u *"_ivl_40", 6 0, L_000001fd8c7ccc90;  1 drivers
L_000001fd8c7cccd8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v000001fd8c75b5d0_0 .net/2u *"_ivl_42", 3 0, L_000001fd8c7cccd8;  1 drivers
v000001fd8c75adb0_0 .net *"_ivl_44", 0 0, L_000001fd8c826350;  1 drivers
L_000001fd8c7ccd20 .functor BUFT 1, C4<0000111>, C4<0>, C4<0>, C4<0>;
v000001fd8c75aef0_0 .net/2u *"_ivl_46", 6 0, L_000001fd8c7ccd20;  1 drivers
L_000001fd8c7ccd68 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001fd8c75b030_0 .net/2u *"_ivl_48", 3 0, L_000001fd8c7ccd68;  1 drivers
v000001fd8c75b3f0_0 .net *"_ivl_50", 0 0, L_000001fd8c8247d0;  1 drivers
L_000001fd8c7ccdb0 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v000001fd8c75b0d0_0 .net/2u *"_ivl_52", 6 0, L_000001fd8c7ccdb0;  1 drivers
L_000001fd8c7ccdf8 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v000001fd8c75b170_0 .net/2u *"_ivl_54", 3 0, L_000001fd8c7ccdf8;  1 drivers
v000001fd8c75b490_0 .net *"_ivl_56", 0 0, L_000001fd8c8260d0;  1 drivers
L_000001fd8c7cce40 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000001fd8c75d0e0_0 .net/2u *"_ivl_58", 6 0, L_000001fd8c7cce40;  1 drivers
L_000001fd8c7cc978 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001fd8c75c460_0 .net/2u *"_ivl_6", 3 0, L_000001fd8c7cc978;  1 drivers
L_000001fd8c7cce88 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001fd8c75bf60_0 .net/2u *"_ivl_60", 6 0, L_000001fd8c7cce88;  1 drivers
v000001fd8c75c820_0 .net *"_ivl_62", 6 0, L_000001fd8c826530;  1 drivers
v000001fd8c75c5a0_0 .net *"_ivl_64", 6 0, L_000001fd8c826030;  1 drivers
v000001fd8c75c500_0 .net *"_ivl_66", 6 0, L_000001fd8c824b90;  1 drivers
v000001fd8c75c640_0 .net *"_ivl_68", 6 0, L_000001fd8c825db0;  1 drivers
v000001fd8c75c000_0 .net *"_ivl_70", 6 0, L_000001fd8c826710;  1 drivers
v000001fd8c75d540_0 .net *"_ivl_72", 6 0, L_000001fd8c825130;  1 drivers
v000001fd8c75d9a0_0 .net *"_ivl_74", 6 0, L_000001fd8c8244b0;  1 drivers
v000001fd8c75ce60_0 .net *"_ivl_76", 6 0, L_000001fd8c8263f0;  1 drivers
v000001fd8c75be20_0 .net *"_ivl_78", 6 0, L_000001fd8c826850;  1 drivers
v000001fd8c75bba0_0 .net *"_ivl_8", 0 0, L_000001fd8c825950;  1 drivers
v000001fd8c75caa0_0 .net "bcd", 3 0, L_000001fd8c7c6b20;  alias, 1 drivers
v000001fd8c75cbe0_0 .net "segments", 6 0, L_000001fd8c824a50;  alias, 1 drivers
L_000001fd8c825ef0 .cmp/eq 4, L_000001fd8c7c6b20, L_000001fd8c7cc8e8;
L_000001fd8c825950 .cmp/eq 4, L_000001fd8c7c6b20, L_000001fd8c7cc978;
L_000001fd8c824190 .cmp/eq 4, L_000001fd8c7c6b20, L_000001fd8c7cca08;
L_000001fd8c824870 .cmp/eq 4, L_000001fd8c7c6b20, L_000001fd8c7cca98;
L_000001fd8c824690 .cmp/eq 4, L_000001fd8c7c6b20, L_000001fd8c7ccb28;
L_000001fd8c8262b0 .cmp/eq 4, L_000001fd8c7c6b20, L_000001fd8c7ccbb8;
L_000001fd8c824730 .cmp/eq 4, L_000001fd8c7c6b20, L_000001fd8c7ccc48;
L_000001fd8c826350 .cmp/eq 4, L_000001fd8c7c6b20, L_000001fd8c7cccd8;
L_000001fd8c8247d0 .cmp/eq 4, L_000001fd8c7c6b20, L_000001fd8c7ccd68;
L_000001fd8c8260d0 .cmp/eq 4, L_000001fd8c7c6b20, L_000001fd8c7ccdf8;
L_000001fd8c826530 .functor MUXZ 7, L_000001fd8c7cce88, L_000001fd8c7cce40, L_000001fd8c8260d0, C4<>;
L_000001fd8c826030 .functor MUXZ 7, L_000001fd8c826530, L_000001fd8c7ccdb0, L_000001fd8c8247d0, C4<>;
L_000001fd8c824b90 .functor MUXZ 7, L_000001fd8c826030, L_000001fd8c7ccd20, L_000001fd8c826350, C4<>;
L_000001fd8c825db0 .functor MUXZ 7, L_000001fd8c824b90, L_000001fd8c7ccc90, L_000001fd8c824730, C4<>;
L_000001fd8c826710 .functor MUXZ 7, L_000001fd8c825db0, L_000001fd8c7ccc00, L_000001fd8c8262b0, C4<>;
L_000001fd8c825130 .functor MUXZ 7, L_000001fd8c826710, L_000001fd8c7ccb70, L_000001fd8c824690, C4<>;
L_000001fd8c8244b0 .functor MUXZ 7, L_000001fd8c825130, L_000001fd8c7ccae0, L_000001fd8c824870, C4<>;
L_000001fd8c8263f0 .functor MUXZ 7, L_000001fd8c8244b0, L_000001fd8c7cca50, L_000001fd8c824190, C4<>;
L_000001fd8c826850 .functor MUXZ 7, L_000001fd8c8263f0, L_000001fd8c7cc9c0, L_000001fd8c825950, C4<>;
L_000001fd8c824a50 .functor MUXZ 7, L_000001fd8c826850, L_000001fd8c7cc930, L_000001fd8c825ef0, C4<>;
S_000001fd8c7c3ce0 .scope module, "tens_decoder" "bcd_to_7seg_dataflow" 6 86, 5 37 0, S_000001fd8c7c3830;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "bcd";
    .port_info 1 /OUTPUT 7 "segments";
L_000001fd8c7cc300 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001fd8c75c1e0_0 .net/2u *"_ivl_0", 3 0, L_000001fd8c7cc300;  1 drivers
L_000001fd8c7cc3d8 .functor BUFT 1, C4<0000110>, C4<0>, C4<0>, C4<0>;
v000001fd8c75d360_0 .net/2u *"_ivl_10", 6 0, L_000001fd8c7cc3d8;  1 drivers
L_000001fd8c7cc420 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001fd8c75cb40_0 .net/2u *"_ivl_12", 3 0, L_000001fd8c7cc420;  1 drivers
v000001fd8c75c280_0 .net *"_ivl_14", 0 0, L_000001fd8c7c61c0;  1 drivers
L_000001fd8c7cc468 .functor BUFT 1, C4<1011011>, C4<0>, C4<0>, C4<0>;
v000001fd8c75d4a0_0 .net/2u *"_ivl_16", 6 0, L_000001fd8c7cc468;  1 drivers
L_000001fd8c7cc4b0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000001fd8c75c0a0_0 .net/2u *"_ivl_18", 3 0, L_000001fd8c7cc4b0;  1 drivers
v000001fd8c75da40_0 .net *"_ivl_2", 0 0, L_000001fd8c7c7200;  1 drivers
v000001fd8c75bc40_0 .net *"_ivl_20", 0 0, L_000001fd8c7c75c0;  1 drivers
L_000001fd8c7cc4f8 .functor BUFT 1, C4<1001111>, C4<0>, C4<0>, C4<0>;
v000001fd8c75d7c0_0 .net/2u *"_ivl_22", 6 0, L_000001fd8c7cc4f8;  1 drivers
L_000001fd8c7cc540 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000001fd8c75cc80_0 .net/2u *"_ivl_24", 3 0, L_000001fd8c7cc540;  1 drivers
v000001fd8c75bd80_0 .net *"_ivl_26", 0 0, L_000001fd8c7c7520;  1 drivers
L_000001fd8c7cc588 .functor BUFT 1, C4<1100110>, C4<0>, C4<0>, C4<0>;
v000001fd8c75d5e0_0 .net/2u *"_ivl_28", 6 0, L_000001fd8c7cc588;  1 drivers
L_000001fd8c7cc5d0 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v000001fd8c75d680_0 .net/2u *"_ivl_30", 3 0, L_000001fd8c7cc5d0;  1 drivers
v000001fd8c75bec0_0 .net *"_ivl_32", 0 0, L_000001fd8c7c6940;  1 drivers
L_000001fd8c7cc618 .functor BUFT 1, C4<1101101>, C4<0>, C4<0>, C4<0>;
v000001fd8c75c320_0 .net/2u *"_ivl_34", 6 0, L_000001fd8c7cc618;  1 drivers
L_000001fd8c7cc660 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v000001fd8c75c6e0_0 .net/2u *"_ivl_36", 3 0, L_000001fd8c7cc660;  1 drivers
v000001fd8c75d180_0 .net *"_ivl_38", 0 0, L_000001fd8c7c7660;  1 drivers
L_000001fd8c7cc348 .functor BUFT 1, C4<0111111>, C4<0>, C4<0>, C4<0>;
v000001fd8c75c8c0_0 .net/2u *"_ivl_4", 6 0, L_000001fd8c7cc348;  1 drivers
L_000001fd8c7cc6a8 .functor BUFT 1, C4<1111101>, C4<0>, C4<0>, C4<0>;
v000001fd8c75c140_0 .net/2u *"_ivl_40", 6 0, L_000001fd8c7cc6a8;  1 drivers
L_000001fd8c7cc6f0 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v000001fd8c75c780_0 .net/2u *"_ivl_42", 3 0, L_000001fd8c7cc6f0;  1 drivers
v000001fd8c75d720_0 .net *"_ivl_44", 0 0, L_000001fd8c7c6c60;  1 drivers
L_000001fd8c7cc738 .functor BUFT 1, C4<0000111>, C4<0>, C4<0>, C4<0>;
v000001fd8c75c3c0_0 .net/2u *"_ivl_46", 6 0, L_000001fd8c7cc738;  1 drivers
L_000001fd8c7cc780 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001fd8c75cdc0_0 .net/2u *"_ivl_48", 3 0, L_000001fd8c7cc780;  1 drivers
v000001fd8c75cd20_0 .net *"_ivl_50", 0 0, L_000001fd8c7c77a0;  1 drivers
L_000001fd8c7cc7c8 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v000001fd8c75d860_0 .net/2u *"_ivl_52", 6 0, L_000001fd8c7cc7c8;  1 drivers
L_000001fd8c7cc810 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v000001fd8c75cf00_0 .net/2u *"_ivl_54", 3 0, L_000001fd8c7cc810;  1 drivers
v000001fd8c75bce0_0 .net *"_ivl_56", 0 0, L_000001fd8c7c6580;  1 drivers
L_000001fd8c7cc858 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000001fd8c75d900_0 .net/2u *"_ivl_58", 6 0, L_000001fd8c7cc858;  1 drivers
L_000001fd8c7cc390 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001fd8c75c960_0 .net/2u *"_ivl_6", 3 0, L_000001fd8c7cc390;  1 drivers
L_000001fd8c7cc8a0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001fd8c75cfa0_0 .net/2u *"_ivl_60", 6 0, L_000001fd8c7cc8a0;  1 drivers
v000001fd8c75ca00_0 .net *"_ivl_62", 6 0, L_000001fd8c7c7840;  1 drivers
v000001fd8c75d040_0 .net *"_ivl_64", 6 0, L_000001fd8c7c7b60;  1 drivers
v000001fd8c75d220_0 .net *"_ivl_66", 6 0, L_000001fd8c7c7d40;  1 drivers
v000001fd8c75d2c0_0 .net *"_ivl_68", 6 0, L_000001fd8c7c7de0;  1 drivers
v000001fd8c75d400_0 .net *"_ivl_70", 6 0, L_000001fd8c7c63a0;  1 drivers
v000001fd8c7c47f0_0 .net *"_ivl_72", 6 0, L_000001fd8c7c6440;  1 drivers
v000001fd8c7c4890_0 .net *"_ivl_74", 6 0, L_000001fd8c825f90;  1 drivers
v000001fd8c7c4ed0_0 .net *"_ivl_76", 6 0, L_000001fd8c825c70;  1 drivers
v000001fd8c7c4430_0 .net *"_ivl_78", 6 0, L_000001fd8c825590;  1 drivers
v000001fd8c7c5f10_0 .net *"_ivl_8", 0 0, L_000001fd8c7c72a0;  1 drivers
v000001fd8c7c4cf0_0 .net "bcd", 3 0, L_000001fd8c7c7ac0;  alias, 1 drivers
v000001fd8c7c5bf0_0 .net "segments", 6 0, L_000001fd8c825d10;  alias, 1 drivers
L_000001fd8c7c7200 .cmp/eq 4, L_000001fd8c7c7ac0, L_000001fd8c7cc300;
L_000001fd8c7c72a0 .cmp/eq 4, L_000001fd8c7c7ac0, L_000001fd8c7cc390;
L_000001fd8c7c61c0 .cmp/eq 4, L_000001fd8c7c7ac0, L_000001fd8c7cc420;
L_000001fd8c7c75c0 .cmp/eq 4, L_000001fd8c7c7ac0, L_000001fd8c7cc4b0;
L_000001fd8c7c7520 .cmp/eq 4, L_000001fd8c7c7ac0, L_000001fd8c7cc540;
L_000001fd8c7c6940 .cmp/eq 4, L_000001fd8c7c7ac0, L_000001fd8c7cc5d0;
L_000001fd8c7c7660 .cmp/eq 4, L_000001fd8c7c7ac0, L_000001fd8c7cc660;
L_000001fd8c7c6c60 .cmp/eq 4, L_000001fd8c7c7ac0, L_000001fd8c7cc6f0;
L_000001fd8c7c77a0 .cmp/eq 4, L_000001fd8c7c7ac0, L_000001fd8c7cc780;
L_000001fd8c7c6580 .cmp/eq 4, L_000001fd8c7c7ac0, L_000001fd8c7cc810;
L_000001fd8c7c7840 .functor MUXZ 7, L_000001fd8c7cc8a0, L_000001fd8c7cc858, L_000001fd8c7c6580, C4<>;
L_000001fd8c7c7b60 .functor MUXZ 7, L_000001fd8c7c7840, L_000001fd8c7cc7c8, L_000001fd8c7c77a0, C4<>;
L_000001fd8c7c7d40 .functor MUXZ 7, L_000001fd8c7c7b60, L_000001fd8c7cc738, L_000001fd8c7c6c60, C4<>;
L_000001fd8c7c7de0 .functor MUXZ 7, L_000001fd8c7c7d40, L_000001fd8c7cc6a8, L_000001fd8c7c7660, C4<>;
L_000001fd8c7c63a0 .functor MUXZ 7, L_000001fd8c7c7de0, L_000001fd8c7cc618, L_000001fd8c7c6940, C4<>;
L_000001fd8c7c6440 .functor MUXZ 7, L_000001fd8c7c63a0, L_000001fd8c7cc588, L_000001fd8c7c7520, C4<>;
L_000001fd8c825f90 .functor MUXZ 7, L_000001fd8c7c6440, L_000001fd8c7cc4f8, L_000001fd8c7c75c0, C4<>;
L_000001fd8c825c70 .functor MUXZ 7, L_000001fd8c825f90, L_000001fd8c7cc468, L_000001fd8c7c61c0, C4<>;
L_000001fd8c825590 .functor MUXZ 7, L_000001fd8c825c70, L_000001fd8c7cc3d8, L_000001fd8c7c72a0, C4<>;
L_000001fd8c825d10 .functor MUXZ 7, L_000001fd8c825590, L_000001fd8c7cc348, L_000001fd8c7c7200, C4<>;
S_000001fd8c7c31f0 .scope module, "fsm" "fsm_core_behavioral" 4 54, 6 7 0, S_000001fd8c7c36a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "meal_request";
    .port_info 3 /INPUT 1 "user_select";
    .port_info 4 /OUTPUT 3 "current_state";
    .port_info 5 /OUTPUT 1 "timer_done";
    .port_info 6 /OUTPUT 8 "state_outputs";
P_000001fd8c6ae6f0 .param/l "AUTH" 1 6 13, C4<001>;
P_000001fd8c6ae728 .param/l "AUTH_THRESHOLD" 1 6 18, C4<1010>;
P_000001fd8c6ae760 .param/l "IDLE" 1 6 13, C4<000>;
P_000001fd8c6ae798 .param/l "RECOMMEND" 1 6 14, C4<010>;
P_000001fd8c6ae7d0 .param/l "TRANSACTION" 1 6 14, C4<011>;
P_000001fd8c6ae808 .param/l "UPDATE" 1 6 14, C4<100>;
v000001fd8c7c5650_0 .var "auth_counter", 3 0;
v000001fd8c7c4250_0 .net "clk", 0 0, v000001fd8c7c51f0_0;  alias, 1 drivers
v000001fd8c7c4e30_0 .var "current_state", 2 0;
v000001fd8c7c49d0_0 .net "meal_request", 0 0, v000001fd8c7c5830_0;  alias, 1 drivers
v000001fd8c7c56f0_0 .var "next_state", 2 0;
v000001fd8c7c5a10_0 .net "rst_n", 0 0, v000001fd8c7c5c90_0;  alias, 1 drivers
v000001fd8c7c4a70_0 .var "state_outputs", 7 0;
v000001fd8c7c4930_0 .var "timer_done", 0 0;
v000001fd8c7c41b0_0 .net "user_select", 0 0, v000001fd8c7c64e0_0;  alias, 1 drivers
E_000001fd8c71e040 .event anyedge, v000001fd8c7c4e30_0;
E_000001fd8c71d500/0 .event anyedge, v000001fd8c7c4e30_0, v000001fd8c7c5650_0, v000001fd8c7c49d0_0, v000001fd8c7c4930_0;
E_000001fd8c71d500/1 .event anyedge, v000001fd8c7c41b0_0;
E_000001fd8c71d500 .event/or E_000001fd8c71d500/0, E_000001fd8c71d500/1;
E_000001fd8c71dc00/0 .event negedge, v000001fd8c7c5a10_0;
E_000001fd8c71dc00/1 .event posedge, v000001fd8c7c4250_0;
E_000001fd8c71dc00 .event/or E_000001fd8c71dc00/0, E_000001fd8c71dc00/1;
S_000001fd8c7c3510 .scope module, "register" "credit_register_behavioral" 4 73, 6 60 0, S_000001fd8c7c36a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_enable";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
v000001fd8c7c5010_0 .net "clk", 0 0, v000001fd8c7c51f0_0;  alias, 1 drivers
v000001fd8c7c4070_0 .net "data_in", 7 0, L_000001fd8c7c6800;  alias, 1 drivers
v000001fd8c7c58d0_0 .var "data_out", 7 0;
v000001fd8c7c5b50_0 .net "load_enable", 0 0, L_000001fd8c7cb120;  alias, 1 drivers
v000001fd8c7c55b0_0 .net "rst_n", 0 0, v000001fd8c7c5c90_0;  alias, 1 drivers
    .scope S_000001fd8c7c31f0;
T_4 ;
    %wait E_000001fd8c71dc00;
    %load/vec4 v000001fd8c7c5a10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001fd8c7c4e30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fd8c7c5650_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001fd8c7c56f0_0;
    %assign/vec4 v000001fd8c7c4e30_0, 0;
    %load/vec4 v000001fd8c7c4e30_0;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_4.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001fd8c7c4e30_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_4.4;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v000001fd8c7c5650_0;
    %cmpi/u 10, 0, 4;
    %jmp/0xz  T_4.5, 5;
    %load/vec4 v000001fd8c7c5650_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001fd8c7c5650_0, 0;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fd8c7c5650_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fd8c7c31f0;
T_5 ;
    %wait E_000001fd8c71d500;
    %load/vec4 v000001fd8c7c4e30_0;
    %store/vec4 v000001fd8c7c56f0_0, 0, 3;
    %pushi/vec4 10, 0, 4;
    %load/vec4 v000001fd8c7c5650_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000001fd8c7c4930_0, 0, 1;
    %load/vec4 v000001fd8c7c4e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fd8c7c56f0_0, 0, 3;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v000001fd8c7c49d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %store/vec4 v000001fd8c7c56f0_0, 0, 3;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v000001fd8c7c4930_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %store/vec4 v000001fd8c7c56f0_0, 0, 3;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v000001fd8c7c41b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.11, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_5.12, 8;
T_5.11 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_5.12, 8;
 ; End of false expr.
    %blend;
T_5.12;
    %store/vec4 v000001fd8c7c56f0_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v000001fd8c7c4930_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.13, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_5.14, 8;
T_5.13 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_5.14, 8;
 ; End of false expr.
    %blend;
T_5.14;
    %store/vec4 v000001fd8c7c56f0_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fd8c7c56f0_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001fd8c7c31f0;
T_6 ;
    %wait E_000001fd8c71e040;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001fd8c7c4a70_0, 0, 8;
    %load/vec4 v000001fd8c7c4e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fd8c7c4a70_0, 4, 1;
    %jmp T_6.5;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fd8c7c4a70_0, 4, 1;
    %jmp T_6.5;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fd8c7c4a70_0, 4, 1;
    %jmp T_6.5;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fd8c7c4a70_0, 4, 1;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fd8c7c4a70_0, 4, 1;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001fd8c7c3510;
T_7 ;
    %wait E_000001fd8c71dc00;
    %load/vec4 v000001fd8c7c55b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v000001fd8c7c58d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001fd8c7c5b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001fd8c7c4070_0;
    %assign/vec4 v000001fd8c7c58d0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fd8c742190;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd8c7c51f0_0, 0, 1;
T_8.0 ;
    %delay 5000, 0;
    %load/vec4 v000001fd8c7c51f0_0;
    %inv;
    %store/vec4 v000001fd8c7c51f0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_000001fd8c742190;
T_9 ;
    %vpi_call 3 173 "$display", "\012============================================================" {0 0 0};
    %vpi_call 3 174 "$display", "                                                            " {0 0 0};
    %vpi_call 3 175 "$display", "       CREDIT MANAGEMENT SYSTEM - COMPREHENSIVE TEST       " {0 0 0};
    %vpi_call 3 176 "$display", "                                                            " {0 0 0};
    %vpi_call 3 177 "$display", "============================================================\012" {0 0 0};
    %fork TD_testbench.display_full_adder_truth_table, S_000001fd8c6ae560;
    %join;
    %fork TD_testbench.display_alu_truth_table, S_000001fd8c6bf5f0;
    %join;
    %fork TD_testbench.display_bcd_truth_table, S_000001fd8c6bf780;
    %join;
    %fork TD_testbench.display_fsm_state_table, S_000001fd8c6ae3d0;
    %join;
    %vpi_call 3 185 "$display", "\012============================================================" {0 0 0};
    %vpi_call 3 186 "$display", "                    FUNCTIONAL TESTS                        " {0 0 0};
    %vpi_call 3 187 "$display", "============================================================\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd8c7c5c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd8c7c5830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd8c7c64e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fd8c7c5510_0, 0, 2;
    %delay 15000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd8c7c5c90_0, 0, 1;
    %vpi_call 3 196 "$display", "System Reset Complete" {0 0 0};
    %vpi_call 3 197 "$display", "  Initial Balance: %d credits\012", v000001fd8c7c5290_0 {0 0 0};
    %vpi_call 3 200 "$display", "------------------------------------------------------------" {0 0 0};
    %vpi_call 3 201 "$display", "Test 1: Ate Mess Transaction (Cost: 73)" {0 0 0};
    %vpi_call 3 202 "$display", "------------------------------------------------------------" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd8c7c5830_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fd8c7c5510_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd8c7c5830_0, 0, 1;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd8c7c64e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd8c7c64e0_0, 0, 1;
    %delay 150000, 0;
    %vpi_call 3 209 "$display", "  Transaction Complete" {0 0 0};
    %vpi_call 3 210 "$display", "  Balance: %d (Expected: 182)", v000001fd8c7c5290_0 {0 0 0};
    %vpi_call 3 211 "$display", "  Credit OK: %b\012", v000001fd8c7c5790_0 {0 0 0};
    %vpi_call 3 214 "$display", "------------------------------------------------------------" {0 0 0};
    %vpi_call 3 215 "$display", "Test 2: Skipped Mess Refund (+73)" {0 0 0};
    %vpi_call 3 216 "$display", "------------------------------------------------------------" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd8c7c5830_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001fd8c7c5510_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd8c7c5830_0, 0, 1;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd8c7c64e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd8c7c64e0_0, 0, 1;
    %delay 150000, 0;
    %vpi_call 3 223 "$display", "  Refund Complete" {0 0 0};
    %vpi_call 3 224 "$display", "  Balance: %d (Expected: 255)", v000001fd8c7c5290_0 {0 0 0};
    %vpi_call 3 225 "$display", "  Credit OK: %b\012", v000001fd8c7c5790_0 {0 0 0};
    %vpi_call 3 228 "$display", "------------------------------------------------------------" {0 0 0};
    %vpi_call 3 229 "$display", "Test 3: Ate Canteen Transaction (Cost: 80)" {0 0 0};
    %vpi_call 3 230 "$display", "------------------------------------------------------------" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd8c7c5830_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001fd8c7c5510_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd8c7c5830_0, 0, 1;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd8c7c64e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd8c7c64e0_0, 0, 1;
    %delay 150000, 0;
    %vpi_call 3 237 "$display", "  Transaction Complete" {0 0 0};
    %vpi_call 3 238 "$display", "  Balance: %d (Expected: 175)", v000001fd8c7c5290_0 {0 0 0};
    %vpi_call 3 239 "$display", "  Credit OK: %b\012", v000001fd8c7c5790_0 {0 0 0};
    %vpi_call 3 242 "$display", "------------------------------------------------------------" {0 0 0};
    %vpi_call 3 243 "$display", "Test 4: Insufficient Balance Test" {0 0 0};
    %vpi_call 3 244 "$display", "------------------------------------------------------------" {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001fd8c7c5510_0, 0, 2;
    %pushi/vec4 3, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd8c7c5830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd8c7c5830_0, 0, 1;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd8c7c64e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd8c7c64e0_0, 0, 1;
    %delay 150000, 0;
    %vpi_call 3 252 "$display", "  Balance: %d | Credit OK: %b", v000001fd8c7c5290_0, v000001fd8c7c5790_0 {0 0 0};
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %vpi_call 3 255 "$display", "\012============================================================" {0 0 0};
    %vpi_call 3 256 "$display", "             ALL TESTS COMPLETED SUCCESSFULLY!              " {0 0 0};
    %vpi_call 3 257 "$display", "============================================================\012" {0 0 0};
    %delay 100000, 0;
    %vpi_call 3 259 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001fd8c742190;
T_10 ;
    %wait E_000001fd8c71e040;
    %load/vec4 v000001fd8c7c5330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %jmp T_10.5;
T_10.0 ;
    %vpi_call 3 265 "$display", "  [FSM State: IDLE]" {0 0 0};
    %jmp T_10.5;
T_10.1 ;
    %vpi_call 3 266 "$display", "  [FSM State: AUTH - Authenticating...]" {0 0 0};
    %jmp T_10.5;
T_10.2 ;
    %vpi_call 3 267 "$display", "  [FSM State: RECOMMEND - Showing Options]" {0 0 0};
    %jmp T_10.5;
T_10.3 ;
    %vpi_call 3 268 "$display", "  [FSM State: TRANSACTION - Processing...]" {0 0 0};
    %jmp T_10.5;
T_10.4 ;
    %vpi_call 3 269 "$display", "  [FSM State: UPDATE - Updating Balance]" {0 0 0};
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001fd8c742190;
T_11 ;
    %vpi_call 3 275 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 3 276 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fd8c742190 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "gate_level.v";
    "testbench.v";
    "main_system.v";
    "dataflow.v";
    "behavioral.v";
