
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//nstat_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402010 <.init>:
  402010:	stp	x29, x30, [sp, #-16]!
  402014:	mov	x29, sp
  402018:	bl	40359c <ferror@plt+0xecc>
  40201c:	ldp	x29, x30, [sp], #16
  402020:	ret

Disassembly of section .plt:

0000000000402030 <memcpy@plt-0x20>:
  402030:	stp	x16, x30, [sp, #-16]!
  402034:	adrp	x16, 420000 <ferror@plt+0x1d930>
  402038:	ldr	x17, [x16, #4088]
  40203c:	add	x16, x16, #0xff8
  402040:	br	x17
  402044:	nop
  402048:	nop
  40204c:	nop

0000000000402050 <memcpy@plt>:
  402050:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402054:	ldr	x17, [x16]
  402058:	add	x16, x16, #0x0
  40205c:	br	x17

0000000000402060 <recvmsg@plt>:
  402060:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402064:	ldr	x17, [x16, #8]
  402068:	add	x16, x16, #0x8
  40206c:	br	x17

0000000000402070 <strtoul@plt>:
  402070:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402074:	ldr	x17, [x16, #16]
  402078:	add	x16, x16, #0x10
  40207c:	br	x17

0000000000402080 <strlen@plt>:
  402080:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402084:	ldr	x17, [x16, #24]
  402088:	add	x16, x16, #0x18
  40208c:	br	x17

0000000000402090 <exit@plt>:
  402090:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402094:	ldr	x17, [x16, #32]
  402098:	add	x16, x16, #0x20
  40209c:	br	x17

00000000004020a0 <perror@plt>:
  4020a0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4020a4:	ldr	x17, [x16, #40]
  4020a8:	add	x16, x16, #0x28
  4020ac:	br	x17

00000000004020b0 <listen@plt>:
  4020b0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4020b4:	ldr	x17, [x16, #48]
  4020b8:	add	x16, x16, #0x30
  4020bc:	br	x17

00000000004020c0 <strtoll@plt>:
  4020c0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4020c4:	ldr	x17, [x16, #56]
  4020c8:	add	x16, x16, #0x38
  4020cc:	br	x17

00000000004020d0 <daemon@plt>:
  4020d0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4020d4:	ldr	x17, [x16, #64]
  4020d8:	add	x16, x16, #0x40
  4020dc:	br	x17

00000000004020e0 <strtod@plt>:
  4020e0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4020e4:	ldr	x17, [x16, #72]
  4020e8:	add	x16, x16, #0x48
  4020ec:	br	x17

00000000004020f0 <geteuid@plt>:
  4020f0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4020f4:	ldr	x17, [x16, #80]
  4020f8:	add	x16, x16, #0x50
  4020fc:	br	x17

0000000000402100 <sethostent@plt>:
  402100:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402104:	ldr	x17, [x16, #88]
  402108:	add	x16, x16, #0x58
  40210c:	br	x17

0000000000402110 <bind@plt>:
  402110:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402114:	ldr	x17, [x16, #96]
  402118:	add	x16, x16, #0x60
  40211c:	br	x17

0000000000402120 <ftell@plt>:
  402120:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402124:	ldr	x17, [x16, #104]
  402128:	add	x16, x16, #0x68
  40212c:	br	x17

0000000000402130 <sprintf@plt>:
  402130:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402134:	ldr	x17, [x16, #112]
  402138:	add	x16, x16, #0x70
  40213c:	br	x17

0000000000402140 <getuid@plt>:
  402140:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402144:	ldr	x17, [x16, #120]
  402148:	add	x16, x16, #0x78
  40214c:	br	x17

0000000000402150 <putc@plt>:
  402150:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402154:	ldr	x17, [x16, #128]
  402158:	add	x16, x16, #0x80
  40215c:	br	x17

0000000000402160 <strftime@plt>:
  402160:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402164:	ldr	x17, [x16, #136]
  402168:	add	x16, x16, #0x88
  40216c:	br	x17

0000000000402170 <fputc@plt>:
  402170:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402174:	ldr	x17, [x16, #144]
  402178:	add	x16, x16, #0x90
  40217c:	br	x17

0000000000402180 <fork@plt>:
  402180:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402184:	ldr	x17, [x16, #152]
  402188:	add	x16, x16, #0x98
  40218c:	br	x17

0000000000402190 <snprintf@plt>:
  402190:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402194:	ldr	x17, [x16, #160]
  402198:	add	x16, x16, #0xa0
  40219c:	br	x17

00000000004021a0 <fileno@plt>:
  4021a0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4021a4:	ldr	x17, [x16, #168]
  4021a8:	add	x16, x16, #0xa8
  4021ac:	br	x17

00000000004021b0 <localtime@plt>:
  4021b0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4021b4:	ldr	x17, [x16, #176]
  4021b8:	add	x16, x16, #0xb0
  4021bc:	br	x17

00000000004021c0 <signal@plt>:
  4021c0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4021c4:	ldr	x17, [x16, #184]
  4021c8:	add	x16, x16, #0xb8
  4021cc:	br	x17

00000000004021d0 <ftruncate64@plt>:
  4021d0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4021d4:	ldr	x17, [x16, #192]
  4021d8:	add	x16, x16, #0xc0
  4021dc:	br	x17

00000000004021e0 <fclose@plt>:
  4021e0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4021e4:	ldr	x17, [x16, #200]
  4021e8:	add	x16, x16, #0xc8
  4021ec:	br	x17

00000000004021f0 <getpid@plt>:
  4021f0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4021f4:	ldr	x17, [x16, #208]
  4021f8:	add	x16, x16, #0xd0
  4021fc:	br	x17

0000000000402200 <time@plt>:
  402200:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402204:	ldr	x17, [x16, #216]
  402208:	add	x16, x16, #0xd8
  40220c:	br	x17

0000000000402210 <malloc@plt>:
  402210:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402214:	ldr	x17, [x16, #224]
  402218:	add	x16, x16, #0xe0
  40221c:	br	x17

0000000000402220 <setsockopt@plt>:
  402220:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402224:	ldr	x17, [x16, #232]
  402228:	add	x16, x16, #0xe8
  40222c:	br	x17

0000000000402230 <poll@plt>:
  402230:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402234:	ldr	x17, [x16, #240]
  402238:	add	x16, x16, #0xf0
  40223c:	br	x17

0000000000402240 <__isoc99_fscanf@plt>:
  402240:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402244:	ldr	x17, [x16, #248]
  402248:	add	x16, x16, #0xf8
  40224c:	br	x17

0000000000402250 <__libc_start_main@plt>:
  402250:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402254:	ldr	x17, [x16, #256]
  402258:	add	x16, x16, #0x100
  40225c:	br	x17

0000000000402260 <strcat@plt>:
  402260:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402264:	ldr	x17, [x16, #264]
  402268:	add	x16, x16, #0x108
  40226c:	br	x17

0000000000402270 <flock@plt>:
  402270:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402274:	ldr	x17, [x16, #272]
  402278:	add	x16, x16, #0x110
  40227c:	br	x17

0000000000402280 <if_indextoname@plt>:
  402280:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402284:	ldr	x17, [x16, #280]
  402288:	add	x16, x16, #0x118
  40228c:	br	x17

0000000000402290 <memset@plt>:
  402290:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402294:	ldr	x17, [x16, #288]
  402298:	add	x16, x16, #0x120
  40229c:	br	x17

00000000004022a0 <fdopen@plt>:
  4022a0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4022a4:	ldr	x17, [x16, #296]
  4022a8:	add	x16, x16, #0x128
  4022ac:	br	x17

00000000004022b0 <gettimeofday@plt>:
  4022b0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4022b4:	ldr	x17, [x16, #304]
  4022b8:	add	x16, x16, #0x130
  4022bc:	br	x17

00000000004022c0 <accept@plt>:
  4022c0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4022c4:	ldr	x17, [x16, #312]
  4022c8:	add	x16, x16, #0x138
  4022cc:	br	x17

00000000004022d0 <random@plt>:
  4022d0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4022d4:	ldr	x17, [x16, #320]
  4022d8:	add	x16, x16, #0x140
  4022dc:	br	x17

00000000004022e0 <sendmsg@plt>:
  4022e0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4022e4:	ldr	x17, [x16, #328]
  4022e8:	add	x16, x16, #0x148
  4022ec:	br	x17

00000000004022f0 <cap_get_flag@plt>:
  4022f0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4022f4:	ldr	x17, [x16, #336]
  4022f8:	add	x16, x16, #0x150
  4022fc:	br	x17

0000000000402300 <strcasecmp@plt>:
  402300:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402304:	ldr	x17, [x16, #344]
  402308:	add	x16, x16, #0x158
  40230c:	br	x17

0000000000402310 <realloc@plt>:
  402310:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402314:	ldr	x17, [x16, #352]
  402318:	add	x16, x16, #0x160
  40231c:	br	x17

0000000000402320 <rewind@plt>:
  402320:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402324:	ldr	x17, [x16, #360]
  402328:	add	x16, x16, #0x168
  40232c:	br	x17

0000000000402330 <cap_set_proc@plt>:
  402330:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402334:	ldr	x17, [x16, #368]
  402338:	add	x16, x16, #0x170
  40233c:	br	x17

0000000000402340 <strdup@plt>:
  402340:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402344:	ldr	x17, [x16, #376]
  402348:	add	x16, x16, #0x178
  40234c:	br	x17

0000000000402350 <strerror@plt>:
  402350:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402354:	ldr	x17, [x16, #384]
  402358:	add	x16, x16, #0x180
  40235c:	br	x17

0000000000402360 <close@plt>:
  402360:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402364:	ldr	x17, [x16, #392]
  402368:	add	x16, x16, #0x188
  40236c:	br	x17

0000000000402370 <strrchr@plt>:
  402370:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402374:	ldr	x17, [x16, #400]
  402378:	add	x16, x16, #0x190
  40237c:	br	x17

0000000000402380 <recv@plt>:
  402380:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402384:	ldr	x17, [x16, #408]
  402388:	add	x16, x16, #0x198
  40238c:	br	x17

0000000000402390 <__gmon_start__@plt>:
  402390:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402394:	ldr	x17, [x16, #416]
  402398:	add	x16, x16, #0x1a0
  40239c:	br	x17

00000000004023a0 <abort@plt>:
  4023a0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4023a4:	ldr	x17, [x16, #424]
  4023a8:	add	x16, x16, #0x1a8
  4023ac:	br	x17

00000000004023b0 <feof@plt>:
  4023b0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4023b4:	ldr	x17, [x16, #432]
  4023b8:	add	x16, x16, #0x1b0
  4023bc:	br	x17

00000000004023c0 <memcmp@plt>:
  4023c0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4023c4:	ldr	x17, [x16, #440]
  4023c8:	add	x16, x16, #0x1b8
  4023cc:	br	x17

00000000004023d0 <getopt_long@plt>:
  4023d0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4023d4:	ldr	x17, [x16, #448]
  4023d8:	add	x16, x16, #0x1c0
  4023dc:	br	x17

00000000004023e0 <strcmp@plt>:
  4023e0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4023e4:	ldr	x17, [x16, #456]
  4023e8:	add	x16, x16, #0x1c8
  4023ec:	br	x17

00000000004023f0 <__ctype_b_loc@plt>:
  4023f0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4023f4:	ldr	x17, [x16, #464]
  4023f8:	add	x16, x16, #0x1d0
  4023fc:	br	x17

0000000000402400 <strtol@plt>:
  402400:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402404:	ldr	x17, [x16, #472]
  402408:	add	x16, x16, #0x1d8
  40240c:	br	x17

0000000000402410 <cap_get_proc@plt>:
  402410:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402414:	ldr	x17, [x16, #480]
  402418:	add	x16, x16, #0x1e0
  40241c:	br	x17

0000000000402420 <fread@plt>:
  402420:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402424:	ldr	x17, [x16, #488]
  402428:	add	x16, x16, #0x1e8
  40242c:	br	x17

0000000000402430 <gethostbyaddr@plt>:
  402430:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402434:	ldr	x17, [x16, #496]
  402438:	add	x16, x16, #0x1f0
  40243c:	br	x17

0000000000402440 <free@plt>:
  402440:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402444:	ldr	x17, [x16, #504]
  402448:	add	x16, x16, #0x1f8
  40244c:	br	x17

0000000000402450 <inet_pton@plt>:
  402450:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402454:	ldr	x17, [x16, #512]
  402458:	add	x16, x16, #0x200
  40245c:	br	x17

0000000000402460 <__fxstat64@plt>:
  402460:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402464:	ldr	x17, [x16, #520]
  402468:	add	x16, x16, #0x208
  40246c:	br	x17

0000000000402470 <send@plt>:
  402470:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402474:	ldr	x17, [x16, #528]
  402478:	add	x16, x16, #0x210
  40247c:	br	x17

0000000000402480 <connect@plt>:
  402480:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402484:	ldr	x17, [x16, #536]
  402488:	add	x16, x16, #0x218
  40248c:	br	x17

0000000000402490 <strspn@plt>:
  402490:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402494:	ldr	x17, [x16, #544]
  402498:	add	x16, x16, #0x220
  40249c:	br	x17

00000000004024a0 <strchr@plt>:
  4024a0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4024a4:	ldr	x17, [x16, #552]
  4024a8:	add	x16, x16, #0x228
  4024ac:	br	x17

00000000004024b0 <strtoull@plt>:
  4024b0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4024b4:	ldr	x17, [x16, #560]
  4024b8:	add	x16, x16, #0x230
  4024bc:	br	x17

00000000004024c0 <fwrite@plt>:
  4024c0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4024c4:	ldr	x17, [x16, #568]
  4024c8:	add	x16, x16, #0x238
  4024cc:	br	x17

00000000004024d0 <fnmatch@plt>:
  4024d0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4024d4:	ldr	x17, [x16, #576]
  4024d8:	add	x16, x16, #0x240
  4024dc:	br	x17

00000000004024e0 <socket@plt>:
  4024e0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4024e4:	ldr	x17, [x16, #584]
  4024e8:	add	x16, x16, #0x248
  4024ec:	br	x17

00000000004024f0 <fflush@plt>:
  4024f0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4024f4:	ldr	x17, [x16, #592]
  4024f8:	add	x16, x16, #0x250
  4024fc:	br	x17

0000000000402500 <strncat@plt>:
  402500:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402504:	ldr	x17, [x16, #600]
  402508:	add	x16, x16, #0x258
  40250c:	br	x17

0000000000402510 <fopen64@plt>:
  402510:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402514:	ldr	x17, [x16, #608]
  402518:	add	x16, x16, #0x260
  40251c:	br	x17

0000000000402520 <getsockopt@plt>:
  402520:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402524:	ldr	x17, [x16, #616]
  402528:	add	x16, x16, #0x268
  40252c:	br	x17

0000000000402530 <cap_clear@plt>:
  402530:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402534:	ldr	x17, [x16, #624]
  402538:	add	x16, x16, #0x270
  40253c:	br	x17

0000000000402540 <isatty@plt>:
  402540:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402544:	ldr	x17, [x16, #632]
  402548:	add	x16, x16, #0x278
  40254c:	br	x17

0000000000402550 <sysconf@plt>:
  402550:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402554:	ldr	x17, [x16, #640]
  402558:	add	x16, x16, #0x280
  40255c:	br	x17

0000000000402560 <open64@plt>:
  402560:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402564:	ldr	x17, [x16, #648]
  402568:	add	x16, x16, #0x288
  40256c:	br	x17

0000000000402570 <asctime@plt>:
  402570:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402574:	ldr	x17, [x16, #656]
  402578:	add	x16, x16, #0x290
  40257c:	br	x17

0000000000402580 <cap_free@plt>:
  402580:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402584:	ldr	x17, [x16, #664]
  402588:	add	x16, x16, #0x298
  40258c:	br	x17

0000000000402590 <if_nametoindex@plt>:
  402590:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402594:	ldr	x17, [x16, #672]
  402598:	add	x16, x16, #0x2a0
  40259c:	br	x17

00000000004025a0 <strchrnul@plt>:
  4025a0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4025a4:	ldr	x17, [x16, #680]
  4025a8:	add	x16, x16, #0x2a8
  4025ac:	br	x17

00000000004025b0 <strstr@plt>:
  4025b0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4025b4:	ldr	x17, [x16, #688]
  4025b8:	add	x16, x16, #0x2b0
  4025bc:	br	x17

00000000004025c0 <__isoc99_sscanf@plt>:
  4025c0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4025c4:	ldr	x17, [x16, #696]
  4025c8:	add	x16, x16, #0x2b8
  4025cc:	br	x17

00000000004025d0 <strncpy@plt>:
  4025d0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4025d4:	ldr	x17, [x16, #704]
  4025d8:	add	x16, x16, #0x2c0
  4025dc:	br	x17

00000000004025e0 <strcspn@plt>:
  4025e0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4025e4:	ldr	x17, [x16, #712]
  4025e8:	add	x16, x16, #0x2c8
  4025ec:	br	x17

00000000004025f0 <vfprintf@plt>:
  4025f0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4025f4:	ldr	x17, [x16, #720]
  4025f8:	add	x16, x16, #0x2d0
  4025fc:	br	x17

0000000000402600 <printf@plt>:
  402600:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402604:	ldr	x17, [x16, #728]
  402608:	add	x16, x16, #0x2d8
  40260c:	br	x17

0000000000402610 <__assert_fail@plt>:
  402610:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402614:	ldr	x17, [x16, #736]
  402618:	add	x16, x16, #0x2e0
  40261c:	br	x17

0000000000402620 <__errno_location@plt>:
  402620:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402624:	ldr	x17, [x16, #744]
  402628:	add	x16, x16, #0x2e8
  40262c:	br	x17

0000000000402630 <getenv@plt>:
  402630:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402634:	ldr	x17, [x16, #752]
  402638:	add	x16, x16, #0x2f0
  40263c:	br	x17

0000000000402640 <putchar@plt>:
  402640:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402644:	ldr	x17, [x16, #760]
  402648:	add	x16, x16, #0x2f8
  40264c:	br	x17

0000000000402650 <__getdelim@plt>:
  402650:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402654:	ldr	x17, [x16, #768]
  402658:	add	x16, x16, #0x300
  40265c:	br	x17

0000000000402660 <getsockname@plt>:
  402660:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402664:	ldr	x17, [x16, #776]
  402668:	add	x16, x16, #0x308
  40266c:	br	x17

0000000000402670 <waitpid@plt>:
  402670:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402674:	ldr	x17, [x16, #784]
  402678:	add	x16, x16, #0x310
  40267c:	br	x17

0000000000402680 <unlink@plt>:
  402680:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402684:	ldr	x17, [x16, #792]
  402688:	add	x16, x16, #0x318
  40268c:	br	x17

0000000000402690 <fprintf@plt>:
  402690:	adrp	x16, 421000 <ferror@plt+0x1e930>
  402694:	ldr	x17, [x16, #800]
  402698:	add	x16, x16, #0x320
  40269c:	br	x17

00000000004026a0 <fgets@plt>:
  4026a0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4026a4:	ldr	x17, [x16, #808]
  4026a8:	add	x16, x16, #0x328
  4026ac:	br	x17

00000000004026b0 <exp@plt>:
  4026b0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4026b4:	ldr	x17, [x16, #816]
  4026b8:	add	x16, x16, #0x330
  4026bc:	br	x17

00000000004026c0 <inet_ntop@plt>:
  4026c0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4026c4:	ldr	x17, [x16, #824]
  4026c8:	add	x16, x16, #0x338
  4026cc:	br	x17

00000000004026d0 <ferror@plt>:
  4026d0:	adrp	x16, 421000 <ferror@plt+0x1e930>
  4026d4:	ldr	x17, [x16, #832]
  4026d8:	add	x16, x16, #0x340
  4026dc:	br	x17

Disassembly of section .text:

00000000004026e0 <.text>:
  4026e0:	stp	x29, x30, [sp, #-416]!
  4026e4:	adrp	x2, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4026e8:	mov	x29, sp
  4026ec:	stp	x23, x24, [sp, #48]
  4026f0:	adrp	x23, 40c000 <ferror@plt+0x9930>
  4026f4:	add	x23, x23, #0x400
  4026f8:	add	x24, x2, #0xe18
  4026fc:	stp	x19, x20, [sp, #16]
  402700:	mov	w19, w0
  402704:	mov	x20, x1
  402708:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  40270c:	stp	x21, x22, [sp, #32]
  402710:	adrp	x21, 40c000 <ferror@plt+0x9930>
  402714:	add	x22, x23, #0x8
  402718:	add	x21, x21, #0x138
  40271c:	stp	x25, x26, [sp, #64]
  402720:	add	x25, x0, #0xec4
  402724:	mov	x3, x22
  402728:	mov	x2, x21
  40272c:	mov	x1, x20
  402730:	mov	w0, w19
  402734:	mov	x4, #0x0                   	// #0
  402738:	bl	4023d0 <getopt_long@plt>
  40273c:	cmn	w0, #0x1
  402740:	b.eq	4028e0 <ferror@plt+0x210>  // b.none
  402744:	cmp	w0, #0x70
  402748:	b.eq	4027e8 <ferror@plt+0x118>  // b.none
  40274c:	b.gt	40277c <ferror@plt+0xac>
  402750:	cmp	w0, #0x64
  402754:	b.eq	4028b8 <ferror@plt+0x1e8>  // b.none
  402758:	b.le	4027a8 <ferror@plt+0xd8>
  40275c:	cmp	w0, #0x6a
  402760:	b.eq	402804 <ferror@plt+0x134>  // b.none
  402764:	cmp	w0, #0x6e
  402768:	b.ne	40288c <ferror@plt+0x1bc>  // b.any
  40276c:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  402770:	mov	w1, #0x1                   	// #1
  402774:	str	w1, [x0, #3584]
  402778:	b	402724 <ferror@plt+0x54>
  40277c:	cmp	w0, #0x74
  402780:	b.eq	402834 <ferror@plt+0x164>  // b.none
  402784:	b.le	4027c8 <ferror@plt+0xf8>
  402788:	cmp	w0, #0x76
  40278c:	b.eq	402814 <ferror@plt+0x144>  // b.none
  402790:	cmp	w0, #0x7a
  402794:	b.ne	40288c <ferror@plt+0x1bc>  // b.any
  402798:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  40279c:	mov	w1, #0x1                   	// #1
  4027a0:	str	w1, [x0, #3568]
  4027a4:	b	402724 <ferror@plt+0x54>
  4027a8:	cmp	w0, #0x56
  4027ac:	b.eq	402814 <ferror@plt+0x144>  // b.none
  4027b0:	cmp	w0, #0x61
  4027b4:	b.ne	40288c <ferror@plt+0x1bc>  // b.any
  4027b8:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4027bc:	mov	w1, #0x1                   	// #1
  4027c0:	str	w1, [x0, #3760]
  4027c4:	b	402724 <ferror@plt+0x54>
  4027c8:	cmp	w0, #0x72
  4027cc:	b.eq	4027f4 <ferror@plt+0x124>  // b.none
  4027d0:	cmp	w0, #0x73
  4027d4:	b.ne	40288c <ferror@plt+0x1bc>  // b.any
  4027d8:	adrp	x26, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4027dc:	mov	w0, #0x1                   	// #1
  4027e0:	str	w0, [x26, #3572]
  4027e4:	b	402724 <ferror@plt+0x54>
  4027e8:	mov	w0, #0x1                   	// #1
  4027ec:	str	w0, [x25]
  4027f0:	b	402724 <ferror@plt+0x54>
  4027f4:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4027f8:	mov	w1, #0x1                   	// #1
  4027fc:	str	w1, [x0, #3592]
  402800:	b	402724 <ferror@plt+0x54>
  402804:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  402808:	mov	w1, #0x1                   	// #1
  40280c:	str	w1, [x0, #3596]
  402810:	b	402724 <ferror@plt+0x54>
  402814:	mov	x1, x23
  402818:	adrp	x0, 40b000 <ferror@plt+0x8930>
  40281c:	add	x0, x0, #0xf38
  402820:	stp	x27, x28, [sp, #80]
  402824:	str	d8, [sp, #96]
  402828:	bl	402600 <printf@plt>
  40282c:	mov	w0, #0x0                   	// #0
  402830:	bl	402090 <exit@plt>
  402834:	adrp	x0, 421000 <ferror@plt+0x1e930>
  402838:	mov	x2, x24
  40283c:	adrp	x1, 40b000 <ferror@plt+0x8930>
  402840:	add	x1, x1, #0xf08
  402844:	ldr	x0, [x0, #888]
  402848:	bl	4025c0 <__isoc99_sscanf@plt>
  40284c:	cmp	w0, #0x1
  402850:	b.ne	402860 <ferror@plt+0x190>  // b.any
  402854:	ldr	w0, [x24]
  402858:	cmp	w0, #0x0
  40285c:	b.gt	402724 <ferror@plt+0x54>
  402860:	adrp	x3, 421000 <ferror@plt+0x1e930>
  402864:	mov	x2, #0x25                  	// #37
  402868:	mov	x1, #0x1                   	// #1
  40286c:	adrp	x0, 40b000 <ferror@plt+0x8930>
  402870:	ldr	x3, [x3, #880]
  402874:	add	x0, x0, #0xf10
  402878:	stp	x27, x28, [sp, #80]
  40287c:	str	d8, [sp, #96]
  402880:	bl	4024c0 <fwrite@plt>
  402884:	mov	w0, #0xffffffff            	// #-1
  402888:	bl	402090 <exit@plt>
  40288c:	adrp	x3, 421000 <ferror@plt+0x1e930>
  402890:	mov	x2, #0x1dd                 	// #477
  402894:	mov	x1, #0x1                   	// #1
  402898:	adrp	x0, 40b000 <ferror@plt+0x8930>
  40289c:	ldr	x3, [x3, #880]
  4028a0:	add	x0, x0, #0xf58
  4028a4:	stp	x27, x28, [sp, #80]
  4028a8:	str	d8, [sp, #96]
  4028ac:	bl	4024c0 <fwrite@plt>
  4028b0:	mov	w0, #0xffffffff            	// #-1
  4028b4:	bl	402090 <exit@plt>
  4028b8:	adrp	x0, 421000 <ferror@plt+0x1e930>
  4028bc:	mov	w2, #0xa                   	// #10
  4028c0:	mov	x1, #0x0                   	// #0
  4028c4:	ldr	x0, [x0, #888]
  4028c8:	bl	402400 <strtol@plt>
  4028cc:	mov	w1, #0x3e8                 	// #1000
  4028d0:	adrp	x2, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4028d4:	mul	w1, w1, w0
  4028d8:	str	w1, [x2, #3764]
  4028dc:	b	402724 <ferror@plt+0x54>
  4028e0:	adrp	x1, 421000 <ferror@plt+0x1e930>
  4028e4:	mov	w0, #0x1                   	// #1
  4028e8:	adrp	x21, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4028ec:	stp	x27, x28, [sp, #80]
  4028f0:	ldr	w23, [x1, #896]
  4028f4:	str	d8, [sp, #96]
  4028f8:	strh	w0, [sp, #176]
  4028fc:	strb	wzr, [sp, #178]
  402900:	bl	402140 <getuid@plt>
  402904:	adrp	x1, 40c000 <ferror@plt+0x9930>
  402908:	mov	w2, w0
  40290c:	add	x1, x1, #0x148
  402910:	add	x0, sp, #0xb3
  402914:	bl	402130 <sprintf@plt>
  402918:	ldr	w0, [x21, #3764]
  40291c:	cmp	w0, #0x0
  402920:	b.le	4029f4 <ferror@plt+0x324>
  402924:	adrp	x26, 425000 <stdout@@GLIBC_2.17+0x3c78>
  402928:	ldr	w1, [x26, #3608]
  40292c:	cbnz	w1, 402938 <ferror@plt+0x268>
  402930:	mov	w1, #0x3c                  	// #60
  402934:	str	w1, [x26, #3608]
  402938:	ldr	w1, [x26, #3608]
  40293c:	scvtf	d0, w0
  402940:	mov	w19, #0x3e8                 	// #1000
  402944:	adrp	x0, 40c000 <ferror@plt+0x9930>
  402948:	adrp	x24, 425000 <stdout@@GLIBC_2.17+0x3c78>
  40294c:	ldr	d1, [x0, #1016]
  402950:	mul	w0, w1, w19
  402954:	str	w0, [x26, #3608]
  402958:	fmul	d0, d0, d1
  40295c:	scvtf	d1, w0
  402960:	fdiv	d0, d0, d1
  402964:	bl	4026b0 <exp@plt>
  402968:	fmov	d1, #1.000000000000000000e+00
  40296c:	mov	w1, #0x1                   	// #1
  402970:	mov	w2, #0x0                   	// #0
  402974:	mov	w0, w1
  402978:	fdiv	d0, d1, d0
  40297c:	fsub	d1, d1, d0
  402980:	str	d1, [x24, #3744]
  402984:	bl	4024e0 <socket@plt>
  402988:	str	w0, [sp, #120]
  40298c:	tbnz	w0, #31, 4029e0 <ferror@plt+0x310>
  402990:	add	x0, sp, #0xb3
  402994:	bl	402080 <strlen@plt>
  402998:	add	w2, w0, #0x3
  40299c:	ldr	w0, [sp, #120]
  4029a0:	add	x1, sp, #0xb0
  4029a4:	bl	402110 <bind@plt>
  4029a8:	tbnz	w0, #31, 402b4c <ferror@plt+0x47c>
  4029ac:	ldr	w0, [sp, #120]
  4029b0:	mov	w1, #0x5                   	// #5
  4029b4:	bl	4020b0 <listen@plt>
  4029b8:	tbnz	w0, #31, 402bac <ferror@plt+0x4dc>
  4029bc:	mov	w1, #0x0                   	// #0
  4029c0:	mov	w0, #0x0                   	// #0
  4029c4:	bl	4020d0 <daemon@plt>
  4029c8:	cbz	w0, 402bf8 <ferror@plt+0x528>
  4029cc:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4029d0:	add	x0, x0, #0x180
  4029d4:	bl	4020a0 <perror@plt>
  4029d8:	mov	w0, #0xffffffff            	// #-1
  4029dc:	bl	402090 <exit@plt>
  4029e0:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4029e4:	add	x0, x0, #0x150
  4029e8:	bl	4020a0 <perror@plt>
  4029ec:	mov	w0, #0xffffffff            	// #-1
  4029f0:	bl	402090 <exit@plt>
  4029f4:	adrp	x21, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4029f8:	adrp	x22, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4029fc:	sub	w19, w19, w23
  402a00:	add	x20, x20, w23, sxtw #3
  402a04:	str	w19, [x22, #3612]
  402a08:	adrp	x0, 40c000 <ferror@plt+0x9930>
  402a0c:	str	x20, [x21, #3752]
  402a10:	add	x0, x0, #0x1c8
  402a14:	bl	402630 <getenv@plt>
  402a18:	mov	x19, x0
  402a1c:	cbz	x0, 403154 <ferror@plt+0xa84>
  402a20:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  402a24:	ldr	w0, [x0, #3592]
  402a28:	cbnz	w0, 402bc0 <ferror@plt+0x4f0>
  402a2c:	adrp	x23, 425000 <stdout@@GLIBC_2.17+0x3c78>
  402a30:	ldr	w0, [x23, #3760]
  402a34:	cbz	w0, 402b60 <ferror@plt+0x490>
  402a38:	adrp	x26, 425000 <stdout@@GLIBC_2.17+0x3c78>
  402a3c:	ldr	w0, [x26, #3572]
  402a40:	cbz	w0, 402b60 <ferror@plt+0x490>
  402a44:	mov	x20, #0x0                   	// #0
  402a48:	mov	w1, #0x1                   	// #1
  402a4c:	mov	w2, #0x0                   	// #0
  402a50:	mov	w0, w1
  402a54:	bl	4024e0 <socket@plt>
  402a58:	mov	w19, w0
  402a5c:	tbz	w0, #31, 4031b4 <ferror@plt+0xae4>
  402a60:	adrp	x25, 425000 <stdout@@GLIBC_2.17+0x3c78>
  402a64:	adrp	x19, 425000 <stdout@@GLIBC_2.17+0x3c78>
  402a68:	add	x24, x19, #0xe20
  402a6c:	ldr	x0, [x25, #3600]
  402a70:	cbz	x0, 402a90 <ferror@plt+0x3c0>
  402a74:	ldrb	w0, [x19, #3616]
  402a78:	cbz	w0, 402a90 <ferror@plt+0x3c0>
  402a7c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  402a80:	mov	x0, x24
  402a84:	add	x1, x1, #0x368
  402a88:	bl	4023e0 <strcmp@plt>
  402a8c:	cbnz	w0, 4033e4 <ferror@plt+0xd14>
  402a90:	bl	404040 <ferror@plt+0x1970>
  402a94:	bl	403fb0 <ferror@plt+0x18e0>
  402a98:	bl	403d28 <ferror@plt+0x1658>
  402a9c:	bl	4040d0 <ferror@plt+0x1a00>
  402aa0:	ldrb	w0, [x19, #3616]
  402aa4:	cbz	w0, 403308 <ferror@plt+0xc38>
  402aa8:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  402aac:	ldr	w0, [x0, #3584]
  402ab0:	cbnz	w0, 402be8 <ferror@plt+0x518>
  402ab4:	adrp	x1, 421000 <ferror@plt+0x1e930>
  402ab8:	ldr	w0, [x23, #3760]
  402abc:	ldr	x1, [x1, #904]
  402ac0:	str	x1, [sp, #120]
  402ac4:	cbnz	w0, 403324 <ferror@plt+0xc54>
  402ac8:	adrp	x19, 425000 <stdout@@GLIBC_2.17+0x3c78>
  402acc:	ldr	x0, [x19, #3600]
  402ad0:	str	x0, [sp, #112]
  402ad4:	cbz	x0, 403324 <ferror@plt+0xc54>
  402ad8:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  402adc:	ldr	w0, [x0, #3596]
  402ae0:	cbnz	w0, 403384 <ferror@plt+0xcb4>
  402ae4:	str	xzr, [sp, #288]
  402ae8:	ldr	x0, [sp, #120]
  402aec:	adrp	x2, 425000 <stdout@@GLIBC_2.17+0x3c78>
  402af0:	adrp	x1, 40b000 <ferror@plt+0x8930>
  402af4:	add	x2, x2, #0xe20
  402af8:	add	x1, x1, #0xe68
  402afc:	bl	402690 <fprintf@plt>
  402b00:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  402b04:	adrp	x27, 425000 <stdout@@GLIBC_2.17+0x3c78>
  402b08:	adrp	x28, 40c000 <ferror@plt+0x9930>
  402b0c:	add	x1, x27, #0xdf0
  402b10:	ldr	x19, [x0, #3576]
  402b14:	add	x0, x28, #0x700
  402b18:	stp	x1, x0, [sp, #128]
  402b1c:	cbz	x19, 402bcc <ferror@plt+0x4fc>
  402b20:	ldr	x23, [x19, #16]
  402b24:	ldr	x24, [sp, #112]
  402b28:	cbz	x24, 40314c <ferror@plt+0xa7c>
  402b2c:	ldr	x1, [x19, #8]
  402b30:	ldr	x0, [x24, #8]
  402b34:	bl	4023e0 <strcmp@plt>
  402b38:	mov	w28, w0
  402b3c:	ldr	x0, [x24]
  402b40:	cbz	w28, 4030b8 <ferror@plt+0x9e8>
  402b44:	mov	x24, x0
  402b48:	b	402b28 <ferror@plt+0x458>
  402b4c:	adrp	x0, 40c000 <ferror@plt+0x9930>
  402b50:	add	x0, x0, #0x160
  402b54:	bl	4020a0 <perror@plt>
  402b58:	mov	w0, #0xffffffff            	// #-1
  402b5c:	bl	402090 <exit@plt>
  402b60:	mov	x0, x19
  402b64:	mov	w2, #0x180                 	// #384
  402b68:	mov	w1, #0x8042                	// #32834
  402b6c:	bl	402560 <open64@plt>
  402b70:	tbnz	w0, #31, 4030a4 <ferror@plt+0x9d4>
  402b74:	adrp	x1, 40c000 <ferror@plt+0x9930>
  402b78:	add	x1, x1, #0x208
  402b7c:	bl	4022a0 <fdopen@plt>
  402b80:	mov	x20, x0
  402b84:	cbz	x0, 4032d4 <ferror@plt+0xc04>
  402b88:	bl	4021a0 <fileno@plt>
  402b8c:	mov	w1, #0x2                   	// #2
  402b90:	bl	402270 <flock@plt>
  402b94:	cbz	w0, 403288 <ferror@plt+0xbb8>
  402b98:	adrp	x0, 40c000 <ferror@plt+0x9930>
  402b9c:	add	x0, x0, #0x230
  402ba0:	bl	4020a0 <perror@plt>
  402ba4:	mov	w0, #0xffffffff            	// #-1
  402ba8:	bl	402090 <exit@plt>
  402bac:	adrp	x0, 40c000 <ferror@plt+0x9930>
  402bb0:	add	x0, x0, #0x170
  402bb4:	bl	4020a0 <perror@plt>
  402bb8:	mov	w0, #0xffffffff            	// #-1
  402bbc:	bl	402090 <exit@plt>
  402bc0:	mov	x0, x19
  402bc4:	bl	402680 <unlink@plt>
  402bc8:	b	402a2c <ferror@plt+0x35c>
  402bcc:	ldr	x0, [sp, #288]
  402bd0:	cbz	x0, 402be8 <ferror@plt+0x518>
  402bd4:	bl	4080d0 <ferror@plt+0x5a00>
  402bd8:	ldr	x0, [sp, #288]
  402bdc:	bl	4080d0 <ferror@plt+0x5a00>
  402be0:	add	x0, sp, #0x120
  402be4:	bl	407e80 <ferror@plt+0x57b0>
  402be8:	ldr	w0, [x26, #3572]
  402bec:	cbz	w0, 403334 <ferror@plt+0xc64>
  402bf0:	mov	w0, #0x0                   	// #0
  402bf4:	bl	402090 <exit@plt>
  402bf8:	mov	x1, #0x1                   	// #1
  402bfc:	mov	w0, #0xd                   	// #13
  402c00:	bl	4021c0 <signal@plt>
  402c04:	adrp	x28, 40b000 <ferror@plt+0x8930>
  402c08:	adrp	x1, 403000 <ferror@plt+0x930>
  402c0c:	mov	w0, #0x11                  	// #17
  402c10:	add	x1, x1, #0x658
  402c14:	bl	4021c0 <signal@plt>
  402c18:	ldr	w1, [sp, #120]
  402c1c:	mov	w0, #0x10001               	// #65537
  402c20:	stp	w1, w0, [sp, #152]
  402c24:	adrp	x23, 425000 <stdout@@GLIBC_2.17+0x3c78>
  402c28:	add	x23, x23, #0xeb4
  402c2c:	bl	4021f0 <getpid@plt>
  402c30:	mov	w20, w0
  402c34:	bl	4022d0 <random@plt>
  402c38:	mov	x3, x0
  402c3c:	ldr	w4, [x21, #3764]
  402c40:	mov	w2, w20
  402c44:	ldr	w5, [x26, #3608]
  402c48:	adrp	x1, 40c000 <ferror@plt+0x9930>
  402c4c:	add	x1, x1, #0x190
  402c50:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  402c54:	add	x0, x0, #0xe20
  402c58:	adrp	x20, 421000 <ferror@plt+0x1e930>
  402c5c:	sdiv	w4, w4, w19
  402c60:	add	x20, x20, #0x394
  402c64:	mov	x21, #0x0                   	// #0
  402c68:	sdiv	w5, w5, w19
  402c6c:	mov	x19, #0x0                   	// #0
  402c70:	bl	402130 <sprintf@plt>
  402c74:	bl	404040 <ferror@plt+0x1970>
  402c78:	bl	403fb0 <ferror@plt+0x18e0>
  402c7c:	bl	403d28 <ferror@plt+0x1658>
  402c80:	bl	4040d0 <ferror@plt+0x1a00>
  402c84:	add	x0, x28, #0xea8
  402c88:	str	x0, [sp, #128]
  402c8c:	mov	x0, #0x400000000000        	// #70368744177664
  402c90:	movk	x0, #0x408f, lsl #48
  402c94:	fmov	d8, x0
  402c98:	mov	x1, #0x0                   	// #0
  402c9c:	add	x0, sp, #0xa0
  402ca0:	bl	4022b0 <gettimeofday@plt>
  402ca4:	ldp	x22, x2, [sp, #160]
  402ca8:	mov	x0, #0x3e8                 	// #1000
  402cac:	ldrsw	x1, [x23]
  402cb0:	sub	x2, x2, x21
  402cb4:	sub	x22, x22, x19
  402cb8:	sdiv	x2, x2, x0
  402cbc:	madd	x22, x22, x0, x2
  402cc0:	cmp	x22, x1
  402cc4:	b.ge	402d6c <ferror@plt+0x69c>  // b.tcont
  402cc8:	ldr	w2, [x23]
  402ccc:	add	x0, sp, #0x98
  402cd0:	mov	x1, #0x1                   	// #1
  402cd4:	sub	w2, w2, w22
  402cd8:	bl	402230 <poll@plt>
  402cdc:	cmp	w0, #0x0
  402ce0:	b.le	402d34 <ferror@plt+0x664>
  402ce4:	ldrh	w0, [sp, #158]
  402ce8:	tbz	w0, #0, 402d34 <ferror@plt+0x664>
  402cec:	ldr	w0, [sp, #120]
  402cf0:	mov	x2, #0x0                   	// #0
  402cf4:	mov	x1, #0x0                   	// #0
  402cf8:	bl	4022c0 <accept@plt>
  402cfc:	mov	w22, w0
  402d00:	tbnz	w0, #31, 402d34 <ferror@plt+0x664>
  402d04:	ldr	w1, [x20]
  402d08:	cmp	w1, #0x4
  402d0c:	b.gt	402d30 <ferror@plt+0x660>
  402d10:	bl	402180 <fork@plt>
  402d14:	cmp	w0, #0x0
  402d18:	cbz	w0, 403084 <ferror@plt+0x9b4>
  402d1c:	b.le	402d2c <ferror@plt+0x65c>
  402d20:	ldr	w0, [x20]
  402d24:	add	w0, w0, #0x1
  402d28:	str	w0, [x20]
  402d2c:	mov	w0, w22
  402d30:	bl	402360 <close@plt>
  402d34:	ldr	w0, [x20]
  402d38:	cbnz	w0, 402d50 <ferror@plt+0x680>
  402d3c:	b	402c98 <ferror@plt+0x5c8>
  402d40:	ldr	w0, [x20]
  402d44:	sub	w0, w0, #0x1
  402d48:	str	w0, [x20]
  402d4c:	cbz	w0, 402c98 <ferror@plt+0x5c8>
  402d50:	add	x1, sp, #0x120
  402d54:	mov	w2, #0x1                   	// #1
  402d58:	mov	w0, #0xffffffff            	// #-1
  402d5c:	bl	402670 <waitpid@plt>
  402d60:	cmp	w0, #0x0
  402d64:	b.gt	402d40 <ferror@plt+0x670>
  402d68:	b	402c98 <ferror@plt+0x5c8>
  402d6c:	ldr	x0, [sp, #128]
  402d70:	adrp	x19, 425000 <stdout@@GLIBC_2.17+0x3c78>
  402d74:	ldr	x21, [x19, #3576]
  402d78:	str	xzr, [x19, #3576]
  402d7c:	bl	402630 <getenv@plt>
  402d80:	cbz	x0, 40301c <ferror@plt+0x94c>
  402d84:	mov	w1, #0x0                   	// #0
  402d88:	adrp	x27, 40b000 <ferror@plt+0x8930>
  402d8c:	bl	402560 <open64@plt>
  402d90:	add	x27, x27, #0xe60
  402d94:	mov	x1, x27
  402d98:	bl	4022a0 <fdopen@plt>
  402d9c:	mov	x28, x0
  402da0:	cbz	x0, 402db0 <ferror@plt+0x6e0>
  402da4:	bl	4039a0 <ferror@plt+0x12d0>
  402da8:	mov	x0, x28
  402dac:	bl	4021e0 <fclose@plt>
  402db0:	adrp	x0, 40b000 <ferror@plt+0x8930>
  402db4:	add	x0, x0, #0xe88
  402db8:	bl	402630 <getenv@plt>
  402dbc:	cbz	x0, 402fe4 <ferror@plt+0x914>
  402dc0:	mov	w1, #0x0                   	// #0
  402dc4:	bl	402560 <open64@plt>
  402dc8:	mov	x1, x27
  402dcc:	bl	4022a0 <fdopen@plt>
  402dd0:	mov	x28, x0
  402dd4:	cbz	x0, 402de4 <ferror@plt+0x714>
  402dd8:	bl	403660 <ferror@plt+0xf90>
  402ddc:	mov	x0, x28
  402de0:	bl	4021e0 <fclose@plt>
  402de4:	adrp	x0, 40b000 <ferror@plt+0x8930>
  402de8:	add	x0, x0, #0xe28
  402dec:	bl	402630 <getenv@plt>
  402df0:	cbz	x0, 402fac <ferror@plt+0x8dc>
  402df4:	mov	w1, #0x0                   	// #0
  402df8:	bl	402560 <open64@plt>
  402dfc:	mov	x1, x27
  402e00:	bl	4022a0 <fdopen@plt>
  402e04:	mov	x28, x0
  402e08:	cbz	x0, 402e18 <ferror@plt+0x748>
  402e0c:	bl	4039a0 <ferror@plt+0x12d0>
  402e10:	mov	x0, x28
  402e14:	bl	4021e0 <fclose@plt>
  402e18:	adrp	x0, 40b000 <ferror@plt+0x8930>
  402e1c:	add	x0, x0, #0xed0
  402e20:	bl	402630 <getenv@plt>
  402e24:	cbz	x0, 402f74 <ferror@plt+0x8a4>
  402e28:	mov	w1, #0x0                   	// #0
  402e2c:	bl	402560 <open64@plt>
  402e30:	mov	x1, x27
  402e34:	bl	4022a0 <fdopen@plt>
  402e38:	mov	x27, x0
  402e3c:	cbz	x0, 402e4c <ferror@plt+0x77c>
  402e40:	bl	403660 <ferror@plt+0xf90>
  402e44:	mov	x0, x27
  402e48:	bl	4021e0 <fclose@plt>
  402e4c:	ldr	x28, [x19, #3576]
  402e50:	add	x0, x26, #0xe18
  402e54:	str	x21, [x19, #3576]
  402e58:	str	x0, [sp, #112]
  402e5c:	cbz	x21, 402f18 <ferror@plt+0x848>
  402e60:	cbz	x28, 402f24 <ferror@plt+0x854>
  402e64:	mov	x19, x28
  402e68:	ldr	x27, [x21, #8]
  402e6c:	b	402e78 <ferror@plt+0x7a8>
  402e70:	ldr	x19, [x19]
  402e74:	cbz	x19, 402f10 <ferror@plt+0x840>
  402e78:	ldr	x25, [x19, #8]
  402e7c:	mov	x1, x27
  402e80:	mov	x0, x25
  402e84:	bl	4023e0 <strcmp@plt>
  402e88:	cbnz	w0, 402e70 <ferror@plt+0x7a0>
  402e8c:	ldr	x0, [x19, #16]
  402e90:	scvtf	d1, w22
  402e94:	ldr	x4, [x21, #16]
  402e98:	str	x0, [x21, #16]
  402e9c:	ldr	w1, [x23]
  402ea0:	sub	x0, x0, x4
  402ea4:	cmp	w22, w1
  402ea8:	ucvtf	d0, x0
  402eac:	fmul	d0, d0, d8
  402eb0:	fdiv	d0, d0, d1
  402eb4:	b.lt	402f38 <ferror@plt+0x868>  // b.tstop
  402eb8:	ldr	d1, [x21, #24]
  402ebc:	ldr	d2, [x24, #3744]
  402ec0:	fsub	d0, d0, d1
  402ec4:	fmadd	d0, d0, d2, d1
  402ec8:	str	d0, [x21, #24]
  402ecc:	cmp	x28, x19
  402ed0:	b.eq	402efc <ferror@plt+0x82c>  // b.none
  402ed4:	nop
  402ed8:	ldr	x0, [x28, #8]
  402edc:	mov	x25, x28
  402ee0:	ldr	x28, [x28]
  402ee4:	bl	402440 <free@plt>
  402ee8:	mov	x0, x25
  402eec:	bl	402440 <free@plt>
  402ef0:	cmp	x28, x19
  402ef4:	b.ne	402ed8 <ferror@plt+0x808>  // b.any
  402ef8:	ldr	x25, [x19, #8]
  402efc:	mov	x0, x25
  402f00:	ldr	x28, [x19]
  402f04:	bl	402440 <free@plt>
  402f08:	mov	x0, x19
  402f0c:	bl	402440 <free@plt>
  402f10:	ldr	x21, [x21]
  402f14:	cbnz	x21, 402e60 <ferror@plt+0x790>
  402f18:	mov	x22, #0x0                   	// #0
  402f1c:	ldp	x19, x21, [sp, #160]
  402f20:	b	402cc8 <ferror@plt+0x5f8>
  402f24:	ldr	x0, [x21]
  402f28:	cbz	x0, 402f18 <ferror@plt+0x848>
  402f2c:	ldr	x21, [x0]
  402f30:	cbnz	x21, 402f24 <ferror@plt+0x854>
  402f34:	b	402f18 <ferror@plt+0x848>
  402f38:	cmp	w22, #0x3e7
  402f3c:	b.le	402ecc <ferror@plt+0x7fc>
  402f40:	ldr	x0, [sp, #112]
  402f44:	ldr	w0, [x0]
  402f48:	cmp	w22, w0
  402f4c:	b.ge	402ec8 <ferror@plt+0x7f8>  // b.tcont
  402f50:	ldr	d4, [x24, #3744]
  402f54:	scvtf	d2, w1
  402f58:	ldr	d3, [x21, #24]
  402f5c:	fmul	d1, d1, d4
  402f60:	fsub	d0, d0, d3
  402f64:	fdiv	d1, d1, d2
  402f68:	fmadd	d0, d1, d0, d3
  402f6c:	str	d0, [x21, #24]
  402f70:	b	402ecc <ferror@plt+0x7fc>
  402f74:	adrp	x0, 40b000 <ferror@plt+0x8930>
  402f78:	add	x0, x0, #0xe38
  402f7c:	bl	402630 <getenv@plt>
  402f80:	mov	x3, x0
  402f84:	cbz	x0, 403054 <ferror@plt+0x984>
  402f88:	add	x0, sp, #0x120
  402f8c:	adrp	x4, 40b000 <ferror@plt+0x8930>
  402f90:	adrp	x2, 40b000 <ferror@plt+0x8930>
  402f94:	add	x4, x4, #0xee8
  402f98:	add	x2, x2, #0xe58
  402f9c:	mov	x1, #0x7f                  	// #127
  402fa0:	bl	402190 <snprintf@plt>
  402fa4:	add	x0, sp, #0x120
  402fa8:	b	402e28 <ferror@plt+0x758>
  402fac:	adrp	x0, 40b000 <ferror@plt+0x8930>
  402fb0:	add	x0, x0, #0xe38
  402fb4:	bl	402630 <getenv@plt>
  402fb8:	mov	x3, x0
  402fbc:	cbz	x0, 40306c <ferror@plt+0x99c>
  402fc0:	add	x0, sp, #0x120
  402fc4:	adrp	x4, 40b000 <ferror@plt+0x8930>
  402fc8:	adrp	x2, 40b000 <ferror@plt+0x8930>
  402fcc:	add	x4, x4, #0xe48
  402fd0:	add	x2, x2, #0xe58
  402fd4:	mov	x1, #0x7f                  	// #127
  402fd8:	bl	402190 <snprintf@plt>
  402fdc:	add	x0, sp, #0x120
  402fe0:	b	402df4 <ferror@plt+0x724>
  402fe4:	adrp	x0, 40b000 <ferror@plt+0x8930>
  402fe8:	add	x0, x0, #0xe38
  402fec:	bl	402630 <getenv@plt>
  402ff0:	mov	x3, x0
  402ff4:	cbz	x0, 403078 <ferror@plt+0x9a8>
  402ff8:	add	x0, sp, #0x120
  402ffc:	adrp	x4, 40b000 <ferror@plt+0x8930>
  403000:	adrp	x2, 40b000 <ferror@plt+0x8930>
  403004:	add	x4, x4, #0xe98
  403008:	add	x2, x2, #0xe58
  40300c:	mov	x1, #0x7f                  	// #127
  403010:	bl	402190 <snprintf@plt>
  403014:	add	x0, sp, #0x120
  403018:	b	402dc0 <ferror@plt+0x6f0>
  40301c:	adrp	x0, 40b000 <ferror@plt+0x8930>
  403020:	add	x0, x0, #0xe38
  403024:	bl	402630 <getenv@plt>
  403028:	mov	x3, x0
  40302c:	cbz	x0, 403060 <ferror@plt+0x990>
  403030:	add	x0, sp, #0x120
  403034:	adrp	x4, 40b000 <ferror@plt+0x8930>
  403038:	adrp	x2, 40b000 <ferror@plt+0x8930>
  40303c:	add	x4, x4, #0xec0
  403040:	add	x2, x2, #0xe58
  403044:	mov	x1, #0x7f                  	// #127
  403048:	bl	402190 <snprintf@plt>
  40304c:	add	x0, sp, #0x120
  403050:	b	402d84 <ferror@plt+0x6b4>
  403054:	adrp	x3, 40b000 <ferror@plt+0x8930>
  403058:	add	x3, x3, #0xe20
  40305c:	b	402f88 <ferror@plt+0x8b8>
  403060:	adrp	x3, 40b000 <ferror@plt+0x8930>
  403064:	add	x3, x3, #0xe20
  403068:	b	403030 <ferror@plt+0x960>
  40306c:	adrp	x3, 40b000 <ferror@plt+0x8930>
  403070:	add	x3, x3, #0xe20
  403074:	b	402fc0 <ferror@plt+0x8f0>
  403078:	adrp	x3, 40b000 <ferror@plt+0x8930>
  40307c:	add	x3, x3, #0xe20
  403080:	b	402ff8 <ferror@plt+0x928>
  403084:	adrp	x1, 40c000 <ferror@plt+0x9930>
  403088:	mov	w0, w22
  40308c:	add	x1, x1, #0x1c0
  403090:	bl	4022a0 <fdopen@plt>
  403094:	cbz	x0, 402bf0 <ferror@plt+0x520>
  403098:	mov	w1, #0x0                   	// #0
  40309c:	bl	403db8 <ferror@plt+0x16e8>
  4030a0:	b	402bf0 <ferror@plt+0x520>
  4030a4:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4030a8:	add	x0, x0, #0x1e8
  4030ac:	bl	4020a0 <perror@plt>
  4030b0:	mov	w0, #0xffffffff            	// #-1
  4030b4:	bl	402090 <exit@plt>
  4030b8:	ldr	x1, [x24, #16]
  4030bc:	cmp	x23, x1
  4030c0:	b.cs	4030cc <ferror@plt+0x9fc>  // b.hs, b.nlast
  4030c4:	mov	x23, x1
  4030c8:	mov	w28, #0x1                   	// #1
  4030cc:	sub	x23, x23, x1
  4030d0:	str	x0, [sp, #112]
  4030d4:	ldr	x0, [sp, #128]
  4030d8:	ldr	w0, [x0]
  4030dc:	cmp	w0, #0x0
  4030e0:	ccmp	x23, #0x0, #0x0, eq  // eq = none
  4030e4:	b.eq	4032e8 <ferror@plt+0xc18>  // b.none
  4030e8:	ldr	w0, [x22, #3612]
  4030ec:	add	x25, x22, #0xe1c
  4030f0:	cbz	w0, 403130 <ferror@plt+0xa60>
  4030f4:	mov	x24, #0x0                   	// #0
  4030f8:	ldr	x27, [x19, #8]
  4030fc:	b	40311c <ferror@plt+0xa4c>
  403100:	ldr	x0, [x21, #3752]
  403104:	mov	x1, x27
  403108:	mov	w2, #0x0                   	// #0
  40310c:	ldr	x0, [x0, x24, lsl #3]
  403110:	add	x24, x24, #0x1
  403114:	bl	4024d0 <fnmatch@plt>
  403118:	cbz	w0, 403130 <ferror@plt+0xa60>
  40311c:	ldr	w0, [x25]
  403120:	cmp	w0, w24
  403124:	b.gt	403100 <ferror@plt+0xa30>
  403128:	ldr	x19, [x19]
  40312c:	b	402b1c <ferror@plt+0x44c>
  403130:	ldr	x0, [sp, #288]
  403134:	ldr	x1, [x19, #8]
  403138:	cbz	x0, 40317c <ferror@plt+0xaac>
  40313c:	mov	w2, w23
  403140:	bl	408420 <ferror@plt+0x5d50>
  403144:	ldr	x19, [x19]
  403148:	b	402b1c <ferror@plt+0x44c>
  40314c:	mov	w28, #0x0                   	// #0
  403150:	b	4030d4 <ferror@plt+0xa04>
  403154:	mov	x0, #0x80                  	// #128
  403158:	bl	402210 <malloc@plt>
  40315c:	mov	x19, x0
  403160:	bl	402140 <getuid@plt>
  403164:	adrp	x1, 40c000 <ferror@plt+0x9930>
  403168:	mov	w2, w0
  40316c:	add	x1, x1, #0x1d8
  403170:	mov	x0, x19
  403174:	bl	402130 <sprintf@plt>
  403178:	b	402a20 <ferror@plt+0x350>
  40317c:	ldr	x0, [sp, #136]
  403180:	cmp	w28, #0x0
  403184:	adrp	x4, 40b000 <ferror@plt+0x8930>
  403188:	add	x4, x4, #0xef8
  40318c:	csel	x4, x4, x0, ne  // ne = any
  403190:	ldr	d0, [x19, #24]
  403194:	ldr	x0, [sp, #120]
  403198:	mov	x2, x1
  40319c:	mov	x3, x23
  4031a0:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4031a4:	add	x1, x1, #0x370
  4031a8:	bl	402690 <fprintf@plt>
  4031ac:	ldr	x19, [x19]
  4031b0:	b	402b1c <ferror@plt+0x44c>
  4031b4:	add	x24, sp, #0xb3
  4031b8:	mov	x0, x24
  4031bc:	bl	402080 <strlen@plt>
  4031c0:	add	x1, sp, #0xb0
  4031c4:	add	w2, w0, #0x3
  4031c8:	mov	w0, w19
  4031cc:	bl	402480 <connect@plt>
  4031d0:	cbz	w0, 403200 <ferror@plt+0xb30>
  4031d4:	adrp	x3, 40c000 <ferror@plt+0x9930>
  4031d8:	add	x3, x3, #0x318
  4031dc:	add	x1, sp, #0xb0
  4031e0:	mov	w0, w19
  4031e4:	mov	w2, #0x9                   	// #9
  4031e8:	ldr	w4, [x3]
  4031ec:	ldur	w3, [x3, #3]
  4031f0:	stur	w4, [sp, #179]
  4031f4:	stur	w3, [x24, #3]
  4031f8:	bl	402480 <connect@plt>
  4031fc:	cbnz	w0, 4032fc <ferror@plt+0xc2c>
  403200:	mov	w5, #0xc                   	// #12
  403204:	add	x4, sp, #0xa0
  403208:	add	x3, sp, #0x120
  40320c:	mov	w0, w19
  403210:	mov	w2, #0x11                  	// #17
  403214:	mov	w1, #0x1                   	// #1
  403218:	str	w5, [sp, #160]
  40321c:	bl	402520 <getsockopt@plt>
  403220:	cbnz	w0, 4032fc <ferror@plt+0xc2c>
  403224:	ldr	w0, [sp, #160]
  403228:	cmp	w0, #0xb
  40322c:	b.ls	4032fc <ferror@plt+0xc2c>  // b.plast
  403230:	ldr	w24, [sp, #292]
  403234:	bl	402140 <getuid@plt>
  403238:	cmp	w24, w0
  40323c:	b.eq	403248 <ferror@plt+0xb78>  // b.none
  403240:	ldr	w0, [sp, #292]
  403244:	cbnz	w0, 4032fc <ferror@plt+0xc2c>
  403248:	mov	w0, w19
  40324c:	adrp	x1, 40b000 <ferror@plt+0x8930>
  403250:	add	x1, x1, #0xe60
  403254:	bl	4022a0 <fdopen@plt>
  403258:	mov	x24, x0
  40325c:	cbz	x0, 403448 <ferror@plt+0xd78>
  403260:	adrp	x19, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403264:	bl	403660 <ferror@plt+0xf90>
  403268:	ldr	x0, [x19, #3600]
  40326c:	cbz	x0, 40327c <ferror@plt+0xbac>
  403270:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403274:	ldr	w0, [x0, #3588]
  403278:	cbnz	w0, 40347c <ferror@plt+0xdac>
  40327c:	mov	x0, x24
  403280:	bl	4021e0 <fclose@plt>
  403284:	b	402aa8 <ferror@plt+0x3d8>
  403288:	mov	x0, x20
  40328c:	bl	4021a0 <fileno@plt>
  403290:	add	x2, sp, #0x120
  403294:	mov	w1, w0
  403298:	mov	w0, #0x0                   	// #0
  40329c:	bl	402460 <__fxstat64@plt>
  4032a0:	cbnz	w0, 403370 <ferror@plt+0xca0>
  4032a4:	ldr	w0, [sp, #308]
  4032a8:	cmp	w0, #0x1
  4032ac:	b.eq	40340c <ferror@plt+0xd3c>  // b.none
  4032b0:	adrp	x3, 421000 <ferror@plt+0x1e930>
  4032b4:	mov	x2, #0x4e                  	// #78
  4032b8:	mov	x1, #0x1                   	// #1
  4032bc:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4032c0:	ldr	x3, [x3, #880]
  4032c4:	add	x0, x0, #0x270
  4032c8:	bl	4024c0 <fwrite@plt>
  4032cc:	mov	w0, #0xffffffff            	// #-1
  4032d0:	bl	402090 <exit@plt>
  4032d4:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4032d8:	add	x0, x0, #0x210
  4032dc:	bl	4020a0 <perror@plt>
  4032e0:	mov	w0, #0xffffffff            	// #-1
  4032e4:	bl	402090 <exit@plt>
  4032e8:	ldr	d0, [x19, #24]
  4032ec:	fcmp	d0, #0.0
  4032f0:	b.ne	4030e8 <ferror@plt+0xa18>  // b.any
  4032f4:	ldr	x19, [x19]
  4032f8:	b	402b1c <ferror@plt+0x44c>
  4032fc:	mov	w0, w19
  403300:	bl	402360 <close@plt>
  403304:	b	402a60 <ferror@plt+0x390>
  403308:	adrp	x0, 40c000 <ferror@plt+0x9930>
  40330c:	add	x0, x0, #0x368
  403310:	ldr	w1, [x0]
  403314:	ldur	w0, [x0, #3]
  403318:	str	w1, [x24]
  40331c:	stur	w0, [x24, #3]
  403320:	b	402aa8 <ferror@plt+0x3d8>
  403324:	ldr	x0, [sp, #120]
  403328:	mov	w1, #0x0                   	// #0
  40332c:	bl	403db8 <ferror@plt+0x16e8>
  403330:	b	402be8 <ferror@plt+0x518>
  403334:	mov	x0, x20
  403338:	bl	4021a0 <fileno@plt>
  40333c:	mov	x1, #0x0                   	// #0
  403340:	bl	4021d0 <ftruncate64@plt>
  403344:	tbnz	w0, #31, 4033d4 <ferror@plt+0xd04>
  403348:	mov	x0, x20
  40334c:	bl	402320 <rewind@plt>
  403350:	adrp	x2, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403354:	mov	w1, #0x1                   	// #1
  403358:	mov	x0, x20
  40335c:	str	wzr, [x2, #3596]
  403360:	bl	403db8 <ferror@plt+0x16e8>
  403364:	mov	x0, x20
  403368:	bl	4021e0 <fclose@plt>
  40336c:	b	402bf0 <ferror@plt+0x520>
  403370:	adrp	x0, 40c000 <ferror@plt+0x9930>
  403374:	add	x0, x0, #0x250
  403378:	bl	4020a0 <perror@plt>
  40337c:	mov	w0, #0xffffffff            	// #-1
  403380:	bl	402090 <exit@plt>
  403384:	ldr	x0, [sp, #120]
  403388:	bl	407e48 <ferror@plt+0x5778>
  40338c:	str	x0, [sp, #288]
  403390:	ldr	x2, [x19, #3600]
  403394:	str	x2, [sp, #112]
  403398:	cbz	x0, 402ae8 <ferror@plt+0x418>
  40339c:	bl	408078 <ferror@plt+0x59a8>
  4033a0:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4033a4:	ldr	x0, [sp, #288]
  4033a8:	ldr	w1, [x1, #3780]
  4033ac:	cmp	w1, #0x0
  4033b0:	cset	w1, ne  // ne = any
  4033b4:	bl	407ef0 <ferror@plt+0x5820>
  4033b8:	ldr	x0, [sp, #288]
  4033bc:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4033c0:	add	x1, x1, #0xe20
  4033c4:	bl	407ef8 <ferror@plt+0x5828>
  4033c8:	ldr	x0, [sp, #288]
  4033cc:	bl	408078 <ferror@plt+0x59a8>
  4033d0:	b	402b00 <ferror@plt+0x430>
  4033d4:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4033d8:	add	x0, x0, #0x300
  4033dc:	bl	4020a0 <perror@plt>
  4033e0:	b	403348 <ferror@plt+0xc78>
  4033e4:	adrp	x1, 421000 <ferror@plt+0x1e930>
  4033e8:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4033ec:	mov	x2, #0x26                  	// #38
  4033f0:	add	x0, x0, #0x340
  4033f4:	ldr	x3, [x1, #880]
  4033f8:	mov	x1, #0x1                   	// #1
  4033fc:	bl	4024c0 <fwrite@plt>
  403400:	str	xzr, [x25, #3600]
  403404:	strb	wzr, [x19, #3616]
  403408:	b	402a90 <ferror@plt+0x3c0>
  40340c:	ldr	w19, [sp, #312]
  403410:	bl	402140 <getuid@plt>
  403414:	cmp	w19, w0
  403418:	b.ne	4032b0 <ferror@plt+0xbe0>  // b.any
  40341c:	ldr	w0, [x23, #3760]
  403420:	cbz	w0, 4034a0 <ferror@plt+0xdd0>
  403424:	mov	x0, x20
  403428:	bl	403660 <ferror@plt+0xf90>
  40342c:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403430:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403434:	adrp	x26, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403438:	ldr	x2, [x0, #3576]
  40343c:	str	x2, [x1, #3600]
  403440:	str	xzr, [x0, #3576]
  403444:	b	402a48 <ferror@plt+0x378>
  403448:	adrp	x0, 421000 <ferror@plt+0x1e930>
  40344c:	ldr	x24, [x0, #880]
  403450:	bl	402620 <__errno_location@plt>
  403454:	ldr	w0, [x0]
  403458:	bl	402350 <strerror@plt>
  40345c:	mov	x2, x0
  403460:	adrp	x1, 40c000 <ferror@plt+0x9930>
  403464:	add	x1, x1, #0x320
  403468:	mov	x0, x24
  40346c:	bl	402690 <fprintf@plt>
  403470:	mov	w0, w19
  403474:	bl	402360 <close@plt>
  403478:	b	402aa8 <ferror@plt+0x3d8>
  40347c:	adrp	x1, 421000 <ferror@plt+0x1e930>
  403480:	adrp	x0, 40c000 <ferror@plt+0x9930>
  403484:	mov	x2, #0x26                  	// #38
  403488:	add	x0, x0, #0x340
  40348c:	ldr	x3, [x1, #880]
  403490:	mov	x1, #0x1                   	// #1
  403494:	bl	4024c0 <fwrite@plt>
  403498:	str	xzr, [x19, #3600]
  40349c:	b	40327c <ferror@plt+0xbac>
  4034a0:	mov	x24, #0xffffffffffffffff    	// #-1
  4034a4:	adrp	x1, 40b000 <ferror@plt+0x8930>
  4034a8:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4034ac:	add	x1, x1, #0xe60
  4034b0:	add	x0, x0, #0x2c0
  4034b4:	str	x24, [sp, #160]
  4034b8:	bl	402510 <fopen64@plt>
  4034bc:	mov	x19, x0
  4034c0:	cbz	x0, 4034e8 <ferror@plt+0xe18>
  4034c4:	add	x2, sp, #0xa0
  4034c8:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4034cc:	add	x1, x1, #0x2d0
  4034d0:	bl	402240 <__isoc99_fscanf@plt>
  4034d4:	cmp	w0, #0x1
  4034d8:	b.eq	4034e0 <ferror@plt+0xe10>  // b.none
  4034dc:	str	x24, [sp, #160]
  4034e0:	mov	x0, x19
  4034e4:	bl	4021e0 <fclose@plt>
  4034e8:	ldr	x0, [sp, #160]
  4034ec:	tbnz	x0, #63, 403424 <ferror@plt+0xd54>
  4034f0:	mov	x0, #0x0                   	// #0
  4034f4:	bl	402200 <time@plt>
  4034f8:	ldr	x2, [sp, #160]
  4034fc:	ldr	x1, [sp, #376]
  403500:	add	x1, x1, x2
  403504:	cmp	x0, x1
  403508:	b.lt	403424 <ferror@plt+0xd54>  // b.tstop
  40350c:	adrp	x3, 421000 <ferror@plt+0x1e930>
  403510:	mov	x1, #0x1                   	// #1
  403514:	mov	x2, #0x26                  	// #38
  403518:	adrp	x0, 40c000 <ferror@plt+0x9930>
  40351c:	ldr	x3, [x3, #880]
  403520:	add	x0, x0, #0x2d8
  403524:	bl	4024c0 <fwrite@plt>
  403528:	mov	x0, x20
  40352c:	bl	4021a0 <fileno@plt>
  403530:	mov	x1, #0x0                   	// #0
  403534:	bl	4021d0 <ftruncate64@plt>
  403538:	tbz	w0, #31, 403424 <ferror@plt+0xd54>
  40353c:	adrp	x0, 40c000 <ferror@plt+0x9930>
  403540:	add	x0, x0, #0x300
  403544:	bl	4020a0 <perror@plt>
  403548:	b	403424 <ferror@plt+0xd54>
  40354c:	mov	x29, #0x0                   	// #0
  403550:	mov	x30, #0x0                   	// #0
  403554:	mov	x5, x0
  403558:	ldr	x1, [sp]
  40355c:	add	x2, sp, #0x8
  403560:	mov	x6, sp
  403564:	movz	x0, #0x0, lsl #48
  403568:	movk	x0, #0x0, lsl #32
  40356c:	movk	x0, #0x40, lsl #16
  403570:	movk	x0, #0x26e0
  403574:	movz	x3, #0x0, lsl #48
  403578:	movk	x3, #0x0, lsl #32
  40357c:	movk	x3, #0x40, lsl #16
  403580:	movk	x3, #0xbce8
  403584:	movz	x4, #0x0, lsl #48
  403588:	movk	x4, #0x0, lsl #32
  40358c:	movk	x4, #0x40, lsl #16
  403590:	movk	x4, #0xbd68
  403594:	bl	402250 <__libc_start_main@plt>
  403598:	bl	4023a0 <abort@plt>
  40359c:	adrp	x0, 420000 <ferror@plt+0x1d930>
  4035a0:	ldr	x0, [x0, #4040]
  4035a4:	cbz	x0, 4035ac <ferror@plt+0xedc>
  4035a8:	b	402390 <__gmon_start__@plt>
  4035ac:	ret
  4035b0:	adrp	x0, 421000 <ferror@plt+0x1e930>
  4035b4:	add	x0, x0, #0x368
  4035b8:	adrp	x1, 421000 <ferror@plt+0x1e930>
  4035bc:	add	x1, x1, #0x368
  4035c0:	cmp	x1, x0
  4035c4:	b.eq	4035dc <ferror@plt+0xf0c>  // b.none
  4035c8:	adrp	x1, 40b000 <ferror@plt+0x8930>
  4035cc:	ldr	x1, [x1, #3464]
  4035d0:	cbz	x1, 4035dc <ferror@plt+0xf0c>
  4035d4:	mov	x16, x1
  4035d8:	br	x16
  4035dc:	ret
  4035e0:	adrp	x0, 421000 <ferror@plt+0x1e930>
  4035e4:	add	x0, x0, #0x368
  4035e8:	adrp	x1, 421000 <ferror@plt+0x1e930>
  4035ec:	add	x1, x1, #0x368
  4035f0:	sub	x1, x1, x0
  4035f4:	lsr	x2, x1, #63
  4035f8:	add	x1, x2, x1, asr #3
  4035fc:	cmp	xzr, x1, asr #1
  403600:	asr	x1, x1, #1
  403604:	b.eq	40361c <ferror@plt+0xf4c>  // b.none
  403608:	adrp	x2, 40b000 <ferror@plt+0x8930>
  40360c:	ldr	x2, [x2, #3472]
  403610:	cbz	x2, 40361c <ferror@plt+0xf4c>
  403614:	mov	x16, x2
  403618:	br	x16
  40361c:	ret
  403620:	stp	x29, x30, [sp, #-32]!
  403624:	mov	x29, sp
  403628:	str	x19, [sp, #16]
  40362c:	adrp	x19, 421000 <ferror@plt+0x1e930>
  403630:	ldrb	w0, [x19, #912]
  403634:	cbnz	w0, 403644 <ferror@plt+0xf74>
  403638:	bl	4035b0 <ferror@plt+0xee0>
  40363c:	mov	w0, #0x1                   	// #1
  403640:	strb	w0, [x19, #912]
  403644:	ldr	x19, [sp, #16]
  403648:	ldp	x29, x30, [sp], #32
  40364c:	ret
  403650:	b	4035e0 <ferror@plt+0xf10>
  403654:	nop
  403658:	ret
  40365c:	nop
  403660:	mov	x12, #0x2070                	// #8304
  403664:	sub	sp, sp, x12
  403668:	stp	x29, x30, [sp]
  40366c:	mov	x29, sp
  403670:	stp	x21, x22, [sp, #32]
  403674:	mov	x21, #0x7049                	// #28745
  403678:	mov	x22, #0x7049                	// #28745
  40367c:	stp	x23, x24, [sp, #48]
  403680:	mov	x23, #0x6354                	// #25428
  403684:	mov	x24, #0x6354                	// #25428
  403688:	stp	x25, x26, [sp, #64]
  40368c:	mov	x25, #0x6354                	// #25428
  403690:	movk	x21, #0x6f46, lsl #16
  403694:	stp	x27, x28, [sp, #80]
  403698:	mov	x27, #0x6354                	// #25428
  40369c:	movk	x22, #0x6544, lsl #16
  4036a0:	movk	x23, #0x5270, lsl #16
  4036a4:	movk	x24, #0x5270, lsl #16
  4036a8:	movk	x25, #0x5270, lsl #16
  4036ac:	movk	x27, #0x4d70, lsl #16
  4036b0:	movk	x21, #0x7772, lsl #32
  4036b4:	movk	x22, #0x6166, lsl #32
  4036b8:	movk	x23, #0x6f74, lsl #32
  4036bc:	movk	x24, #0x6f74, lsl #32
  4036c0:	movk	x25, #0x6f74, lsl #32
  4036c4:	movk	x27, #0x7861, lsl #32
  4036c8:	stp	x19, x20, [sp, #16]
  4036cc:	mov	x20, x0
  4036d0:	mov	x19, #0x0                   	// #0
  4036d4:	movk	x21, #0x7261, lsl #48
  4036d8:	movk	x22, #0x6c75, lsl #48
  4036dc:	movk	x23, #0x6c41, lsl #48
  4036e0:	movk	x24, #0x694d, lsl #48
  4036e4:	movk	x25, #0x614d, lsl #48
  4036e8:	movk	x27, #0x6f43, lsl #48
  4036ec:	mov	x2, x20
  4036f0:	add	x0, sp, #0x70
  4036f4:	mov	w1, #0x1000                	// #4096
  4036f8:	bl	4026a0 <fgets@plt>
  4036fc:	cbz	x0, 403770 <ferror@plt+0x10a0>
  403700:	ldrb	w0, [sp, #112]
  403704:	cmp	w0, #0x23
  403708:	b.ne	4037bc <ferror@plt+0x10ec>  // b.any
  40370c:	adrp	x26, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403710:	add	x0, sp, #0x70
  403714:	bl	402080 <strlen@plt>
  403718:	add	x28, x26, #0xe20
  40371c:	add	x4, sp, #0x6f
  403720:	ldrb	w1, [x26, #3616]
  403724:	strb	wzr, [x4, x0]
  403728:	cbz	w1, 403748 <ferror@plt+0x1078>
  40372c:	add	x1, sp, #0x71
  403730:	mov	x0, x28
  403734:	bl	4023e0 <strcmp@plt>
  403738:	cbz	w0, 403748 <ferror@plt+0x1078>
  40373c:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403740:	mov	w1, #0x1                   	// #1
  403744:	str	w1, [x0, #3588]
  403748:	add	x1, sp, #0x71
  40374c:	mov	x2, #0x7f                  	// #127
  403750:	mov	x0, x28
  403754:	strb	wzr, [x26, #3616]
  403758:	bl	402500 <strncat@plt>
  40375c:	mov	x2, x20
  403760:	add	x0, sp, #0x70
  403764:	mov	w1, #0x1000                	// #4096
  403768:	bl	4026a0 <fgets@plt>
  40376c:	cbnz	x0, 403700 <ferror@plt+0x1030>
  403770:	cbz	x19, 403798 <ferror@plt+0x10c8>
  403774:	adrp	x2, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403778:	ldr	x1, [x2, #3576]
  40377c:	b	403784 <ferror@plt+0x10b4>
  403780:	mov	x19, x0
  403784:	ldr	x0, [x19]
  403788:	str	x1, [x19]
  40378c:	mov	x1, x19
  403790:	cbnz	x0, 403780 <ferror@plt+0x10b0>
  403794:	str	x19, [x2, #3576]
  403798:	mov	x12, #0x2070                	// #8304
  40379c:	ldp	x29, x30, [sp]
  4037a0:	ldp	x19, x20, [sp, #16]
  4037a4:	ldp	x21, x22, [sp, #32]
  4037a8:	ldp	x23, x24, [sp, #48]
  4037ac:	ldp	x25, x26, [sp, #64]
  4037b0:	ldp	x27, x28, [sp, #80]
  4037b4:	add	sp, sp, x12
  4037b8:	ret
  4037bc:	add	x4, sp, #0x68
  4037c0:	add	x3, sp, #0x60
  4037c4:	add	x0, sp, #0x70
  4037c8:	adrp	x1, 40b000 <ferror@plt+0x8930>
  4037cc:	mov	x2, #0x1070                	// #4208
  4037d0:	add	x1, x1, #0xd98
  4037d4:	add	x2, sp, x2
  4037d8:	bl	4025c0 <__isoc99_sscanf@plt>
  4037dc:	cmp	w0, #0x1
  4037e0:	b.le	40399c <ferror@plt+0x12cc>
  4037e4:	cmp	w0, #0x2
  4037e8:	b.ne	4037f0 <ferror@plt+0x1120>  // b.any
  4037ec:	str	xzr, [sp, #104]
  4037f0:	ldr	x0, [sp, #4208]
  4037f4:	cmp	x0, x21
  4037f8:	b.eq	40388c <ferror@plt+0x11bc>  // b.none
  4037fc:	ldr	x0, [sp, #4208]
  403800:	cmp	x0, x22
  403804:	b.eq	4038b8 <ferror@plt+0x11e8>  // b.none
  403808:	ldr	x0, [sp, #4208]
  40380c:	cmp	x0, x23
  403810:	b.eq	4038e8 <ferror@plt+0x1218>  // b.none
  403814:	ldr	x0, [sp, #4208]
  403818:	cmp	x0, x24
  40381c:	b.eq	403910 <ferror@plt+0x1240>  // b.none
  403820:	ldr	x0, [sp, #4208]
  403824:	cmp	x0, x25
  403828:	b.eq	403928 <ferror@plt+0x1258>  // b.none
  40382c:	ldr	x0, [sp, #4208]
  403830:	cmp	x0, x27
  403834:	b.eq	403940 <ferror@plt+0x1270>  // b.none
  403838:	mov	x1, #0x6354                	// #25428
  40383c:	ldr	x0, [sp, #4208]
  403840:	movk	x1, #0x4370, lsl #16
  403844:	movk	x1, #0x7275, lsl #32
  403848:	movk	x1, #0x4572, lsl #48
  40384c:	cmp	x0, x1
  403850:	b.eq	403978 <ferror@plt+0x12a8>  // b.none
  403854:	mov	x0, #0x20                  	// #32
  403858:	bl	402210 <malloc@plt>
  40385c:	mov	x28, x0
  403860:	cbz	x0, 40399c <ferror@plt+0x12cc>
  403864:	mov	x0, #0x1070                	// #4208
  403868:	add	x0, sp, x0
  40386c:	bl	402340 <strdup@plt>
  403870:	stp	x19, x0, [x28]
  403874:	ldr	d0, [sp, #104]
  403878:	ldr	x2, [sp, #96]
  40387c:	mov	x19, x28
  403880:	str	x2, [x28, #16]
  403884:	str	d0, [x28, #24]
  403888:	b	4036ec <ferror@plt+0x101c>
  40388c:	ldr	w1, [sp, #4216]
  403890:	mov	w0, #0x6964                	// #26980
  403894:	movk	w0, #0x676e, lsl #16
  403898:	cmp	w1, w0
  40389c:	b.ne	4037fc <ferror@plt+0x112c>  // b.any
  4038a0:	add	x0, sp, #0x1, lsl #12
  4038a4:	ldrb	w0, [x0, #124]
  4038a8:	cbz	w0, 4036ec <ferror@plt+0x101c>
  4038ac:	ldr	x0, [sp, #4208]
  4038b0:	cmp	x0, x22
  4038b4:	b.ne	403808 <ferror@plt+0x1138>  // b.any
  4038b8:	ldr	w1, [sp, #4216]
  4038bc:	mov	w0, #0x5474                	// #21620
  4038c0:	movk	w0, #0x4c54, lsl #16
  4038c4:	cmp	w1, w0
  4038c8:	b.ne	403808 <ferror@plt+0x1138>  // b.any
  4038cc:	add	x0, sp, #0x1, lsl #12
  4038d0:	ldrb	w0, [x0, #124]
  4038d4:	cbz	w0, 4036ec <ferror@plt+0x101c>
  4038d8:	ldr	x0, [sp, #4208]
  4038dc:	cmp	x0, x23
  4038e0:	b.ne	403814 <ferror@plt+0x1144>  // b.any
  4038e4:	nop
  4038e8:	mov	x1, #0x6f67                	// #28519
  4038ec:	ldr	x0, [sp, #4216]
  4038f0:	movk	x1, #0x6972, lsl #16
  4038f4:	movk	x1, #0x6874, lsl #32
  4038f8:	movk	x1, #0x6d, lsl #48
  4038fc:	cmp	x0, x1
  403900:	b.eq	4036ec <ferror@plt+0x101c>  // b.none
  403904:	ldr	x0, [sp, #4208]
  403908:	cmp	x0, x24
  40390c:	b.ne	403820 <ferror@plt+0x1150>  // b.any
  403910:	ldrh	w0, [sp, #4216]
  403914:	cmp	w0, #0x6e
  403918:	b.eq	4036ec <ferror@plt+0x101c>  // b.none
  40391c:	ldr	x0, [sp, #4208]
  403920:	cmp	x0, x25
  403924:	b.ne	40382c <ferror@plt+0x115c>  // b.any
  403928:	ldrh	w0, [sp, #4216]
  40392c:	cmp	w0, #0x78
  403930:	b.eq	4036ec <ferror@plt+0x101c>  // b.none
  403934:	ldr	x0, [sp, #4208]
  403938:	cmp	x0, x27
  40393c:	b.ne	403838 <ferror@plt+0x1168>  // b.any
  403940:	ldrh	w1, [sp, #4216]
  403944:	mov	w0, #0x6e6e                	// #28270
  403948:	cmp	w1, w0
  40394c:	b.ne	403838 <ferror@plt+0x1168>  // b.any
  403950:	add	x0, sp, #0x1, lsl #12
  403954:	ldrb	w0, [x0, #122]
  403958:	cbz	w0, 4036ec <ferror@plt+0x101c>
  40395c:	mov	x1, #0x6354                	// #25428
  403960:	ldr	x0, [sp, #4208]
  403964:	movk	x1, #0x4370, lsl #16
  403968:	movk	x1, #0x7275, lsl #32
  40396c:	movk	x1, #0x4572, lsl #48
  403970:	cmp	x0, x1
  403974:	b.ne	403854 <ferror@plt+0x1184>  // b.any
  403978:	ldr	w1, [sp, #4216]
  40397c:	mov	w0, #0x7473                	// #29811
  403980:	movk	w0, #0x6261, lsl #16
  403984:	cmp	w1, w0
  403988:	b.ne	403854 <ferror@plt+0x1184>  // b.any
  40398c:	add	x0, sp, #0x1, lsl #12
  403990:	ldrb	w0, [x0, #124]
  403994:	cbz	w0, 4036ec <ferror@plt+0x101c>
  403998:	b	403854 <ferror@plt+0x1184>
  40399c:	bl	4023a0 <abort@plt>
  4039a0:	mov	x12, #0x1080                	// #4224
  4039a4:	sub	sp, sp, x12
  4039a8:	stp	x29, x30, [sp]
  4039ac:	mov	x29, sp
  4039b0:	stp	x21, x22, [sp, #32]
  4039b4:	adrp	x22, 40b000 <ferror@plt+0x8930>
  4039b8:	add	x22, x22, #0xe18
  4039bc:	stp	x23, x24, [sp, #48]
  4039c0:	mov	x23, x0
  4039c4:	mov	x21, #0x0                   	// #0
  4039c8:	stp	x19, x20, [sp, #16]
  4039cc:	stp	x25, x26, [sp, #64]
  4039d0:	stp	x27, x28, [sp, #80]
  4039d4:	stp	xzr, xzr, [sp, #112]
  4039d8:	mov	x3, x23
  4039dc:	add	x1, sp, #0x78
  4039e0:	add	x0, sp, #0x70
  4039e4:	mov	w2, #0xa                   	// #10
  4039e8:	bl	402650 <__getdelim@plt>
  4039ec:	cmn	x0, #0x1
  4039f0:	b.eq	403c1c <ferror@plt+0x154c>  // b.none
  4039f4:	ldr	x19, [sp, #112]
  4039f8:	mov	w1, #0x3a                  	// #58
  4039fc:	mov	x0, x19
  403a00:	bl	4024a0 <strchr@plt>
  403a04:	mov	x25, x0
  403a08:	cbz	x0, 403d20 <ferror@plt+0x1650>
  403a0c:	mov	x2, x19
  403a10:	mov	w24, #0x0                   	// #0
  403a14:	ldrb	w1, [x2], #1
  403a18:	cbz	w1, 403a34 <ferror@plt+0x1364>
  403a1c:	nop
  403a20:	cmp	w1, #0x20
  403a24:	ccmp	w1, #0xa, #0x4, ne  // ne = any
  403a28:	ldrb	w1, [x2], #1
  403a2c:	cinc	w24, w24, eq  // eq = none
  403a30:	cbnz	w1, 403a20 <ferror@plt+0x1350>
  403a34:	strb	wzr, [x25]
  403a38:	add	x0, sp, #0x80
  403a3c:	mov	x2, #0xfff                 	// #4095
  403a40:	strb	wzr, [sp, #128]
  403a44:	ldr	x19, [sp, #112]
  403a48:	add	x20, x25, #0x2
  403a4c:	mov	x1, x19
  403a50:	bl	402500 <strncat@plt>
  403a54:	ldrb	w0, [x25, #2]
  403a58:	sub	x1, x25, x19
  403a5c:	str	w1, [sp, #108]
  403a60:	cbz	w0, 403ad4 <ferror@plt+0x1404>
  403a64:	cmp	w1, #0xfff
  403a68:	b.hi	403aa8 <ferror@plt+0x13d8>  // b.pmore
  403a6c:	b	403b7c <ferror@plt+0x14ac>
  403a70:	mov	x20, x0
  403a74:	strb	wzr, [x20], #1
  403a78:	mov	x0, #0x20                  	// #32
  403a7c:	bl	402210 <malloc@plt>
  403a80:	mov	x19, x0
  403a84:	mov	x26, x0
  403a88:	cbz	x0, 403d20 <ferror@plt+0x1650>
  403a8c:	add	x0, sp, #0x80
  403a90:	bl	402340 <strdup@plt>
  403a94:	stp	x21, x0, [x19]
  403a98:	str	xzr, [x19, #24]
  403a9c:	ldrb	w0, [x20]
  403aa0:	cbz	w0, 403ad0 <ferror@plt+0x1400>
  403aa4:	mov	x21, x19
  403aa8:	mov	x0, x20
  403aac:	mov	w1, #0x20                  	// #32
  403ab0:	bl	4024a0 <strchr@plt>
  403ab4:	cbnz	x0, 403a70 <ferror@plt+0x13a0>
  403ab8:	mov	x0, x20
  403abc:	mov	w1, #0xa                   	// #10
  403ac0:	mov	x20, #0x0                   	// #0
  403ac4:	bl	4024a0 <strchr@plt>
  403ac8:	cbnz	x0, 403a70 <ferror@plt+0x13a0>
  403acc:	b	403a78 <ferror@plt+0x13a8>
  403ad0:	mov	x21, x26
  403ad4:	mov	x3, x23
  403ad8:	add	x1, sp, #0x78
  403adc:	add	x0, sp, #0x70
  403ae0:	mov	w2, #0xa                   	// #10
  403ae4:	bl	402650 <__getdelim@plt>
  403ae8:	cmn	x0, #0x1
  403aec:	b.eq	403d20 <ferror@plt+0x1650>  // b.none
  403af0:	ldr	x0, [sp, #112]
  403af4:	mov	w20, #0x0                   	// #0
  403af8:	mov	x2, x0
  403afc:	ldrb	w1, [x2], #1
  403b00:	cbz	w1, 403b24 <ferror@plt+0x1454>
  403b04:	nop
  403b08:	cmp	w1, #0x20
  403b0c:	ccmp	w1, #0xa, #0x4, ne  // ne = any
  403b10:	ldrb	w1, [x2], #1
  403b14:	cinc	w20, w20, eq  // eq = none
  403b18:	cbnz	w1, 403b08 <ferror@plt+0x1438>
  403b1c:	subs	w20, w20, w24
  403b20:	csel	w20, w20, wzr, gt
  403b24:	ldrsw	x25, [sp, #108]
  403b28:	mov	x24, x21
  403b2c:	add	x25, x25, #0x2
  403b30:	b	403b48 <ferror@plt+0x1478>
  403b34:	sub	w20, w20, #0x1
  403b38:	ldr	x0, [sp, #112]
  403b3c:	add	x1, x0, x25
  403b40:	cmp	x19, x1
  403b44:	b.ls	4039d8 <ferror@plt+0x1308>  // b.plast
  403b48:	mov	w1, #0x20                  	// #32
  403b4c:	bl	402370 <strrchr@plt>
  403b50:	mov	x19, x0
  403b54:	cbz	x0, 403d20 <ferror@plt+0x1650>
  403b58:	strb	wzr, [x0], #1
  403b5c:	add	x2, x24, #0x10
  403b60:	mov	x1, x22
  403b64:	bl	4025c0 <__isoc99_sscanf@plt>
  403b68:	cmp	w0, #0x1
  403b6c:	b.ne	403d20 <ferror@plt+0x1650>  // b.any
  403b70:	cbnz	w20, 403b34 <ferror@plt+0x1464>
  403b74:	ldr	x24, [x24]
  403b78:	b	403b38 <ferror@plt+0x1468>
  403b7c:	sxtw	x28, w1
  403b80:	mov	x0, x20
  403b84:	mov	x27, #0xfff                 	// #4095
  403b88:	mov	w1, #0x20                  	// #32
  403b8c:	sub	x27, x27, x28
  403b90:	bl	4024a0 <strchr@plt>
  403b94:	mov	x19, x0
  403b98:	cbz	x0, 403c00 <ferror@plt+0x1530>
  403b9c:	nop
  403ba0:	strb	wzr, [x19], #1
  403ba4:	add	x0, sp, #0x80
  403ba8:	mov	x1, x20
  403bac:	mov	x2, x27
  403bb0:	strb	wzr, [x0, x28]
  403bb4:	bl	402500 <strncat@plt>
  403bb8:	mov	x0, #0x20                  	// #32
  403bbc:	bl	402210 <malloc@plt>
  403bc0:	mov	x25, x0
  403bc4:	mov	x26, x0
  403bc8:	cbz	x0, 403d20 <ferror@plt+0x1650>
  403bcc:	add	x0, sp, #0x80
  403bd0:	bl	402340 <strdup@plt>
  403bd4:	stp	x21, x0, [x25]
  403bd8:	str	xzr, [x25, #24]
  403bdc:	ldrb	w0, [x19]
  403be0:	cbz	w0, 403ad0 <ferror@plt+0x1400>
  403be4:	mov	x20, x19
  403be8:	mov	w1, #0x20                  	// #32
  403bec:	mov	x0, x20
  403bf0:	mov	x21, x25
  403bf4:	bl	4024a0 <strchr@plt>
  403bf8:	mov	x19, x0
  403bfc:	cbnz	x0, 403ba0 <ferror@plt+0x14d0>
  403c00:	mov	x0, x20
  403c04:	mov	w1, #0xa                   	// #10
  403c08:	mov	x19, #0x0                   	// #0
  403c0c:	bl	4024a0 <strchr@plt>
  403c10:	cbz	x0, 403ba4 <ferror@plt+0x14d4>
  403c14:	mov	x19, x0
  403c18:	b	403ba0 <ferror@plt+0x14d0>
  403c1c:	ldr	x0, [sp, #112]
  403c20:	adrp	x22, 40b000 <ferror@plt+0x8930>
  403c24:	add	x22, x22, #0xda8
  403c28:	bl	402440 <free@plt>
  403c2c:	cbz	x21, 403ce4 <ferror@plt+0x1614>
  403c30:	adrp	x23, 40b000 <ferror@plt+0x8930>
  403c34:	adrp	x24, 40b000 <ferror@plt+0x8930>
  403c38:	add	x23, x23, #0xdb8
  403c3c:	add	x24, x24, #0xdc8
  403c40:	adrp	x25, 40b000 <ferror@plt+0x8930>
  403c44:	nop
  403c48:	ldr	x19, [x21, #8]
  403c4c:	mov	x20, x21
  403c50:	mov	x1, x22
  403c54:	mov	x0, x19
  403c58:	ldr	x21, [x21]
  403c5c:	bl	4023e0 <strcmp@plt>
  403c60:	cbz	w0, 403d08 <ferror@plt+0x1638>
  403c64:	mov	x1, x23
  403c68:	mov	x0, x19
  403c6c:	bl	4023e0 <strcmp@plt>
  403c70:	cbz	w0, 403d08 <ferror@plt+0x1638>
  403c74:	mov	x1, x24
  403c78:	mov	x0, x19
  403c7c:	bl	4023e0 <strcmp@plt>
  403c80:	cbz	w0, 403d08 <ferror@plt+0x1638>
  403c84:	add	x1, x25, #0xdd8
  403c88:	mov	x0, x19
  403c8c:	bl	4023e0 <strcmp@plt>
  403c90:	cbz	w0, 403d08 <ferror@plt+0x1638>
  403c94:	adrp	x1, 40b000 <ferror@plt+0x8930>
  403c98:	mov	x0, x19
  403c9c:	add	x1, x1, #0xde8
  403ca0:	bl	4023e0 <strcmp@plt>
  403ca4:	cbz	w0, 403d08 <ferror@plt+0x1638>
  403ca8:	adrp	x1, 40b000 <ferror@plt+0x8930>
  403cac:	mov	x0, x19
  403cb0:	add	x1, x1, #0xdf8
  403cb4:	bl	4023e0 <strcmp@plt>
  403cb8:	cbz	w0, 403d08 <ferror@plt+0x1638>
  403cbc:	adrp	x1, 40b000 <ferror@plt+0x8930>
  403cc0:	mov	x0, x19
  403cc4:	add	x1, x1, #0xe08
  403cc8:	bl	4023e0 <strcmp@plt>
  403ccc:	cbz	w0, 403d08 <ferror@plt+0x1638>
  403cd0:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403cd4:	ldr	x1, [x0, #3576]
  403cd8:	str	x1, [x20]
  403cdc:	str	x20, [x0, #3576]
  403ce0:	cbnz	x21, 403c48 <ferror@plt+0x1578>
  403ce4:	mov	x12, #0x1080                	// #4224
  403ce8:	ldp	x29, x30, [sp]
  403cec:	ldp	x19, x20, [sp, #16]
  403cf0:	ldp	x21, x22, [sp, #32]
  403cf4:	ldp	x23, x24, [sp, #48]
  403cf8:	ldp	x25, x26, [sp, #64]
  403cfc:	ldp	x27, x28, [sp, #80]
  403d00:	add	sp, sp, x12
  403d04:	ret
  403d08:	mov	x0, x19
  403d0c:	bl	402440 <free@plt>
  403d10:	mov	x0, x20
  403d14:	bl	402440 <free@plt>
  403d18:	cbnz	x21, 403c48 <ferror@plt+0x1578>
  403d1c:	b	403ce4 <ferror@plt+0x1614>
  403d20:	bl	4023a0 <abort@plt>
  403d24:	nop
  403d28:	stp	x29, x30, [sp, #-160]!
  403d2c:	adrp	x0, 40b000 <ferror@plt+0x8930>
  403d30:	add	x0, x0, #0xe28
  403d34:	mov	x29, sp
  403d38:	str	x19, [sp, #16]
  403d3c:	bl	402630 <getenv@plt>
  403d40:	cbz	x0, 403d78 <ferror@plt+0x16a8>
  403d44:	mov	w1, #0x0                   	// #0
  403d48:	bl	402560 <open64@plt>
  403d4c:	adrp	x1, 40b000 <ferror@plt+0x8930>
  403d50:	add	x1, x1, #0xe60
  403d54:	bl	4022a0 <fdopen@plt>
  403d58:	mov	x19, x0
  403d5c:	cbz	x0, 403d6c <ferror@plt+0x169c>
  403d60:	bl	4039a0 <ferror@plt+0x12d0>
  403d64:	mov	x0, x19
  403d68:	bl	4021e0 <fclose@plt>
  403d6c:	ldr	x19, [sp, #16]
  403d70:	ldp	x29, x30, [sp], #160
  403d74:	ret
  403d78:	adrp	x0, 40b000 <ferror@plt+0x8930>
  403d7c:	add	x0, x0, #0xe38
  403d80:	bl	402630 <getenv@plt>
  403d84:	cmp	x0, #0x0
  403d88:	adrp	x3, 40b000 <ferror@plt+0x8930>
  403d8c:	add	x3, x3, #0xe20
  403d90:	csel	x3, x3, x0, eq  // eq = none
  403d94:	adrp	x4, 40b000 <ferror@plt+0x8930>
  403d98:	add	x0, sp, #0x20
  403d9c:	add	x4, x4, #0xe48
  403da0:	adrp	x2, 40b000 <ferror@plt+0x8930>
  403da4:	mov	x1, #0x7f                  	// #127
  403da8:	add	x2, x2, #0xe58
  403dac:	bl	402190 <snprintf@plt>
  403db0:	add	x0, sp, #0x20
  403db4:	b	403d44 <ferror@plt+0x1674>
  403db8:	stp	x29, x30, [sp, #-128]!
  403dbc:	adrp	x2, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403dc0:	mov	x29, sp
  403dc4:	str	w1, [sp, #100]
  403dc8:	ldr	w1, [x2, #3596]
  403dcc:	stp	x19, x20, [sp, #16]
  403dd0:	stp	x23, x24, [sp, #48]
  403dd4:	stp	x25, x26, [sp, #64]
  403dd8:	mov	x26, x0
  403ddc:	cbnz	w1, 403f5c <ferror@plt+0x188c>
  403de0:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403de4:	str	xzr, [sp, #120]
  403de8:	ldr	x0, [x0, #3600]
  403dec:	str	x0, [sp, #104]
  403df0:	adrp	x2, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403df4:	adrp	x1, 40b000 <ferror@plt+0x8930>
  403df8:	add	x2, x2, #0xe20
  403dfc:	add	x1, x1, #0xe68
  403e00:	mov	x0, x26
  403e04:	bl	402690 <fprintf@plt>
  403e08:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403e0c:	adrp	x23, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403e10:	add	x23, x23, #0xdf0
  403e14:	ldr	x19, [x0, #3576]
  403e18:	cbz	x19, 403ebc <ferror@plt+0x17ec>
  403e1c:	stp	x21, x22, [sp, #32]
  403e20:	adrp	x22, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403e24:	add	x22, x22, #0xe1c
  403e28:	stp	x27, x28, [sp, #80]
  403e2c:	adrp	x27, 40b000 <ferror@plt+0x8930>
  403e30:	add	x27, x27, #0xe70
  403e34:	adrp	x24, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403e38:	ldr	w0, [x23]
  403e3c:	ldr	x21, [x19, #16]
  403e40:	cmp	w0, #0x0
  403e44:	ccmp	x21, #0x0, #0x0, eq  // eq = none
  403e48:	b.eq	403f30 <ferror@plt+0x1860>  // b.none
  403e4c:	ldr	w0, [x22]
  403e50:	ldr	x25, [x19, #8]
  403e54:	cmp	w0, #0x0
  403e58:	cbz	w0, 403e98 <ferror@plt+0x17c8>
  403e5c:	b.le	403eec <ferror@plt+0x181c>
  403e60:	add	x28, x24, #0xea8
  403e64:	mov	x20, #0x0                   	// #0
  403e68:	b	403e78 <ferror@plt+0x17a8>
  403e6c:	ldr	w0, [x22]
  403e70:	cmp	w0, w20
  403e74:	b.le	403eec <ferror@plt+0x181c>
  403e78:	ldr	x0, [x28]
  403e7c:	mov	x1, x25
  403e80:	mov	w2, #0x0                   	// #0
  403e84:	ldr	x0, [x0, x20, lsl #3]
  403e88:	add	x20, x20, #0x1
  403e8c:	bl	4024d0 <fnmatch@plt>
  403e90:	cbnz	w0, 403e6c <ferror@plt+0x179c>
  403e94:	ldr	x25, [x19, #8]
  403e98:	ldr	x0, [sp, #120]
  403e9c:	cbz	x0, 403f40 <ferror@plt+0x1870>
  403ea0:	mov	w2, w21
  403ea4:	mov	x1, x25
  403ea8:	bl	408420 <ferror@plt+0x5d50>
  403eac:	ldr	x19, [x19]
  403eb0:	cbnz	x19, 403e38 <ferror@plt+0x1768>
  403eb4:	ldp	x21, x22, [sp, #32]
  403eb8:	ldp	x27, x28, [sp, #80]
  403ebc:	ldr	x0, [sp, #120]
  403ec0:	cbz	x0, 403ed8 <ferror@plt+0x1808>
  403ec4:	bl	4080d0 <ferror@plt+0x5a00>
  403ec8:	ldr	x0, [sp, #120]
  403ecc:	bl	4080d0 <ferror@plt+0x5a00>
  403ed0:	add	x0, sp, #0x78
  403ed4:	bl	407e80 <ferror@plt+0x57b0>
  403ed8:	ldp	x19, x20, [sp, #16]
  403edc:	ldp	x23, x24, [sp, #48]
  403ee0:	ldp	x25, x26, [sp, #64]
  403ee4:	ldp	x29, x30, [sp], #128
  403ee8:	ret
  403eec:	ldr	w0, [sp, #100]
  403ef0:	cbz	w0, 403eac <ferror@plt+0x17dc>
  403ef4:	ldr	x0, [sp, #104]
  403ef8:	ldr	x25, [x19, #8]
  403efc:	mov	x20, x0
  403f00:	cbnz	x0, 403f0c <ferror@plt+0x183c>
  403f04:	b	403e98 <ferror@plt+0x17c8>
  403f08:	cbz	x20, 403e98 <ferror@plt+0x17c8>
  403f0c:	ldr	x0, [x20, #8]
  403f10:	mov	x1, x25
  403f14:	bl	4023e0 <strcmp@plt>
  403f18:	mov	x2, x20
  403f1c:	ldr	x20, [x20]
  403f20:	cbnz	w0, 403f08 <ferror@plt+0x1838>
  403f24:	str	x20, [sp, #104]
  403f28:	ldr	x21, [x2, #16]
  403f2c:	b	403e98 <ferror@plt+0x17c8>
  403f30:	ldr	d0, [x19, #24]
  403f34:	fcmp	d0, #0.0
  403f38:	b.ne	403e4c <ferror@plt+0x177c>  // b.any
  403f3c:	b	403eac <ferror@plt+0x17dc>
  403f40:	ldr	d0, [x19, #24]
  403f44:	mov	x3, x21
  403f48:	mov	x2, x25
  403f4c:	mov	x1, x27
  403f50:	mov	x0, x26
  403f54:	bl	402690 <fprintf@plt>
  403f58:	b	403eac <ferror@plt+0x17dc>
  403f5c:	bl	407e48 <ferror@plt+0x5778>
  403f60:	str	x0, [sp, #120]
  403f64:	adrp	x2, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403f68:	ldr	x2, [x2, #3600]
  403f6c:	str	x2, [sp, #104]
  403f70:	cbz	x0, 403df0 <ferror@plt+0x1720>
  403f74:	bl	408078 <ferror@plt+0x59a8>
  403f78:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403f7c:	ldr	x0, [sp, #120]
  403f80:	ldr	w1, [x1, #3780]
  403f84:	cmp	w1, #0x0
  403f88:	cset	w1, ne  // ne = any
  403f8c:	bl	407ef0 <ferror@plt+0x5820>
  403f90:	ldr	x0, [sp, #120]
  403f94:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c78>
  403f98:	add	x1, x1, #0xe20
  403f9c:	bl	407ef8 <ferror@plt+0x5828>
  403fa0:	ldr	x0, [sp, #120]
  403fa4:	bl	408078 <ferror@plt+0x59a8>
  403fa8:	b	403e08 <ferror@plt+0x1738>
  403fac:	nop
  403fb0:	stp	x29, x30, [sp, #-160]!
  403fb4:	adrp	x0, 40b000 <ferror@plt+0x8930>
  403fb8:	add	x0, x0, #0xe88
  403fbc:	mov	x29, sp
  403fc0:	str	x19, [sp, #16]
  403fc4:	bl	402630 <getenv@plt>
  403fc8:	cbz	x0, 404000 <ferror@plt+0x1930>
  403fcc:	mov	w1, #0x0                   	// #0
  403fd0:	bl	402560 <open64@plt>
  403fd4:	adrp	x1, 40b000 <ferror@plt+0x8930>
  403fd8:	add	x1, x1, #0xe60
  403fdc:	bl	4022a0 <fdopen@plt>
  403fe0:	mov	x19, x0
  403fe4:	cbz	x0, 403ff4 <ferror@plt+0x1924>
  403fe8:	bl	403660 <ferror@plt+0xf90>
  403fec:	mov	x0, x19
  403ff0:	bl	4021e0 <fclose@plt>
  403ff4:	ldr	x19, [sp, #16]
  403ff8:	ldp	x29, x30, [sp], #160
  403ffc:	ret
  404000:	adrp	x0, 40b000 <ferror@plt+0x8930>
  404004:	add	x0, x0, #0xe38
  404008:	bl	402630 <getenv@plt>
  40400c:	cmp	x0, #0x0
  404010:	adrp	x3, 40b000 <ferror@plt+0x8930>
  404014:	add	x3, x3, #0xe20
  404018:	csel	x3, x3, x0, eq  // eq = none
  40401c:	adrp	x4, 40b000 <ferror@plt+0x8930>
  404020:	add	x0, sp, #0x20
  404024:	add	x4, x4, #0xe98
  404028:	adrp	x2, 40b000 <ferror@plt+0x8930>
  40402c:	mov	x1, #0x7f                  	// #127
  404030:	add	x2, x2, #0xe58
  404034:	bl	402190 <snprintf@plt>
  404038:	add	x0, sp, #0x20
  40403c:	b	403fcc <ferror@plt+0x18fc>
  404040:	stp	x29, x30, [sp, #-160]!
  404044:	adrp	x0, 40b000 <ferror@plt+0x8930>
  404048:	add	x0, x0, #0xea8
  40404c:	mov	x29, sp
  404050:	str	x19, [sp, #16]
  404054:	bl	402630 <getenv@plt>
  404058:	cbz	x0, 404090 <ferror@plt+0x19c0>
  40405c:	mov	w1, #0x0                   	// #0
  404060:	bl	402560 <open64@plt>
  404064:	adrp	x1, 40b000 <ferror@plt+0x8930>
  404068:	add	x1, x1, #0xe60
  40406c:	bl	4022a0 <fdopen@plt>
  404070:	mov	x19, x0
  404074:	cbz	x0, 404084 <ferror@plt+0x19b4>
  404078:	bl	4039a0 <ferror@plt+0x12d0>
  40407c:	mov	x0, x19
  404080:	bl	4021e0 <fclose@plt>
  404084:	ldr	x19, [sp, #16]
  404088:	ldp	x29, x30, [sp], #160
  40408c:	ret
  404090:	adrp	x0, 40b000 <ferror@plt+0x8930>
  404094:	add	x0, x0, #0xe38
  404098:	bl	402630 <getenv@plt>
  40409c:	cmp	x0, #0x0
  4040a0:	adrp	x3, 40b000 <ferror@plt+0x8930>
  4040a4:	add	x3, x3, #0xe20
  4040a8:	csel	x3, x3, x0, eq  // eq = none
  4040ac:	adrp	x4, 40b000 <ferror@plt+0x8930>
  4040b0:	add	x0, sp, #0x20
  4040b4:	add	x4, x4, #0xec0
  4040b8:	adrp	x2, 40b000 <ferror@plt+0x8930>
  4040bc:	mov	x1, #0x7f                  	// #127
  4040c0:	add	x2, x2, #0xe58
  4040c4:	bl	402190 <snprintf@plt>
  4040c8:	add	x0, sp, #0x20
  4040cc:	b	40405c <ferror@plt+0x198c>
  4040d0:	stp	x29, x30, [sp, #-160]!
  4040d4:	adrp	x0, 40b000 <ferror@plt+0x8930>
  4040d8:	add	x0, x0, #0xed0
  4040dc:	mov	x29, sp
  4040e0:	str	x19, [sp, #16]
  4040e4:	bl	402630 <getenv@plt>
  4040e8:	cbz	x0, 404120 <ferror@plt+0x1a50>
  4040ec:	mov	w1, #0x0                   	// #0
  4040f0:	bl	402560 <open64@plt>
  4040f4:	adrp	x1, 40b000 <ferror@plt+0x8930>
  4040f8:	add	x1, x1, #0xe60
  4040fc:	bl	4022a0 <fdopen@plt>
  404100:	mov	x19, x0
  404104:	cbz	x0, 404114 <ferror@plt+0x1a44>
  404108:	bl	403660 <ferror@plt+0xf90>
  40410c:	mov	x0, x19
  404110:	bl	4021e0 <fclose@plt>
  404114:	ldr	x19, [sp, #16]
  404118:	ldp	x29, x30, [sp], #160
  40411c:	ret
  404120:	adrp	x0, 40b000 <ferror@plt+0x8930>
  404124:	add	x0, x0, #0xe38
  404128:	bl	402630 <getenv@plt>
  40412c:	cmp	x0, #0x0
  404130:	adrp	x3, 40b000 <ferror@plt+0x8930>
  404134:	add	x3, x3, #0xe20
  404138:	csel	x3, x3, x0, eq  // eq = none
  40413c:	adrp	x4, 40b000 <ferror@plt+0x8930>
  404140:	add	x0, sp, #0x20
  404144:	add	x4, x4, #0xee8
  404148:	adrp	x2, 40b000 <ferror@plt+0x8930>
  40414c:	mov	x1, #0x7f                  	// #127
  404150:	add	x2, x2, #0xe58
  404154:	bl	402190 <snprintf@plt>
  404158:	add	x0, sp, #0x20
  40415c:	b	4040ec <ferror@plt+0x1a1c>
  404160:	stp	x29, x30, [sp, #-288]!
  404164:	mov	x3, x0
  404168:	mov	x4, x1
  40416c:	mov	x29, sp
  404170:	str	x23, [sp, #48]
  404174:	add	x23, sp, #0xa0
  404178:	mov	x0, x23
  40417c:	stp	x21, x22, [sp, #32]
  404180:	mov	x21, x1
  404184:	mov	x22, x2
  404188:	mov	x1, #0x80                  	// #128
  40418c:	adrp	x2, 40c000 <ferror@plt+0x9930>
  404190:	add	x2, x2, #0x588
  404194:	bl	402190 <snprintf@plt>
  404198:	sub	w0, w0, #0x1
  40419c:	cmp	w0, #0x7e
  4041a0:	b.hi	4042a4 <ferror@plt+0x1bd4>  // b.pmore
  4041a4:	mov	x0, x23
  4041a8:	adrp	x1, 40b000 <ferror@plt+0x8930>
  4041ac:	add	x1, x1, #0xe60
  4041b0:	stp	x19, x20, [sp, #16]
  4041b4:	bl	402510 <fopen64@plt>
  4041b8:	mov	x19, x0
  4041bc:	cbz	x0, 4042f0 <ferror@plt+0x1c20>
  4041c0:	add	x20, sp, #0x50
  4041c4:	mov	x2, x0
  4041c8:	mov	w1, #0x50                  	// #80
  4041cc:	mov	x0, x20
  4041d0:	bl	4026a0 <fgets@plt>
  4041d4:	cbz	x0, 40432c <ferror@plt+0x1c5c>
  4041d8:	mov	x0, x20
  4041dc:	mov	w1, #0xa                   	// #10
  4041e0:	bl	4024a0 <strchr@plt>
  4041e4:	cbz	x0, 4041ec <ferror@plt+0x1b1c>
  4041e8:	strb	wzr, [x0]
  4041ec:	mov	x0, x19
  4041f0:	bl	4021e0 <fclose@plt>
  4041f4:	add	x1, sp, #0x48
  4041f8:	mov	x0, x20
  4041fc:	mov	w2, #0x0                   	// #0
  404200:	bl	402400 <strtol@plt>
  404204:	ldr	x1, [sp, #72]
  404208:	mov	x19, x0
  40420c:	ldrb	w0, [x1]
  404210:	cmp	w0, #0x0
  404214:	ccmp	x20, x1, #0x4, eq  // eq = none
  404218:	b.eq	4042cc <ferror@plt+0x1bfc>  // b.none
  40421c:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  404220:	add	x0, x19, x0
  404224:	cmn	x0, #0x3
  404228:	b.hi	404248 <ferror@plt+0x1b78>  // b.pmore
  40422c:	str	x19, [x22]
  404230:	mov	w0, #0x0                   	// #0
  404234:	ldp	x19, x20, [sp, #16]
  404238:	ldp	x21, x22, [sp, #32]
  40423c:	ldr	x23, [sp, #48]
  404240:	ldp	x29, x30, [sp], #288
  404244:	ret
  404248:	bl	402620 <__errno_location@plt>
  40424c:	ldr	w0, [x0]
  404250:	cmp	w0, #0x22
  404254:	b.ne	40422c <ferror@plt+0x1b5c>  // b.any
  404258:	adrp	x22, 420000 <ferror@plt+0x1d930>
  40425c:	ldr	x1, [x22, #3992]
  404260:	ldr	x19, [x1]
  404264:	bl	402350 <strerror@plt>
  404268:	adrp	x1, 40c000 <ferror@plt+0x9930>
  40426c:	mov	x3, x0
  404270:	add	x1, x1, #0x630
  404274:	mov	x0, x19
  404278:	mov	x2, x23
  40427c:	bl	402690 <fprintf@plt>
  404280:	ldr	x22, [x22, #3992]
  404284:	mov	x2, x23
  404288:	adrp	x1, 40c000 <ferror@plt+0x9930>
  40428c:	add	x1, x1, #0x640
  404290:	ldr	x0, [x22]
  404294:	bl	402690 <fprintf@plt>
  404298:	mov	w0, #0xffffffff            	// #-1
  40429c:	ldp	x19, x20, [sp, #16]
  4042a0:	b	404238 <ferror@plt+0x1b68>
  4042a4:	adrp	x3, 420000 <ferror@plt+0x1d930>
  4042a8:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4042ac:	mov	x2, #0x26                  	// #38
  4042b0:	add	x0, x0, #0x5a0
  4042b4:	ldr	x3, [x3, #3992]
  4042b8:	mov	x1, #0x1                   	// #1
  4042bc:	ldr	x3, [x3]
  4042c0:	bl	4024c0 <fwrite@plt>
  4042c4:	mov	w0, #0xffffffff            	// #-1
  4042c8:	b	404238 <ferror@plt+0x1b68>
  4042cc:	adrp	x22, 420000 <ferror@plt+0x1d930>
  4042d0:	mov	x2, x20
  4042d4:	mov	x3, x23
  4042d8:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4042dc:	ldr	x0, [x22, #3992]
  4042e0:	add	x1, x1, #0x608
  4042e4:	ldr	x0, [x0]
  4042e8:	bl	402690 <fprintf@plt>
  4042ec:	b	404280 <ferror@plt+0x1bb0>
  4042f0:	adrp	x0, 420000 <ferror@plt+0x1d930>
  4042f4:	ldr	x0, [x0, #3992]
  4042f8:	ldr	x19, [x0]
  4042fc:	bl	402620 <__errno_location@plt>
  404300:	ldr	w0, [x0]
  404304:	bl	402350 <strerror@plt>
  404308:	mov	x3, x0
  40430c:	mov	x2, x23
  404310:	mov	x0, x19
  404314:	adrp	x1, 40c000 <ferror@plt+0x9930>
  404318:	add	x1, x1, #0x5c8
  40431c:	bl	402690 <fprintf@plt>
  404320:	mov	w0, #0xffffffff            	// #-1
  404324:	ldp	x19, x20, [sp, #16]
  404328:	b	404238 <ferror@plt+0x1b68>
  40432c:	adrp	x22, 420000 <ferror@plt+0x1d930>
  404330:	mov	x2, x21
  404334:	mov	x3, x23
  404338:	adrp	x1, 40c000 <ferror@plt+0x9930>
  40433c:	ldr	x0, [x22, #3992]
  404340:	add	x1, x1, #0x5d8
  404344:	ldr	x0, [x0]
  404348:	bl	402690 <fprintf@plt>
  40434c:	mov	x0, x19
  404350:	bl	4021e0 <fclose@plt>
  404354:	b	404280 <ferror@plt+0x1bb0>
  404358:	and	w0, w0, #0xff
  40435c:	sub	w1, w0, #0x41
  404360:	and	w1, w1, #0xff
  404364:	cmp	w1, #0x5
  404368:	b.ls	404398 <ferror@plt+0x1cc8>  // b.plast
  40436c:	sub	w1, w0, #0x61
  404370:	and	w1, w1, #0xff
  404374:	cmp	w1, #0x5
  404378:	b.ls	404390 <ferror@plt+0x1cc0>  // b.plast
  40437c:	sub	w0, w0, #0x30
  404380:	and	w1, w0, #0xff
  404384:	cmp	w1, #0x9
  404388:	csinv	w0, w0, wzr, ls  // ls = plast
  40438c:	ret
  404390:	sub	w0, w0, #0x57
  404394:	ret
  404398:	sub	w0, w0, #0x37
  40439c:	ret
  4043a0:	cbz	x1, 40442c <ferror@plt+0x1d5c>
  4043a4:	stp	x29, x30, [sp, #-48]!
  4043a8:	mov	x29, sp
  4043ac:	stp	x19, x20, [sp, #16]
  4043b0:	mov	x20, x0
  4043b4:	mov	x19, x1
  4043b8:	ldrb	w0, [x1]
  4043bc:	cbz	w0, 404424 <ferror@plt+0x1d54>
  4043c0:	add	x1, sp, #0x28
  4043c4:	mov	x0, x19
  4043c8:	bl	402400 <strtol@plt>
  4043cc:	mov	x1, x0
  4043d0:	ldr	x2, [sp, #40]
  4043d4:	cmp	x2, #0x0
  4043d8:	ccmp	x2, x19, #0x4, ne  // ne = any
  4043dc:	b.eq	404424 <ferror@plt+0x1d54>  // b.none
  4043e0:	ldrb	w0, [x2]
  4043e4:	cbnz	w0, 404424 <ferror@plt+0x1d54>
  4043e8:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  4043ec:	add	x0, x1, x0
  4043f0:	cmn	x0, #0x3
  4043f4:	mov	w0, #0xffffffff            	// #-1
  4043f8:	b.hi	404418 <ferror@plt+0x1d48>  // b.pmore
  4043fc:	mov	x0, #0x80000000            	// #2147483648
  404400:	add	x0, x1, x0
  404404:	mov	x2, #0xffffffff            	// #4294967295
  404408:	cmp	x0, x2
  40440c:	b.hi	404424 <ferror@plt+0x1d54>  // b.pmore
  404410:	mov	w0, #0x0                   	// #0
  404414:	str	w1, [x20]
  404418:	ldp	x19, x20, [sp, #16]
  40441c:	ldp	x29, x30, [sp], #48
  404420:	ret
  404424:	mov	w0, #0xffffffff            	// #-1
  404428:	b	404418 <ferror@plt+0x1d48>
  40442c:	mov	w0, #0xffffffff            	// #-1
  404430:	ret
  404434:	nop
  404438:	rev	w1, w0
  40443c:	neg	w0, w1
  404440:	bics	w0, w0, w1
  404444:	b.ne	404468 <ferror@plt+0x1d98>  // b.any
  404448:	cbz	w1, 404460 <ferror@plt+0x1d90>
  40444c:	nop
  404450:	add	w0, w0, #0x1
  404454:	lsl	w1, w1, #1
  404458:	cbnz	w1, 404450 <ferror@plt+0x1d80>
  40445c:	ret
  404460:	mov	w0, #0x0                   	// #0
  404464:	ret
  404468:	mov	w0, #0xffffffff            	// #-1
  40446c:	ret
  404470:	cbz	x1, 4044f0 <ferror@plt+0x1e20>
  404474:	stp	x29, x30, [sp, #-48]!
  404478:	mov	x29, sp
  40447c:	stp	x19, x20, [sp, #16]
  404480:	mov	x20, x0
  404484:	mov	x19, x1
  404488:	ldrb	w0, [x1]
  40448c:	cbz	w0, 4044e0 <ferror@plt+0x1e10>
  404490:	add	x1, sp, #0x28
  404494:	mov	x0, x19
  404498:	bl	402070 <strtoul@plt>
  40449c:	mov	x1, x0
  4044a0:	ldr	x2, [sp, #40]
  4044a4:	mov	x0, #0xffffffff            	// #4294967295
  4044a8:	cmp	x1, x0
  4044ac:	cset	w0, hi  // hi = pmore
  4044b0:	cmp	x2, #0x0
  4044b4:	ccmp	x2, x19, #0x4, ne  // ne = any
  4044b8:	b.eq	4044e0 <ferror@plt+0x1e10>  // b.none
  4044bc:	ldrb	w2, [x2]
  4044c0:	cmp	w2, #0x0
  4044c4:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  4044c8:	b.ne	4044e0 <ferror@plt+0x1e10>  // b.any
  4044cc:	str	w1, [x20]
  4044d0:	mov	w0, #0x0                   	// #0
  4044d4:	ldp	x19, x20, [sp, #16]
  4044d8:	ldp	x29, x30, [sp], #48
  4044dc:	ret
  4044e0:	mov	w0, #0xffffffff            	// #-1
  4044e4:	ldp	x19, x20, [sp, #16]
  4044e8:	ldp	x29, x30, [sp], #48
  4044ec:	ret
  4044f0:	mov	w0, #0xffffffff            	// #-1
  4044f4:	ret
  4044f8:	stp	x29, x30, [sp, #-80]!
  4044fc:	mov	x29, sp
  404500:	stp	x19, x20, [sp, #16]
  404504:	mov	x20, x1
  404508:	stp	x21, x22, [sp, #32]
  40450c:	mov	x22, x2
  404510:	str	x23, [sp, #48]
  404514:	mov	x23, x0
  404518:	mov	x0, x1
  40451c:	mov	w1, #0x2e                  	// #46
  404520:	str	d8, [sp, #56]
  404524:	bl	4024a0 <strchr@plt>
  404528:	cbz	x0, 404638 <ferror@plt+0x1f68>
  40452c:	add	x1, sp, #0x48
  404530:	mov	x0, x20
  404534:	bl	4020e0 <strtod@plt>
  404538:	fcmpe	d0, #0.0
  40453c:	fmov	d8, d0
  404540:	b.mi	4046c8 <ferror@plt+0x1ff8>  // b.first
  404544:	ldr	x21, [sp, #72]
  404548:	cmp	x21, #0x0
  40454c:	ccmp	x21, x20, #0x4, ne  // ne = any
  404550:	b.eq	4046c8 <ferror@plt+0x1ff8>  // b.none
  404554:	mov	x0, #0x7ff0000000000000    	// #9218868437227405312
  404558:	fmov	d0, x0
  40455c:	fcmp	d8, d0
  404560:	b.ne	404678 <ferror@plt+0x1fa8>  // b.any
  404564:	bl	402620 <__errno_location@plt>
  404568:	ldr	w0, [x0]
  40456c:	cmp	w0, #0x22
  404570:	b.eq	4046c8 <ferror@plt+0x1ff8>  // b.none
  404574:	mov	w0, #0x1                   	// #1
  404578:	str	w0, [x22]
  40457c:	mov	w1, #0xffffffff            	// #-1
  404580:	ldrb	w0, [x21]
  404584:	cbz	w0, 4046c0 <ferror@plt+0x1ff0>
  404588:	str	wzr, [x22]
  40458c:	adrp	x1, 40d000 <ferror@plt+0xa930>
  404590:	mov	x0, x21
  404594:	add	x1, x1, #0x48
  404598:	bl	402300 <strcasecmp@plt>
  40459c:	cbz	w0, 4046a0 <ferror@plt+0x1fd0>
  4045a0:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4045a4:	mov	x0, x21
  4045a8:	add	x1, x1, #0x658
  4045ac:	bl	402300 <strcasecmp@plt>
  4045b0:	cbz	w0, 4046a0 <ferror@plt+0x1fd0>
  4045b4:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4045b8:	mov	x0, x21
  4045bc:	add	x1, x1, #0x660
  4045c0:	bl	402300 <strcasecmp@plt>
  4045c4:	cbz	w0, 4046a0 <ferror@plt+0x1fd0>
  4045c8:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4045cc:	mov	x0, x21
  4045d0:	add	x1, x1, #0x668
  4045d4:	bl	402300 <strcasecmp@plt>
  4045d8:	cbz	w0, 404608 <ferror@plt+0x1f38>
  4045dc:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4045e0:	mov	x0, x21
  4045e4:	add	x1, x1, #0x670
  4045e8:	bl	402300 <strcasecmp@plt>
  4045ec:	cbz	w0, 404608 <ferror@plt+0x1f38>
  4045f0:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4045f4:	mov	x0, x21
  4045f8:	add	x1, x1, #0x678
  4045fc:	bl	402300 <strcasecmp@plt>
  404600:	cbnz	w0, 4046c8 <ferror@plt+0x1ff8>
  404604:	nop
  404608:	fcvtzu	w1, d8
  40460c:	ucvtf	d0, w1
  404610:	fcmpe	d0, d8
  404614:	b.mi	4046c0 <ferror@plt+0x1ff0>  // b.first
  404618:	mov	w0, #0x0                   	// #0
  40461c:	str	w1, [x23]
  404620:	ldp	x19, x20, [sp, #16]
  404624:	ldp	x21, x22, [sp, #32]
  404628:	ldr	x23, [sp, #48]
  40462c:	ldr	d8, [sp, #56]
  404630:	ldp	x29, x30, [sp], #80
  404634:	ret
  404638:	add	x1, sp, #0x48
  40463c:	mov	x0, x20
  404640:	mov	w2, #0x0                   	// #0
  404644:	bl	402070 <strtoul@plt>
  404648:	ldr	x21, [sp, #72]
  40464c:	mov	x19, x0
  404650:	cmp	x21, #0x0
  404654:	ccmp	x21, x20, #0x4, ne  // ne = any
  404658:	b.eq	4046c8 <ferror@plt+0x1ff8>  // b.none
  40465c:	cmn	x0, #0x1
  404660:	b.ne	404674 <ferror@plt+0x1fa4>  // b.any
  404664:	bl	402620 <__errno_location@plt>
  404668:	ldr	w0, [x0]
  40466c:	cmp	w0, #0x22
  404670:	b.eq	4046c8 <ferror@plt+0x1ff8>  // b.none
  404674:	ucvtf	d8, x19
  404678:	mov	w0, #0x1                   	// #1
  40467c:	str	w0, [x22]
  404680:	ldrb	w0, [x21]
  404684:	cbz	w0, 404608 <ferror@plt+0x1f38>
  404688:	str	wzr, [x22]
  40468c:	adrp	x1, 40d000 <ferror@plt+0xa930>
  404690:	mov	x0, x21
  404694:	add	x1, x1, #0x48
  404698:	bl	402300 <strcasecmp@plt>
  40469c:	cbnz	w0, 4045a0 <ferror@plt+0x1ed0>
  4046a0:	mov	x0, #0x400000000000        	// #70368744177664
  4046a4:	movk	x0, #0x408f, lsl #48
  4046a8:	fmov	d0, x0
  4046ac:	fmul	d8, d8, d0
  4046b0:	fcvtzu	w1, d8
  4046b4:	ucvtf	d0, w1
  4046b8:	fcmpe	d0, d8
  4046bc:	b.pl	404618 <ferror@plt+0x1f48>  // b.nfrst
  4046c0:	add	w1, w1, #0x1
  4046c4:	b	404618 <ferror@plt+0x1f48>
  4046c8:	mov	w0, #0xffffffff            	// #-1
  4046cc:	b	404620 <ferror@plt+0x1f50>
  4046d0:	cbz	x1, 404758 <ferror@plt+0x2088>
  4046d4:	stp	x29, x30, [sp, #-64]!
  4046d8:	mov	x29, sp
  4046dc:	stp	x19, x20, [sp, #16]
  4046e0:	mov	x19, x1
  4046e4:	str	x21, [sp, #32]
  4046e8:	mov	x21, x0
  4046ec:	ldrb	w0, [x1]
  4046f0:	cbz	w0, 404750 <ferror@plt+0x2080>
  4046f4:	add	x1, sp, #0x38
  4046f8:	mov	x0, x19
  4046fc:	bl	4024b0 <strtoull@plt>
  404700:	mov	x20, x0
  404704:	ldr	x1, [sp, #56]
  404708:	cmp	x1, #0x0
  40470c:	ccmp	x1, x19, #0x4, ne  // ne = any
  404710:	b.eq	404750 <ferror@plt+0x2080>  // b.none
  404714:	ldrb	w0, [x1]
  404718:	cbnz	w0, 404750 <ferror@plt+0x2080>
  40471c:	cmn	x20, #0x1
  404720:	b.eq	40473c <ferror@plt+0x206c>  // b.none
  404724:	mov	w0, #0x0                   	// #0
  404728:	str	x20, [x21]
  40472c:	ldp	x19, x20, [sp, #16]
  404730:	ldr	x21, [sp, #32]
  404734:	ldp	x29, x30, [sp], #64
  404738:	ret
  40473c:	bl	402620 <__errno_location@plt>
  404740:	ldr	w0, [x0]
  404744:	cmp	w0, #0x22
  404748:	b.ne	404724 <ferror@plt+0x2054>  // b.any
  40474c:	nop
  404750:	mov	w0, #0xffffffff            	// #-1
  404754:	b	40472c <ferror@plt+0x205c>
  404758:	mov	w0, #0xffffffff            	// #-1
  40475c:	ret
  404760:	cbz	x1, 4047e0 <ferror@plt+0x2110>
  404764:	stp	x29, x30, [sp, #-48]!
  404768:	mov	x29, sp
  40476c:	stp	x19, x20, [sp, #16]
  404770:	mov	x20, x0
  404774:	mov	x19, x1
  404778:	ldrb	w0, [x1]
  40477c:	cbz	w0, 4047d0 <ferror@plt+0x2100>
  404780:	add	x1, sp, #0x28
  404784:	mov	x0, x19
  404788:	bl	402070 <strtoul@plt>
  40478c:	mov	x1, x0
  404790:	ldr	x2, [sp, #40]
  404794:	mov	x0, #0xffffffff            	// #4294967295
  404798:	cmp	x1, x0
  40479c:	cset	w0, hi  // hi = pmore
  4047a0:	cmp	x2, #0x0
  4047a4:	ccmp	x19, x2, #0x4, ne  // ne = any
  4047a8:	b.eq	4047d0 <ferror@plt+0x2100>  // b.none
  4047ac:	ldrb	w2, [x2]
  4047b0:	cmp	w2, #0x0
  4047b4:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  4047b8:	b.ne	4047d0 <ferror@plt+0x2100>  // b.any
  4047bc:	str	w1, [x20]
  4047c0:	mov	w0, #0x0                   	// #0
  4047c4:	ldp	x19, x20, [sp, #16]
  4047c8:	ldp	x29, x30, [sp], #48
  4047cc:	ret
  4047d0:	mov	w0, #0xffffffff            	// #-1
  4047d4:	ldp	x19, x20, [sp, #16]
  4047d8:	ldp	x29, x30, [sp], #48
  4047dc:	ret
  4047e0:	mov	w0, #0xffffffff            	// #-1
  4047e4:	ret
  4047e8:	cbz	x1, 404868 <ferror@plt+0x2198>
  4047ec:	stp	x29, x30, [sp, #-48]!
  4047f0:	mov	x29, sp
  4047f4:	stp	x19, x20, [sp, #16]
  4047f8:	mov	x20, x0
  4047fc:	mov	x19, x1
  404800:	ldrb	w0, [x1]
  404804:	cbz	w0, 404858 <ferror@plt+0x2188>
  404808:	add	x1, sp, #0x28
  40480c:	mov	x0, x19
  404810:	bl	402070 <strtoul@plt>
  404814:	mov	x1, x0
  404818:	ldr	x2, [sp, #40]
  40481c:	mov	x0, #0xffff                	// #65535
  404820:	cmp	x1, x0
  404824:	cset	w0, hi  // hi = pmore
  404828:	cmp	x2, #0x0
  40482c:	ccmp	x2, x19, #0x4, ne  // ne = any
  404830:	b.eq	404858 <ferror@plt+0x2188>  // b.none
  404834:	ldrb	w2, [x2]
  404838:	cmp	w2, #0x0
  40483c:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  404840:	b.ne	404858 <ferror@plt+0x2188>  // b.any
  404844:	strh	w1, [x20]
  404848:	mov	w0, #0x0                   	// #0
  40484c:	ldp	x19, x20, [sp, #16]
  404850:	ldp	x29, x30, [sp], #48
  404854:	ret
  404858:	mov	w0, #0xffffffff            	// #-1
  40485c:	ldp	x19, x20, [sp, #16]
  404860:	ldp	x29, x30, [sp], #48
  404864:	ret
  404868:	mov	w0, #0xffffffff            	// #-1
  40486c:	ret
  404870:	cbz	x1, 4048ec <ferror@plt+0x221c>
  404874:	stp	x29, x30, [sp, #-48]!
  404878:	mov	x29, sp
  40487c:	stp	x19, x20, [sp, #16]
  404880:	mov	x20, x0
  404884:	mov	x19, x1
  404888:	ldrb	w0, [x1]
  40488c:	cbz	w0, 4048dc <ferror@plt+0x220c>
  404890:	add	x1, sp, #0x28
  404894:	mov	x0, x19
  404898:	bl	402070 <strtoul@plt>
  40489c:	cmp	x0, #0xff
  4048a0:	ldr	x2, [sp, #40]
  4048a4:	mov	x1, x0
  4048a8:	cset	w0, hi  // hi = pmore
  4048ac:	cmp	x2, #0x0
  4048b0:	ccmp	x2, x19, #0x4, ne  // ne = any
  4048b4:	b.eq	4048dc <ferror@plt+0x220c>  // b.none
  4048b8:	ldrb	w2, [x2]
  4048bc:	cmp	w2, #0x0
  4048c0:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  4048c4:	b.ne	4048dc <ferror@plt+0x220c>  // b.any
  4048c8:	strb	w1, [x20]
  4048cc:	mov	w0, #0x0                   	// #0
  4048d0:	ldp	x19, x20, [sp, #16]
  4048d4:	ldp	x29, x30, [sp], #48
  4048d8:	ret
  4048dc:	mov	w0, #0xffffffff            	// #-1
  4048e0:	ldp	x19, x20, [sp, #16]
  4048e4:	ldp	x29, x30, [sp], #48
  4048e8:	ret
  4048ec:	mov	w0, #0xffffffff            	// #-1
  4048f0:	ret
  4048f4:	nop
  4048f8:	stp	x29, x30, [sp, #-64]!
  4048fc:	mov	x29, sp
  404900:	stp	x19, x20, [sp, #16]
  404904:	mov	x19, x1
  404908:	stp	x21, x22, [sp, #32]
  40490c:	mov	x22, x0
  404910:	mov	w21, w2
  404914:	bl	402620 <__errno_location@plt>
  404918:	str	wzr, [x0]
  40491c:	cbz	x19, 404990 <ferror@plt+0x22c0>
  404920:	mov	x20, x0
  404924:	ldrb	w0, [x19]
  404928:	cbz	w0, 404990 <ferror@plt+0x22c0>
  40492c:	mov	w2, w21
  404930:	add	x1, sp, #0x38
  404934:	mov	x0, x19
  404938:	bl	4020c0 <strtoll@plt>
  40493c:	ldr	x2, [sp, #56]
  404940:	mov	x1, x0
  404944:	cmp	x2, #0x0
  404948:	ccmp	x2, x19, #0x4, ne  // ne = any
  40494c:	b.eq	404990 <ferror@plt+0x22c0>  // b.none
  404950:	ldrb	w0, [x2]
  404954:	cbnz	w0, 404990 <ferror@plt+0x22c0>
  404958:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  40495c:	add	x0, x1, x0
  404960:	cmn	x0, #0x3
  404964:	b.hi	404980 <ferror@plt+0x22b0>  // b.pmore
  404968:	mov	w0, #0x0                   	// #0
  40496c:	str	x1, [x22]
  404970:	ldp	x19, x20, [sp, #16]
  404974:	ldp	x21, x22, [sp, #32]
  404978:	ldp	x29, x30, [sp], #64
  40497c:	ret
  404980:	ldr	w0, [x20]
  404984:	cmp	w0, #0x22
  404988:	b.ne	404968 <ferror@plt+0x2298>  // b.any
  40498c:	nop
  404990:	mov	w0, #0xffffffff            	// #-1
  404994:	b	404970 <ferror@plt+0x22a0>
  404998:	stp	x29, x30, [sp, #-64]!
  40499c:	mov	x29, sp
  4049a0:	stp	x19, x20, [sp, #16]
  4049a4:	mov	x19, x1
  4049a8:	mov	w20, w2
  4049ac:	str	x21, [sp, #32]
  4049b0:	mov	x21, x0
  4049b4:	bl	402620 <__errno_location@plt>
  4049b8:	str	wzr, [x0]
  4049bc:	cbz	x19, 404a34 <ferror@plt+0x2364>
  4049c0:	ldrb	w0, [x19]
  4049c4:	cbz	w0, 404a34 <ferror@plt+0x2364>
  4049c8:	mov	w2, w20
  4049cc:	add	x1, sp, #0x38
  4049d0:	mov	x0, x19
  4049d4:	bl	402400 <strtol@plt>
  4049d8:	ldr	x2, [sp, #56]
  4049dc:	mov	x1, x0
  4049e0:	cmp	x2, #0x0
  4049e4:	ccmp	x2, x19, #0x4, ne  // ne = any
  4049e8:	b.eq	404a34 <ferror@plt+0x2364>  // b.none
  4049ec:	ldrb	w0, [x2]
  4049f0:	cbnz	w0, 404a34 <ferror@plt+0x2364>
  4049f4:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  4049f8:	add	x0, x1, x0
  4049fc:	cmn	x0, #0x3
  404a00:	mov	w0, #0xffffffff            	// #-1
  404a04:	b.hi	404a24 <ferror@plt+0x2354>  // b.pmore
  404a08:	mov	x0, #0x80000000            	// #2147483648
  404a0c:	add	x0, x1, x0
  404a10:	mov	x2, #0xffffffff            	// #4294967295
  404a14:	cmp	x0, x2
  404a18:	b.hi	404a34 <ferror@plt+0x2364>  // b.pmore
  404a1c:	mov	w0, #0x0                   	// #0
  404a20:	str	w1, [x21]
  404a24:	ldp	x19, x20, [sp, #16]
  404a28:	ldr	x21, [sp, #32]
  404a2c:	ldp	x29, x30, [sp], #64
  404a30:	ret
  404a34:	mov	w0, #0xffffffff            	// #-1
  404a38:	b	404a24 <ferror@plt+0x2354>
  404a3c:	nop
  404a40:	stp	x29, x30, [sp, #-48]!
  404a44:	mov	x29, sp
  404a48:	str	x19, [sp, #16]
  404a4c:	mov	x19, x0
  404a50:	add	x0, sp, #0x28
  404a54:	bl	4046d0 <ferror@plt+0x2000>
  404a58:	cbnz	w0, 404a74 <ferror@plt+0x23a4>
  404a5c:	ldr	x1, [sp, #40]
  404a60:	rev	w2, w1
  404a64:	lsr	x1, x1, #32
  404a68:	rev	w1, w1
  404a6c:	orr	x1, x1, x2, lsl #32
  404a70:	str	x1, [x19]
  404a74:	ldr	x19, [sp, #16]
  404a78:	ldp	x29, x30, [sp], #48
  404a7c:	ret
  404a80:	stp	x29, x30, [sp, #-48]!
  404a84:	mov	x29, sp
  404a88:	str	x19, [sp, #16]
  404a8c:	mov	x19, x0
  404a90:	add	x0, sp, #0x2c
  404a94:	bl	404760 <ferror@plt+0x2090>
  404a98:	cbnz	w0, 404aa8 <ferror@plt+0x23d8>
  404a9c:	ldr	w1, [sp, #44]
  404aa0:	rev	w1, w1
  404aa4:	str	w1, [x19]
  404aa8:	ldr	x19, [sp, #16]
  404aac:	ldp	x29, x30, [sp], #48
  404ab0:	ret
  404ab4:	nop
  404ab8:	stp	x29, x30, [sp, #-48]!
  404abc:	mov	x29, sp
  404ac0:	str	x19, [sp, #16]
  404ac4:	mov	x19, x0
  404ac8:	add	x0, sp, #0x2e
  404acc:	bl	4047e8 <ferror@plt+0x2118>
  404ad0:	cbnz	w0, 404ae0 <ferror@plt+0x2410>
  404ad4:	ldrh	w1, [sp, #46]
  404ad8:	rev16	w1, w1
  404adc:	strh	w1, [x19]
  404ae0:	ldr	x19, [sp, #16]
  404ae4:	ldp	x29, x30, [sp], #48
  404ae8:	ret
  404aec:	nop
  404af0:	stp	x29, x30, [sp, #-80]!
  404af4:	mov	x29, sp
  404af8:	stp	x19, x20, [sp, #16]
  404afc:	mov	x19, x1
  404b00:	mov	w20, #0x0                   	// #0
  404b04:	stp	x21, x22, [sp, #32]
  404b08:	mov	x22, x0
  404b0c:	add	x21, sp, #0x40
  404b10:	stp	x23, x24, [sp, #48]
  404b14:	add	x24, sp, #0x48
  404b18:	mov	x23, #0xffff                	// #65535
  404b1c:	mov	x1, x24
  404b20:	mov	x0, x19
  404b24:	mov	w2, #0x10                  	// #16
  404b28:	bl	402070 <strtoul@plt>
  404b2c:	rev16	w4, w0
  404b30:	cmp	x0, x23
  404b34:	b.hi	404b68 <ferror@plt+0x2498>  // b.pmore
  404b38:	ldr	x2, [sp, #72]
  404b3c:	cmp	x2, x19
  404b40:	b.eq	404b68 <ferror@plt+0x2498>  // b.none
  404b44:	ldrb	w3, [x2]
  404b48:	add	x19, x2, #0x1
  404b4c:	strh	w4, [x21]
  404b50:	add	x21, x21, #0x2
  404b54:	cmp	w3, #0x3a
  404b58:	ccmp	w20, #0x3, #0x4, eq  // eq = none
  404b5c:	add	w20, w20, #0x1
  404b60:	cbz	w3, 404b80 <ferror@plt+0x24b0>
  404b64:	b.ne	404b1c <ferror@plt+0x244c>  // b.any
  404b68:	mov	w0, #0xffffffff            	// #-1
  404b6c:	ldp	x19, x20, [sp, #16]
  404b70:	ldp	x21, x22, [sp, #32]
  404b74:	ldp	x23, x24, [sp, #48]
  404b78:	ldp	x29, x30, [sp], #80
  404b7c:	ret
  404b80:	ldr	x1, [sp, #64]
  404b84:	mov	w0, #0x1                   	// #1
  404b88:	str	x1, [x22]
  404b8c:	b	404b6c <ferror@plt+0x249c>
  404b90:	sub	w0, w0, #0x2
  404b94:	cmp	w0, #0x1a
  404b98:	b.hi	404bac <ferror@plt+0x24dc>  // b.pmore
  404b9c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  404ba0:	add	x1, x1, #0xaf0
  404ba4:	ldr	w0, [x1, w0, uxtw #2]
  404ba8:	ret
  404bac:	mov	w0, #0x0                   	// #0
  404bb0:	ret
  404bb4:	nop
  404bb8:	stp	x29, x30, [sp, #-80]!
  404bbc:	mov	x29, sp
  404bc0:	stp	x21, x22, [sp, #32]
  404bc4:	mov	w21, w2
  404bc8:	mov	x2, #0x108                 	// #264
  404bcc:	stp	x19, x20, [sp, #16]
  404bd0:	mov	x20, x1
  404bd4:	mov	x19, x0
  404bd8:	mov	w1, #0x0                   	// #0
  404bdc:	bl	402290 <memset@plt>
  404be0:	adrp	x1, 40c000 <ferror@plt+0x9930>
  404be4:	mov	x0, x20
  404be8:	add	x1, x1, #0x680
  404bec:	bl	4023e0 <strcmp@plt>
  404bf0:	cbnz	w0, 404c7c <ferror@plt+0x25ac>
  404bf4:	and	w0, w21, #0xffffffef
  404bf8:	cmp	w0, #0xc
  404bfc:	b.eq	404d84 <ferror@plt+0x26b4>  // b.none
  404c00:	strh	w21, [x19, #6]
  404c04:	and	w0, w21, #0xffff
  404c08:	bl	404b90 <ferror@plt+0x24c0>
  404c0c:	cmp	w0, #0x0
  404c10:	add	w1, w0, #0x7
  404c14:	ldrh	w2, [x19]
  404c18:	csel	w1, w1, w0, lt  // lt = tstop
  404c1c:	ldrh	w0, [x19, #6]
  404c20:	orr	w2, w2, #0x1
  404c24:	mov	w3, #0xfffffffe            	// #-2
  404c28:	asr	w1, w1, #3
  404c2c:	strh	w2, [x19]
  404c30:	strh	w1, [x19, #2]
  404c34:	strh	w3, [x19, #4]
  404c38:	cmp	w0, #0x2
  404c3c:	b.eq	404cb4 <ferror@plt+0x25e4>  // b.none
  404c40:	cmp	w0, #0xa
  404c44:	b.ne	404d48 <ferror@plt+0x2678>  // b.any
  404c48:	ldr	w0, [x19, #8]
  404c4c:	ldrh	w1, [x19]
  404c50:	cbz	w0, 404d5c <ferror@plt+0x268c>
  404c54:	ldrb	w0, [x19, #8]
  404c58:	cmp	w0, #0xff
  404c5c:	b.eq	404ccc <ferror@plt+0x25fc>  // b.none
  404c60:	orr	w1, w1, #0x2
  404c64:	strh	w1, [x19]
  404c68:	mov	w0, #0x0                   	// #0
  404c6c:	ldp	x19, x20, [sp, #16]
  404c70:	ldp	x21, x22, [sp, #32]
  404c74:	ldp	x29, x30, [sp], #80
  404c78:	ret
  404c7c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  404c80:	mov	x0, x20
  404c84:	add	x1, x1, #0x688
  404c88:	bl	4023e0 <strcmp@plt>
  404c8c:	cbnz	w0, 404ce0 <ferror@plt+0x2610>
  404c90:	and	w0, w21, #0xffffffef
  404c94:	cmp	w0, #0xc
  404c98:	b.eq	404d84 <ferror@plt+0x26b4>  // b.none
  404c9c:	and	w0, w21, #0xffff
  404ca0:	mov	w1, #0xfffffffe            	// #-2
  404ca4:	strh	w1, [x19, #4]
  404ca8:	cmp	w0, #0x2
  404cac:	strh	w0, [x19, #6]
  404cb0:	b.ne	404c40 <ferror@plt+0x2570>  // b.any
  404cb4:	ldr	w0, [x19, #8]
  404cb8:	ldrh	w1, [x19]
  404cbc:	cbz	w0, 404d78 <ferror@plt+0x26a8>
  404cc0:	and	w0, w0, #0xf0
  404cc4:	cmp	w0, #0xe0
  404cc8:	b.ne	404c60 <ferror@plt+0x2590>  // b.any
  404ccc:	mov	w2, #0xa                   	// #10
  404cd0:	mov	w0, #0x0                   	// #0
  404cd4:	orr	w1, w1, w2
  404cd8:	strh	w1, [x19]
  404cdc:	b	404d4c <ferror@plt+0x267c>
  404ce0:	adrp	x1, 40c000 <ferror@plt+0x9930>
  404ce4:	mov	x0, x20
  404ce8:	add	x1, x1, #0x690
  404cec:	bl	4023e0 <strcmp@plt>
  404cf0:	cbz	w0, 404c90 <ferror@plt+0x25c0>
  404cf4:	cmp	w21, #0x11
  404cf8:	b.eq	404e0c <ferror@plt+0x273c>  // b.none
  404cfc:	mov	x0, x20
  404d00:	mov	w1, #0x3a                  	// #58
  404d04:	bl	4024a0 <strchr@plt>
  404d08:	cbz	x0, 404d8c <ferror@plt+0x26bc>
  404d0c:	mov	w0, #0xa                   	// #10
  404d10:	strh	w0, [x19, #6]
  404d14:	cmp	w21, #0x0
  404d18:	ccmp	w21, #0xa, #0x4, ne  // ne = any
  404d1c:	b.ne	404d84 <ferror@plt+0x26b4>  // b.any
  404d20:	mov	x1, x20
  404d24:	add	x2, x19, #0x8
  404d28:	mov	w0, #0xa                   	// #10
  404d2c:	bl	402450 <inet_pton@plt>
  404d30:	cmp	w0, #0x0
  404d34:	b.le	404d84 <ferror@plt+0x26b4>
  404d38:	mov	w1, #0xffff0010            	// #-65520
  404d3c:	ldrh	w0, [x19, #6]
  404d40:	stur	w1, [x19, #2]
  404d44:	b	404c38 <ferror@plt+0x2568>
  404d48:	mov	w0, #0x0                   	// #0
  404d4c:	ldp	x19, x20, [sp, #16]
  404d50:	ldp	x21, x22, [sp, #32]
  404d54:	ldp	x29, x30, [sp], #80
  404d58:	ret
  404d5c:	ldr	w0, [x19, #12]
  404d60:	cbnz	w0, 404c54 <ferror@plt+0x2584>
  404d64:	ldr	w0, [x19, #16]
  404d68:	cbnz	w0, 404c54 <ferror@plt+0x2584>
  404d6c:	ldr	w0, [x19, #20]
  404d70:	cbnz	w0, 404c54 <ferror@plt+0x2584>
  404d74:	nop
  404d78:	orr	w1, w1, #0x6
  404d7c:	strh	w1, [x19]
  404d80:	b	404d4c <ferror@plt+0x267c>
  404d84:	mov	w0, #0xffffffff            	// #-1
  404d88:	b	404d4c <ferror@plt+0x267c>
  404d8c:	cmp	w21, #0x1c
  404d90:	b.eq	404e50 <ferror@plt+0x2780>  // b.none
  404d94:	mov	w0, #0x2                   	// #2
  404d98:	strh	w0, [x19, #6]
  404d9c:	tst	w21, #0xfffffffd
  404da0:	b.ne	404d84 <ferror@plt+0x26b4>  // b.any
  404da4:	add	x22, x19, #0x8
  404da8:	str	x23, [sp, #48]
  404dac:	add	x23, sp, #0x48
  404db0:	mov	x21, #0x0                   	// #0
  404db4:	mov	x1, x23
  404db8:	mov	x0, x20
  404dbc:	mov	w2, #0x0                   	// #0
  404dc0:	bl	402070 <strtoul@plt>
  404dc4:	cmp	x0, #0xff
  404dc8:	b.hi	404e00 <ferror@plt+0x2730>  // b.pmore
  404dcc:	ldr	x2, [sp, #72]
  404dd0:	cmp	x2, x20
  404dd4:	b.eq	404e00 <ferror@plt+0x2730>  // b.none
  404dd8:	strb	w0, [x22, x21]
  404ddc:	add	x20, x2, #0x1
  404de0:	ldrb	w2, [x2]
  404de4:	cmp	w2, #0x2e
  404de8:	cset	w0, ne  // ne = any
  404dec:	cmp	w21, #0x3
  404df0:	cbz	w2, 404e3c <ferror@plt+0x276c>
  404df4:	csinc	w0, w0, wzr, ne  // ne = any
  404df8:	add	x21, x21, #0x1
  404dfc:	cbz	w0, 404db4 <ferror@plt+0x26e4>
  404e00:	mov	w0, #0xffffffff            	// #-1
  404e04:	ldr	x23, [sp, #48]
  404e08:	b	404d4c <ferror@plt+0x267c>
  404e0c:	mov	x2, x20
  404e10:	add	x0, x19, #0x8
  404e14:	mov	w1, #0x100                 	// #256
  404e18:	bl	407b18 <ferror@plt+0x5448>
  404e1c:	tbnz	w0, #31, 404d84 <ferror@plt+0x26b4>
  404e20:	and	w1, w0, #0xffff
  404e24:	mov	w0, #0x0                   	// #0
  404e28:	strh	w1, [x19, #2]
  404e2c:	ubfiz	w1, w1, #3, #13
  404e30:	strh	w1, [x19, #4]
  404e34:	strh	w21, [x19, #6]
  404e38:	b	404d4c <ferror@plt+0x267c>
  404e3c:	mov	w1, #0xffff0004            	// #-65532
  404e40:	stur	w1, [x19, #2]
  404e44:	ldrh	w0, [x19, #6]
  404e48:	ldr	x23, [sp, #48]
  404e4c:	b	404c38 <ferror@plt+0x2568>
  404e50:	strh	w21, [x19, #6]
  404e54:	mov	x1, x20
  404e58:	mov	w0, w21
  404e5c:	add	x2, x19, #0x8
  404e60:	mov	x3, #0x100                 	// #256
  404e64:	bl	4093e0 <ferror@plt+0x6d10>
  404e68:	cmp	w0, #0x0
  404e6c:	b.le	404d84 <ferror@plt+0x26b4>
  404e70:	mov	w1, #0x4                   	// #4
  404e74:	add	x2, x19, #0x4
  404e78:	movk	w1, #0x14, lsl #16
  404e7c:	mov	x0, #0x1                   	// #1
  404e80:	stur	w1, [x19, #2]
  404e84:	b	404e94 <ferror@plt+0x27c4>
  404e88:	add	x0, x0, #0x1
  404e8c:	cmp	x0, #0x41
  404e90:	b.eq	404eb0 <ferror@plt+0x27e0>  // b.none
  404e94:	ldr	w1, [x2, x0, lsl #2]
  404e98:	rev	w1, w1
  404e9c:	tbz	w1, #8, 404e88 <ferror@plt+0x27b8>
  404ea0:	ubfiz	w1, w0, #2, #14
  404ea4:	ldrh	w0, [x19, #6]
  404ea8:	strh	w1, [x19, #2]
  404eac:	b	404c38 <ferror@plt+0x2568>
  404eb0:	ldrh	w0, [x19, #6]
  404eb4:	b	404c38 <ferror@plt+0x2568>
  404eb8:	stp	x29, x30, [sp, #-320]!
  404ebc:	mov	w2, #0x0                   	// #0
  404ec0:	mov	x29, sp
  404ec4:	stp	x19, x20, [sp, #16]
  404ec8:	mov	x20, x1
  404ecc:	str	x21, [sp, #32]
  404ed0:	mov	x21, x0
  404ed4:	bl	404470 <ferror@plt+0x1da0>
  404ed8:	mov	w19, w0
  404edc:	cbnz	w0, 404ef4 <ferror@plt+0x2824>
  404ee0:	mov	w0, w19
  404ee4:	ldp	x19, x20, [sp, #16]
  404ee8:	ldr	x21, [sp, #32]
  404eec:	ldp	x29, x30, [sp], #320
  404ef0:	ret
  404ef4:	mov	x1, x20
  404ef8:	add	x0, sp, #0x38
  404efc:	mov	w2, #0x2                   	// #2
  404f00:	bl	404bb8 <ferror@plt+0x24e8>
  404f04:	mov	w19, w0
  404f08:	cbnz	w0, 404f3c <ferror@plt+0x286c>
  404f0c:	ldrh	w0, [sp, #62]
  404f10:	cmp	w0, #0x2
  404f14:	b.ne	404f3c <ferror@plt+0x286c>  // b.any
  404f18:	ldr	w0, [sp, #64]
  404f1c:	bl	404438 <ferror@plt+0x1d68>
  404f20:	tbnz	w0, #31, 404f3c <ferror@plt+0x286c>
  404f24:	str	w0, [x21]
  404f28:	mov	w0, w19
  404f2c:	ldp	x19, x20, [sp, #16]
  404f30:	ldr	x21, [sp, #32]
  404f34:	ldp	x29, x30, [sp], #320
  404f38:	ret
  404f3c:	mov	w19, #0xffffffff            	// #-1
  404f40:	b	404ee0 <ferror@plt+0x2810>
  404f44:	nop
  404f48:	stp	x29, x30, [sp, #-64]!
  404f4c:	mov	x29, sp
  404f50:	stp	x19, x20, [sp, #16]
  404f54:	mov	x19, x0
  404f58:	mov	x0, x1
  404f5c:	stp	x21, x22, [sp, #32]
  404f60:	mov	x21, x1
  404f64:	mov	w22, w2
  404f68:	mov	w1, #0x2f                  	// #47
  404f6c:	bl	4024a0 <strchr@plt>
  404f70:	cbz	x0, 405008 <ferror@plt+0x2938>
  404f74:	mov	x20, x0
  404f78:	strb	wzr, [x0]
  404f7c:	mov	x1, x21
  404f80:	mov	w2, w22
  404f84:	mov	x0, x19
  404f88:	bl	404bb8 <ferror@plt+0x24e8>
  404f8c:	mov	w1, #0x2f                  	// #47
  404f90:	strb	w1, [x20]
  404f94:	cbz	w0, 404fa8 <ferror@plt+0x28d8>
  404f98:	ldp	x19, x20, [sp, #16]
  404f9c:	ldp	x21, x22, [sp, #32]
  404fa0:	ldp	x29, x30, [sp], #64
  404fa4:	ret
  404fa8:	ldrh	w0, [x19, #6]
  404fac:	bl	404b90 <ferror@plt+0x24c0>
  404fb0:	mov	w21, w0
  404fb4:	ldrsh	w1, [x19, #4]
  404fb8:	cmn	w1, #0x2
  404fbc:	b.eq	405048 <ferror@plt+0x2978>  // b.none
  404fc0:	add	x1, x20, #0x1
  404fc4:	add	x0, sp, #0x3c
  404fc8:	bl	404eb8 <ferror@plt+0x27e8>
  404fcc:	cbnz	w0, 405048 <ferror@plt+0x2978>
  404fd0:	ldr	w1, [sp, #60]
  404fd4:	cmp	w1, w21
  404fd8:	b.hi	405048 <ferror@plt+0x2978>  // b.pmore
  404fdc:	sxth	w1, w1
  404fe0:	mov	w2, #0x1                   	// #1
  404fe4:	ldrh	w3, [x19]
  404fe8:	mov	w0, #0x0                   	// #0
  404fec:	strh	w1, [x19, #4]
  404ff0:	orr	w1, w2, w3
  404ff4:	strh	w1, [x19]
  404ff8:	ldp	x19, x20, [sp, #16]
  404ffc:	ldp	x21, x22, [sp, #32]
  405000:	ldp	x29, x30, [sp], #64
  405004:	ret
  405008:	mov	w2, w22
  40500c:	mov	x1, x21
  405010:	mov	x0, x19
  405014:	bl	404bb8 <ferror@plt+0x24e8>
  405018:	cbnz	w0, 404f98 <ferror@plt+0x28c8>
  40501c:	ldrh	w0, [x19, #6]
  405020:	bl	404b90 <ferror@plt+0x24c0>
  405024:	ldrsh	w1, [x19, #4]
  405028:	cmn	w1, #0x2
  40502c:	b.eq	40503c <ferror@plt+0x296c>  // b.none
  405030:	sxth	w1, w0
  405034:	mov	w2, #0x0                   	// #0
  405038:	b	404fe4 <ferror@plt+0x2914>
  40503c:	mov	w1, #0x0                   	// #0
  405040:	mov	w2, #0x0                   	// #0
  405044:	b	404fe4 <ferror@plt+0x2914>
  405048:	mov	w0, #0xffffffff            	// #-1
  40504c:	b	404f98 <ferror@plt+0x28c8>
  405050:	mov	x3, x0
  405054:	ldrh	w0, [x1]
  405058:	sub	w0, w0, #0x4
  40505c:	cmp	w0, #0xa
  405060:	b.eq	405138 <ferror@plt+0x2a68>  // b.none
  405064:	b.hi	4050c8 <ferror@plt+0x29f8>  // b.pmore
  405068:	cmp	w0, #0x2
  40506c:	b.eq	4051a4 <ferror@plt+0x2ad4>  // b.none
  405070:	cmp	w0, #0x4
  405074:	b.ne	405130 <ferror@plt+0x2a60>  // b.any
  405078:	mov	w4, #0x2                   	// #2
  40507c:	strh	w0, [x3, #2]
  405080:	strh	w4, [x3, #6]
  405084:	ldr	w0, [x1, #4]
  405088:	str	w0, [x3, #8]
  40508c:	cbz	w2, 405098 <ferror@plt+0x29c8>
  405090:	cmp	w2, #0x2
  405094:	b.ne	4051d8 <ferror@plt+0x2b08>  // b.any
  405098:	mov	w0, #0xffffffff            	// #-1
  40509c:	strh	w0, [x3, #4]
  4050a0:	ldr	w0, [x3, #8]
  4050a4:	strh	wzr, [x3]
  4050a8:	cbz	w0, 405120 <ferror@plt+0x2a50>
  4050ac:	and	w0, w0, #0xf0
  4050b0:	cmp	w0, #0xe0
  4050b4:	b.eq	405194 <ferror@plt+0x2ac4>  // b.none
  4050b8:	mov	w1, #0x2                   	// #2
  4050bc:	mov	w0, #0x0                   	// #0
  4050c0:	strh	w1, [x3]
  4050c4:	ret
  4050c8:	cmp	w0, #0x10
  4050cc:	b.ne	405130 <ferror@plt+0x2a60>  // b.any
  4050d0:	add	x1, x1, #0x4
  4050d4:	mov	w4, #0xa                   	// #10
  4050d8:	strh	w0, [x3, #2]
  4050dc:	strh	w4, [x3, #6]
  4050e0:	ldp	x0, x1, [x1]
  4050e4:	stp	x0, x1, [x3, #8]
  4050e8:	cbz	w2, 4050f4 <ferror@plt+0x2a24>
  4050ec:	cmp	w2, #0xa
  4050f0:	b.ne	4051d8 <ferror@plt+0x2b08>  // b.any
  4050f4:	mov	w0, #0xffffffff            	// #-1
  4050f8:	strh	w0, [x3, #4]
  4050fc:	ldr	w0, [x3, #8]
  405100:	strh	wzr, [x3]
  405104:	cbnz	w0, 405188 <ferror@plt+0x2ab8>
  405108:	ldr	w0, [x3, #12]
  40510c:	cbnz	w0, 405188 <ferror@plt+0x2ab8>
  405110:	ldr	w0, [x3, #16]
  405114:	cbnz	w0, 405188 <ferror@plt+0x2ab8>
  405118:	ldr	w0, [x3, #20]
  40511c:	cbnz	w0, 405188 <ferror@plt+0x2ab8>
  405120:	mov	w1, #0x6                   	// #6
  405124:	mov	w0, #0x0                   	// #0
  405128:	strh	w1, [x3]
  40512c:	ret
  405130:	mov	w0, #0xffffffff            	// #-1
  405134:	ret
  405138:	mov	w4, #0x4                   	// #4
  40513c:	strh	w0, [x3, #2]
  405140:	strh	w4, [x3, #6]
  405144:	mov	w0, #0x4                   	// #4
  405148:	mov	w4, w0
  40514c:	ldur	x5, [x1, #4]
  405150:	str	x5, [x3, #8]
  405154:	ldrh	w1, [x1, #12]
  405158:	strh	w1, [x3, #16]
  40515c:	cbz	w2, 4051c4 <ferror@plt+0x2af4>
  405160:	cmp	w2, w0
  405164:	b.ne	4051d8 <ferror@plt+0x2b08>  // b.any
  405168:	mov	w0, #0xffffffff            	// #-1
  40516c:	strh	wzr, [x3]
  405170:	strh	w0, [x3, #4]
  405174:	cmp	w4, #0xa
  405178:	mov	w0, #0x0                   	// #0
  40517c:	b.ne	4050c4 <ferror@plt+0x29f4>  // b.any
  405180:	ldr	w0, [x3, #8]
  405184:	cbz	w0, 405108 <ferror@plt+0x2a38>
  405188:	ldrb	w0, [x3, #8]
  40518c:	cmp	w0, #0xff
  405190:	b.ne	4050b8 <ferror@plt+0x29e8>  // b.any
  405194:	mov	w1, #0xa                   	// #10
  405198:	mov	w0, #0x0                   	// #0
  40519c:	strh	w1, [x3]
  4051a0:	ret
  4051a4:	mov	w4, #0xc                   	// #12
  4051a8:	strh	w0, [x3, #2]
  4051ac:	strh	w4, [x3, #6]
  4051b0:	mov	w0, #0xc                   	// #12
  4051b4:	mov	w4, w0
  4051b8:	ldrh	w1, [x1, #4]
  4051bc:	strh	w1, [x3, #8]
  4051c0:	cbnz	w2, 405160 <ferror@plt+0x2a90>
  4051c4:	mov	w1, #0xffffffff            	// #-1
  4051c8:	mov	w0, #0x0                   	// #0
  4051cc:	strh	wzr, [x3]
  4051d0:	strh	w1, [x3, #4]
  4051d4:	ret
  4051d8:	mov	w0, #0xfffffffe            	// #-2
  4051dc:	ret
  4051e0:	stp	x29, x30, [sp, #-304]!
  4051e4:	mov	w2, #0x2                   	// #2
  4051e8:	mov	x29, sp
  4051ec:	str	x19, [sp, #16]
  4051f0:	mov	x19, x0
  4051f4:	mov	x1, x19
  4051f8:	add	x0, sp, #0x28
  4051fc:	bl	404bb8 <ferror@plt+0x24e8>
  405200:	cbnz	w0, 405214 <ferror@plt+0x2b44>
  405204:	ldr	w0, [sp, #48]
  405208:	ldr	x19, [sp, #16]
  40520c:	ldp	x29, x30, [sp], #304
  405210:	ret
  405214:	adrp	x0, 420000 <ferror@plt+0x1d930>
  405218:	mov	x2, x19
  40521c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405220:	add	x1, x1, #0x698
  405224:	ldr	x0, [x0, #3992]
  405228:	ldr	x0, [x0]
  40522c:	bl	402690 <fprintf@plt>
  405230:	mov	w0, #0x1                   	// #1
  405234:	bl	402090 <exit@plt>
  405238:	stp	x29, x30, [sp, #-16]!
  40523c:	adrp	x3, 420000 <ferror@plt+0x1d930>
  405240:	mov	x2, #0x30                  	// #48
  405244:	mov	x29, sp
  405248:	ldr	x3, [x3, #3992]
  40524c:	mov	x1, #0x1                   	// #1
  405250:	adrp	x0, 40c000 <ferror@plt+0x9930>
  405254:	add	x0, x0, #0x6d0
  405258:	ldr	x3, [x3]
  40525c:	bl	4024c0 <fwrite@plt>
  405260:	mov	w0, #0xffffffff            	// #-1
  405264:	bl	402090 <exit@plt>
  405268:	stp	x29, x30, [sp, #-16]!
  40526c:	adrp	x3, 420000 <ferror@plt+0x1d930>
  405270:	mov	x2, x0
  405274:	mov	x29, sp
  405278:	ldr	x3, [x3, #3992]
  40527c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405280:	add	x1, x1, #0x708
  405284:	ldr	x0, [x3]
  405288:	bl	402690 <fprintf@plt>
  40528c:	mov	w0, #0xffffffff            	// #-1
  405290:	bl	402090 <exit@plt>
  405294:	nop
  405298:	stp	x29, x30, [sp, #-16]!
  40529c:	adrp	x4, 420000 <ferror@plt+0x1d930>
  4052a0:	mov	x3, x0
  4052a4:	mov	x29, sp
  4052a8:	ldr	x4, [x4, #3992]
  4052ac:	mov	x2, x1
  4052b0:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4052b4:	add	x1, x1, #0x730
  4052b8:	ldr	x0, [x4]
  4052bc:	bl	402690 <fprintf@plt>
  4052c0:	mov	w0, #0xffffffff            	// #-1
  4052c4:	bl	402090 <exit@plt>
  4052c8:	stp	x29, x30, [sp, #-16]!
  4052cc:	adrp	x4, 420000 <ferror@plt+0x1d930>
  4052d0:	mov	x2, x0
  4052d4:	mov	x29, sp
  4052d8:	ldr	x4, [x4, #3992]
  4052dc:	mov	x3, x1
  4052e0:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4052e4:	add	x1, x1, #0x758
  4052e8:	ldr	x0, [x4]
  4052ec:	bl	402690 <fprintf@plt>
  4052f0:	mov	w0, #0xffffffff            	// #-1
  4052f4:	bl	402090 <exit@plt>
  4052f8:	stp	x29, x30, [sp, #-16]!
  4052fc:	adrp	x4, 420000 <ferror@plt+0x1d930>
  405300:	mov	x2, x0
  405304:	mov	x29, sp
  405308:	ldr	x4, [x4, #3992]
  40530c:	mov	x3, x1
  405310:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405314:	add	x1, x1, #0x790
  405318:	ldr	x0, [x4]
  40531c:	bl	402690 <fprintf@plt>
  405320:	mov	w0, #0xffffffff            	// #-1
  405324:	bl	402090 <exit@plt>
  405328:	stp	x29, x30, [sp, #-16]!
  40532c:	adrp	x3, 420000 <ferror@plt+0x1d930>
  405330:	mov	x2, x0
  405334:	mov	x29, sp
  405338:	ldr	x3, [x3, #3992]
  40533c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405340:	add	x1, x1, #0x7c8
  405344:	ldr	x0, [x3]
  405348:	bl	402690 <fprintf@plt>
  40534c:	mov	w0, #0xffffffff            	// #-1
  405350:	ldp	x29, x30, [sp], #16
  405354:	ret
  405358:	stp	x29, x30, [sp, #-32]!
  40535c:	mov	x29, sp
  405360:	stp	x19, x20, [sp, #16]
  405364:	mov	x20, x0
  405368:	bl	402080 <strlen@plt>
  40536c:	cmp	x0, #0xf
  405370:	b.hi	4053a4 <ferror@plt+0x2cd4>  // b.pmore
  405374:	ldrb	w19, [x20]
  405378:	cbnz	w19, 40539c <ferror@plt+0x2ccc>
  40537c:	b	4053a4 <ferror@plt+0x2cd4>
  405380:	bl	4023f0 <__ctype_b_loc@plt>
  405384:	ubfiz	x19, x19, #1, #8
  405388:	ldr	x0, [x0]
  40538c:	ldrh	w0, [x0, x19]
  405390:	tbnz	w0, #13, 4053a4 <ferror@plt+0x2cd4>
  405394:	ldrb	w19, [x20, #1]!
  405398:	cbz	w19, 4053b4 <ferror@plt+0x2ce4>
  40539c:	cmp	w19, #0x2f
  4053a0:	b.ne	405380 <ferror@plt+0x2cb0>  // b.any
  4053a4:	mov	w0, #0xffffffff            	// #-1
  4053a8:	ldp	x19, x20, [sp, #16]
  4053ac:	ldp	x29, x30, [sp], #32
  4053b0:	ret
  4053b4:	mov	w0, #0x0                   	// #0
  4053b8:	ldp	x19, x20, [sp, #16]
  4053bc:	ldp	x29, x30, [sp], #32
  4053c0:	ret
  4053c4:	nop
  4053c8:	stp	x29, x30, [sp, #-32]!
  4053cc:	mov	x29, sp
  4053d0:	stp	x19, x20, [sp, #16]
  4053d4:	ldrb	w19, [x0]
  4053d8:	cbz	w19, 405408 <ferror@plt+0x2d38>
  4053dc:	mov	x20, x0
  4053e0:	b	405400 <ferror@plt+0x2d30>
  4053e4:	bl	4023f0 <__ctype_b_loc@plt>
  4053e8:	ubfiz	x19, x19, #1, #8
  4053ec:	ldr	x0, [x0]
  4053f0:	ldrh	w0, [x0, x19]
  4053f4:	tbnz	w0, #13, 405408 <ferror@plt+0x2d38>
  4053f8:	ldrb	w19, [x20, #1]!
  4053fc:	cbz	w19, 405418 <ferror@plt+0x2d48>
  405400:	cmp	w19, #0x2f
  405404:	b.ne	4053e4 <ferror@plt+0x2d14>  // b.any
  405408:	mov	w0, #0xffffffff            	// #-1
  40540c:	ldp	x19, x20, [sp, #16]
  405410:	ldp	x29, x30, [sp], #32
  405414:	ret
  405418:	mov	w0, #0x0                   	// #0
  40541c:	ldp	x19, x20, [sp, #16]
  405420:	ldp	x29, x30, [sp], #32
  405424:	ret
  405428:	stp	x29, x30, [sp, #-48]!
  40542c:	mov	x29, sp
  405430:	stp	x19, x20, [sp, #16]
  405434:	mov	x20, x1
  405438:	str	x21, [sp, #32]
  40543c:	mov	x21, x0
  405440:	mov	x0, x1
  405444:	bl	405358 <ferror@plt+0x2c88>
  405448:	mov	w19, w0
  40544c:	cbz	w0, 405464 <ferror@plt+0x2d94>
  405450:	mov	w0, w19
  405454:	ldp	x19, x20, [sp, #16]
  405458:	ldr	x21, [sp, #32]
  40545c:	ldp	x29, x30, [sp], #48
  405460:	ret
  405464:	mov	x1, x20
  405468:	mov	x0, x21
  40546c:	mov	x2, #0x10                  	// #16
  405470:	bl	4025d0 <strncpy@plt>
  405474:	mov	w0, w19
  405478:	ldp	x19, x20, [sp, #16]
  40547c:	ldr	x21, [sp, #32]
  405480:	ldp	x29, x30, [sp], #48
  405484:	ret
  405488:	stp	x29, x30, [sp, #-32]!
  40548c:	mov	x29, sp
  405490:	str	x19, [sp, #16]
  405494:	cbz	x1, 4054b8 <ferror@plt+0x2de8>
  405498:	add	x19, x1, #0x4
  40549c:	mov	x0, x19
  4054a0:	bl	405358 <ferror@plt+0x2c88>
  4054a4:	cmp	w0, #0x0
  4054a8:	csel	x0, x19, xzr, eq  // eq = none
  4054ac:	ldr	x19, [sp, #16]
  4054b0:	ldp	x29, x30, [sp], #32
  4054b4:	ret
  4054b8:	mov	w19, w0
  4054bc:	adrp	x0, 420000 <ferror@plt+0x1d930>
  4054c0:	mov	w2, w19
  4054c4:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4054c8:	ldr	x0, [x0, #3992]
  4054cc:	add	x1, x1, #0x7e8
  4054d0:	ldr	x0, [x0]
  4054d4:	bl	402690 <fprintf@plt>
  4054d8:	mov	w0, w19
  4054dc:	bl	407678 <ferror@plt+0x4fa8>
  4054e0:	mov	x19, x0
  4054e4:	mov	x0, x19
  4054e8:	bl	405358 <ferror@plt+0x2c88>
  4054ec:	cmp	w0, #0x0
  4054f0:	csel	x0, x19, xzr, eq  // eq = none
  4054f4:	ldr	x19, [sp, #16]
  4054f8:	ldp	x29, x30, [sp], #32
  4054fc:	ret
  405500:	ldrb	w3, [x0]
  405504:	cbz	w3, 405540 <ferror@plt+0x2e70>
  405508:	ldrb	w2, [x1]
  40550c:	sub	x4, x0, #0x1
  405510:	mov	x0, #0x1                   	// #1
  405514:	cbnz	w2, 40552c <ferror@plt+0x2e5c>
  405518:	b	405534 <ferror@plt+0x2e64>
  40551c:	ldrb	w2, [x1, x0]
  405520:	add	x0, x0, #0x1
  405524:	ldrb	w3, [x4, x0]
  405528:	cbz	w2, 405534 <ferror@plt+0x2e64>
  40552c:	cmp	w3, w2
  405530:	b.eq	40551c <ferror@plt+0x2e4c>  // b.none
  405534:	cmp	w3, #0x0
  405538:	cset	w0, ne  // ne = any
  40553c:	ret
  405540:	mov	w0, #0x1                   	// #1
  405544:	ret
  405548:	stp	x29, x30, [sp, #-48]!
  40554c:	cmp	wzr, w2, asr #5
  405550:	mov	x29, sp
  405554:	stp	x19, x20, [sp, #16]
  405558:	add	x20, x1, #0x8
  40555c:	and	w19, w2, #0x1f
  405560:	stp	x21, x22, [sp, #32]
  405564:	add	x21, x0, #0x8
  405568:	asr	w22, w2, #5
  40556c:	b.eq	405588 <ferror@plt+0x2eb8>  // b.none
  405570:	lsl	w2, w22, #2
  405574:	mov	x1, x20
  405578:	mov	x0, x21
  40557c:	sxtw	x2, w2
  405580:	bl	4023c0 <memcmp@plt>
  405584:	cbnz	w0, 4055c8 <ferror@plt+0x2ef8>
  405588:	cbz	w19, 4055b4 <ferror@plt+0x2ee4>
  40558c:	sxtw	x22, w22
  405590:	neg	w2, w19
  405594:	mov	w19, #0xffffffff            	// #-1
  405598:	lsl	w2, w19, w2
  40559c:	rev	w2, w2
  4055a0:	ldr	w0, [x21, x22, lsl #2]
  4055a4:	ldr	w1, [x20, x22, lsl #2]
  4055a8:	eor	w0, w0, w1
  4055ac:	tst	w0, w2
  4055b0:	cset	w19, ne  // ne = any
  4055b4:	mov	w0, w19
  4055b8:	ldp	x19, x20, [sp, #16]
  4055bc:	ldp	x21, x22, [sp, #32]
  4055c0:	ldp	x29, x30, [sp], #48
  4055c4:	ret
  4055c8:	mov	w19, #0xffffffff            	// #-1
  4055cc:	mov	w0, w19
  4055d0:	ldp	x19, x20, [sp, #16]
  4055d4:	ldp	x21, x22, [sp, #32]
  4055d8:	ldp	x29, x30, [sp], #48
  4055dc:	ret
  4055e0:	cbz	x1, 405638 <ferror@plt+0x2f68>
  4055e4:	stp	x29, x30, [sp, #-304]!
  4055e8:	mov	x29, sp
  4055ec:	ldrh	w2, [x0, #6]
  4055f0:	stp	x19, x20, [sp, #16]
  4055f4:	mov	x19, x0
  4055f8:	mov	w0, #0x0                   	// #0
  4055fc:	cbz	w2, 40562c <ferror@plt+0x2f5c>
  405600:	ldrsh	w3, [x19, #4]
  405604:	cmp	w3, #0x0
  405608:	b.le	40562c <ferror@plt+0x2f5c>
  40560c:	add	x20, sp, #0x28
  405610:	mov	x0, x20
  405614:	bl	405050 <ferror@plt+0x2980>
  405618:	cbnz	w0, 405640 <ferror@plt+0x2f70>
  40561c:	ldrsh	w2, [x19, #4]
  405620:	mov	x0, x20
  405624:	mov	x1, x19
  405628:	bl	405548 <ferror@plt+0x2e78>
  40562c:	ldp	x19, x20, [sp, #16]
  405630:	ldp	x29, x30, [sp], #304
  405634:	ret
  405638:	mov	w0, #0x0                   	// #0
  40563c:	ret
  405640:	mov	w0, #0xffffffff            	// #-1
  405644:	b	40562c <ferror@plt+0x2f5c>
  405648:	sub	sp, sp, #0x430
  40564c:	stp	x29, x30, [sp]
  405650:	mov	x29, sp
  405654:	stp	x19, x20, [sp, #16]
  405658:	adrp	x19, 40c000 <ferror@plt+0x9930>
  40565c:	add	x19, x19, #0x818
  405660:	mov	x0, x19
  405664:	bl	402630 <getenv@plt>
  405668:	cbz	x0, 4056d8 <ferror@plt+0x3008>
  40566c:	mov	x0, x19
  405670:	bl	402630 <getenv@plt>
  405674:	mov	w2, #0xa                   	// #10
  405678:	mov	x1, #0x0                   	// #0
  40567c:	bl	402400 <strtol@plt>
  405680:	mov	w19, w0
  405684:	cbz	w0, 4056c0 <ferror@plt+0x2ff0>
  405688:	mov	w0, w19
  40568c:	ldp	x29, x30, [sp]
  405690:	ldp	x19, x20, [sp, #16]
  405694:	add	sp, sp, #0x430
  405698:	ret
  40569c:	ldr	w1, [sp, #40]
  4056a0:	mov	w0, #0x4240                	// #16960
  4056a4:	movk	w0, #0xf, lsl #16
  4056a8:	cmp	w1, w0
  4056ac:	b.ne	405744 <ferror@plt+0x3074>  // b.any
  4056b0:	ldr	w19, [sp, #44]
  4056b4:	mov	x0, x20
  4056b8:	bl	4021e0 <fclose@plt>
  4056bc:	cbnz	w19, 405688 <ferror@plt+0x2fb8>
  4056c0:	mov	w19, #0x64                  	// #100
  4056c4:	mov	w0, w19
  4056c8:	ldp	x29, x30, [sp]
  4056cc:	ldp	x19, x20, [sp, #16]
  4056d0:	add	sp, sp, #0x430
  4056d4:	ret
  4056d8:	adrp	x19, 40c000 <ferror@plt+0x9930>
  4056dc:	add	x19, x19, #0x820
  4056e0:	mov	x0, x19
  4056e4:	bl	402630 <getenv@plt>
  4056e8:	cbz	x0, 405764 <ferror@plt+0x3094>
  4056ec:	mov	x0, x19
  4056f0:	add	x19, sp, #0x30
  4056f4:	bl	402630 <getenv@plt>
  4056f8:	mov	x3, x0
  4056fc:	adrp	x2, 40c000 <ferror@plt+0x9930>
  405700:	mov	x0, x19
  405704:	add	x2, x2, #0x830
  405708:	mov	x1, #0x3ff                 	// #1023
  40570c:	bl	402190 <snprintf@plt>
  405710:	mov	x0, x19
  405714:	adrp	x1, 40b000 <ferror@plt+0x8930>
  405718:	add	x1, x1, #0xe60
  40571c:	bl	402510 <fopen64@plt>
  405720:	mov	x20, x0
  405724:	cbz	x0, 4056c0 <ferror@plt+0x2ff0>
  405728:	add	x3, sp, #0x2c
  40572c:	add	x2, sp, #0x28
  405730:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405734:	add	x1, x1, #0x860
  405738:	bl	402240 <__isoc99_fscanf@plt>
  40573c:	cmp	w0, #0x2
  405740:	b.eq	40569c <ferror@plt+0x2fcc>  // b.none
  405744:	mov	x0, x20
  405748:	mov	w19, #0x64                  	// #100
  40574c:	bl	4021e0 <fclose@plt>
  405750:	mov	w0, w19
  405754:	ldp	x29, x30, [sp]
  405758:	ldp	x19, x20, [sp, #16]
  40575c:	add	sp, sp, #0x430
  405760:	ret
  405764:	adrp	x19, 40b000 <ferror@plt+0x8930>
  405768:	add	x19, x19, #0xe38
  40576c:	mov	x0, x19
  405770:	bl	402630 <getenv@plt>
  405774:	cbz	x0, 4057a0 <ferror@plt+0x30d0>
  405778:	mov	x0, x19
  40577c:	add	x19, sp, #0x30
  405780:	bl	402630 <getenv@plt>
  405784:	mov	x3, x0
  405788:	adrp	x2, 40c000 <ferror@plt+0x9930>
  40578c:	mov	x0, x19
  405790:	add	x2, x2, #0x838
  405794:	mov	x1, #0x3ff                 	// #1023
  405798:	bl	402190 <snprintf@plt>
  40579c:	b	405710 <ferror@plt+0x3040>
  4057a0:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4057a4:	add	x0, x0, #0x848
  4057a8:	add	x19, sp, #0x30
  4057ac:	ldp	x2, x3, [x0]
  4057b0:	stp	x2, x3, [sp, #48]
  4057b4:	ldrb	w0, [x0, #16]
  4057b8:	strb	w0, [sp, #64]
  4057bc:	b	405710 <ferror@plt+0x3040>
  4057c0:	stp	x29, x30, [sp, #-16]!
  4057c4:	mov	w0, #0x2                   	// #2
  4057c8:	mov	x29, sp
  4057cc:	bl	402550 <sysconf@plt>
  4057d0:	ldp	x29, x30, [sp], #16
  4057d4:	ret
  4057d8:	mov	x6, x2
  4057dc:	cmp	w0, #0x11
  4057e0:	mov	x2, x3
  4057e4:	b.eq	405840 <ferror@plt+0x3170>  // b.none
  4057e8:	b.gt	40580c <ferror@plt+0x313c>
  4057ec:	cmp	w0, #0x7
  4057f0:	b.eq	405820 <ferror@plt+0x3150>  // b.none
  4057f4:	and	w5, w0, #0xfffffff7
  4057f8:	cmp	w5, #0x2
  4057fc:	b.ne	405834 <ferror@plt+0x3164>  // b.any
  405800:	mov	w3, w4
  405804:	mov	x1, x6
  405808:	b	4026c0 <inet_ntop@plt>
  40580c:	cmp	w0, #0x1c
  405810:	b.ne	405834 <ferror@plt+0x3164>  // b.any
  405814:	sxtw	x3, w4
  405818:	mov	x1, x6
  40581c:	b	4092e8 <ferror@plt+0x6c18>
  405820:	ldrh	w0, [x6]
  405824:	cmp	w0, #0x2
  405828:	b.eq	405858 <ferror@plt+0x3188>  // b.none
  40582c:	cmp	w0, #0xa
  405830:	b.eq	40584c <ferror@plt+0x317c>  // b.none
  405834:	adrp	x0, 40c000 <ferror@plt+0x9930>
  405838:	add	x0, x0, #0x878
  40583c:	ret
  405840:	mov	x0, x6
  405844:	mov	w2, #0xffff                	// #65535
  405848:	b	4079e8 <ferror@plt+0x5318>
  40584c:	mov	w3, w4
  405850:	add	x1, x6, #0x8
  405854:	b	4026c0 <inet_ntop@plt>
  405858:	mov	w3, w4
  40585c:	add	x1, x6, #0x4
  405860:	b	4026c0 <inet_ntop@plt>
  405864:	nop
  405868:	adrp	x3, 421000 <ferror@plt+0x1e930>
  40586c:	mov	w4, #0x100                 	// #256
  405870:	add	x3, x3, #0x3a0
  405874:	b	4057d8 <ferror@plt+0x3108>
  405878:	stp	x29, x30, [sp, #-32]!
  40587c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405880:	add	x1, x1, #0x880
  405884:	mov	x29, sp
  405888:	str	x19, [sp, #16]
  40588c:	mov	x19, x0
  405890:	bl	4023e0 <strcmp@plt>
  405894:	mov	w1, #0x2                   	// #2
  405898:	cbz	w0, 405918 <ferror@plt+0x3248>
  40589c:	mov	x0, x19
  4058a0:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4058a4:	add	x1, x1, #0x888
  4058a8:	bl	4023e0 <strcmp@plt>
  4058ac:	mov	w1, #0xa                   	// #10
  4058b0:	cbz	w0, 405918 <ferror@plt+0x3248>
  4058b4:	mov	x0, x19
  4058b8:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4058bc:	add	x1, x1, #0x890
  4058c0:	bl	4023e0 <strcmp@plt>
  4058c4:	mov	w1, #0x11                  	// #17
  4058c8:	cbz	w0, 405918 <ferror@plt+0x3248>
  4058cc:	mov	x0, x19
  4058d0:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4058d4:	add	x1, x1, #0x898
  4058d8:	bl	4023e0 <strcmp@plt>
  4058dc:	mov	w1, #0x4                   	// #4
  4058e0:	cbz	w0, 405918 <ferror@plt+0x3248>
  4058e4:	mov	x0, x19
  4058e8:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4058ec:	add	x1, x1, #0x8a0
  4058f0:	bl	4023e0 <strcmp@plt>
  4058f4:	mov	w1, #0x1c                  	// #28
  4058f8:	cbz	w0, 405918 <ferror@plt+0x3248>
  4058fc:	mov	x0, x19
  405900:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405904:	add	x1, x1, #0x8a8
  405908:	bl	4023e0 <strcmp@plt>
  40590c:	cmp	w0, #0x0
  405910:	mov	w1, #0x7                   	// #7
  405914:	csel	w1, wzr, w1, ne  // ne = any
  405918:	mov	w0, w1
  40591c:	ldr	x19, [sp, #16]
  405920:	ldp	x29, x30, [sp], #32
  405924:	ret
  405928:	cmp	w0, #0x2
  40592c:	b.eq	40596c <ferror@plt+0x329c>  // b.none
  405930:	cmp	w0, #0xa
  405934:	b.eq	405984 <ferror@plt+0x32b4>  // b.none
  405938:	cmp	w0, #0x11
  40593c:	b.eq	405978 <ferror@plt+0x32a8>  // b.none
  405940:	cmp	w0, #0x4
  405944:	b.eq	405990 <ferror@plt+0x32c0>  // b.none
  405948:	cmp	w0, #0x1c
  40594c:	b.eq	40599c <ferror@plt+0x32cc>  // b.none
  405950:	cmp	w0, #0x7
  405954:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405958:	adrp	x0, 40c000 <ferror@plt+0x9930>
  40595c:	add	x1, x1, #0x8a8
  405960:	add	x0, x0, #0x878
  405964:	csel	x0, x0, x1, ne  // ne = any
  405968:	ret
  40596c:	adrp	x0, 40c000 <ferror@plt+0x9930>
  405970:	add	x0, x0, #0x880
  405974:	ret
  405978:	adrp	x0, 40c000 <ferror@plt+0x9930>
  40597c:	add	x0, x0, #0x890
  405980:	ret
  405984:	adrp	x0, 40c000 <ferror@plt+0x9930>
  405988:	add	x0, x0, #0x888
  40598c:	ret
  405990:	adrp	x0, 40c000 <ferror@plt+0x9930>
  405994:	add	x0, x0, #0x898
  405998:	ret
  40599c:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4059a0:	add	x0, x0, #0x8a0
  4059a4:	ret
  4059a8:	stp	x29, x30, [sp, #-48]!
  4059ac:	mov	x29, sp
  4059b0:	stp	x19, x20, [sp, #16]
  4059b4:	mov	x20, x1
  4059b8:	mov	w19, w2
  4059bc:	bl	404bb8 <ferror@plt+0x24e8>
  4059c0:	cbnz	w0, 4059d0 <ferror@plt+0x3300>
  4059c4:	ldp	x19, x20, [sp, #16]
  4059c8:	ldp	x29, x30, [sp], #48
  4059cc:	ret
  4059d0:	adrp	x0, 420000 <ferror@plt+0x1d930>
  4059d4:	str	x21, [sp, #32]
  4059d8:	ldr	x0, [x0, #3992]
  4059dc:	ldr	x21, [x0]
  4059e0:	cbz	w19, 405a0c <ferror@plt+0x333c>
  4059e4:	mov	w0, w19
  4059e8:	bl	405928 <ferror@plt+0x3258>
  4059ec:	mov	x2, x0
  4059f0:	mov	x3, x20
  4059f4:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4059f8:	add	x1, x1, #0x8c0
  4059fc:	mov	x0, x21
  405a00:	bl	402690 <fprintf@plt>
  405a04:	mov	w0, #0x1                   	// #1
  405a08:	bl	402090 <exit@plt>
  405a0c:	adrp	x2, 40c000 <ferror@plt+0x9930>
  405a10:	add	x2, x2, #0x8b0
  405a14:	b	4059f0 <ferror@plt+0x3320>
  405a18:	stp	x29, x30, [sp, #-48]!
  405a1c:	cmp	w2, #0x11
  405a20:	mov	x29, sp
  405a24:	stp	x19, x20, [sp, #16]
  405a28:	mov	x20, x1
  405a2c:	b.eq	405a48 <ferror@plt+0x3378>  // b.none
  405a30:	mov	w19, w2
  405a34:	bl	404f48 <ferror@plt+0x2878>
  405a38:	cbnz	w0, 405a70 <ferror@plt+0x33a0>
  405a3c:	ldp	x19, x20, [sp, #16]
  405a40:	ldp	x29, x30, [sp], #48
  405a44:	ret
  405a48:	adrp	x0, 420000 <ferror@plt+0x1d930>
  405a4c:	mov	x2, x1
  405a50:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405a54:	add	x1, x1, #0x8f8
  405a58:	ldr	x0, [x0, #3992]
  405a5c:	ldr	x0, [x0]
  405a60:	str	x21, [sp, #32]
  405a64:	bl	402690 <fprintf@plt>
  405a68:	mov	w0, #0x1                   	// #1
  405a6c:	bl	402090 <exit@plt>
  405a70:	adrp	x0, 420000 <ferror@plt+0x1d930>
  405a74:	str	x21, [sp, #32]
  405a78:	ldr	x0, [x0, #3992]
  405a7c:	ldr	x21, [x0]
  405a80:	cbz	w19, 405aac <ferror@plt+0x33dc>
  405a84:	mov	w0, w19
  405a88:	bl	405928 <ferror@plt+0x3258>
  405a8c:	mov	x2, x0
  405a90:	mov	x3, x20
  405a94:	adrp	x1, 40c000 <ferror@plt+0x9930>
  405a98:	add	x1, x1, #0x940
  405a9c:	mov	x0, x21
  405aa0:	bl	402690 <fprintf@plt>
  405aa4:	mov	w0, #0x1                   	// #1
  405aa8:	bl	402090 <exit@plt>
  405aac:	adrp	x2, 40c000 <ferror@plt+0x9930>
  405ab0:	add	x2, x2, #0x8b0
  405ab4:	b	405a90 <ferror@plt+0x33c0>
  405ab8:	stp	x29, x30, [sp, #-112]!
  405abc:	adrp	x6, 420000 <ferror@plt+0x1d930>
  405ac0:	mov	x29, sp
  405ac4:	ldr	x6, [x6, #4064]
  405ac8:	stp	x27, x28, [sp, #80]
  405acc:	mov	w28, w1
  405ad0:	stp	x19, x20, [sp, #16]
  405ad4:	mov	x19, x2
  405ad8:	ldr	w1, [x6]
  405adc:	stp	x21, x22, [sp, #32]
  405ae0:	mov	w20, w0
  405ae4:	mov	x21, x3
  405ae8:	mov	w22, w4
  405aec:	cbz	w1, 405bc4 <ferror@plt+0x34f4>
  405af0:	cmp	w28, #0x0
  405af4:	b.le	405bec <ferror@plt+0x351c>
  405af8:	stp	x23, x24, [sp, #48]
  405afc:	cmp	w20, #0xa
  405b00:	stp	x25, x26, [sp, #64]
  405b04:	b.eq	405c98 <ferror@plt+0x35c8>  // b.none
  405b08:	sxtw	x23, w28
  405b0c:	mov	w25, w20
  405b10:	sub	x0, x23, #0x4
  405b14:	mov	w24, w28
  405b18:	add	x0, x19, x0
  405b1c:	mov	x27, x19
  405b20:	ldr	w26, [x0]
  405b24:	mov	w0, #0xff01                	// #65281
  405b28:	movk	w0, #0xff00, lsl #16
  405b2c:	adrp	x1, 421000 <ferror@plt+0x1e930>
  405b30:	add	x1, x1, #0x3a0
  405b34:	add	x1, x1, #0x100
  405b38:	umull	x0, w26, w0
  405b3c:	lsr	x0, x0, #40
  405b40:	add	w0, w0, w0, lsl #8
  405b44:	sub	w0, w26, w0
  405b48:	str	x0, [sp, #104]
  405b4c:	ldr	x0, [x1, x0, lsl #3]
  405b50:	str	x0, [sp, #96]
  405b54:	cbz	x0, 405c0c <ferror@plt+0x353c>
  405b58:	mov	x26, x0
  405b5c:	b	405b68 <ferror@plt+0x3498>
  405b60:	ldr	x26, [x26]
  405b64:	cbz	x26, 405c0c <ferror@plt+0x353c>
  405b68:	ldrh	w0, [x26, #22]
  405b6c:	cmp	w0, w25
  405b70:	b.ne	405b60 <ferror@plt+0x3490>  // b.any
  405b74:	ldrh	w0, [x26, #18]
  405b78:	cmp	w24, w0
  405b7c:	b.ne	405b60 <ferror@plt+0x3490>  // b.any
  405b80:	mov	x2, x23
  405b84:	mov	x1, x27
  405b88:	add	x0, x26, #0x18
  405b8c:	bl	4023c0 <memcmp@plt>
  405b90:	cbnz	w0, 405b60 <ferror@plt+0x3490>
  405b94:	nop
  405b98:	ldr	x0, [x26, #8]
  405b9c:	cbz	x0, 405bbc <ferror@plt+0x34ec>
  405ba0:	ldp	x19, x20, [sp, #16]
  405ba4:	ldp	x21, x22, [sp, #32]
  405ba8:	ldp	x23, x24, [sp, #48]
  405bac:	ldp	x25, x26, [sp, #64]
  405bb0:	ldp	x27, x28, [sp, #80]
  405bb4:	ldp	x29, x30, [sp], #112
  405bb8:	ret
  405bbc:	ldp	x23, x24, [sp, #48]
  405bc0:	ldp	x25, x26, [sp, #64]
  405bc4:	mov	w4, w22
  405bc8:	mov	x3, x21
  405bcc:	mov	x2, x19
  405bd0:	mov	w1, w28
  405bd4:	mov	w0, w20
  405bd8:	ldp	x19, x20, [sp, #16]
  405bdc:	ldp	x21, x22, [sp, #32]
  405be0:	ldp	x27, x28, [sp, #80]
  405be4:	ldp	x29, x30, [sp], #112
  405be8:	b	4057d8 <ferror@plt+0x3108>
  405bec:	bl	404b90 <ferror@plt+0x24c0>
  405bf0:	cmp	w0, #0x0
  405bf4:	add	w5, w0, #0x7
  405bf8:	csel	w5, w5, w0, lt  // lt = tstop
  405bfc:	cmp	w0, #0x7
  405c00:	asr	w28, w5, #3
  405c04:	b.le	405bc4 <ferror@plt+0x34f4>
  405c08:	b	405af8 <ferror@plt+0x3428>
  405c0c:	mov	x0, #0x118                 	// #280
  405c10:	bl	402210 <malloc@plt>
  405c14:	mov	x26, x0
  405c18:	cbz	x0, 405bbc <ferror@plt+0x34ec>
  405c1c:	str	xzr, [x26, #8]
  405c20:	mov	x2, x23
  405c24:	strh	w24, [x26, #18]
  405c28:	mov	x1, x27
  405c2c:	strh	w25, [x26, #22]
  405c30:	add	x0, x0, #0x18
  405c34:	bl	402050 <memcpy@plt>
  405c38:	adrp	x0, 421000 <ferror@plt+0x1e930>
  405c3c:	add	x23, x0, #0x3a0
  405c40:	ldp	x0, x2, [sp, #96]
  405c44:	add	x1, x23, #0x100
  405c48:	str	x0, [x26]
  405c4c:	ldr	w0, [x23, #2312]
  405c50:	add	w0, w0, #0x1
  405c54:	str	w0, [x23, #2312]
  405c58:	str	x26, [x1, x2, lsl #3]
  405c5c:	cmp	w0, #0x1
  405c60:	b.eq	405ccc <ferror@plt+0x35fc>  // b.none
  405c64:	adrp	x0, 420000 <ferror@plt+0x1d930>
  405c68:	ldr	x0, [x0, #4016]
  405c6c:	ldr	x0, [x0]
  405c70:	bl	4024f0 <fflush@plt>
  405c74:	mov	w2, w25
  405c78:	mov	w1, w24
  405c7c:	mov	x0, x27
  405c80:	bl	402430 <gethostbyaddr@plt>
  405c84:	cbz	x0, 405b98 <ferror@plt+0x34c8>
  405c88:	ldr	x0, [x0]
  405c8c:	bl	402340 <strdup@plt>
  405c90:	str	x0, [x26, #8]
  405c94:	b	405b9c <ferror@plt+0x34cc>
  405c98:	ldr	w0, [x19]
  405c9c:	cbnz	w0, 405b08 <ferror@plt+0x3438>
  405ca0:	ldr	w0, [x19, #4]
  405ca4:	cbnz	w0, 405b08 <ferror@plt+0x3438>
  405ca8:	ldr	w0, [x19, #8]
  405cac:	cmn	w0, #0x10, lsl #12
  405cb0:	b.ne	405b08 <ferror@plt+0x3438>  // b.any
  405cb4:	add	x27, x19, #0xc
  405cb8:	mov	x23, #0x4                   	// #4
  405cbc:	mov	x0, x27
  405cc0:	mov	w24, w23
  405cc4:	mov	w25, #0x2                   	// #2
  405cc8:	b	405b20 <ferror@plt+0x3450>
  405ccc:	bl	402100 <sethostent@plt>
  405cd0:	b	405c64 <ferror@plt+0x3594>
  405cd4:	nop
  405cd8:	adrp	x3, 421000 <ferror@plt+0x1e930>
  405cdc:	add	x3, x3, #0x3a0
  405ce0:	add	x3, x3, #0x910
  405ce4:	mov	w4, #0x100                 	// #256
  405ce8:	b	405ab8 <ferror@plt+0x33e8>
  405cec:	nop
  405cf0:	stp	x29, x30, [sp, #-80]!
  405cf4:	cmp	w1, #0x0
  405cf8:	ccmp	w3, #0x2, #0x4, gt
  405cfc:	mov	x29, sp
  405d00:	stp	x23, x24, [sp, #48]
  405d04:	mov	x24, x2
  405d08:	b.le	405d78 <ferror@plt+0x36a8>
  405d0c:	mov	w23, w1
  405d10:	stp	x19, x20, [sp, #16]
  405d14:	mov	x20, x2
  405d18:	stp	x21, x22, [sp, #32]
  405d1c:	sub	x22, x0, #0x1
  405d20:	add	w21, w3, w2
  405d24:	str	x25, [sp, #64]
  405d28:	adrp	x25, 40c000 <ferror@plt+0x9930>
  405d2c:	add	x25, x25, #0x970
  405d30:	mov	x19, #0x1                   	// #1
  405d34:	nop
  405d38:	ldrb	w2, [x22, x19]
  405d3c:	mov	x0, x20
  405d40:	mov	x1, x25
  405d44:	add	x20, x20, #0x2
  405d48:	bl	402130 <sprintf@plt>
  405d4c:	cmp	w23, w19
  405d50:	sub	w3, w21, w20
  405d54:	cset	w0, le
  405d58:	cmp	w3, #0x2
  405d5c:	cset	w3, le
  405d60:	add	x19, x19, #0x1
  405d64:	orr	w0, w0, w3
  405d68:	cbz	w0, 405d38 <ferror@plt+0x3668>
  405d6c:	ldp	x19, x20, [sp, #16]
  405d70:	ldp	x21, x22, [sp, #32]
  405d74:	ldr	x25, [sp, #64]
  405d78:	mov	x0, x24
  405d7c:	ldp	x23, x24, [sp, #48]
  405d80:	ldp	x29, x30, [sp], #80
  405d84:	ret
  405d88:	stp	x29, x30, [sp, #-112]!
  405d8c:	mov	x29, sp
  405d90:	stp	x21, x22, [sp, #32]
  405d94:	mov	x22, x1
  405d98:	stp	x23, x24, [sp, #48]
  405d9c:	mov	w23, w2
  405da0:	stp	x25, x26, [sp, #64]
  405da4:	mov	x25, x3
  405da8:	mov	x26, x0
  405dac:	bl	402080 <strlen@plt>
  405db0:	tbnz	w0, #0, 405e9c <ferror@plt+0x37cc>
  405db4:	str	x27, [sp, #80]
  405db8:	cbz	w23, 405ecc <ferror@plt+0x37fc>
  405dbc:	mov	x3, x0
  405dc0:	add	x21, sp, #0x60
  405dc4:	add	x24, sp, #0x68
  405dc8:	stp	x19, x20, [sp, #16]
  405dcc:	and	x20, x0, #0x1
  405dd0:	b	405df8 <ferror@plt+0x3728>
  405dd4:	ldr	x1, [sp, #104]
  405dd8:	ldrb	w1, [x1]
  405ddc:	cbnz	w1, 405e54 <ferror@plt+0x3784>
  405de0:	strb	w4, [x22, x20]
  405de4:	add	x20, x20, #0x1
  405de8:	cmp	w23, w20
  405dec:	b.ls	405e74 <ferror@plt+0x37a4>  // b.plast
  405df0:	bl	402080 <strlen@plt>
  405df4:	mov	x3, x0
  405df8:	mov	x1, x26
  405dfc:	mov	x0, x21
  405e00:	cmp	x3, #0x1
  405e04:	mov	w27, w20
  405e08:	mov	x2, #0x2                   	// #2
  405e0c:	b.ls	405e74 <ferror@plt+0x37a4>  // b.plast
  405e10:	bl	4025d0 <strncpy@plt>
  405e14:	strb	wzr, [sp, #98]
  405e18:	bl	402620 <__errno_location@plt>
  405e1c:	mov	x19, x0
  405e20:	mov	x1, x24
  405e24:	mov	x0, x21
  405e28:	mov	w2, #0x10                  	// #16
  405e2c:	add	x26, x26, #0x2
  405e30:	str	wzr, [x19]
  405e34:	add	w27, w27, #0x1
  405e38:	bl	402070 <strtoul@plt>
  405e3c:	mov	x4, x0
  405e40:	ldr	w1, [x19]
  405e44:	cmp	w4, #0xff
  405e48:	mov	x0, x26
  405e4c:	ccmp	w1, #0x0, #0x0, ls  // ls = plast
  405e50:	b.eq	405dd4 <ferror@plt+0x3704>  // b.none
  405e54:	mov	x0, #0x0                   	// #0
  405e58:	ldp	x19, x20, [sp, #16]
  405e5c:	ldp	x21, x22, [sp, #32]
  405e60:	ldp	x23, x24, [sp, #48]
  405e64:	ldp	x25, x26, [sp, #64]
  405e68:	ldr	x27, [sp, #80]
  405e6c:	ldp	x29, x30, [sp], #112
  405e70:	ret
  405e74:	ldp	x19, x20, [sp, #16]
  405e78:	mov	x0, x22
  405e7c:	cbz	x25, 405eb4 <ferror@plt+0x37e4>
  405e80:	str	w27, [x25]
  405e84:	ldp	x21, x22, [sp, #32]
  405e88:	ldp	x23, x24, [sp, #48]
  405e8c:	ldp	x25, x26, [sp, #64]
  405e90:	ldr	x27, [sp, #80]
  405e94:	ldp	x29, x30, [sp], #112
  405e98:	ret
  405e9c:	mov	x0, #0x0                   	// #0
  405ea0:	ldp	x21, x22, [sp, #32]
  405ea4:	ldp	x23, x24, [sp, #48]
  405ea8:	ldp	x25, x26, [sp, #64]
  405eac:	ldp	x29, x30, [sp], #112
  405eb0:	ret
  405eb4:	ldp	x21, x22, [sp, #32]
  405eb8:	ldp	x23, x24, [sp, #48]
  405ebc:	ldp	x25, x26, [sp, #64]
  405ec0:	ldr	x27, [sp, #80]
  405ec4:	ldp	x29, x30, [sp], #112
  405ec8:	ret
  405ecc:	mov	w27, #0x0                   	// #0
  405ed0:	b	405e78 <ferror@plt+0x37a8>
  405ed4:	nop
  405ed8:	cmp	w2, #0x0
  405edc:	b.le	405f68 <ferror@plt+0x3898>
  405ee0:	stp	x29, x30, [sp, #-48]!
  405ee4:	sub	w2, w2, #0x1
  405ee8:	mov	x29, sp
  405eec:	str	x21, [sp, #32]
  405ef0:	add	x21, x1, #0x1
  405ef4:	add	x21, x21, x2
  405ef8:	stp	x19, x20, [sp, #16]
  405efc:	mov	x19, x1
  405f00:	add	x20, x0, #0x1
  405f04:	b	405f34 <ferror@plt+0x3864>
  405f08:	ubfiz	w0, w0, #4, #4
  405f0c:	strb	w0, [x19]
  405f10:	add	x20, x20, #0x2
  405f14:	ldurb	w0, [x20, #-2]
  405f18:	bl	404358 <ferror@plt+0x1c88>
  405f1c:	tbnz	w0, #31, 405f40 <ferror@plt+0x3870>
  405f20:	ldrb	w1, [x19]
  405f24:	orr	w0, w0, w1
  405f28:	strb	w0, [x19], #1
  405f2c:	cmp	x19, x21
  405f30:	b.eq	405f54 <ferror@plt+0x3884>  // b.none
  405f34:	ldurb	w0, [x20, #-1]
  405f38:	bl	404358 <ferror@plt+0x1c88>
  405f3c:	tbz	w0, #31, 405f08 <ferror@plt+0x3838>
  405f40:	mov	w0, #0xffffffff            	// #-1
  405f44:	ldp	x19, x20, [sp, #16]
  405f48:	ldr	x21, [sp, #32]
  405f4c:	ldp	x29, x30, [sp], #48
  405f50:	ret
  405f54:	mov	w0, #0x0                   	// #0
  405f58:	ldp	x19, x20, [sp, #16]
  405f5c:	ldr	x21, [sp, #32]
  405f60:	ldp	x29, x30, [sp], #48
  405f64:	ret
  405f68:	mov	w0, #0x0                   	// #0
  405f6c:	ret
  405f70:	stp	x29, x30, [sp, #-96]!
  405f74:	rev16	w3, w0
  405f78:	and	w3, w3, #0xffff
  405f7c:	mov	x29, sp
  405f80:	stp	x19, x20, [sp, #16]
  405f84:	add	x20, sp, #0x58
  405f88:	mov	x19, #0x0                   	// #0
  405f8c:	stp	x21, x22, [sp, #32]
  405f90:	mov	x21, x1
  405f94:	mov	x22, x2
  405f98:	stp	x23, x24, [sp, #48]
  405f9c:	adrp	x24, 40c000 <ferror@plt+0x9930>
  405fa0:	add	x23, x20, #0x6
  405fa4:	add	x24, x24, #0x980
  405fa8:	str	x25, [sp, #64]
  405fac:	adrp	x25, 40c000 <ferror@plt+0x9930>
  405fb0:	add	x25, x25, #0x978
  405fb4:	str	x0, [sp, #88]
  405fb8:	mov	x4, x25
  405fbc:	mov	x2, x24
  405fc0:	sub	x1, x22, x19
  405fc4:	add	x0, x21, x19
  405fc8:	bl	402190 <snprintf@plt>
  405fcc:	tbnz	w0, #31, 40600c <ferror@plt+0x393c>
  405fd0:	ldrh	w3, [x20, #2]!
  405fd4:	add	x19, x19, w0, sxtw
  405fd8:	rev16	w3, w3
  405fdc:	cmp	x23, x20
  405fe0:	and	w3, w3, #0xffff
  405fe4:	b.ne	405fb8 <ferror@plt+0x38e8>  // b.any
  405fe8:	sub	x1, x22, x19
  405fec:	add	x0, x21, x19
  405ff0:	mov	x2, x24
  405ff4:	adrp	x4, 40c000 <ferror@plt+0x9930>
  405ff8:	add	x4, x4, #0x700
  405ffc:	bl	402190 <snprintf@plt>
  406000:	cmp	w0, #0x0
  406004:	add	x19, x19, w0, sxtw
  406008:	csel	w0, w0, w19, lt  // lt = tstop
  40600c:	ldp	x19, x20, [sp, #16]
  406010:	ldp	x21, x22, [sp, #32]
  406014:	ldp	x23, x24, [sp, #48]
  406018:	ldr	x25, [sp, #64]
  40601c:	ldp	x29, x30, [sp], #96
  406020:	ret
  406024:	nop
  406028:	cbz	x1, 4060d4 <ferror@plt+0x3a04>
  40602c:	stp	x29, x30, [sp, #-64]!
  406030:	mov	x29, sp
  406034:	stp	x19, x20, [sp, #16]
  406038:	mov	x20, x0
  40603c:	stp	x21, x22, [sp, #32]
  406040:	mov	x21, x1
  406044:	mov	x22, x2
  406048:	add	x21, x20, x21
  40604c:	stp	x23, x24, [sp, #48]
  406050:	adrp	x24, 40c000 <ferror@plt+0x9930>
  406054:	bl	4023f0 <__ctype_b_loc@plt>
  406058:	add	x24, x24, #0x988
  40605c:	mov	x23, x0
  406060:	b	40607c <ferror@plt+0x39ac>
  406064:	mov	w1, w19
  406068:	mov	x0, x24
  40606c:	add	x20, x20, #0x1
  406070:	bl	402600 <printf@plt>
  406074:	cmp	x21, x20
  406078:	b.eq	4060c0 <ferror@plt+0x39f0>  // b.none
  40607c:	ldrb	w19, [x20]
  406080:	mov	x0, x22
  406084:	ldr	x4, [x23]
  406088:	cmp	w19, #0x5c
  40608c:	ubfiz	x3, x19, #1, #8
  406090:	mov	w1, w19
  406094:	ldrh	w3, [x4, x3]
  406098:	and	w3, w3, #0x4000
  40609c:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  4060a0:	b.eq	406064 <ferror@plt+0x3994>  // b.none
  4060a4:	bl	4024a0 <strchr@plt>
  4060a8:	cbnz	x0, 406064 <ferror@plt+0x3994>
  4060ac:	mov	w0, w19
  4060b0:	add	x20, x20, #0x1
  4060b4:	bl	402640 <putchar@plt>
  4060b8:	cmp	x21, x20
  4060bc:	b.ne	40607c <ferror@plt+0x39ac>  // b.any
  4060c0:	ldp	x19, x20, [sp, #16]
  4060c4:	ldp	x21, x22, [sp, #32]
  4060c8:	ldp	x23, x24, [sp, #48]
  4060cc:	ldp	x29, x30, [sp], #64
  4060d0:	ret
  4060d4:	ret
  4060d8:	stp	x29, x30, [sp, #-96]!
  4060dc:	mov	x1, #0x0                   	// #0
  4060e0:	mov	x29, sp
  4060e4:	stp	x19, x20, [sp, #16]
  4060e8:	add	x19, sp, #0x28
  4060ec:	mov	x20, x0
  4060f0:	mov	x0, x19
  4060f4:	bl	4022b0 <gettimeofday@plt>
  4060f8:	mov	x0, x19
  4060fc:	bl	4021b0 <localtime@plt>
  406100:	adrp	x1, 420000 <ferror@plt+0x1d930>
  406104:	ldr	x1, [x1, #4032]
  406108:	ldr	w1, [x1]
  40610c:	cbz	w1, 406154 <ferror@plt+0x3a84>
  406110:	add	x19, sp, #0x38
  406114:	mov	x3, x0
  406118:	mov	x1, #0x28                  	// #40
  40611c:	mov	x0, x19
  406120:	adrp	x2, 40c000 <ferror@plt+0x9930>
  406124:	add	x2, x2, #0x990
  406128:	bl	402160 <strftime@plt>
  40612c:	ldr	x3, [sp, #48]
  406130:	mov	x2, x19
  406134:	mov	x0, x20
  406138:	adrp	x1, 40c000 <ferror@plt+0x9930>
  40613c:	add	x1, x1, #0x9a8
  406140:	bl	402690 <fprintf@plt>
  406144:	mov	w0, #0x0                   	// #0
  406148:	ldp	x19, x20, [sp, #16]
  40614c:	ldp	x29, x30, [sp], #96
  406150:	ret
  406154:	bl	402570 <asctime@plt>
  406158:	mov	x19, x0
  40615c:	bl	402080 <strlen@plt>
  406160:	mov	x2, x19
  406164:	add	x19, x19, x0
  406168:	adrp	x1, 40c000 <ferror@plt+0x9930>
  40616c:	mov	x0, x20
  406170:	add	x1, x1, #0x9b8
  406174:	sturb	wzr, [x19, #-1]
  406178:	ldr	x3, [sp, #48]
  40617c:	bl	402690 <fprintf@plt>
  406180:	mov	w0, #0x0                   	// #0
  406184:	ldp	x19, x20, [sp, #16]
  406188:	ldp	x29, x30, [sp], #96
  40618c:	ret
  406190:	stp	x29, x30, [sp, #-112]!
  406194:	mov	x29, sp
  406198:	stp	x19, x20, [sp, #16]
  40619c:	mov	x20, x0
  4061a0:	mov	x19, x1
  4061a4:	ldr	x0, [x2, #40]
  4061a8:	stp	x21, x22, [sp, #32]
  4061ac:	mov	w21, #0x0                   	// #0
  4061b0:	cbz	x0, 4061f0 <ferror@plt+0x3b20>
  4061b4:	ldr	w21, [x0, #4]
  4061b8:	cbz	w21, 406220 <ferror@plt+0x3b50>
  4061bc:	ldr	x0, [x2, #296]
  4061c0:	cbz	x0, 406298 <ferror@plt+0x3bc8>
  4061c4:	bl	408740 <ferror@plt+0x6070>
  4061c8:	tst	w0, #0xff
  4061cc:	b.eq	40623c <ferror@plt+0x3b6c>  // b.none
  4061d0:	mov	w4, w21
  4061d4:	adrp	x2, 40c000 <ferror@plt+0x9930>
  4061d8:	mov	x3, #0x0                   	// #0
  4061dc:	add	x2, x2, #0x9d8
  4061e0:	mov	w1, #0x6                   	// #6
  4061e4:	mov	w0, #0x2                   	// #2
  4061e8:	mov	w21, #0x0                   	// #0
  4061ec:	bl	408878 <ferror@plt+0x61a8>
  4061f0:	mov	x4, x19
  4061f4:	mov	x3, x20
  4061f8:	mov	w1, #0x0                   	// #0
  4061fc:	mov	w0, #0x4                   	// #4
  406200:	adrp	x2, 40c000 <ferror@plt+0x9930>
  406204:	add	x2, x2, #0x9f0
  406208:	bl	408c40 <ferror@plt+0x6570>
  40620c:	mov	w0, w21
  406210:	ldp	x19, x20, [sp, #16]
  406214:	ldp	x21, x22, [sp, #32]
  406218:	ldp	x29, x30, [sp], #112
  40621c:	ret
  406220:	bl	408740 <ferror@plt+0x6070>
  406224:	tst	w0, #0xff
  406228:	b.ne	406274 <ferror@plt+0x3ba4>  // b.any
  40622c:	adrp	x22, 40c000 <ferror@plt+0x9930>
  406230:	mov	w21, #0x0                   	// #0
  406234:	add	x22, x22, #0x9d0
  406238:	b	406250 <ferror@plt+0x3b80>
  40623c:	mov	w0, w21
  406240:	bl	407678 <ferror@plt+0x4fa8>
  406244:	mov	x22, x0
  406248:	mov	w21, #0x0                   	// #0
  40624c:	cbz	x22, 4061f0 <ferror@plt+0x3b20>
  406250:	add	x0, sp, #0x30
  406254:	mov	x3, x19
  406258:	mov	x4, x22
  40625c:	mov	x19, x0
  406260:	adrp	x2, 40c000 <ferror@plt+0x9930>
  406264:	mov	x1, #0x40                  	// #64
  406268:	add	x2, x2, #0x9e8
  40626c:	bl	402190 <snprintf@plt>
  406270:	b	4061f0 <ferror@plt+0x3b20>
  406274:	adrp	x2, 40c000 <ferror@plt+0x9930>
  406278:	mov	x4, #0x0                   	// #0
  40627c:	add	x2, x2, #0x890
  406280:	mov	x3, #0x0                   	// #0
  406284:	mov	w1, #0x6                   	// #6
  406288:	mov	w0, #0x2                   	// #2
  40628c:	mov	w21, #0x0                   	// #0
  406290:	bl	408f00 <ferror@plt+0x6830>
  406294:	b	4061f0 <ferror@plt+0x3b20>
  406298:	mov	w0, w21
  40629c:	bl	4076b8 <ferror@plt+0x4fe8>
  4062a0:	mov	x22, x0
  4062a4:	bl	408740 <ferror@plt+0x6070>
  4062a8:	tst	w0, #0xff
  4062ac:	b.ne	4062c4 <ferror@plt+0x3bf4>  // b.any
  4062b0:	mov	w0, w21
  4062b4:	bl	4077f8 <ferror@plt+0x5128>
  4062b8:	mvn	w21, w0
  4062bc:	and	w21, w21, #0x1
  4062c0:	b	40624c <ferror@plt+0x3b7c>
  4062c4:	mov	x4, x22
  4062c8:	adrp	x2, 40c000 <ferror@plt+0x9930>
  4062cc:	add	x2, x2, #0x890
  4062d0:	mov	x3, #0x0                   	// #0
  4062d4:	mov	w1, #0x6                   	// #6
  4062d8:	mov	w0, #0x2                   	// #2
  4062dc:	bl	408c40 <ferror@plt+0x6570>
  4062e0:	mov	w0, w21
  4062e4:	bl	4077f8 <ferror@plt+0x5128>
  4062e8:	mvn	w21, w0
  4062ec:	and	w21, w21, #0x1
  4062f0:	b	4061f0 <ferror@plt+0x3b20>
  4062f4:	nop
  4062f8:	stp	x29, x30, [sp, #-128]!
  4062fc:	mov	x3, x2
  406300:	mov	x29, sp
  406304:	stp	x19, x20, [sp, #16]
  406308:	mov	x20, x0
  40630c:	stp	x21, x22, [sp, #32]
  406310:	stp	x23, x24, [sp, #48]
  406314:	mov	x23, x2
  406318:	mov	w2, #0xa                   	// #10
  40631c:	str	x1, [sp, #96]
  406320:	bl	402650 <__getdelim@plt>
  406324:	mov	x21, x0
  406328:	tbnz	x0, #63, 406464 <ferror@plt+0x3d94>
  40632c:	adrp	x22, 420000 <ferror@plt+0x1d930>
  406330:	stp	x25, x26, [sp, #64]
  406334:	mov	w1, #0x23                  	// #35
  406338:	ldr	x3, [x22, #4000]
  40633c:	stp	x27, x28, [sp, #80]
  406340:	ldr	x19, [x20]
  406344:	ldr	w2, [x3]
  406348:	mov	x0, x19
  40634c:	add	w2, w2, #0x1
  406350:	str	w2, [x3]
  406354:	bl	4024a0 <strchr@plt>
  406358:	cbz	x0, 406364 <ferror@plt+0x3c94>
  40635c:	strb	wzr, [x0]
  406360:	ldr	x19, [x20]
  406364:	adrp	x25, 40c000 <ferror@plt+0x9930>
  406368:	ldr	x22, [x22, #4000]
  40636c:	add	x25, x25, #0xa28
  406370:	add	x27, sp, #0x78
  406374:	add	x26, sp, #0x70
  406378:	b	4063d4 <ferror@plt+0x3d04>
  40637c:	strb	wzr, [x0]
  406380:	ldr	x24, [x20]
  406384:	mov	x0, x24
  406388:	bl	402080 <strlen@plt>
  40638c:	mov	x28, x0
  406390:	ldr	x0, [sp, #112]
  406394:	bl	402080 <strlen@plt>
  406398:	add	x1, x0, x28
  40639c:	mov	x0, x24
  4063a0:	ldr	x2, [sp, #96]
  4063a4:	add	x1, x1, #0x1
  4063a8:	str	x1, [x2]
  4063ac:	bl	402310 <realloc@plt>
  4063b0:	str	x0, [x20]
  4063b4:	cbz	x0, 4064c0 <ferror@plt+0x3df0>
  4063b8:	ldr	x1, [sp, #112]
  4063bc:	sub	x19, x19, #0x2
  4063c0:	add	x21, x21, x19
  4063c4:	bl	402260 <strcat@plt>
  4063c8:	ldr	x0, [sp, #112]
  4063cc:	bl	402440 <free@plt>
  4063d0:	ldr	x19, [x20]
  4063d4:	mov	x1, x25
  4063d8:	mov	x0, x19
  4063dc:	bl	4025b0 <strstr@plt>
  4063e0:	mov	x3, x23
  4063e4:	mov	x28, x0
  4063e8:	mov	x1, x27
  4063ec:	mov	x0, x26
  4063f0:	mov	w2, #0xa                   	// #10
  4063f4:	cbz	x28, 40645c <ferror@plt+0x3d8c>
  4063f8:	stp	xzr, xzr, [sp, #112]
  4063fc:	bl	402650 <__getdelim@plt>
  406400:	mov	w1, #0x23                  	// #35
  406404:	mov	x19, x0
  406408:	tbnz	x0, #63, 40647c <ferror@plt+0x3dac>
  40640c:	ldr	w0, [x22]
  406410:	add	w0, w0, #0x1
  406414:	str	w0, [x22]
  406418:	strb	wzr, [x28]
  40641c:	ldr	x28, [sp, #112]
  406420:	mov	x0, x28
  406424:	bl	4024a0 <strchr@plt>
  406428:	cbnz	x0, 40637c <ferror@plt+0x3cac>
  40642c:	ldr	x3, [x20]
  406430:	str	x3, [sp, #104]
  406434:	mov	x0, x3
  406438:	bl	402080 <strlen@plt>
  40643c:	mov	x1, x0
  406440:	mov	x0, x28
  406444:	mov	x28, x1
  406448:	bl	402080 <strlen@plt>
  40644c:	add	x1, x28, x0
  406450:	ldr	x3, [sp, #104]
  406454:	mov	x0, x3
  406458:	b	4063a0 <ferror@plt+0x3cd0>
  40645c:	ldp	x25, x26, [sp, #64]
  406460:	ldp	x27, x28, [sp, #80]
  406464:	mov	x0, x21
  406468:	ldp	x19, x20, [sp, #16]
  40646c:	ldp	x21, x22, [sp, #32]
  406470:	ldp	x23, x24, [sp, #48]
  406474:	ldp	x29, x30, [sp], #128
  406478:	ret
  40647c:	adrp	x3, 420000 <ferror@plt+0x1d930>
  406480:	mov	x21, x0
  406484:	mov	x2, #0x1a                  	// #26
  406488:	mov	x1, #0x1                   	// #1
  40648c:	ldr	x3, [x3, #3992]
  406490:	adrp	x0, 40c000 <ferror@plt+0x9930>
  406494:	add	x0, x0, #0x9f8
  406498:	ldr	x3, [x3]
  40649c:	bl	4024c0 <fwrite@plt>
  4064a0:	mov	x0, x21
  4064a4:	ldp	x19, x20, [sp, #16]
  4064a8:	ldp	x21, x22, [sp, #32]
  4064ac:	ldp	x23, x24, [sp, #48]
  4064b0:	ldp	x25, x26, [sp, #64]
  4064b4:	ldp	x27, x28, [sp, #80]
  4064b8:	ldp	x29, x30, [sp], #128
  4064bc:	ret
  4064c0:	adrp	x3, 420000 <ferror@plt+0x1d930>
  4064c4:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4064c8:	mov	x2, #0xe                   	// #14
  4064cc:	add	x0, x0, #0xa18
  4064d0:	ldr	x3, [x3, #3992]
  4064d4:	mov	x1, #0x1                   	// #1
  4064d8:	mov	x21, #0xffffffffffffffff    	// #-1
  4064dc:	ldr	x3, [x3]
  4064e0:	bl	4024c0 <fwrite@plt>
  4064e4:	ldr	x0, [sp, #96]
  4064e8:	ldp	x25, x26, [sp, #64]
  4064ec:	ldp	x27, x28, [sp, #80]
  4064f0:	str	xzr, [x0]
  4064f4:	b	406464 <ferror@plt+0x3d94>
  4064f8:	stp	x29, x30, [sp, #-80]!
  4064fc:	mov	x29, sp
  406500:	stp	x19, x20, [sp, #16]
  406504:	mov	x19, x0
  406508:	stp	x23, x24, [sp, #48]
  40650c:	mov	x23, x1
  406510:	stp	x25, x26, [sp, #64]
  406514:	ldrb	w0, [x0]
  406518:	cbz	w0, 4065dc <ferror@plt+0x3f0c>
  40651c:	stp	x21, x22, [sp, #32]
  406520:	adrp	x22, 40c000 <ferror@plt+0x9930>
  406524:	add	x22, x22, #0xaf0
  406528:	sub	w24, w2, #0x1
  40652c:	add	x22, x22, #0x70
  406530:	mov	x20, #0x0                   	// #0
  406534:	mov	w25, #0x22                  	// #34
  406538:	b	406560 <ferror@plt+0x3e90>
  40653c:	add	x0, x21, #0x1
  406540:	str	x0, [x23, x20, lsl #3]
  406544:	bl	4024a0 <strchr@plt>
  406548:	cbz	x0, 40660c <ferror@plt+0x3f3c>
  40654c:	mov	x19, x0
  406550:	add	x20, x20, #0x1
  406554:	strb	wzr, [x19], #1
  406558:	ldrb	w0, [x0, #1]
  40655c:	cbz	w0, 4065b8 <ferror@plt+0x3ee8>
  406560:	mov	x1, x22
  406564:	mov	x0, x19
  406568:	bl	402490 <strspn@plt>
  40656c:	ldrb	w1, [x19, x0]
  406570:	add	x21, x19, x0
  406574:	mov	w26, w20
  406578:	cbz	w1, 4065b8 <ferror@plt+0x3ee8>
  40657c:	cmp	w24, w20
  406580:	b.le	4065e4 <ferror@plt+0x3f14>
  406584:	cmp	w1, #0x27
  406588:	add	w26, w20, #0x1
  40658c:	ccmp	w1, w25, #0x4, ne  // ne = any
  406590:	b.eq	40653c <ferror@plt+0x3e6c>  // b.none
  406594:	str	x21, [x23, x20, lsl #3]
  406598:	mov	x1, x22
  40659c:	mov	x0, x21
  4065a0:	bl	4025e0 <strcspn@plt>
  4065a4:	mov	x1, x0
  4065a8:	add	x0, x21, x0
  4065ac:	ldrb	w1, [x21, x1]
  4065b0:	cbnz	w1, 40654c <ferror@plt+0x3e7c>
  4065b4:	nop
  4065b8:	ldp	x21, x22, [sp, #32]
  4065bc:	add	x23, x23, w26, sxtw #3
  4065c0:	mov	w0, w26
  4065c4:	ldp	x19, x20, [sp, #16]
  4065c8:	ldp	x25, x26, [sp, #64]
  4065cc:	str	xzr, [x23]
  4065d0:	ldp	x23, x24, [sp, #48]
  4065d4:	ldp	x29, x30, [sp], #80
  4065d8:	ret
  4065dc:	mov	w26, #0x0                   	// #0
  4065e0:	b	4065c0 <ferror@plt+0x3ef0>
  4065e4:	adrp	x3, 420000 <ferror@plt+0x1d930>
  4065e8:	mov	x2, #0x1e                  	// #30
  4065ec:	mov	x1, #0x1                   	// #1
  4065f0:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4065f4:	ldr	x3, [x3, #3992]
  4065f8:	add	x0, x0, #0xa30
  4065fc:	ldr	x3, [x3]
  406600:	bl	4024c0 <fwrite@plt>
  406604:	mov	w0, #0x1                   	// #1
  406608:	bl	402090 <exit@plt>
  40660c:	adrp	x3, 420000 <ferror@plt+0x1d930>
  406610:	mov	x2, #0x1b                  	// #27
  406614:	mov	x1, #0x1                   	// #1
  406618:	adrp	x0, 40c000 <ferror@plt+0x9930>
  40661c:	ldr	x3, [x3, #3992]
  406620:	add	x0, x0, #0xa50
  406624:	ldr	x3, [x3]
  406628:	bl	4024c0 <fwrite@plt>
  40662c:	mov	w0, #0x1                   	// #1
  406630:	bl	402090 <exit@plt>
  406634:	nop
  406638:	stp	x29, x30, [sp, #-64]!
  40663c:	mov	x29, sp
  406640:	ldr	w2, [x1, #16]
  406644:	stp	x19, x20, [sp, #16]
  406648:	mov	x20, x0
  40664c:	add	x0, sp, #0x38
  406650:	str	x21, [sp, #32]
  406654:	ldr	w21, [x1, #20]
  406658:	str	x2, [sp, #56]
  40665c:	bl	4021b0 <localtime@plt>
  406660:	bl	402570 <asctime@plt>
  406664:	mov	x19, x0
  406668:	bl	402080 <strlen@plt>
  40666c:	add	x4, x19, x0
  406670:	mov	x3, x21
  406674:	mov	x2, x19
  406678:	mov	x0, x20
  40667c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  406680:	sturb	wzr, [x4, #-1]
  406684:	add	x1, x1, #0xa70
  406688:	bl	402690 <fprintf@plt>
  40668c:	ldp	x19, x20, [sp, #16]
  406690:	ldr	x21, [sp, #32]
  406694:	ldp	x29, x30, [sp], #64
  406698:	ret
  40669c:	nop
  4066a0:	stp	x29, x30, [sp, #-32]!
  4066a4:	mov	w2, w0
  4066a8:	mov	x0, x1
  4066ac:	mov	x29, sp
  4066b0:	str	x19, [sp, #16]
  4066b4:	mov	x19, x1
  4066b8:	adrp	x1, 40b000 <ferror@plt+0x8930>
  4066bc:	add	x1, x1, #0xf08
  4066c0:	bl	402130 <sprintf@plt>
  4066c4:	mov	x0, x19
  4066c8:	ldr	x19, [sp, #16]
  4066cc:	ldp	x29, x30, [sp], #32
  4066d0:	ret
  4066d4:	nop
  4066d8:	stp	x29, x30, [sp, #-64]!
  4066dc:	mov	x29, sp
  4066e0:	stp	x19, x20, [sp, #16]
  4066e4:	mov	x20, x1
  4066e8:	stp	x21, x22, [sp, #32]
  4066ec:	mov	x21, x0
  4066f0:	mov	x0, x1
  4066f4:	bl	402080 <strlen@plt>
  4066f8:	cmp	x0, #0x17
  4066fc:	b.ne	4067bc <ferror@plt+0x40ec>  // b.any
  406700:	ldrb	w0, [x20, #2]
  406704:	add	x19, x20, #0x2
  406708:	cmp	w0, #0x3a
  40670c:	b.ne	4067bc <ferror@plt+0x40ec>  // b.any
  406710:	ldrb	w0, [x20, #5]
  406714:	cmp	w0, #0x3a
  406718:	b.ne	4067bc <ferror@plt+0x40ec>  // b.any
  40671c:	ldrb	w0, [x20, #8]
  406720:	cmp	w0, #0x3a
  406724:	b.ne	4067bc <ferror@plt+0x40ec>  // b.any
  406728:	ldrb	w0, [x20, #11]
  40672c:	cmp	w0, #0x3a
  406730:	b.ne	4067bc <ferror@plt+0x40ec>  // b.any
  406734:	ldrb	w0, [x20, #14]
  406738:	cmp	w0, #0x3a
  40673c:	b.ne	4067bc <ferror@plt+0x40ec>  // b.any
  406740:	ldrb	w0, [x20, #17]
  406744:	cmp	w0, #0x3a
  406748:	b.ne	4067bc <ferror@plt+0x40ec>  // b.any
  40674c:	ldrb	w0, [x20, #20]
  406750:	cmp	w0, #0x3a
  406754:	b.ne	4067bc <ferror@plt+0x40ec>  // b.any
  406758:	add	x22, sp, #0x38
  40675c:	mov	w20, #0x38                  	// #56
  406760:	str	xzr, [x21]
  406764:	nop
  406768:	mov	w2, #0x10                  	// #16
  40676c:	mov	x1, x22
  406770:	sub	x0, x19, #0x2
  406774:	bl	402070 <strtoul@plt>
  406778:	ldr	x2, [sp, #56]
  40677c:	cmp	x0, #0xff
  406780:	lsl	x0, x0, x20
  406784:	sub	w20, w20, #0x8
  406788:	ccmp	x2, x19, #0x0, ls  // ls = plast
  40678c:	b.ne	4067bc <ferror@plt+0x40ec>  // b.any
  406790:	ldr	x2, [x21]
  406794:	add	x19, x19, #0x3
  406798:	cmn	w20, #0x8
  40679c:	orr	x0, x2, x0
  4067a0:	str	x0, [x21]
  4067a4:	b.ne	406768 <ferror@plt+0x4098>  // b.any
  4067a8:	mov	w0, #0x0                   	// #0
  4067ac:	ldp	x19, x20, [sp, #16]
  4067b0:	ldp	x21, x22, [sp, #32]
  4067b4:	ldp	x29, x30, [sp], #64
  4067b8:	ret
  4067bc:	mov	w0, #0xffffffff            	// #-1
  4067c0:	ldp	x19, x20, [sp, #16]
  4067c4:	ldp	x21, x22, [sp, #32]
  4067c8:	ldp	x29, x30, [sp], #64
  4067cc:	ret
  4067d0:	cmp	w0, #0x5
  4067d4:	mov	w0, w1
  4067d8:	b.ne	4067f0 <ferror@plt+0x4120>  // b.any
  4067dc:	cmp	w1, #0x80
  4067e0:	b.eq	4067f4 <ferror@plt+0x4124>  // b.none
  4067e4:	cmp	w1, #0x81
  4067e8:	mov	w1, #0xa                   	// #10
  4067ec:	csel	w0, w0, w1, ne  // ne = any
  4067f0:	ret
  4067f4:	mov	w0, #0x2                   	// #2
  4067f8:	ret
  4067fc:	nop
  406800:	sub	sp, sp, #0x990
  406804:	stp	x29, x30, [sp]
  406808:	mov	x29, sp
  40680c:	stp	x21, x22, [sp, #32]
  406810:	ldr	x21, [x1, #184]
  406814:	stp	x19, x20, [sp, #16]
  406818:	mov	x19, x0
  40681c:	str	x23, [sp, #48]
  406820:	cbz	x21, 4068e4 <ferror@plt+0x4214>
  406824:	mov	x22, #0xc0                  	// #192
  406828:	mov	x20, x0
  40682c:	mov	w23, w22
  406830:	ldrh	w0, [x21]
  406834:	sub	w0, w0, #0x4
  406838:	cmp	w23, w0
  40683c:	b.gt	4068c8 <ferror@plt+0x41f8>
  406840:	mov	x2, x22
  406844:	add	x1, x21, #0x4
  406848:	mov	x0, x20
  40684c:	bl	402050 <memcpy@plt>
  406850:	cmp	x20, x19
  406854:	b.eq	4068ac <ferror@plt+0x41dc>  // b.none
  406858:	ldp	q5, q4, [x20]
  40685c:	ldp	q3, q2, [x20, #32]
  406860:	uxtl	v16.2d, v5.2s
  406864:	uxtl	v7.2d, v4.2s
  406868:	uxtl2	v5.2d, v5.4s
  40686c:	uxtl2	v4.2d, v4.4s
  406870:	uxtl	v6.2d, v3.2s
  406874:	uxtl2	v3.2d, v3.4s
  406878:	ldp	q1, q0, [x20, #64]
  40687c:	stp	q16, q5, [x19]
  406880:	uxtl	v5.2d, v2.2s
  406884:	stp	q7, q4, [x19, #32]
  406888:	uxtl2	v2.2d, v2.4s
  40688c:	stp	q6, q3, [x19, #64]
  406890:	uxtl	v4.2d, v1.2s
  406894:	uxtl	v3.2d, v0.2s
  406898:	uxtl2	v1.2d, v1.4s
  40689c:	stp	q5, q2, [x19, #96]
  4068a0:	uxtl2	v0.2d, v0.4s
  4068a4:	stp	q4, q1, [x19, #128]
  4068a8:	stp	q3, q0, [x19, #160]
  4068ac:	mov	w0, w23
  4068b0:	ldp	x29, x30, [sp]
  4068b4:	ldp	x19, x20, [sp, #16]
  4068b8:	ldp	x21, x22, [sp, #32]
  4068bc:	ldr	x23, [sp, #48]
  4068c0:	add	sp, sp, #0x990
  4068c4:	ret
  4068c8:	sub	w2, w23, w0
  4068cc:	sxtw	x22, w0
  4068d0:	add	x0, x20, x22
  4068d4:	mov	w1, #0x0                   	// #0
  4068d8:	sxtw	x2, w2
  4068dc:	bl	402290 <memset@plt>
  4068e0:	b	406840 <ferror@plt+0x4170>
  4068e4:	ldr	x21, [x1, #56]
  4068e8:	cbz	x21, 4068fc <ferror@plt+0x422c>
  4068ec:	mov	x22, #0x60                  	// #96
  4068f0:	add	x20, sp, #0x48
  4068f4:	mov	w23, w22
  4068f8:	b	406830 <ferror@plt+0x4160>
  4068fc:	ldr	x2, [x1, #96]
  406900:	cbz	x2, 406998 <ferror@plt+0x42c8>
  406904:	ldrh	w3, [x2], #4
  406908:	add	x0, sp, #0x48
  40690c:	mov	w1, #0x128                 	// #296
  406910:	sub	w3, w3, #0x4
  406914:	bl	40bbf0 <ferror@plt+0x9520>
  406918:	ldr	x0, [sp, #96]
  40691c:	cbz	x0, 406990 <ferror@plt+0x42c0>
  406920:	stp	xzr, xzr, [x19]
  406924:	stp	xzr, xzr, [x19, #16]
  406928:	stp	xzr, xzr, [x19, #32]
  40692c:	stp	xzr, xzr, [x19, #48]
  406930:	stp	xzr, xzr, [x19, #64]
  406934:	stp	xzr, xzr, [x19, #80]
  406938:	stp	xzr, xzr, [x19, #96]
  40693c:	stp	xzr, xzr, [x19, #112]
  406940:	stp	xzr, xzr, [x19, #128]
  406944:	stp	xzr, xzr, [x19, #144]
  406948:	stp	xzr, xzr, [x19, #160]
  40694c:	stp	xzr, xzr, [x19, #176]
  406950:	ldur	x1, [x0, #12]
  406954:	str	x1, [x19]
  406958:	ldur	x1, [x0, #20]
  40695c:	str	x1, [x19, #16]
  406960:	ldur	x1, [x0, #44]
  406964:	str	x1, [x19, #8]
  406968:	ldur	x1, [x0, #52]
  40696c:	str	x1, [x19, #24]
  406970:	ldur	x1, [x0, #108]
  406974:	str	x1, [x19, #32]
  406978:	ldur	x1, [x0, #116]
  40697c:	str	x1, [x19, #40]
  406980:	ldur	x1, [x0, #188]
  406984:	str	x1, [x19, #64]
  406988:	ldur	x0, [x0, #252]
  40698c:	str	x0, [x19, #104]
  406990:	mov	w23, #0xc0                  	// #192
  406994:	b	4068ac <ferror@plt+0x41dc>
  406998:	mov	w23, #0xffffffff            	// #-1
  40699c:	b	4068ac <ferror@plt+0x41dc>
  4069a0:	stp	x29, x30, [sp, #-48]!
  4069a4:	mov	x29, sp
  4069a8:	stp	x19, x20, [sp, #16]
  4069ac:	mov	x19, x2
  4069b0:	stp	x21, x22, [sp, #32]
  4069b4:	mov	x21, x1
  4069b8:	mov	x22, x0
  4069bc:	mov	x0, x1
  4069c0:	bl	402080 <strlen@plt>
  4069c4:	mov	x20, x0
  4069c8:	cbnz	x19, 4069e0 <ferror@plt+0x4310>
  4069cc:	mov	x0, x20
  4069d0:	ldp	x19, x20, [sp, #16]
  4069d4:	ldp	x21, x22, [sp, #32]
  4069d8:	ldp	x29, x30, [sp], #48
  4069dc:	ret
  4069e0:	sub	x19, x19, #0x1
  4069e4:	mov	x1, x21
  4069e8:	cmp	x19, x0
  4069ec:	mov	x0, x22
  4069f0:	csel	x19, x19, x20, ls  // ls = plast
  4069f4:	mov	x2, x19
  4069f8:	bl	402050 <memcpy@plt>
  4069fc:	strb	wzr, [x22, x19]
  406a00:	mov	x0, x20
  406a04:	ldp	x19, x20, [sp, #16]
  406a08:	ldp	x21, x22, [sp, #32]
  406a0c:	ldp	x29, x30, [sp], #48
  406a10:	ret
  406a14:	nop
  406a18:	stp	x29, x30, [sp, #-48]!
  406a1c:	mov	x29, sp
  406a20:	stp	x19, x20, [sp, #16]
  406a24:	mov	x20, x2
  406a28:	stp	x21, x22, [sp, #32]
  406a2c:	mov	x21, x1
  406a30:	mov	x22, x0
  406a34:	bl	402080 <strlen@plt>
  406a38:	mov	x19, x0
  406a3c:	cmp	x0, x20
  406a40:	b.cc	406a60 <ferror@plt+0x4390>  // b.lo, b.ul, b.last
  406a44:	mov	x0, x21
  406a48:	bl	402080 <strlen@plt>
  406a4c:	add	x0, x0, x19
  406a50:	ldp	x19, x20, [sp, #16]
  406a54:	ldp	x21, x22, [sp, #32]
  406a58:	ldp	x29, x30, [sp], #48
  406a5c:	ret
  406a60:	sub	x2, x20, x0
  406a64:	mov	x1, x21
  406a68:	add	x0, x22, x0
  406a6c:	bl	4069a0 <ferror@plt+0x42d0>
  406a70:	add	x0, x0, x19
  406a74:	ldp	x19, x20, [sp, #16]
  406a78:	ldp	x21, x22, [sp, #32]
  406a7c:	ldp	x29, x30, [sp], #48
  406a80:	ret
  406a84:	nop
  406a88:	stp	x29, x30, [sp, #-48]!
  406a8c:	mov	x29, sp
  406a90:	bl	402140 <getuid@plt>
  406a94:	cbnz	w0, 406aa0 <ferror@plt+0x43d0>
  406a98:	ldp	x29, x30, [sp], #48
  406a9c:	ret
  406aa0:	bl	4020f0 <geteuid@plt>
  406aa4:	cbz	w0, 406a98 <ferror@plt+0x43c8>
  406aa8:	str	x19, [sp, #16]
  406aac:	bl	402410 <cap_get_proc@plt>
  406ab0:	mov	x19, x0
  406ab4:	cbz	x0, 406b00 <ferror@plt+0x4430>
  406ab8:	add	x3, sp, #0x2c
  406abc:	mov	w2, #0x2                   	// #2
  406ac0:	mov	w1, #0xc                   	// #12
  406ac4:	bl	4022f0 <cap_get_flag@plt>
  406ac8:	cbnz	w0, 406b00 <ferror@plt+0x4430>
  406acc:	ldr	w0, [sp, #44]
  406ad0:	cbnz	w0, 406aec <ferror@plt+0x441c>
  406ad4:	mov	x0, x19
  406ad8:	bl	402530 <cap_clear@plt>
  406adc:	cbnz	w0, 406b00 <ferror@plt+0x4430>
  406ae0:	mov	x0, x19
  406ae4:	bl	402330 <cap_set_proc@plt>
  406ae8:	cbnz	w0, 406b00 <ferror@plt+0x4430>
  406aec:	mov	x0, x19
  406af0:	bl	402580 <cap_free@plt>
  406af4:	ldr	x19, [sp, #16]
  406af8:	ldp	x29, x30, [sp], #48
  406afc:	ret
  406b00:	mov	w0, #0x1                   	// #1
  406b04:	bl	402090 <exit@plt>
  406b08:	stp	x29, x30, [sp, #-64]!
  406b0c:	mov	x29, sp
  406b10:	stp	x19, x20, [sp, #16]
  406b14:	mov	x19, x1
  406b18:	str	x21, [sp, #32]
  406b1c:	mov	x21, x0
  406b20:	mov	x0, x1
  406b24:	add	x1, sp, #0x38
  406b28:	bl	4020e0 <strtod@plt>
  406b2c:	ldr	x20, [sp, #56]
  406b30:	cmp	x20, x19
  406b34:	b.eq	406c4c <ferror@plt+0x457c>  // b.none
  406b38:	str	d8, [sp, #40]
  406b3c:	fmov	d8, d0
  406b40:	ldrb	w0, [x20]
  406b44:	cbz	w0, 406c18 <ferror@plt+0x4548>
  406b48:	adrp	x1, 40d000 <ferror@plt+0xa930>
  406b4c:	mov	x0, x20
  406b50:	add	x1, x1, #0x48
  406b54:	bl	402300 <strcasecmp@plt>
  406b58:	cbz	w0, 406c08 <ferror@plt+0x4538>
  406b5c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  406b60:	mov	x0, x20
  406b64:	add	x1, x1, #0x658
  406b68:	bl	402300 <strcasecmp@plt>
  406b6c:	cbz	w0, 406c08 <ferror@plt+0x4538>
  406b70:	adrp	x1, 40c000 <ferror@plt+0x9930>
  406b74:	mov	x0, x20
  406b78:	add	x1, x1, #0x660
  406b7c:	bl	402300 <strcasecmp@plt>
  406b80:	cbz	w0, 406c08 <ferror@plt+0x4538>
  406b84:	adrp	x1, 40c000 <ferror@plt+0x9930>
  406b88:	mov	x0, x20
  406b8c:	add	x1, x1, #0x668
  406b90:	bl	402300 <strcasecmp@plt>
  406b94:	cbz	w0, 406c38 <ferror@plt+0x4568>
  406b98:	adrp	x1, 40c000 <ferror@plt+0x9930>
  406b9c:	mov	x0, x20
  406ba0:	add	x1, x1, #0x670
  406ba4:	bl	402300 <strcasecmp@plt>
  406ba8:	cbz	w0, 406c38 <ferror@plt+0x4568>
  406bac:	adrp	x1, 40c000 <ferror@plt+0x9930>
  406bb0:	mov	x0, x20
  406bb4:	add	x1, x1, #0x678
  406bb8:	bl	402300 <strcasecmp@plt>
  406bbc:	cbz	w0, 406c38 <ferror@plt+0x4568>
  406bc0:	adrp	x1, 40c000 <ferror@plt+0x9930>
  406bc4:	mov	x0, x20
  406bc8:	add	x1, x1, #0xa88
  406bcc:	bl	402300 <strcasecmp@plt>
  406bd0:	cbz	w0, 406c18 <ferror@plt+0x4548>
  406bd4:	adrp	x1, 40c000 <ferror@plt+0x9930>
  406bd8:	mov	x0, x20
  406bdc:	add	x1, x1, #0xa90
  406be0:	bl	402300 <strcasecmp@plt>
  406be4:	cbz	w0, 406c18 <ferror@plt+0x4548>
  406be8:	adrp	x1, 40c000 <ferror@plt+0x9930>
  406bec:	mov	x0, x20
  406bf0:	add	x1, x1, #0xa98
  406bf4:	bl	402300 <strcasecmp@plt>
  406bf8:	cbz	w0, 406c18 <ferror@plt+0x4548>
  406bfc:	mov	w0, #0xffffffff            	// #-1
  406c00:	ldr	d8, [sp, #40]
  406c04:	b	406c28 <ferror@plt+0x4558>
  406c08:	mov	x0, #0x848000000000        	// #145685290680320
  406c0c:	movk	x0, #0x412e, lsl #48
  406c10:	fmov	d0, x0
  406c14:	fmul	d8, d8, d0
  406c18:	fcvtzu	w1, d8
  406c1c:	mov	w0, #0x0                   	// #0
  406c20:	ldr	d8, [sp, #40]
  406c24:	str	w1, [x21]
  406c28:	ldp	x19, x20, [sp, #16]
  406c2c:	ldr	x21, [sp, #32]
  406c30:	ldp	x29, x30, [sp], #64
  406c34:	ret
  406c38:	mov	x0, #0x400000000000        	// #70368744177664
  406c3c:	movk	x0, #0x408f, lsl #48
  406c40:	fmov	d0, x0
  406c44:	fmul	d8, d8, d0
  406c48:	b	406c18 <ferror@plt+0x4548>
  406c4c:	mov	w0, #0xffffffff            	// #-1
  406c50:	b	406c28 <ferror@plt+0x4558>
  406c54:	nop
  406c58:	stp	x29, x30, [sp, #-32]!
  406c5c:	mov	w3, w0
  406c60:	mov	w0, #0x423f                	// #16959
  406c64:	mov	x29, sp
  406c68:	str	x19, [sp, #16]
  406c6c:	movk	w0, #0xf, lsl #16
  406c70:	ucvtf	d0, w3
  406c74:	cmp	w3, w0
  406c78:	mov	x19, x1
  406c7c:	b.hi	406ce0 <ferror@plt+0x4610>  // b.pmore
  406c80:	cmp	w3, #0x3e7
  406c84:	b.hi	406cac <ferror@plt+0x45dc>  // b.pmore
  406c88:	mov	x0, x19
  406c8c:	mov	x1, #0x3f                  	// #63
  406c90:	adrp	x2, 40c000 <ferror@plt+0x9930>
  406c94:	add	x2, x2, #0xab0
  406c98:	bl	402190 <snprintf@plt>
  406c9c:	mov	x0, x19
  406ca0:	ldr	x19, [sp, #16]
  406ca4:	ldp	x29, x30, [sp], #32
  406ca8:	ret
  406cac:	mov	x0, #0x400000000000        	// #70368744177664
  406cb0:	mov	x1, #0x3f                  	// #63
  406cb4:	movk	x0, #0x408f, lsl #48
  406cb8:	fmov	d1, x0
  406cbc:	adrp	x2, 40c000 <ferror@plt+0x9930>
  406cc0:	mov	x0, x19
  406cc4:	fdiv	d0, d0, d1
  406cc8:	add	x2, x2, #0xaa8
  406ccc:	bl	402190 <snprintf@plt>
  406cd0:	mov	x0, x19
  406cd4:	ldr	x19, [sp, #16]
  406cd8:	ldp	x29, x30, [sp], #32
  406cdc:	ret
  406ce0:	mov	x0, #0x848000000000        	// #145685290680320
  406ce4:	mov	x1, #0x3f                  	// #63
  406ce8:	movk	x0, #0x412e, lsl #48
  406cec:	fmov	d1, x0
  406cf0:	adrp	x2, 40c000 <ferror@plt+0x9930>
  406cf4:	mov	x0, x19
  406cf8:	fdiv	d0, d0, d1
  406cfc:	add	x2, x2, #0xaa0
  406d00:	bl	402190 <snprintf@plt>
  406d04:	mov	x0, x19
  406d08:	ldr	x19, [sp, #16]
  406d0c:	ldp	x29, x30, [sp], #32
  406d10:	ret
  406d14:	nop
  406d18:	stp	x29, x30, [sp, #-64]!
  406d1c:	mov	x29, sp
  406d20:	stp	x19, x20, [sp, #16]
  406d24:	mov	x19, x1
  406d28:	str	x21, [sp, #32]
  406d2c:	mov	x21, x0
  406d30:	mov	x0, x1
  406d34:	add	x1, sp, #0x38
  406d38:	bl	4020e0 <strtod@plt>
  406d3c:	ldr	x20, [sp, #56]
  406d40:	cmp	x20, x19
  406d44:	b.eq	406eac <ferror@plt+0x47dc>  // b.none
  406d48:	str	d8, [sp, #40]
  406d4c:	fmov	d8, d0
  406d50:	ldrb	w0, [x20]
  406d54:	cbz	w0, 406e64 <ferror@plt+0x4794>
  406d58:	adrp	x1, 40d000 <ferror@plt+0xa930>
  406d5c:	mov	x0, x20
  406d60:	add	x1, x1, #0x48
  406d64:	bl	402300 <strcasecmp@plt>
  406d68:	cbz	w0, 406e54 <ferror@plt+0x4784>
  406d6c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  406d70:	mov	x0, x20
  406d74:	add	x1, x1, #0x658
  406d78:	bl	402300 <strcasecmp@plt>
  406d7c:	cbz	w0, 406e54 <ferror@plt+0x4784>
  406d80:	adrp	x1, 40c000 <ferror@plt+0x9930>
  406d84:	mov	x0, x20
  406d88:	add	x1, x1, #0x660
  406d8c:	bl	402300 <strcasecmp@plt>
  406d90:	cbz	w0, 406e54 <ferror@plt+0x4784>
  406d94:	adrp	x1, 40c000 <ferror@plt+0x9930>
  406d98:	mov	x0, x20
  406d9c:	add	x1, x1, #0x668
  406da0:	bl	402300 <strcasecmp@plt>
  406da4:	cbz	w0, 406e84 <ferror@plt+0x47b4>
  406da8:	adrp	x1, 40c000 <ferror@plt+0x9930>
  406dac:	mov	x0, x20
  406db0:	add	x1, x1, #0x670
  406db4:	bl	402300 <strcasecmp@plt>
  406db8:	cbz	w0, 406e84 <ferror@plt+0x47b4>
  406dbc:	adrp	x1, 40c000 <ferror@plt+0x9930>
  406dc0:	mov	x0, x20
  406dc4:	add	x1, x1, #0x678
  406dc8:	bl	402300 <strcasecmp@plt>
  406dcc:	cbz	w0, 406e84 <ferror@plt+0x47b4>
  406dd0:	adrp	x1, 40c000 <ferror@plt+0x9930>
  406dd4:	mov	x0, x20
  406dd8:	add	x1, x1, #0xa88
  406ddc:	bl	402300 <strcasecmp@plt>
  406de0:	cbz	w0, 406e98 <ferror@plt+0x47c8>
  406de4:	adrp	x1, 40c000 <ferror@plt+0x9930>
  406de8:	mov	x0, x20
  406dec:	add	x1, x1, #0xa90
  406df0:	bl	402300 <strcasecmp@plt>
  406df4:	cbz	w0, 406e98 <ferror@plt+0x47c8>
  406df8:	adrp	x1, 40c000 <ferror@plt+0x9930>
  406dfc:	mov	x0, x20
  406e00:	add	x1, x1, #0xa98
  406e04:	bl	402300 <strcasecmp@plt>
  406e08:	cbz	w0, 406e98 <ferror@plt+0x47c8>
  406e0c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  406e10:	mov	x0, x20
  406e14:	add	x1, x1, #0xab8
  406e18:	bl	402300 <strcasecmp@plt>
  406e1c:	cbz	w0, 406e64 <ferror@plt+0x4794>
  406e20:	adrp	x1, 40c000 <ferror@plt+0x9930>
  406e24:	mov	x0, x20
  406e28:	add	x1, x1, #0xac0
  406e2c:	bl	402300 <strcasecmp@plt>
  406e30:	cbz	w0, 406e64 <ferror@plt+0x4794>
  406e34:	adrp	x1, 40c000 <ferror@plt+0x9930>
  406e38:	mov	x0, x20
  406e3c:	add	x1, x1, #0xac8
  406e40:	bl	402300 <strcasecmp@plt>
  406e44:	cbz	w0, 406e64 <ferror@plt+0x4794>
  406e48:	mov	w0, #0xffffffff            	// #-1
  406e4c:	ldr	d8, [sp, #40]
  406e50:	b	406e74 <ferror@plt+0x47a4>
  406e54:	mov	x0, #0xcd6500000000        	// #225833675390976
  406e58:	movk	x0, #0x41cd, lsl #48
  406e5c:	fmov	d0, x0
  406e60:	fmul	d8, d8, d0
  406e64:	fcvtzs	d8, d8
  406e68:	mov	w0, #0x0                   	// #0
  406e6c:	str	d8, [x21]
  406e70:	ldr	d8, [sp, #40]
  406e74:	ldp	x19, x20, [sp, #16]
  406e78:	ldr	x21, [sp, #32]
  406e7c:	ldp	x29, x30, [sp], #64
  406e80:	ret
  406e84:	mov	x0, #0x848000000000        	// #145685290680320
  406e88:	movk	x0, #0x412e, lsl #48
  406e8c:	fmov	d0, x0
  406e90:	fmul	d8, d8, d0
  406e94:	b	406e64 <ferror@plt+0x4794>
  406e98:	mov	x0, #0x400000000000        	// #70368744177664
  406e9c:	movk	x0, #0x408f, lsl #48
  406ea0:	fmov	d0, x0
  406ea4:	fmul	d8, d8, d0
  406ea8:	b	406e64 <ferror@plt+0x4794>
  406eac:	mov	w0, #0xffffffff            	// #-1
  406eb0:	b	406e74 <ferror@plt+0x47a4>
  406eb4:	nop
  406eb8:	stp	x29, x30, [sp, #-32]!
  406ebc:	mov	x3, x0
  406ec0:	mov	x0, #0xc9ff                	// #51711
  406ec4:	mov	x29, sp
  406ec8:	str	x19, [sp, #16]
  406ecc:	movk	x0, #0x3b9a, lsl #16
  406ed0:	scvtf	d0, x3
  406ed4:	cmp	x3, x0
  406ed8:	mov	x19, x1
  406edc:	b.gt	406f60 <ferror@plt+0x4890>
  406ee0:	mov	x0, #0x423f                	// #16959
  406ee4:	movk	x0, #0xf, lsl #16
  406ee8:	cmp	x3, x0
  406eec:	b.gt	406f2c <ferror@plt+0x485c>
  406ef0:	cmp	x3, #0x3e7
  406ef4:	b.le	406f94 <ferror@plt+0x48c4>
  406ef8:	mov	x0, #0x400000000000        	// #70368744177664
  406efc:	mov	x1, #0x3f                  	// #63
  406f00:	movk	x0, #0x408f, lsl #48
  406f04:	fmov	d1, x0
  406f08:	adrp	x2, 40c000 <ferror@plt+0x9930>
  406f0c:	mov	x0, x19
  406f10:	fdiv	d0, d0, d1
  406f14:	add	x2, x2, #0xae0
  406f18:	bl	402190 <snprintf@plt>
  406f1c:	mov	x0, x19
  406f20:	ldr	x19, [sp, #16]
  406f24:	ldp	x29, x30, [sp], #32
  406f28:	ret
  406f2c:	mov	x0, #0x848000000000        	// #145685290680320
  406f30:	mov	x1, #0x3f                  	// #63
  406f34:	movk	x0, #0x412e, lsl #48
  406f38:	fmov	d1, x0
  406f3c:	adrp	x2, 40c000 <ferror@plt+0x9930>
  406f40:	mov	x0, x19
  406f44:	fdiv	d0, d0, d1
  406f48:	add	x2, x2, #0xad8
  406f4c:	bl	402190 <snprintf@plt>
  406f50:	mov	x0, x19
  406f54:	ldr	x19, [sp, #16]
  406f58:	ldp	x29, x30, [sp], #32
  406f5c:	ret
  406f60:	mov	x0, #0xcd6500000000        	// #225833675390976
  406f64:	mov	x1, #0x3f                  	// #63
  406f68:	movk	x0, #0x41cd, lsl #48
  406f6c:	fmov	d1, x0
  406f70:	adrp	x2, 40c000 <ferror@plt+0x9930>
  406f74:	mov	x0, x19
  406f78:	fdiv	d0, d0, d1
  406f7c:	add	x2, x2, #0xad0
  406f80:	bl	402190 <snprintf@plt>
  406f84:	mov	x0, x19
  406f88:	ldr	x19, [sp, #16]
  406f8c:	ldp	x29, x30, [sp], #32
  406f90:	ret
  406f94:	mov	x0, x19
  406f98:	mov	x1, #0x3f                  	// #63
  406f9c:	adrp	x2, 40c000 <ferror@plt+0x9930>
  406fa0:	add	x2, x2, #0xae8
  406fa4:	bl	402190 <snprintf@plt>
  406fa8:	mov	x0, x19
  406fac:	ldr	x19, [sp, #16]
  406fb0:	ldp	x29, x30, [sp], #32
  406fb4:	ret
  406fb8:	ldrb	w1, [x0]
  406fbc:	mov	x2, x0
  406fc0:	mov	w0, #0x1505                	// #5381
  406fc4:	cbz	w1, 406fd8 <ferror@plt+0x4908>
  406fc8:	add	w3, w1, w0, lsl #5
  406fcc:	ldrb	w1, [x2, #1]!
  406fd0:	add	w0, w0, w3
  406fd4:	cbnz	w1, 406fc8 <ferror@plt+0x48f8>
  406fd8:	ret
  406fdc:	nop
  406fe0:	stp	x29, x30, [sp, #-64]!
  406fe4:	mov	x29, sp
  406fe8:	stp	x19, x20, [sp, #16]
  406fec:	mov	x20, x2
  406ff0:	stp	x21, x22, [sp, #32]
  406ff4:	mov	x21, x1
  406ff8:	mov	x22, x0
  406ffc:	mov	x0, x1
  407000:	stp	x23, x24, [sp, #48]
  407004:	bl	402080 <strlen@plt>
  407008:	mov	x23, x0
  40700c:	add	x0, x0, #0x41
  407010:	bl	402210 <malloc@plt>
  407014:	mov	x19, x0
  407018:	cbz	x0, 407098 <ferror@plt+0x49c8>
  40701c:	ldr	w24, [x22, #4]
  407020:	add	x2, x23, #0x1
  407024:	mov	x1, x21
  407028:	add	x0, x0, #0x40
  40702c:	str	w24, [x19, #36]
  407030:	bl	402050 <memcpy@plt>
  407034:	ldrh	w1, [x22, #2]
  407038:	add	x0, x19, #0x30
  40703c:	ldr	w2, [x22, #8]
  407040:	str	w2, [x19, #32]
  407044:	strh	w1, [x19, #40]
  407048:	cbz	x20, 4070b0 <ferror@plt+0x49e0>
  40704c:	ldr	x1, [x20, #56]
  407050:	add	x2, x20, #0x30
  407054:	stp	x2, x1, [x19, #48]
  407058:	str	x0, [x20, #56]
  40705c:	str	x0, [x1]
  407060:	mov	x0, x21
  407064:	bl	406fb8 <ferror@plt+0x48e8>
  407068:	adrp	x1, 421000 <ferror@plt+0x1e930>
  40706c:	and	x0, x0, #0x3ff
  407070:	add	x2, x1, #0xde0
  407074:	add	x3, x19, #0x10
  407078:	ldr	x2, [x2, x0, lsl #3]
  40707c:	str	x2, [x19, #16]
  407080:	cbz	x2, 407088 <ferror@plt+0x49b8>
  407084:	str	x3, [x2, #8]
  407088:	add	x1, x1, #0xde0
  40708c:	add	x2, x1, x0, lsl #3
  407090:	str	x2, [x19, #24]
  407094:	str	x3, [x1, x0, lsl #3]
  407098:	mov	x0, x19
  40709c:	ldp	x19, x20, [sp, #16]
  4070a0:	ldp	x21, x22, [sp, #32]
  4070a4:	ldp	x23, x24, [sp, #48]
  4070a8:	ldp	x29, x30, [sp], #64
  4070ac:	ret
  4070b0:	and	x24, x24, #0x3ff
  4070b4:	adrp	x1, 423000 <stdout@@GLIBC_2.17+0x1c78>
  4070b8:	add	x2, x1, #0xde0
  4070bc:	ldr	x2, [x2, x24, lsl #3]
  4070c0:	str	x2, [x19]
  4070c4:	cbz	x2, 4070cc <ferror@plt+0x49fc>
  4070c8:	str	x19, [x2, #8]
  4070cc:	dup	v0.2d, x0
  4070d0:	add	x1, x1, #0xde0
  4070d4:	add	x0, x1, x24, lsl #3
  4070d8:	str	x0, [x19, #8]
  4070dc:	str	x19, [x1, x24, lsl #3]
  4070e0:	str	q0, [x19, #48]
  4070e4:	b	407060 <ferror@plt+0x4990>
  4070e8:	sub	sp, sp, #0x220
  4070ec:	stp	x29, x30, [sp]
  4070f0:	mov	x29, sp
  4070f4:	ldrh	w2, [x0, #4]
  4070f8:	stp	x19, x20, [sp, #16]
  4070fc:	mov	x20, x0
  407100:	sub	w0, w2, #0x10
  407104:	and	w0, w0, #0xffff
  407108:	cmp	w0, #0x1
  40710c:	b.hi	407340 <ferror@plt+0x4c70>  // b.pmore
  407110:	ldr	w3, [x20]
  407114:	cmp	w3, #0x1f
  407118:	b.ls	40753c <ferror@plt+0x4e6c>  // b.plast
  40711c:	ldr	w0, [x20, #20]
  407120:	add	x4, x20, #0x10
  407124:	adrp	x1, 423000 <stdout@@GLIBC_2.17+0x1c78>
  407128:	add	x1, x1, #0xde0
  40712c:	str	x4, [sp, #104]
  407130:	and	x4, x0, #0x3ff
  407134:	ldr	x19, [x1, x4, lsl #3]
  407138:	cbnz	x19, 407148 <ferror@plt+0x4a78>
  40713c:	b	407354 <ferror@plt+0x4c84>
  407140:	ldr	x19, [x19]
  407144:	cbz	x19, 407354 <ferror@plt+0x4c84>
  407148:	ldr	w1, [x19, #36]
  40714c:	cmp	w0, w1
  407150:	b.ne	407140 <ferror@plt+0x4a70>  // b.any
  407154:	cmp	w2, #0x11
  407158:	b.eq	4073f0 <ferror@plt+0x4d20>  // b.none
  40715c:	sub	w3, w3, #0x20
  407160:	add	x2, x20, #0x20
  407164:	add	x0, sp, #0x70
  407168:	mov	w4, #0xffff8000            	// #-32768
  40716c:	mov	w1, #0x35                  	// #53
  407170:	stp	x21, x22, [sp, #32]
  407174:	stp	x23, x24, [sp, #48]
  407178:	stp	x25, x26, [sp, #64]
  40717c:	stp	x27, x28, [sp, #80]
  407180:	bl	40baf0 <ferror@plt+0x9420>
  407184:	ldr	x0, [sp, #136]
  407188:	cbz	x0, 4071f0 <ferror@plt+0x4b20>
  40718c:	ldr	w1, [x20, #24]
  407190:	add	x20, x0, #0x4
  407194:	str	w1, [x19, #32]
  407198:	add	x0, x19, #0x40
  40719c:	mov	x1, x20
  4071a0:	bl	4023e0 <strcmp@plt>
  4071a4:	cbz	w0, 4071f0 <ferror@plt+0x4b20>
  4071a8:	ldp	x0, x1, [x19, #16]
  4071ac:	str	x0, [x1]
  4071b0:	cbz	x0, 4071b8 <ferror@plt+0x4ae8>
  4071b4:	str	x1, [x0, #8]
  4071b8:	mov	x0, x20
  4071bc:	bl	406fb8 <ferror@plt+0x48e8>
  4071c0:	adrp	x1, 421000 <ferror@plt+0x1e930>
  4071c4:	and	x0, x0, #0x3ff
  4071c8:	add	x2, x1, #0xde0
  4071cc:	add	x3, x19, #0x10
  4071d0:	ldr	x2, [x2, x0, lsl #3]
  4071d4:	str	x2, [x19, #16]
  4071d8:	cbz	x2, 4071e0 <ferror@plt+0x4b10>
  4071dc:	str	x3, [x2, #8]
  4071e0:	add	x1, x1, #0xde0
  4071e4:	add	x2, x1, x0, lsl #3
  4071e8:	str	x3, [x1, x0, lsl #3]
  4071ec:	str	x2, [x19, #24]
  4071f0:	ldr	x22, [x19, #48]
  4071f4:	ldr	x23, [sp, #528]
  4071f8:	ldr	x26, [x22], #-48
  4071fc:	sub	x28, x26, #0x30
  407200:	cbz	x23, 4074e4 <ferror@plt+0x4e14>
  407204:	ldrh	w27, [x23], #4
  407208:	mov	x25, x22
  40720c:	sub	w27, w27, #0x4
  407210:	mov	x21, x23
  407214:	cmp	w27, #0x3
  407218:	mov	w24, w27
  40721c:	b.gt	407260 <ferror@plt+0x4b90>
  407220:	b	407544 <ferror@plt+0x4e74>
  407224:	cmp	w20, w24
  407228:	b.gt	407274 <ferror@plt+0x4ba4>
  40722c:	ldrh	w3, [x21, #2]
  407230:	cmp	w3, #0x35
  407234:	b.ne	407248 <ferror@plt+0x4b78>  // b.any
  407238:	bl	4023e0 <strcmp@plt>
  40723c:	cbnz	w0, 407274 <ferror@plt+0x4ba4>
  407240:	ldr	x2, [x25, #48]
  407244:	sub	x25, x2, #0x30
  407248:	add	w20, w20, #0x3
  40724c:	and	w20, w20, #0xfffffffc
  407250:	sub	w24, w24, w20
  407254:	cmp	w24, #0x3
  407258:	add	x21, x21, w20, uxtw
  40725c:	b.le	407274 <ferror@plt+0x4ba4>
  407260:	ldrh	w20, [x21]
  407264:	add	x1, x25, #0x40
  407268:	add	x0, x21, #0x4
  40726c:	cmp	w20, #0x3
  407270:	b.hi	407224 <ferror@plt+0x4b54>  // b.pmore
  407274:	cmp	x22, x19
  407278:	b.ne	4072ac <ferror@plt+0x4bdc>  // b.any
  40727c:	b	4072f8 <ferror@plt+0x4c28>
  407280:	ldr	x3, [x22, #56]
  407284:	str	x2, [x1, #8]
  407288:	str	x3, [x26, #8]
  40728c:	str	x26, [x3]
  407290:	bl	402440 <free@plt>
  407294:	ldr	x26, [x28, #48]
  407298:	cmp	x28, x19
  40729c:	sub	x0, x26, #0x30
  4072a0:	b.eq	4072dc <ferror@plt+0x4c0c>  // b.none
  4072a4:	mov	x22, x28
  4072a8:	mov	x28, x0
  4072ac:	ldp	x1, x2, [x22, #16]
  4072b0:	mov	x0, x22
  4072b4:	str	x1, [x2]
  4072b8:	cbnz	x1, 407280 <ferror@plt+0x4bb0>
  4072bc:	ldr	x1, [x22, #56]
  4072c0:	str	x1, [x26, #8]
  4072c4:	str	x26, [x1]
  4072c8:	bl	402440 <free@plt>
  4072cc:	ldr	x26, [x28, #48]
  4072d0:	cmp	x28, x19
  4072d4:	sub	x0, x26, #0x30
  4072d8:	b.ne	4072a4 <ferror@plt+0x4bd4>  // b.any
  4072dc:	ldr	x23, [sp, #528]
  4072e0:	cbz	x23, 407330 <ferror@plt+0x4c60>
  4072e4:	ldrh	w27, [x23], #4
  4072e8:	sub	w27, w27, #0x4
  4072ec:	cmp	w27, #0x3
  4072f0:	b.le	407330 <ferror@plt+0x4c60>
  4072f4:	nop
  4072f8:	ldrh	w1, [x23]
  4072fc:	add	w0, w1, #0x3
  407300:	cmp	w1, #0x3
  407304:	and	w0, w0, #0xfffffffc
  407308:	b.ls	407330 <ferror@plt+0x4c60>  // b.plast
  40730c:	cmp	w1, w27
  407310:	b.gt	407330 <ferror@plt+0x4c60>
  407314:	ldrh	w1, [x23, #2]
  407318:	cmp	w1, #0x35
  40731c:	b.eq	407454 <ferror@plt+0x4d84>  // b.none
  407320:	sub	w27, w27, w0
  407324:	add	x23, x23, w0, uxtw
  407328:	cmp	w27, #0x3
  40732c:	b.gt	4072f8 <ferror@plt+0x4c28>
  407330:	ldp	x21, x22, [sp, #32]
  407334:	ldp	x23, x24, [sp, #48]
  407338:	ldp	x25, x26, [sp, #64]
  40733c:	ldp	x27, x28, [sp, #80]
  407340:	mov	w0, #0x0                   	// #0
  407344:	ldp	x29, x30, [sp]
  407348:	ldp	x19, x20, [sp, #16]
  40734c:	add	sp, sp, #0x220
  407350:	ret
  407354:	cmp	w2, #0x11
  407358:	b.eq	407340 <ferror@plt+0x4c70>  // b.none
  40735c:	mov	w1, #0x35                  	// #53
  407360:	sub	w3, w3, #0x20
  407364:	add	x2, x20, #0x20
  407368:	add	x0, sp, #0x70
  40736c:	mov	w4, #0xffff8000            	// #-32768
  407370:	bl	40baf0 <ferror@plt+0x9420>
  407374:	ldr	x1, [sp, #136]
  407378:	cbz	x1, 407340 <ferror@plt+0x4c70>
  40737c:	ldr	x0, [sp, #104]
  407380:	add	x1, x1, #0x4
  407384:	mov	x2, #0x0                   	// #0
  407388:	stp	x21, x22, [sp, #32]
  40738c:	bl	406fe0 <ferror@plt+0x4910>
  407390:	mov	x21, x0
  407394:	cbz	x0, 4073e8 <ferror@plt+0x4d18>
  407398:	ldr	x19, [sp, #528]
  40739c:	cbz	x19, 4073e8 <ferror@plt+0x4d18>
  4073a0:	ldrh	w20, [x19], #4
  4073a4:	sub	w20, w20, #0x4
  4073a8:	cmp	w20, #0x3
  4073ac:	b.le	4073e8 <ferror@plt+0x4d18>
  4073b0:	ldrh	w3, [x19]
  4073b4:	add	w1, w3, #0x3
  4073b8:	cmp	w3, #0x3
  4073bc:	and	w1, w1, #0xfffffffc
  4073c0:	b.ls	4073e8 <ferror@plt+0x4d18>  // b.plast
  4073c4:	cmp	w3, w20
  4073c8:	b.gt	4073e8 <ferror@plt+0x4d18>
  4073cc:	ldrh	w3, [x19, #2]
  4073d0:	cmp	w3, #0x35
  4073d4:	b.eq	4074b0 <ferror@plt+0x4de0>  // b.none
  4073d8:	sub	w20, w20, w1
  4073dc:	add	x19, x19, w1, uxtw
  4073e0:	cmp	w20, #0x3
  4073e4:	b.gt	4073b0 <ferror@plt+0x4ce0>
  4073e8:	ldp	x21, x22, [sp, #32]
  4073ec:	b	407340 <ferror@plt+0x4c70>
  4073f0:	ldr	x1, [x19, #48]
  4073f4:	ldr	x2, [x1], #-48
  4073f8:	cmp	x1, x19
  4073fc:	sub	x20, x2, #0x30
  407400:	b.ne	407434 <ferror@plt+0x4d64>  // b.any
  407404:	b	407484 <ferror@plt+0x4db4>
  407408:	ldr	x1, [x1, #56]
  40740c:	str	x4, [x3, #8]
  407410:	str	x1, [x2, #8]
  407414:	str	x2, [x1]
  407418:	bl	402440 <free@plt>
  40741c:	ldr	x2, [x20, #48]
  407420:	cmp	x20, x19
  407424:	sub	x0, x2, #0x30
  407428:	b.eq	407484 <ferror@plt+0x4db4>  // b.none
  40742c:	mov	x1, x20
  407430:	mov	x20, x0
  407434:	ldp	x3, x4, [x1, #16]
  407438:	mov	x0, x1
  40743c:	str	x3, [x4]
  407440:	cbnz	x3, 407408 <ferror@plt+0x4d38>
  407444:	ldr	x3, [x1, #56]
  407448:	str	x3, [x2, #8]
  40744c:	str	x2, [x3]
  407450:	b	407418 <ferror@plt+0x4d48>
  407454:	ldr	x0, [sp, #104]
  407458:	add	x1, x23, #0x4
  40745c:	mov	x2, x19
  407460:	bl	406fe0 <ferror@plt+0x4910>
  407464:	ldrh	w0, [x23]
  407468:	add	w0, w0, #0x3
  40746c:	and	w0, w0, #0xfffffffc
  407470:	sub	w27, w27, w0
  407474:	cmp	w27, #0x3
  407478:	add	x23, x23, w0, uxtw
  40747c:	b.gt	4072f8 <ferror@plt+0x4c28>
  407480:	b	407330 <ferror@plt+0x4c60>
  407484:	ldp	x0, x1, [x19, #16]
  407488:	str	x0, [x1]
  40748c:	cbz	x0, 407494 <ferror@plt+0x4dc4>
  407490:	str	x1, [x0, #8]
  407494:	ldp	x0, x1, [x19]
  407498:	str	x0, [x1]
  40749c:	cbz	x0, 4074a4 <ferror@plt+0x4dd4>
  4074a0:	str	x1, [x0, #8]
  4074a4:	mov	x0, x19
  4074a8:	bl	402440 <free@plt>
  4074ac:	b	407340 <ferror@plt+0x4c70>
  4074b0:	ldr	x0, [sp, #104]
  4074b4:	add	x1, x19, #0x4
  4074b8:	mov	x2, x21
  4074bc:	bl	406fe0 <ferror@plt+0x4910>
  4074c0:	ldrh	w1, [x19]
  4074c4:	add	w1, w1, #0x3
  4074c8:	and	w1, w1, #0xfffffffc
  4074cc:	sub	w20, w20, w1
  4074d0:	cmp	w20, #0x3
  4074d4:	add	x19, x19, w1, uxtw
  4074d8:	b.gt	4073b0 <ferror@plt+0x4ce0>
  4074dc:	ldp	x21, x22, [sp, #32]
  4074e0:	b	407340 <ferror@plt+0x4c70>
  4074e4:	cmp	x22, x19
  4074e8:	b.ne	40751c <ferror@plt+0x4e4c>  // b.any
  4074ec:	b	407330 <ferror@plt+0x4c60>
  4074f0:	ldr	x3, [x22, #56]
  4074f4:	str	x2, [x1, #8]
  4074f8:	str	x3, [x26, #8]
  4074fc:	str	x26, [x3]
  407500:	bl	402440 <free@plt>
  407504:	ldr	x26, [x28, #48]
  407508:	cmp	x28, x19
  40750c:	sub	x0, x26, #0x30
  407510:	b.eq	407330 <ferror@plt+0x4c60>  // b.none
  407514:	mov	x22, x28
  407518:	mov	x28, x0
  40751c:	ldp	x1, x2, [x22, #16]
  407520:	mov	x0, x22
  407524:	str	x1, [x2]
  407528:	cbnz	x1, 4074f0 <ferror@plt+0x4e20>
  40752c:	ldr	x1, [x22, #56]
  407530:	str	x1, [x26, #8]
  407534:	str	x26, [x1]
  407538:	b	407500 <ferror@plt+0x4e30>
  40753c:	mov	w0, #0xffffffff            	// #-1
  407540:	b	407344 <ferror@plt+0x4c74>
  407544:	cmp	x22, x19
  407548:	b.ne	4072ac <ferror@plt+0x4bdc>  // b.any
  40754c:	b	407330 <ferror@plt+0x4c60>
  407550:	sub	sp, sp, #0x490
  407554:	mov	x2, #0x420                 	// #1056
  407558:	stp	x29, x30, [sp]
  40755c:	mov	x29, sp
  407560:	stp	x21, x22, [sp, #32]
  407564:	add	x21, sp, #0x70
  407568:	add	x22, sp, #0x38
  40756c:	stp	x19, x20, [sp, #16]
  407570:	mov	w20, w1
  407574:	mov	x19, x0
  407578:	mov	w1, #0x0                   	// #0
  40757c:	mov	x0, x21
  407580:	bl	402290 <memset@plt>
  407584:	stp	xzr, xzr, [sp, #56]
  407588:	mov	x2, #0x20                  	// #32
  40758c:	movk	x2, #0x12, lsl #32
  407590:	mov	x0, x22
  407594:	movk	x2, #0x1, lsl #48
  407598:	mov	w1, #0x0                   	// #0
  40759c:	stp	xzr, xzr, [sp, #72]
  4075a0:	stp	xzr, xzr, [sp, #88]
  4075a4:	stp	xzr, x2, [sp, #104]
  4075a8:	str	w20, [sp, #132]
  4075ac:	bl	409d58 <ferror@plt+0x7688>
  4075b0:	tbnz	w0, #31, 40765c <ferror@plt+0x4f8c>
  4075b4:	mov	x0, x21
  4075b8:	mov	w3, #0x9                   	// #9
  4075bc:	mov	w2, #0x1d                  	// #29
  4075c0:	mov	w1, #0x420                 	// #1056
  4075c4:	bl	40b6a8 <ferror@plt+0x8fd8>
  4075c8:	cbz	x19, 407604 <ferror@plt+0x4f34>
  4075cc:	mov	x0, x19
  4075d0:	bl	405358 <ferror@plt+0x2c88>
  4075d4:	cmp	w0, #0x0
  4075d8:	mov	w2, #0x35                  	// #53
  4075dc:	mov	x0, x19
  4075e0:	mov	w20, #0x3                   	// #3
  4075e4:	csel	w20, w20, w2, eq  // eq = none
  4075e8:	bl	402080 <strlen@plt>
  4075ec:	add	w4, w0, #0x1
  4075f0:	mov	w2, w20
  4075f4:	mov	x3, x19
  4075f8:	mov	x0, x21
  4075fc:	mov	w1, #0x420                 	// #1056
  407600:	bl	40b5b8 <ferror@plt+0x8ee8>
  407604:	mov	x1, x21
  407608:	add	x2, sp, #0x30
  40760c:	mov	x0, x22
  407610:	mov	w19, #0x0                   	// #0
  407614:	bl	40b078 <ferror@plt+0x89a8>
  407618:	tbnz	w0, #31, 40763c <ferror@plt+0x4f6c>
  40761c:	ldr	x0, [sp, #48]
  407620:	mov	x1, #0x0                   	// #0
  407624:	bl	4070e8 <ferror@plt+0x4a18>
  407628:	mov	w19, w0
  40762c:	ldr	x0, [sp, #48]
  407630:	cbnz	w19, 407638 <ferror@plt+0x4f68>
  407634:	ldr	w19, [x0, #20]
  407638:	bl	402440 <free@plt>
  40763c:	mov	x0, x22
  407640:	bl	409b60 <ferror@plt+0x7490>
  407644:	mov	w0, w19
  407648:	ldp	x29, x30, [sp]
  40764c:	ldp	x19, x20, [sp, #16]
  407650:	ldp	x21, x22, [sp, #32]
  407654:	add	sp, sp, #0x490
  407658:	ret
  40765c:	mov	w19, #0x0                   	// #0
  407660:	mov	w0, w19
  407664:	ldp	x29, x30, [sp]
  407668:	ldp	x19, x20, [sp, #16]
  40766c:	ldp	x21, x22, [sp, #32]
  407670:	add	sp, sp, #0x490
  407674:	ret
  407678:	stp	x29, x30, [sp, #-32]!
  40767c:	mov	w3, w0
  407680:	mov	x1, #0x10                  	// #16
  407684:	mov	x29, sp
  407688:	str	x19, [sp, #16]
  40768c:	adrp	x19, 421000 <ferror@plt+0x1e930>
  407690:	add	x19, x19, #0xdb0
  407694:	adrp	x2, 40c000 <ferror@plt+0x9930>
  407698:	mov	x0, x19
  40769c:	add	x2, x2, #0xb68
  4076a0:	bl	402190 <snprintf@plt>
  4076a4:	mov	x0, x19
  4076a8:	ldr	x19, [sp, #16]
  4076ac:	ldp	x29, x30, [sp], #32
  4076b0:	ret
  4076b4:	nop
  4076b8:	stp	x29, x30, [sp, #-48]!
  4076bc:	mov	x29, sp
  4076c0:	stp	x19, x20, [sp, #16]
  4076c4:	cbz	w0, 407714 <ferror@plt+0x5044>
  4076c8:	mov	w20, w0
  4076cc:	adrp	x19, 423000 <stdout@@GLIBC_2.17+0x1c78>
  4076d0:	add	x0, x19, #0xde0
  4076d4:	str	x21, [sp, #32]
  4076d8:	and	x21, x20, #0x3ff
  4076dc:	ldr	x1, [x0, x21, lsl #3]
  4076e0:	cbnz	x1, 4076f0 <ferror@plt+0x5020>
  4076e4:	b	40772c <ferror@plt+0x505c>
  4076e8:	ldr	x1, [x1]
  4076ec:	cbz	x1, 40772c <ferror@plt+0x505c>
  4076f0:	ldr	w0, [x1, #36]
  4076f4:	cmp	w20, w0
  4076f8:	b.ne	4076e8 <ferror@plt+0x5018>  // b.any
  4076fc:	ldr	x21, [sp, #32]
  407700:	add	x19, x1, #0x40
  407704:	mov	x0, x19
  407708:	ldp	x19, x20, [sp, #16]
  40770c:	ldp	x29, x30, [sp], #48
  407710:	ret
  407714:	adrp	x1, 40c000 <ferror@plt+0x9930>
  407718:	add	x19, x1, #0xb70
  40771c:	mov	x0, x19
  407720:	ldp	x19, x20, [sp, #16]
  407724:	ldp	x29, x30, [sp], #48
  407728:	ret
  40772c:	mov	w1, w20
  407730:	mov	x0, #0x0                   	// #0
  407734:	bl	407550 <ferror@plt+0x4e80>
  407738:	cmp	w0, w20
  40773c:	b.ne	407768 <ferror@plt+0x5098>  // b.any
  407740:	add	x19, x19, #0xde0
  407744:	ldr	x1, [x19, x21, lsl #3]
  407748:	cbnz	x1, 407758 <ferror@plt+0x5088>
  40774c:	b	407768 <ferror@plt+0x5098>
  407750:	ldr	x1, [x1]
  407754:	cbz	x1, 407768 <ferror@plt+0x5098>
  407758:	ldr	w0, [x1, #36]
  40775c:	cmp	w20, w0
  407760:	b.ne	407750 <ferror@plt+0x5080>  // b.any
  407764:	b	4076fc <ferror@plt+0x502c>
  407768:	adrp	x1, 421000 <ferror@plt+0x1e930>
  40776c:	add	x1, x1, #0xdb0
  407770:	add	x1, x1, #0x10
  407774:	mov	w0, w20
  407778:	mov	x19, x1
  40777c:	bl	402280 <if_indextoname@plt>
  407780:	cbz	x0, 407798 <ferror@plt+0x50c8>
  407784:	mov	x0, x19
  407788:	ldp	x19, x20, [sp, #16]
  40778c:	ldr	x21, [sp, #32]
  407790:	ldp	x29, x30, [sp], #48
  407794:	ret
  407798:	mov	w3, w20
  40779c:	mov	x0, x19
  4077a0:	adrp	x2, 40c000 <ferror@plt+0x9930>
  4077a4:	mov	x1, #0x10                  	// #16
  4077a8:	add	x2, x2, #0xb68
  4077ac:	bl	402190 <snprintf@plt>
  4077b0:	ldr	x21, [sp, #32]
  4077b4:	b	407704 <ferror@plt+0x5034>
  4077b8:	cbz	w0, 4077f0 <ferror@plt+0x5120>
  4077bc:	and	x2, x0, #0x3ff
  4077c0:	adrp	x1, 423000 <stdout@@GLIBC_2.17+0x1c78>
  4077c4:	add	x1, x1, #0xde0
  4077c8:	ldr	x1, [x1, x2, lsl #3]
  4077cc:	cbnz	x1, 4077dc <ferror@plt+0x510c>
  4077d0:	b	4077f0 <ferror@plt+0x5120>
  4077d4:	ldr	x1, [x1]
  4077d8:	cbz	x1, 4077f0 <ferror@plt+0x5120>
  4077dc:	ldr	w2, [x1, #36]
  4077e0:	cmp	w0, w2
  4077e4:	b.ne	4077d4 <ferror@plt+0x5104>  // b.any
  4077e8:	ldrh	w0, [x1, #40]
  4077ec:	ret
  4077f0:	mov	w0, #0xffffffff            	// #-1
  4077f4:	ret
  4077f8:	cbz	w0, 407830 <ferror@plt+0x5160>
  4077fc:	and	x2, x0, #0x3ff
  407800:	adrp	x1, 423000 <stdout@@GLIBC_2.17+0x1c78>
  407804:	add	x1, x1, #0xde0
  407808:	ldr	x1, [x1, x2, lsl #3]
  40780c:	cbnz	x1, 40781c <ferror@plt+0x514c>
  407810:	b	407838 <ferror@plt+0x5168>
  407814:	ldr	x1, [x1]
  407818:	cbz	x1, 407838 <ferror@plt+0x5168>
  40781c:	ldr	w2, [x1, #36]
  407820:	cmp	w0, w2
  407824:	b.ne	407814 <ferror@plt+0x5144>  // b.any
  407828:	ldr	w0, [x1, #32]
  40782c:	ret
  407830:	mov	w0, #0x0                   	// #0
  407834:	ret
  407838:	mov	w0, #0xffffffff            	// #-1
  40783c:	ret
  407840:	cbz	x0, 4078e8 <ferror@plt+0x5218>
  407844:	stp	x29, x30, [sp, #-64]!
  407848:	mov	x29, sp
  40784c:	stp	x19, x20, [sp, #16]
  407850:	mov	x20, x0
  407854:	bl	406fb8 <ferror@plt+0x48e8>
  407858:	adrp	x1, 421000 <ferror@plt+0x1e930>
  40785c:	and	x0, x0, #0x3ff
  407860:	add	x1, x1, #0xde0
  407864:	ldr	x19, [x1, x0, lsl #3]
  407868:	cbz	x19, 4078a8 <ferror@plt+0x51d8>
  40786c:	str	x21, [sp, #32]
  407870:	b	40787c <ferror@plt+0x51ac>
  407874:	ldr	x19, [x19]
  407878:	cbz	x19, 4078a4 <ferror@plt+0x51d4>
  40787c:	mov	x1, x20
  407880:	add	x0, x19, #0x30
  407884:	sub	x21, x19, #0x10
  407888:	bl	4023e0 <strcmp@plt>
  40788c:	cbnz	w0, 407874 <ferror@plt+0x51a4>
  407890:	ldr	w0, [x21, #36]
  407894:	ldr	x21, [sp, #32]
  407898:	ldp	x19, x20, [sp, #16]
  40789c:	ldp	x29, x30, [sp], #64
  4078a0:	ret
  4078a4:	ldr	x21, [sp, #32]
  4078a8:	mov	x0, x20
  4078ac:	mov	w1, #0x0                   	// #0
  4078b0:	bl	407550 <ferror@plt+0x4e80>
  4078b4:	cbnz	w0, 407898 <ferror@plt+0x51c8>
  4078b8:	mov	x0, x20
  4078bc:	bl	402590 <if_nametoindex@plt>
  4078c0:	cbnz	w0, 407898 <ferror@plt+0x51c8>
  4078c4:	mov	x0, x20
  4078c8:	add	x2, sp, #0x3c
  4078cc:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4078d0:	add	x1, x1, #0xb68
  4078d4:	bl	4025c0 <__isoc99_sscanf@plt>
  4078d8:	cmp	w0, #0x1
  4078dc:	ldr	w1, [sp, #60]
  4078e0:	csel	w0, w1, wzr, eq  // eq = none
  4078e4:	b	407898 <ferror@plt+0x51c8>
  4078e8:	mov	w0, #0x0                   	// #0
  4078ec:	ret
  4078f0:	mov	w3, w0
  4078f4:	adrp	x1, 423000 <stdout@@GLIBC_2.17+0x1c78>
  4078f8:	and	x0, x3, #0x3ff
  4078fc:	add	x1, x1, #0xde0
  407900:	ldr	x1, [x1, x0, lsl #3]
  407904:	nop
  407908:	cbz	x1, 407944 <ferror@plt+0x5274>
  40790c:	ldr	w2, [x1, #36]
  407910:	mov	x0, x1
  407914:	ldr	x1, [x1]
  407918:	cmp	w3, w2
  40791c:	b.ne	407908 <ferror@plt+0x5238>  // b.any
  407920:	ldr	x2, [x0, #8]
  407924:	str	x1, [x2]
  407928:	cbz	x1, 407930 <ferror@plt+0x5260>
  40792c:	str	x2, [x1, #8]
  407930:	ldp	x1, x2, [x0, #16]
  407934:	str	x1, [x2]
  407938:	cbz	x1, 407940 <ferror@plt+0x5270>
  40793c:	str	x2, [x1, #8]
  407940:	b	402440 <free@plt>
  407944:	ret
  407948:	stp	x29, x30, [sp, #-32]!
  40794c:	mov	x29, sp
  407950:	stp	x19, x20, [sp, #16]
  407954:	adrp	x19, 421000 <ferror@plt+0x1e930>
  407958:	add	x19, x19, #0xdb0
  40795c:	ldr	w1, [x19, #32]
  407960:	cbz	w1, 407970 <ferror@plt+0x52a0>
  407964:	ldp	x19, x20, [sp, #16]
  407968:	ldp	x29, x30, [sp], #32
  40796c:	ret
  407970:	mov	x20, x0
  407974:	bl	40a2d8 <ferror@plt+0x7c08>
  407978:	tbnz	w0, #31, 4079ac <ferror@plt+0x52dc>
  40797c:	adrp	x1, 420000 <ferror@plt+0x1d930>
  407980:	mov	x0, x20
  407984:	mov	w3, #0x0                   	// #0
  407988:	mov	x2, #0x0                   	// #0
  40798c:	ldr	x1, [x1, #4008]
  407990:	bl	40a7e0 <ferror@plt+0x8110>
  407994:	tbnz	w0, #31, 4079c0 <ferror@plt+0x52f0>
  407998:	mov	w0, #0x1                   	// #1
  40799c:	str	w0, [x19, #32]
  4079a0:	ldp	x19, x20, [sp, #16]
  4079a4:	ldp	x29, x30, [sp], #32
  4079a8:	ret
  4079ac:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4079b0:	add	x0, x0, #0xb78
  4079b4:	bl	4020a0 <perror@plt>
  4079b8:	mov	w0, #0x1                   	// #1
  4079bc:	bl	402090 <exit@plt>
  4079c0:	adrp	x3, 420000 <ferror@plt+0x1d930>
  4079c4:	mov	x2, #0x10                  	// #16
  4079c8:	mov	x1, #0x1                   	// #1
  4079cc:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4079d0:	ldr	x3, [x3, #3992]
  4079d4:	add	x0, x0, #0xb98
  4079d8:	ldr	x3, [x3]
  4079dc:	bl	4024c0 <fwrite@plt>
  4079e0:	mov	w0, #0x1                   	// #1
  4079e4:	bl	402090 <exit@plt>
  4079e8:	stp	x29, x30, [sp, #-80]!
  4079ec:	cmp	w1, #0x4
  4079f0:	mov	x29, sp
  4079f4:	stp	x21, x22, [sp, #32]
  4079f8:	mov	w21, w1
  4079fc:	mov	x22, x0
  407a00:	stp	x23, x24, [sp, #48]
  407a04:	mov	w23, w4
  407a08:	stp	x25, x26, [sp, #64]
  407a0c:	mov	x25, x3
  407a10:	b.eq	407ac8 <ferror@plt+0x53f8>  // b.none
  407a14:	cmp	w1, #0x10
  407a18:	b.ne	407a2c <ferror@plt+0x535c>  // b.any
  407a1c:	cmp	w2, #0x301
  407a20:	mov	w0, #0x337                 	// #823
  407a24:	ccmp	w2, w0, #0x4, ne  // ne = any
  407a28:	b.eq	407b00 <ferror@plt+0x5430>  // b.none
  407a2c:	ldrb	w3, [x22]
  407a30:	sxtw	x24, w23
  407a34:	mov	x1, x24
  407a38:	mov	x0, x25
  407a3c:	adrp	x2, 40c000 <ferror@plt+0x9930>
  407a40:	add	x2, x2, #0x970
  407a44:	bl	402190 <snprintf@plt>
  407a48:	cmp	w23, #0x2
  407a4c:	ccmp	w21, #0x1, #0x4, gt
  407a50:	b.le	407ab0 <ferror@plt+0x53e0>
  407a54:	adrp	x26, 40c000 <ferror@plt+0x9930>
  407a58:	sub	x22, x22, #0x1
  407a5c:	add	x24, x25, x24
  407a60:	add	x26, x26, #0xbb0
  407a64:	stp	x19, x20, [sp, #16]
  407a68:	add	x20, x25, #0x2
  407a6c:	mov	x19, #0x2                   	// #2
  407a70:	ldrb	w3, [x22, x19]
  407a74:	sub	x1, x24, x20
  407a78:	mov	x0, x20
  407a7c:	mov	x2, x26
  407a80:	add	x20, x20, #0x3
  407a84:	bl	402190 <snprintf@plt>
  407a88:	add	w0, w19, w19, lsl #1
  407a8c:	sub	w0, w0, #0x1
  407a90:	cmp	w0, w23
  407a94:	cset	w1, lt  // lt = tstop
  407a98:	cmp	w21, w19
  407a9c:	cset	w0, gt
  407aa0:	add	x19, x19, #0x1
  407aa4:	tst	w1, w0
  407aa8:	b.ne	407a70 <ferror@plt+0x53a0>  // b.any
  407aac:	ldp	x19, x20, [sp, #16]
  407ab0:	mov	x0, x25
  407ab4:	ldp	x21, x22, [sp, #32]
  407ab8:	ldp	x23, x24, [sp, #48]
  407abc:	ldp	x25, x26, [sp, #64]
  407ac0:	ldp	x29, x30, [sp], #80
  407ac4:	ret
  407ac8:	and	w1, w2, #0xfffffff7
  407acc:	mov	w0, #0x30a                 	// #778
  407ad0:	cmp	w1, #0x300
  407ad4:	ccmp	w2, w0, #0x4, ne  // ne = any
  407ad8:	b.ne	407a2c <ferror@plt+0x535c>  // b.any
  407adc:	mov	w3, w4
  407ae0:	mov	x2, x25
  407ae4:	mov	x1, x22
  407ae8:	mov	w0, #0x2                   	// #2
  407aec:	ldp	x21, x22, [sp, #32]
  407af0:	ldp	x23, x24, [sp, #48]
  407af4:	ldp	x25, x26, [sp, #64]
  407af8:	ldp	x29, x30, [sp], #80
  407afc:	b	4026c0 <inet_ntop@plt>
  407b00:	mov	w3, w4
  407b04:	mov	x2, x25
  407b08:	mov	x1, x22
  407b0c:	mov	w0, #0xa                   	// #10
  407b10:	b	407aec <ferror@plt+0x541c>
  407b14:	nop
  407b18:	stp	x29, x30, [sp, #-352]!
  407b1c:	mov	x29, sp
  407b20:	stp	x21, x22, [sp, #32]
  407b24:	mov	w22, w1
  407b28:	mov	x21, x2
  407b2c:	mov	w1, #0x2e                  	// #46
  407b30:	stp	x23, x24, [sp, #48]
  407b34:	mov	x23, x0
  407b38:	mov	x0, x2
  407b3c:	bl	4024a0 <strchr@plt>
  407b40:	cbz	x0, 407b80 <ferror@plt+0x54b0>
  407b44:	mov	x1, x21
  407b48:	add	x0, sp, #0x58
  407b4c:	mov	w2, #0x2                   	// #2
  407b50:	bl	404bb8 <ferror@plt+0x24e8>
  407b54:	cbnz	w0, 407c44 <ferror@plt+0x5574>
  407b58:	cmp	w22, #0x3
  407b5c:	mov	w0, #0xffffffff            	// #-1
  407b60:	b.le	407b70 <ferror@plt+0x54a0>
  407b64:	ldr	w1, [sp, #96]
  407b68:	mov	w0, #0x4                   	// #4
  407b6c:	str	w1, [x23]
  407b70:	ldp	x21, x22, [sp, #32]
  407b74:	ldp	x23, x24, [sp, #48]
  407b78:	ldp	x29, x30, [sp], #352
  407b7c:	ret
  407b80:	cmp	w22, #0x0
  407b84:	mov	w0, #0x1                   	// #1
  407b88:	b.le	407b70 <ferror@plt+0x54a0>
  407b8c:	sub	w22, w22, #0x1
  407b90:	adrp	x24, 40c000 <ferror@plt+0x9930>
  407b94:	sub	x23, x23, #0x1
  407b98:	add	x22, x22, #0x2
  407b9c:	add	x24, x24, #0xbd8
  407ba0:	stp	x19, x20, [sp, #16]
  407ba4:	mov	x20, #0x1                   	// #1
  407ba8:	str	x25, [sp, #64]
  407bac:	add	x25, sp, #0x58
  407bb0:	b	407bdc <ferror@plt+0x550c>
  407bb4:	ldr	w1, [sp, #88]
  407bb8:	mov	w0, w20
  407bbc:	cmp	w1, #0xff
  407bc0:	b.hi	407c0c <ferror@plt+0x553c>  // b.pmore
  407bc4:	strb	w1, [x23, x20]
  407bc8:	add	x20, x20, #0x1
  407bcc:	mov	x21, x19
  407bd0:	cmp	x20, x22
  407bd4:	cbz	x19, 407c74 <ferror@plt+0x55a4>
  407bd8:	b.eq	407c8c <ferror@plt+0x55bc>  // b.none
  407bdc:	mov	w1, #0x3a                  	// #58
  407be0:	mov	x0, x21
  407be4:	bl	4024a0 <strchr@plt>
  407be8:	mov	x19, x0
  407bec:	mov	x2, x25
  407bf0:	mov	x0, x21
  407bf4:	mov	x1, x24
  407bf8:	cbz	x19, 407c00 <ferror@plt+0x5530>
  407bfc:	strb	wzr, [x19], #1
  407c00:	bl	4025c0 <__isoc99_sscanf@plt>
  407c04:	cmp	w0, #0x1
  407c08:	b.eq	407bb4 <ferror@plt+0x54e4>  // b.none
  407c0c:	adrp	x0, 420000 <ferror@plt+0x1d930>
  407c10:	mov	x2, x21
  407c14:	adrp	x1, 40c000 <ferror@plt+0x9930>
  407c18:	add	x1, x1, #0xbb8
  407c1c:	ldr	x0, [x0, #3992]
  407c20:	ldr	x0, [x0]
  407c24:	bl	402690 <fprintf@plt>
  407c28:	mov	w0, #0xffffffff            	// #-1
  407c2c:	ldp	x19, x20, [sp, #16]
  407c30:	ldp	x21, x22, [sp, #32]
  407c34:	ldp	x23, x24, [sp, #48]
  407c38:	ldr	x25, [sp, #64]
  407c3c:	ldp	x29, x30, [sp], #352
  407c40:	ret
  407c44:	adrp	x0, 420000 <ferror@plt+0x1d930>
  407c48:	mov	x2, x21
  407c4c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  407c50:	add	x1, x1, #0xbb8
  407c54:	ldr	x0, [x0, #3992]
  407c58:	ldr	x0, [x0]
  407c5c:	bl	402690 <fprintf@plt>
  407c60:	mov	w0, #0xffffffff            	// #-1
  407c64:	ldp	x21, x22, [sp, #32]
  407c68:	ldp	x23, x24, [sp, #48]
  407c6c:	ldp	x29, x30, [sp], #352
  407c70:	ret
  407c74:	ldp	x19, x20, [sp, #16]
  407c78:	ldp	x21, x22, [sp, #32]
  407c7c:	ldp	x23, x24, [sp, #48]
  407c80:	ldr	x25, [sp, #64]
  407c84:	ldp	x29, x30, [sp], #352
  407c88:	ret
  407c8c:	add	w0, w0, #0x1
  407c90:	ldp	x19, x20, [sp, #16]
  407c94:	ldp	x21, x22, [sp, #32]
  407c98:	ldp	x23, x24, [sp, #48]
  407c9c:	ldr	x25, [sp, #64]
  407ca0:	ldp	x29, x30, [sp], #352
  407ca4:	ret
  407ca8:	stp	x29, x30, [sp, #-16]!
  407cac:	adrp	x3, 40c000 <ferror@plt+0x9930>
  407cb0:	adrp	x1, 40c000 <ferror@plt+0x9930>
  407cb4:	mov	x29, sp
  407cb8:	adrp	x0, 40c000 <ferror@plt+0x9930>
  407cbc:	add	x3, x3, #0xca8
  407cc0:	add	x1, x1, #0xbe0
  407cc4:	add	x0, x0, #0xbf0
  407cc8:	mov	w2, #0x85                  	// #133
  407ccc:	bl	402610 <__assert_fail@plt>
  407cd0:	stp	x29, x30, [sp, #-48]!
  407cd4:	mov	x29, sp
  407cd8:	stp	x19, x20, [sp, #16]
  407cdc:	mov	x20, x0
  407ce0:	mov	x19, x1
  407ce4:	mov	w0, #0x22                  	// #34
  407ce8:	ldr	x1, [x20]
  407cec:	bl	402150 <putc@plt>
  407cf0:	ldrb	w0, [x19]
  407cf4:	cbz	w0, 407d84 <ferror@plt+0x56b4>
  407cf8:	stp	x21, x22, [sp, #32]
  407cfc:	adrp	x22, 40c000 <ferror@plt+0x9930>
  407d00:	adrp	x21, 40c000 <ferror@plt+0x9930>
  407d04:	add	x22, x22, #0xc10
  407d08:	add	x21, x21, #0xc38
  407d0c:	b	407d40 <ferror@plt+0x5670>
  407d10:	cmp	w0, #0x8
  407d14:	b.eq	407e2c <ferror@plt+0x575c>  // b.none
  407d18:	cmp	w0, #0x9
  407d1c:	b.ne	407e20 <ferror@plt+0x5750>  // b.any
  407d20:	adrp	x0, 40c000 <ferror@plt+0x9930>
  407d24:	mov	x2, #0x2                   	// #2
  407d28:	add	x0, x0, #0xc00
  407d2c:	mov	x1, #0x1                   	// #1
  407d30:	bl	4024c0 <fwrite@plt>
  407d34:	nop
  407d38:	ldrb	w0, [x19, #1]!
  407d3c:	cbz	w0, 407d80 <ferror@plt+0x56b0>
  407d40:	cmp	w0, #0xd
  407d44:	ldr	x3, [x20]
  407d48:	b.eq	407df8 <ferror@plt+0x5728>  // b.none
  407d4c:	b.hi	407d98 <ferror@plt+0x56c8>  // b.pmore
  407d50:	cmp	w0, #0xa
  407d54:	b.eq	407de0 <ferror@plt+0x5710>  // b.none
  407d58:	b.ls	407d10 <ferror@plt+0x5640>  // b.plast
  407d5c:	cmp	w0, #0xc
  407d60:	b.ne	407e20 <ferror@plt+0x5750>  // b.any
  407d64:	adrp	x0, 40c000 <ferror@plt+0x9930>
  407d68:	mov	x2, #0x2                   	// #2
  407d6c:	add	x0, x0, #0xc18
  407d70:	mov	x1, #0x1                   	// #1
  407d74:	bl	4024c0 <fwrite@plt>
  407d78:	ldrb	w0, [x19, #1]!
  407d7c:	cbnz	w0, 407d40 <ferror@plt+0x5670>
  407d80:	ldp	x21, x22, [sp, #32]
  407d84:	mov	w0, #0x22                  	// #34
  407d88:	ldr	x1, [x20]
  407d8c:	ldp	x19, x20, [sp, #16]
  407d90:	ldp	x29, x30, [sp], #48
  407d94:	b	402150 <putc@plt>
  407d98:	cmp	w0, #0x27
  407d9c:	b.eq	407e0c <ferror@plt+0x573c>  // b.none
  407da0:	cmp	w0, #0x5c
  407da4:	b.ne	407dc0 <ferror@plt+0x56f0>  // b.any
  407da8:	adrp	x0, 40c000 <ferror@plt+0x9930>
  407dac:	mov	x2, #0x2                   	// #2
  407db0:	mov	x1, #0x1                   	// #1
  407db4:	add	x0, x0, #0xc28
  407db8:	bl	4024c0 <fwrite@plt>
  407dbc:	b	407d38 <ferror@plt+0x5668>
  407dc0:	cmp	w0, #0x22
  407dc4:	b.ne	407e20 <ferror@plt+0x5750>  // b.any
  407dc8:	adrp	x0, 40c000 <ferror@plt+0x9930>
  407dcc:	mov	x2, #0x2                   	// #2
  407dd0:	mov	x1, #0x1                   	// #1
  407dd4:	add	x0, x0, #0xc30
  407dd8:	bl	4024c0 <fwrite@plt>
  407ddc:	b	407d38 <ferror@plt+0x5668>
  407de0:	adrp	x0, 40c000 <ferror@plt+0x9930>
  407de4:	mov	x2, #0x2                   	// #2
  407de8:	mov	x1, #0x1                   	// #1
  407dec:	add	x0, x0, #0xc08
  407df0:	bl	4024c0 <fwrite@plt>
  407df4:	b	407d38 <ferror@plt+0x5668>
  407df8:	mov	x0, x22
  407dfc:	mov	x2, #0x2                   	// #2
  407e00:	mov	x1, #0x1                   	// #1
  407e04:	bl	4024c0 <fwrite@plt>
  407e08:	b	407d38 <ferror@plt+0x5668>
  407e0c:	mov	x0, x21
  407e10:	mov	x2, #0x2                   	// #2
  407e14:	mov	x1, #0x1                   	// #1
  407e18:	bl	4024c0 <fwrite@plt>
  407e1c:	b	407d38 <ferror@plt+0x5668>
  407e20:	mov	x1, x3
  407e24:	bl	402150 <putc@plt>
  407e28:	b	407d38 <ferror@plt+0x5668>
  407e2c:	adrp	x0, 40c000 <ferror@plt+0x9930>
  407e30:	mov	x2, #0x2                   	// #2
  407e34:	mov	x1, #0x1                   	// #1
  407e38:	add	x0, x0, #0xc20
  407e3c:	bl	4024c0 <fwrite@plt>
  407e40:	b	407d38 <ferror@plt+0x5668>
  407e44:	nop
  407e48:	stp	x29, x30, [sp, #-32]!
  407e4c:	mov	x29, sp
  407e50:	str	x19, [sp, #16]
  407e54:	mov	x19, x0
  407e58:	mov	x0, #0x10                  	// #16
  407e5c:	bl	402210 <malloc@plt>
  407e60:	cbz	x0, 407e70 <ferror@plt+0x57a0>
  407e64:	str	x19, [x0]
  407e68:	str	wzr, [x0, #8]
  407e6c:	strh	wzr, [x0, #12]
  407e70:	ldr	x19, [sp, #16]
  407e74:	ldp	x29, x30, [sp], #32
  407e78:	ret
  407e7c:	nop
  407e80:	stp	x29, x30, [sp, #-32]!
  407e84:	mov	x29, sp
  407e88:	stp	x19, x20, [sp, #16]
  407e8c:	mov	x19, x0
  407e90:	ldr	x20, [x0]
  407e94:	ldr	w0, [x20, #8]
  407e98:	cbnz	w0, 407ec8 <ferror@plt+0x57f8>
  407e9c:	ldr	x1, [x20]
  407ea0:	mov	w0, #0xa                   	// #10
  407ea4:	bl	402170 <fputc@plt>
  407ea8:	ldr	x0, [x20]
  407eac:	bl	4024f0 <fflush@plt>
  407eb0:	mov	x0, x20
  407eb4:	bl	402440 <free@plt>
  407eb8:	str	xzr, [x19]
  407ebc:	ldp	x19, x20, [sp, #16]
  407ec0:	ldp	x29, x30, [sp], #32
  407ec4:	ret
  407ec8:	adrp	x3, 40c000 <ferror@plt+0x9930>
  407ecc:	add	x3, x3, #0xca8
  407ed0:	adrp	x1, 40c000 <ferror@plt+0x9930>
  407ed4:	adrp	x0, 40c000 <ferror@plt+0x9930>
  407ed8:	add	x3, x3, #0x10
  407edc:	add	x1, x1, #0xbe0
  407ee0:	add	x0, x0, #0xc40
  407ee4:	mov	w2, #0x6e                  	// #110
  407ee8:	bl	402610 <__assert_fail@plt>
  407eec:	nop
  407ef0:	strb	w1, [x0, #12]
  407ef4:	ret
  407ef8:	stp	x29, x30, [sp, #-48]!
  407efc:	mov	x29, sp
  407f00:	stp	x19, x20, [sp, #16]
  407f04:	mov	x19, x0
  407f08:	mov	x20, x1
  407f0c:	ldrb	w0, [x0, #13]
  407f10:	cbnz	w0, 407fa4 <ferror@plt+0x58d4>
  407f14:	ldrb	w0, [x19, #12]
  407f18:	mov	w1, #0x2c                  	// #44
  407f1c:	strb	w1, [x19, #13]
  407f20:	cbnz	w0, 407f54 <ferror@plt+0x5884>
  407f24:	strb	wzr, [x19, #13]
  407f28:	mov	x1, x20
  407f2c:	mov	x0, x19
  407f30:	bl	407cd0 <ferror@plt+0x5600>
  407f34:	ldr	x1, [x19]
  407f38:	mov	w0, #0x3a                  	// #58
  407f3c:	bl	402150 <putc@plt>
  407f40:	ldrb	w0, [x19, #12]
  407f44:	cbnz	w0, 407fb0 <ferror@plt+0x58e0>
  407f48:	ldp	x19, x20, [sp, #16]
  407f4c:	ldp	x29, x30, [sp], #48
  407f50:	ret
  407f54:	ldr	x1, [x19]
  407f58:	mov	w0, #0xa                   	// #10
  407f5c:	bl	402150 <putc@plt>
  407f60:	ldr	w0, [x19, #8]
  407f64:	cbz	w0, 407f24 <ferror@plt+0x5854>
  407f68:	stp	x21, x22, [sp, #32]
  407f6c:	adrp	x22, 40c000 <ferror@plt+0x9930>
  407f70:	add	x22, x22, #0xc58
  407f74:	mov	w21, #0x0                   	// #0
  407f78:	ldr	x3, [x19]
  407f7c:	mov	x0, x22
  407f80:	mov	x2, #0x4                   	// #4
  407f84:	mov	x1, #0x1                   	// #1
  407f88:	add	w21, w21, #0x1
  407f8c:	bl	4024c0 <fwrite@plt>
  407f90:	ldr	w0, [x19, #8]
  407f94:	cmp	w21, w0
  407f98:	b.cc	407f78 <ferror@plt+0x58a8>  // b.lo, b.ul, b.last
  407f9c:	ldp	x21, x22, [sp, #32]
  407fa0:	b	407f24 <ferror@plt+0x5854>
  407fa4:	ldr	x1, [x19]
  407fa8:	bl	402150 <putc@plt>
  407fac:	b	407f14 <ferror@plt+0x5844>
  407fb0:	ldr	x1, [x19]
  407fb4:	mov	w0, #0x20                  	// #32
  407fb8:	ldp	x19, x20, [sp, #16]
  407fbc:	ldp	x29, x30, [sp], #48
  407fc0:	b	402150 <putc@plt>
  407fc4:	nop
  407fc8:	stp	x29, x30, [sp, #-272]!
  407fcc:	mov	w9, #0xffffffd0            	// #-48
  407fd0:	mov	x29, sp
  407fd4:	stp	x19, x20, [sp, #16]
  407fd8:	mov	x19, x0
  407fdc:	add	x10, sp, #0xe0
  407fe0:	str	q0, [sp, #96]
  407fe4:	mov	w0, #0xffffff80            	// #-128
  407fe8:	mov	x20, x1
  407fec:	ldrb	w8, [x19, #13]
  407ff0:	add	x1, sp, #0x110
  407ff4:	stp	x1, x1, [sp, #64]
  407ff8:	str	x10, [sp, #80]
  407ffc:	stp	w9, w0, [sp, #88]
  408000:	str	q1, [sp, #112]
  408004:	str	q2, [sp, #128]
  408008:	str	q3, [sp, #144]
  40800c:	str	q4, [sp, #160]
  408010:	str	q5, [sp, #176]
  408014:	str	q6, [sp, #192]
  408018:	str	q7, [sp, #208]
  40801c:	stp	x2, x3, [sp, #224]
  408020:	stp	x4, x5, [sp, #240]
  408024:	stp	x6, x7, [sp, #256]
  408028:	ldr	x0, [x19]
  40802c:	cbnz	w8, 408060 <ferror@plt+0x5990>
  408030:	ldp	x6, x7, [sp, #64]
  408034:	mov	w1, #0x2c                  	// #44
  408038:	ldp	x4, x5, [sp, #80]
  40803c:	strb	w1, [x19, #13]
  408040:	add	x2, sp, #0x20
  408044:	mov	x1, x20
  408048:	stp	x6, x7, [sp, #32]
  40804c:	stp	x4, x5, [sp, #48]
  408050:	bl	4025f0 <vfprintf@plt>
  408054:	ldp	x19, x20, [sp, #16]
  408058:	ldp	x29, x30, [sp], #272
  40805c:	ret
  408060:	mov	x1, x0
  408064:	mov	w0, w8
  408068:	bl	402150 <putc@plt>
  40806c:	ldr	x0, [x19]
  408070:	b	408030 <ferror@plt+0x5960>
  408074:	nop
  408078:	stp	x29, x30, [sp, #-32]!
  40807c:	mov	x29, sp
  408080:	str	x19, [sp, #16]
  408084:	mov	x19, x0
  408088:	ldrb	w0, [x0, #13]
  40808c:	ldr	x1, [x19]
  408090:	cbnz	w0, 4080c0 <ferror@plt+0x59f0>
  408094:	mov	w0, #0x2c                  	// #44
  408098:	strb	w0, [x19, #13]
  40809c:	mov	w0, #0x7b                  	// #123
  4080a0:	bl	402150 <putc@plt>
  4080a4:	strb	wzr, [x19, #13]
  4080a8:	ldr	w0, [x19, #8]
  4080ac:	add	w0, w0, #0x1
  4080b0:	str	w0, [x19, #8]
  4080b4:	ldr	x19, [sp, #16]
  4080b8:	ldp	x29, x30, [sp], #32
  4080bc:	ret
  4080c0:	bl	402150 <putc@plt>
  4080c4:	ldr	x1, [x19]
  4080c8:	b	408094 <ferror@plt+0x59c4>
  4080cc:	nop
  4080d0:	stp	x29, x30, [sp, #-48]!
  4080d4:	mov	x29, sp
  4080d8:	stp	x19, x20, [sp, #16]
  4080dc:	mov	x19, x0
  4080e0:	ldr	w0, [x0, #8]
  4080e4:	cbz	w0, 408170 <ferror@plt+0x5aa0>
  4080e8:	ldrb	w2, [x19, #13]
  4080ec:	sub	w0, w0, #0x1
  4080f0:	str	w0, [x19, #8]
  4080f4:	ldr	x1, [x19]
  4080f8:	cbz	w2, 408154 <ferror@plt+0x5a84>
  4080fc:	ldrb	w0, [x19, #12]
  408100:	cbz	w0, 408154 <ferror@plt+0x5a84>
  408104:	mov	w0, #0xa                   	// #10
  408108:	str	x21, [sp, #32]
  40810c:	bl	402150 <putc@plt>
  408110:	adrp	x21, 40c000 <ferror@plt+0x9930>
  408114:	ldr	w0, [x19, #8]
  408118:	add	x21, x21, #0xc58
  40811c:	mov	w20, #0x0                   	// #0
  408120:	cbz	w0, 40814c <ferror@plt+0x5a7c>
  408124:	nop
  408128:	ldr	x3, [x19]
  40812c:	mov	x0, x21
  408130:	mov	x2, #0x4                   	// #4
  408134:	mov	x1, #0x1                   	// #1
  408138:	add	w20, w20, #0x1
  40813c:	bl	4024c0 <fwrite@plt>
  408140:	ldr	w0, [x19, #8]
  408144:	cmp	w20, w0
  408148:	b.cc	408128 <ferror@plt+0x5a58>  // b.lo, b.ul, b.last
  40814c:	ldr	x1, [x19]
  408150:	ldr	x21, [sp, #32]
  408154:	mov	w0, #0x7d                  	// #125
  408158:	bl	402150 <putc@plt>
  40815c:	mov	w0, #0x2c                  	// #44
  408160:	strb	w0, [x19, #13]
  408164:	ldp	x19, x20, [sp, #16]
  408168:	ldp	x29, x30, [sp], #48
  40816c:	ret
  408170:	str	x21, [sp, #32]
  408174:	bl	407ca8 <ferror@plt+0x55d8>
  408178:	stp	x29, x30, [sp, #-32]!
  40817c:	mov	x29, sp
  408180:	str	x19, [sp, #16]
  408184:	mov	x19, x0
  408188:	ldrb	w0, [x0, #13]
  40818c:	ldr	x1, [x19]
  408190:	cbnz	w0, 4081c8 <ferror@plt+0x5af8>
  408194:	mov	w0, #0x2c                  	// #44
  408198:	strb	w0, [x19, #13]
  40819c:	mov	w0, #0x5b                  	// #91
  4081a0:	bl	402150 <putc@plt>
  4081a4:	strb	wzr, [x19, #13]
  4081a8:	ldr	w0, [x19, #8]
  4081ac:	ldrb	w1, [x19, #12]
  4081b0:	add	w0, w0, #0x1
  4081b4:	str	w0, [x19, #8]
  4081b8:	cbnz	w1, 4081d4 <ferror@plt+0x5b04>
  4081bc:	ldr	x19, [sp, #16]
  4081c0:	ldp	x29, x30, [sp], #32
  4081c4:	ret
  4081c8:	bl	402150 <putc@plt>
  4081cc:	ldr	x1, [x19]
  4081d0:	b	408194 <ferror@plt+0x5ac4>
  4081d4:	ldr	x1, [x19]
  4081d8:	mov	w0, #0x20                  	// #32
  4081dc:	ldr	x19, [sp, #16]
  4081e0:	ldp	x29, x30, [sp], #32
  4081e4:	b	402150 <putc@plt>
  4081e8:	stp	x29, x30, [sp, #-32]!
  4081ec:	mov	x29, sp
  4081f0:	str	x19, [sp, #16]
  4081f4:	mov	x19, x0
  4081f8:	ldrb	w0, [x0, #12]
  4081fc:	cbz	w0, 408208 <ferror@plt+0x5b38>
  408200:	ldrb	w0, [x19, #13]
  408204:	cbnz	w0, 40823c <ferror@plt+0x5b6c>
  408208:	ldr	w0, [x19, #8]
  40820c:	strb	wzr, [x19, #13]
  408210:	cbz	w0, 40824c <ferror@plt+0x5b7c>
  408214:	ldr	x1, [x19]
  408218:	sub	w0, w0, #0x1
  40821c:	str	w0, [x19, #8]
  408220:	mov	w0, #0x5d                  	// #93
  408224:	bl	402150 <putc@plt>
  408228:	mov	w0, #0x2c                  	// #44
  40822c:	strb	w0, [x19, #13]
  408230:	ldr	x19, [sp, #16]
  408234:	ldp	x29, x30, [sp], #32
  408238:	ret
  40823c:	ldr	x1, [x19]
  408240:	mov	w0, #0x20                  	// #32
  408244:	bl	402150 <putc@plt>
  408248:	b	408208 <ferror@plt+0x5b38>
  40824c:	bl	407ca8 <ferror@plt+0x55d8>
  408250:	stp	x29, x30, [sp, #-32]!
  408254:	mov	x29, sp
  408258:	stp	x19, x20, [sp, #16]
  40825c:	mov	x19, x0
  408260:	mov	x20, x1
  408264:	ldrb	w0, [x0, #13]
  408268:	cbnz	w0, 408288 <ferror@plt+0x5bb8>
  40826c:	mov	w0, #0x2c                  	// #44
  408270:	strb	w0, [x19, #13]
  408274:	mov	x1, x20
  408278:	mov	x0, x19
  40827c:	ldp	x19, x20, [sp, #16]
  408280:	ldp	x29, x30, [sp], #32
  408284:	b	407cd0 <ferror@plt+0x5600>
  408288:	ldr	x1, [x19]
  40828c:	bl	402150 <putc@plt>
  408290:	mov	w0, #0x2c                  	// #44
  408294:	strb	w0, [x19, #13]
  408298:	mov	x1, x20
  40829c:	mov	x0, x19
  4082a0:	ldp	x19, x20, [sp, #16]
  4082a4:	ldp	x29, x30, [sp], #32
  4082a8:	b	407cd0 <ferror@plt+0x5600>
  4082ac:	nop
  4082b0:	tst	w1, #0xff
  4082b4:	adrp	x3, 40c000 <ferror@plt+0x9930>
  4082b8:	adrp	x2, 40c000 <ferror@plt+0x9930>
  4082bc:	add	x3, x3, #0xc68
  4082c0:	add	x2, x2, #0xc60
  4082c4:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4082c8:	csel	x2, x2, x3, ne  // ne = any
  4082cc:	add	x1, x1, #0x830
  4082d0:	b	407fc8 <ferror@plt+0x58f8>
  4082d4:	nop
  4082d8:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4082dc:	add	x1, x1, #0xc70
  4082e0:	b	407fc8 <ferror@plt+0x58f8>
  4082e4:	nop
  4082e8:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4082ec:	add	x1, x1, #0xc78
  4082f0:	b	407fc8 <ferror@plt+0x58f8>
  4082f4:	nop
  4082f8:	and	w2, w1, #0xff
  4082fc:	adrp	x1, 40c000 <ferror@plt+0x9930>
  408300:	add	x1, x1, #0xc80
  408304:	b	407fc8 <ferror@plt+0x58f8>
  408308:	and	w2, w1, #0xffff
  40830c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  408310:	add	x1, x1, #0xc88
  408314:	b	407fc8 <ferror@plt+0x58f8>
  408318:	mov	w2, w1
  40831c:	adrp	x3, 40c000 <ferror@plt+0x9930>
  408320:	add	x1, x3, #0xc90
  408324:	b	407fc8 <ferror@plt+0x58f8>
  408328:	mov	x2, x1
  40832c:	adrp	x3, 40c000 <ferror@plt+0x9930>
  408330:	add	x1, x3, #0xc98
  408334:	b	407fc8 <ferror@plt+0x58f8>
  408338:	mov	x2, x1
  40833c:	adrp	x3, 40c000 <ferror@plt+0x9930>
  408340:	add	x1, x3, #0xca0
  408344:	b	407fc8 <ferror@plt+0x58f8>
  408348:	mov	x2, x1
  40834c:	adrp	x3, 40c000 <ferror@plt+0x9930>
  408350:	add	x1, x3, #0xc98
  408354:	b	407fc8 <ferror@plt+0x58f8>
  408358:	mov	x2, x1
  40835c:	adrp	x3, 40b000 <ferror@plt+0x8930>
  408360:	add	x1, x3, #0xe18
  408364:	b	407fc8 <ferror@plt+0x58f8>
  408368:	mov	w2, w1
  40836c:	adrp	x3, 40b000 <ferror@plt+0x8930>
  408370:	add	x1, x3, #0xf08
  408374:	b	407fc8 <ferror@plt+0x58f8>
  408378:	mov	x2, x1
  40837c:	adrp	x3, 40c000 <ferror@plt+0x9930>
  408380:	add	x1, x3, #0x2d0
  408384:	b	407fc8 <ferror@plt+0x58f8>
  408388:	stp	x29, x30, [sp, #-32]!
  40838c:	mov	x29, sp
  408390:	stp	x19, x20, [sp, #16]
  408394:	mov	x20, x2
  408398:	mov	x19, x0
  40839c:	bl	407ef8 <ferror@plt+0x5828>
  4083a0:	mov	x1, x20
  4083a4:	mov	x0, x19
  4083a8:	ldp	x19, x20, [sp, #16]
  4083ac:	ldp	x29, x30, [sp], #32
  4083b0:	b	408250 <ferror@plt+0x5b80>
  4083b4:	nop
  4083b8:	stp	x29, x30, [sp, #-32]!
  4083bc:	mov	x29, sp
  4083c0:	stp	x19, x20, [sp, #16]
  4083c4:	and	w20, w2, #0xff
  4083c8:	mov	x19, x0
  4083cc:	bl	407ef8 <ferror@plt+0x5828>
  4083d0:	mov	w1, w20
  4083d4:	mov	x0, x19
  4083d8:	ldp	x19, x20, [sp, #16]
  4083dc:	ldp	x29, x30, [sp], #32
  4083e0:	b	4082b0 <ferror@plt+0x5be0>
  4083e4:	nop
  4083e8:	stp	x29, x30, [sp, #-32]!
  4083ec:	mov	x29, sp
  4083f0:	str	d8, [sp, #24]
  4083f4:	fmov	d8, d0
  4083f8:	str	x19, [sp, #16]
  4083fc:	mov	x19, x0
  408400:	bl	407ef8 <ferror@plt+0x5828>
  408404:	fmov	d0, d8
  408408:	mov	x0, x19
  40840c:	ldr	d8, [sp, #24]
  408410:	ldr	x19, [sp, #16]
  408414:	ldp	x29, x30, [sp], #32
  408418:	b	4082e8 <ferror@plt+0x5c18>
  40841c:	nop
  408420:	stp	x29, x30, [sp, #-32]!
  408424:	mov	x29, sp
  408428:	stp	x19, x20, [sp, #16]
  40842c:	mov	w20, w2
  408430:	mov	x19, x0
  408434:	bl	407ef8 <ferror@plt+0x5828>
  408438:	mov	w1, w20
  40843c:	mov	x0, x19
  408440:	ldp	x19, x20, [sp, #16]
  408444:	ldp	x29, x30, [sp], #32
  408448:	b	408318 <ferror@plt+0x5c48>
  40844c:	nop
  408450:	stp	x29, x30, [sp, #-32]!
  408454:	mov	x29, sp
  408458:	stp	x19, x20, [sp, #16]
  40845c:	mov	x20, x2
  408460:	mov	x19, x0
  408464:	bl	407ef8 <ferror@plt+0x5828>
  408468:	mov	x1, x20
  40846c:	mov	x0, x19
  408470:	ldp	x19, x20, [sp, #16]
  408474:	ldp	x29, x30, [sp], #32
  408478:	b	408328 <ferror@plt+0x5c58>
  40847c:	nop
  408480:	stp	x29, x30, [sp, #-32]!
  408484:	mov	x29, sp
  408488:	stp	x19, x20, [sp, #16]
  40848c:	mov	x20, x2
  408490:	mov	x19, x0
  408494:	bl	407ef8 <ferror@plt+0x5828>
  408498:	mov	x1, x20
  40849c:	mov	x0, x19
  4084a0:	ldp	x19, x20, [sp, #16]
  4084a4:	ldp	x29, x30, [sp], #32
  4084a8:	b	408338 <ferror@plt+0x5c68>
  4084ac:	nop
  4084b0:	stp	x29, x30, [sp, #-32]!
  4084b4:	mov	x29, sp
  4084b8:	stp	x19, x20, [sp, #16]
  4084bc:	and	w20, w2, #0xff
  4084c0:	mov	x19, x0
  4084c4:	bl	407ef8 <ferror@plt+0x5828>
  4084c8:	mov	w1, w20
  4084cc:	mov	x0, x19
  4084d0:	ldp	x19, x20, [sp, #16]
  4084d4:	ldp	x29, x30, [sp], #32
  4084d8:	b	4082f8 <ferror@plt+0x5c28>
  4084dc:	nop
  4084e0:	stp	x29, x30, [sp, #-32]!
  4084e4:	mov	x29, sp
  4084e8:	stp	x19, x20, [sp, #16]
  4084ec:	and	w20, w2, #0xffff
  4084f0:	mov	x19, x0
  4084f4:	bl	407ef8 <ferror@plt+0x5828>
  4084f8:	mov	w1, w20
  4084fc:	mov	x0, x19
  408500:	ldp	x19, x20, [sp, #16]
  408504:	ldp	x29, x30, [sp], #32
  408508:	b	408308 <ferror@plt+0x5c38>
  40850c:	nop
  408510:	stp	x29, x30, [sp, #-32]!
  408514:	mov	x29, sp
  408518:	stp	x19, x20, [sp, #16]
  40851c:	mov	x20, x2
  408520:	mov	x19, x0
  408524:	bl	407ef8 <ferror@plt+0x5828>
  408528:	mov	x1, x20
  40852c:	mov	x0, x19
  408530:	ldp	x19, x20, [sp, #16]
  408534:	ldp	x29, x30, [sp], #32
  408538:	b	408348 <ferror@plt+0x5c78>
  40853c:	nop
  408540:	stp	x29, x30, [sp, #-32]!
  408544:	mov	x29, sp
  408548:	stp	x19, x20, [sp, #16]
  40854c:	mov	x20, x2
  408550:	mov	x19, x0
  408554:	bl	407ef8 <ferror@plt+0x5828>
  408558:	mov	x1, x20
  40855c:	mov	x0, x19
  408560:	ldp	x19, x20, [sp, #16]
  408564:	ldp	x29, x30, [sp], #32
  408568:	b	408358 <ferror@plt+0x5c88>
  40856c:	nop
  408570:	stp	x29, x30, [sp, #-32]!
  408574:	mov	x29, sp
  408578:	stp	x19, x20, [sp, #16]
  40857c:	mov	w20, w2
  408580:	mov	x19, x0
  408584:	bl	407ef8 <ferror@plt+0x5828>
  408588:	mov	w1, w20
  40858c:	mov	x0, x19
  408590:	ldp	x19, x20, [sp, #16]
  408594:	ldp	x29, x30, [sp], #32
  408598:	b	408368 <ferror@plt+0x5c98>
  40859c:	nop
  4085a0:	stp	x29, x30, [sp, #-32]!
  4085a4:	mov	x29, sp
  4085a8:	stp	x19, x20, [sp, #16]
  4085ac:	mov	x20, x2
  4085b0:	mov	x19, x0
  4085b4:	bl	407ef8 <ferror@plt+0x5828>
  4085b8:	mov	x1, x20
  4085bc:	mov	x0, x19
  4085c0:	ldp	x19, x20, [sp, #16]
  4085c4:	ldp	x29, x30, [sp], #32
  4085c8:	b	408378 <ferror@plt+0x5ca8>
  4085cc:	nop
  4085d0:	stp	x29, x30, [sp, #-32]!
  4085d4:	mov	x29, sp
  4085d8:	str	x19, [sp, #16]
  4085dc:	mov	x19, x0
  4085e0:	bl	407ef8 <ferror@plt+0x5828>
  4085e4:	mov	x0, x19
  4085e8:	ldr	x19, [sp, #16]
  4085ec:	ldp	x29, x30, [sp], #32
  4085f0:	b	4082d8 <ferror@plt+0x5c08>
  4085f4:	nop
  4085f8:	cbnz	w0, 408600 <ferror@plt+0x5f30>
  4085fc:	ret
  408600:	stp	x29, x30, [sp, #-32]!
  408604:	adrp	x0, 420000 <ferror@plt+0x1d930>
  408608:	mov	x29, sp
  40860c:	ldr	x0, [x0, #4016]
  408610:	ldr	x0, [x0]
  408614:	str	x19, [sp, #16]
  408618:	adrp	x19, 425000 <stdout@@GLIBC_2.17+0x3c78>
  40861c:	bl	407e48 <ferror@plt+0x5778>
  408620:	str	x0, [x19, #3552]
  408624:	mov	x1, x0
  408628:	cbz	x0, 408668 <ferror@plt+0x5f98>
  40862c:	adrp	x2, 420000 <ferror@plt+0x1d930>
  408630:	ldr	x2, [x2, #4056]
  408634:	ldr	w2, [x2]
  408638:	cbnz	w2, 40864c <ferror@plt+0x5f7c>
  40863c:	ldr	x19, [sp, #16]
  408640:	mov	x0, x1
  408644:	ldp	x29, x30, [sp], #32
  408648:	b	408178 <ferror@plt+0x5aa8>
  40864c:	mov	w1, #0x1                   	// #1
  408650:	bl	407ef0 <ferror@plt+0x5820>
  408654:	ldr	x1, [x19, #3552]
  408658:	ldr	x19, [sp, #16]
  40865c:	mov	x0, x1
  408660:	ldp	x29, x30, [sp], #32
  408664:	b	408178 <ferror@plt+0x5aa8>
  408668:	adrp	x0, 40c000 <ferror@plt+0x9930>
  40866c:	add	x0, x0, #0xcc8
  408670:	bl	4020a0 <perror@plt>
  408674:	mov	w0, #0x1                   	// #1
  408678:	bl	402090 <exit@plt>
  40867c:	nop
  408680:	stp	x29, x30, [sp, #-32]!
  408684:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408688:	mov	x29, sp
  40868c:	str	x19, [sp, #16]
  408690:	add	x19, x0, #0xde0
  408694:	ldr	x0, [x0, #3552]
  408698:	cbz	x0, 4086b0 <ferror@plt+0x5fe0>
  40869c:	bl	4081e8 <ferror@plt+0x5b18>
  4086a0:	mov	x0, x19
  4086a4:	ldr	x19, [sp, #16]
  4086a8:	ldp	x29, x30, [sp], #32
  4086ac:	b	407e80 <ferror@plt+0x57b0>
  4086b0:	ldr	x19, [sp, #16]
  4086b4:	ldp	x29, x30, [sp], #32
  4086b8:	ret
  4086bc:	nop
  4086c0:	cbnz	w0, 4086c8 <ferror@plt+0x5ff8>
  4086c4:	ret
  4086c8:	stp	x29, x30, [sp, #-16]!
  4086cc:	adrp	x0, 420000 <ferror@plt+0x1d930>
  4086d0:	mov	x29, sp
  4086d4:	ldr	x0, [x0, #4016]
  4086d8:	ldr	x0, [x0]
  4086dc:	bl	407e48 <ferror@plt+0x5778>
  4086e0:	adrp	x2, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4086e4:	str	x0, [x2, #3552]
  4086e8:	cbz	x0, 408710 <ferror@plt+0x6040>
  4086ec:	adrp	x1, 420000 <ferror@plt+0x1d930>
  4086f0:	ldr	x1, [x1, #4056]
  4086f4:	ldr	w1, [x1]
  4086f8:	cbnz	w1, 408704 <ferror@plt+0x6034>
  4086fc:	ldp	x29, x30, [sp], #16
  408700:	ret
  408704:	ldp	x29, x30, [sp], #16
  408708:	mov	w1, #0x1                   	// #1
  40870c:	b	407ef0 <ferror@plt+0x5820>
  408710:	adrp	x0, 40c000 <ferror@plt+0x9930>
  408714:	add	x0, x0, #0xcc8
  408718:	bl	4020a0 <perror@plt>
  40871c:	mov	w0, #0x1                   	// #1
  408720:	bl	402090 <exit@plt>
  408724:	nop
  408728:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c78>
  40872c:	add	x0, x1, #0xde0
  408730:	ldr	x1, [x1, #3552]
  408734:	cbz	x1, 40873c <ferror@plt+0x606c>
  408738:	b	407e80 <ferror@plt+0x57b0>
  40873c:	ret
  408740:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408744:	ldr	x0, [x0, #3552]
  408748:	cmp	x0, #0x0
  40874c:	cset	w0, ne  // ne = any
  408750:	ret
  408754:	nop
  408758:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  40875c:	ldr	x0, [x0, #3552]
  408760:	ret
  408764:	nop
  408768:	stp	x29, x30, [sp, #-32]!
  40876c:	mov	x1, x0
  408770:	mov	x29, sp
  408774:	str	x19, [sp, #16]
  408778:	adrp	x19, 425000 <stdout@@GLIBC_2.17+0x3c78>
  40877c:	ldr	x0, [x19, #3552]
  408780:	cbz	x0, 40879c <ferror@plt+0x60cc>
  408784:	cbz	x1, 408790 <ferror@plt+0x60c0>
  408788:	bl	407ef8 <ferror@plt+0x5828>
  40878c:	ldr	x0, [x19, #3552]
  408790:	ldr	x19, [sp, #16]
  408794:	ldp	x29, x30, [sp], #32
  408798:	b	408078 <ferror@plt+0x59a8>
  40879c:	ldr	x19, [sp, #16]
  4087a0:	ldp	x29, x30, [sp], #32
  4087a4:	ret
  4087a8:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4087ac:	ldr	x0, [x0, #3552]
  4087b0:	cbz	x0, 4087b8 <ferror@plt+0x60e8>
  4087b4:	b	4080d0 <ferror@plt+0x5a00>
  4087b8:	ret
  4087bc:	nop
  4087c0:	stp	x29, x30, [sp, #-32]!
  4087c4:	mov	w2, w0
  4087c8:	tst	w0, #0x6
  4087cc:	mov	x29, sp
  4087d0:	str	x19, [sp, #16]
  4087d4:	adrp	x19, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4087d8:	mov	x3, x1
  4087dc:	ldr	x0, [x19, #3552]
  4087e0:	b.eq	408800 <ferror@plt+0x6130>  // b.none
  4087e4:	cbz	x0, 408810 <ferror@plt+0x6140>
  4087e8:	cbz	x1, 4087f4 <ferror@plt+0x6124>
  4087ec:	bl	407ef8 <ferror@plt+0x5828>
  4087f0:	ldr	x0, [x19, #3552]
  4087f4:	ldr	x19, [sp, #16]
  4087f8:	ldp	x29, x30, [sp], #32
  4087fc:	b	408178 <ferror@plt+0x5aa8>
  408800:	cbz	x0, 408810 <ferror@plt+0x6140>
  408804:	ldr	x19, [sp, #16]
  408808:	ldp	x29, x30, [sp], #32
  40880c:	ret
  408810:	mov	w0, #0x5                   	// #5
  408814:	tst	w2, w0
  408818:	b.eq	408804 <ferror@plt+0x6134>  // b.none
  40881c:	ldr	x19, [sp, #16]
  408820:	mov	x1, x3
  408824:	ldp	x29, x30, [sp], #32
  408828:	adrp	x0, 40c000 <ferror@plt+0x9930>
  40882c:	add	x0, x0, #0x830
  408830:	b	402600 <printf@plt>
  408834:	nop
  408838:	adrp	x3, 425000 <stdout@@GLIBC_2.17+0x3c78>
  40883c:	mov	w2, w0
  408840:	tst	w0, #0x6
  408844:	ldr	x0, [x3, #3552]
  408848:	b.eq	408854 <ferror@plt+0x6184>  // b.none
  40884c:	cbz	x0, 40885c <ferror@plt+0x618c>
  408850:	b	4081e8 <ferror@plt+0x5b18>
  408854:	cbz	x0, 40885c <ferror@plt+0x618c>
  408858:	ret
  40885c:	mov	w0, #0x5                   	// #5
  408860:	tst	w2, w0
  408864:	b.eq	408858 <ferror@plt+0x6188>  // b.none
  408868:	adrp	x0, 40c000 <ferror@plt+0x9930>
  40886c:	add	x0, x0, #0x830
  408870:	b	402600 <printf@plt>
  408874:	nop
  408878:	adrp	x7, 425000 <stdout@@GLIBC_2.17+0x3c78>
  40887c:	mov	w5, w0
  408880:	tst	w0, #0x6
  408884:	mov	x6, x2
  408888:	ldr	x0, [x7, #3552]
  40888c:	mov	x2, x3
  408890:	b.eq	4088a8 <ferror@plt+0x61d8>  // b.none
  408894:	cbz	x0, 4088b0 <ferror@plt+0x61e0>
  408898:	cbz	x6, 4088d0 <ferror@plt+0x6200>
  40889c:	mov	w2, w4
  4088a0:	mov	x1, x6
  4088a4:	b	408570 <ferror@plt+0x5ea0>
  4088a8:	cbz	x0, 4088b0 <ferror@plt+0x61e0>
  4088ac:	ret
  4088b0:	mov	w0, #0x5                   	// #5
  4088b4:	tst	w5, w0
  4088b8:	b.eq	4088ac <ferror@plt+0x61dc>  // b.none
  4088bc:	adrp	x0, 420000 <ferror@plt+0x1d930>
  4088c0:	mov	w3, w4
  4088c4:	ldr	x0, [x0, #4016]
  4088c8:	ldr	x0, [x0]
  4088cc:	b	409168 <ferror@plt+0x6a98>
  4088d0:	mov	w1, w4
  4088d4:	b	408368 <ferror@plt+0x5c98>
  4088d8:	adrp	x7, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4088dc:	mov	w5, w0
  4088e0:	tst	w0, #0x6
  4088e4:	mov	x6, x2
  4088e8:	ldr	x0, [x7, #3552]
  4088ec:	mov	x2, x3
  4088f0:	b.eq	408908 <ferror@plt+0x6238>  // b.none
  4088f4:	cbz	x0, 408910 <ferror@plt+0x6240>
  4088f8:	cbz	x6, 408930 <ferror@plt+0x6260>
  4088fc:	mov	x2, x4
  408900:	mov	x1, x6
  408904:	b	4085a0 <ferror@plt+0x5ed0>
  408908:	cbz	x0, 408910 <ferror@plt+0x6240>
  40890c:	ret
  408910:	mov	w0, #0x5                   	// #5
  408914:	tst	w5, w0
  408918:	b.eq	40890c <ferror@plt+0x623c>  // b.none
  40891c:	adrp	x0, 420000 <ferror@plt+0x1d930>
  408920:	mov	x3, x4
  408924:	ldr	x0, [x0, #4016]
  408928:	ldr	x0, [x0]
  40892c:	b	409168 <ferror@plt+0x6a98>
  408930:	mov	x1, x4
  408934:	b	408378 <ferror@plt+0x5ca8>
  408938:	adrp	x7, 425000 <stdout@@GLIBC_2.17+0x3c78>
  40893c:	mov	w5, w0
  408940:	tst	w0, #0x6
  408944:	mov	w6, w1
  408948:	ldr	x0, [x7, #3552]
  40894c:	mov	x1, x2
  408950:	mov	x2, x3
  408954:	and	w3, w4, #0xff
  408958:	b.eq	40896c <ferror@plt+0x629c>  // b.none
  40895c:	cbz	x0, 408974 <ferror@plt+0x62a4>
  408960:	cbz	x1, 408994 <ferror@plt+0x62c4>
  408964:	mov	w2, w3
  408968:	b	4084b0 <ferror@plt+0x5de0>
  40896c:	cbz	x0, 408974 <ferror@plt+0x62a4>
  408970:	ret
  408974:	mov	w0, #0x5                   	// #5
  408978:	tst	w5, w0
  40897c:	b.eq	408970 <ferror@plt+0x62a0>  // b.none
  408980:	adrp	x0, 420000 <ferror@plt+0x1d930>
  408984:	mov	w1, w6
  408988:	ldr	x0, [x0, #4016]
  40898c:	ldr	x0, [x0]
  408990:	b	409168 <ferror@plt+0x6a98>
  408994:	mov	w1, w3
  408998:	b	4082f8 <ferror@plt+0x5c28>
  40899c:	nop
  4089a0:	adrp	x7, 425000 <stdout@@GLIBC_2.17+0x3c78>
  4089a4:	mov	w5, w0
  4089a8:	tst	w0, #0x6
  4089ac:	mov	w6, w1
  4089b0:	ldr	x0, [x7, #3552]
  4089b4:	mov	x1, x2
  4089b8:	mov	x2, x3
  4089bc:	and	w3, w4, #0xffff
  4089c0:	b.eq	4089d4 <ferror@plt+0x6304>  // b.none
  4089c4:	cbz	x0, 4089dc <ferror@plt+0x630c>
  4089c8:	cbz	x1, 4089fc <ferror@plt+0x632c>
  4089cc:	mov	w2, w3
  4089d0:	b	4084e0 <ferror@plt+0x5e10>
  4089d4:	cbz	x0, 4089dc <ferror@plt+0x630c>
  4089d8:	ret
  4089dc:	mov	w0, #0x5                   	// #5
  4089e0:	tst	w5, w0
  4089e4:	b.eq	4089d8 <ferror@plt+0x6308>  // b.none
  4089e8:	adrp	x0, 420000 <ferror@plt+0x1d930>
  4089ec:	mov	w1, w6
  4089f0:	ldr	x0, [x0, #4016]
  4089f4:	ldr	x0, [x0]
  4089f8:	b	409168 <ferror@plt+0x6a98>
  4089fc:	mov	w1, w3
  408a00:	b	408308 <ferror@plt+0x5c38>
  408a04:	nop
  408a08:	adrp	x7, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408a0c:	mov	w5, w0
  408a10:	tst	w0, #0x6
  408a14:	mov	x6, x2
  408a18:	ldr	x0, [x7, #3552]
  408a1c:	mov	x2, x3
  408a20:	b.eq	408a38 <ferror@plt+0x6368>  // b.none
  408a24:	cbz	x0, 408a40 <ferror@plt+0x6370>
  408a28:	cbz	x6, 408a60 <ferror@plt+0x6390>
  408a2c:	mov	w2, w4
  408a30:	mov	x1, x6
  408a34:	b	408420 <ferror@plt+0x5d50>
  408a38:	cbz	x0, 408a40 <ferror@plt+0x6370>
  408a3c:	ret
  408a40:	mov	w0, #0x5                   	// #5
  408a44:	tst	w5, w0
  408a48:	b.eq	408a3c <ferror@plt+0x636c>  // b.none
  408a4c:	adrp	x0, 420000 <ferror@plt+0x1d930>
  408a50:	mov	w3, w4
  408a54:	ldr	x0, [x0, #4016]
  408a58:	ldr	x0, [x0]
  408a5c:	b	409168 <ferror@plt+0x6a98>
  408a60:	mov	w1, w4
  408a64:	b	408318 <ferror@plt+0x5c48>
  408a68:	adrp	x7, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408a6c:	mov	w5, w0
  408a70:	tst	w0, #0x6
  408a74:	mov	x6, x2
  408a78:	ldr	x0, [x7, #3552]
  408a7c:	mov	x2, x3
  408a80:	b.eq	408a98 <ferror@plt+0x63c8>  // b.none
  408a84:	cbz	x0, 408aa0 <ferror@plt+0x63d0>
  408a88:	cbz	x6, 408ac0 <ferror@plt+0x63f0>
  408a8c:	mov	x2, x4
  408a90:	mov	x1, x6
  408a94:	b	408450 <ferror@plt+0x5d80>
  408a98:	cbz	x0, 408aa0 <ferror@plt+0x63d0>
  408a9c:	ret
  408aa0:	mov	w0, #0x5                   	// #5
  408aa4:	tst	w5, w0
  408aa8:	b.eq	408a9c <ferror@plt+0x63cc>  // b.none
  408aac:	adrp	x0, 420000 <ferror@plt+0x1d930>
  408ab0:	mov	x3, x4
  408ab4:	ldr	x0, [x0, #4016]
  408ab8:	ldr	x0, [x0]
  408abc:	b	409168 <ferror@plt+0x6a98>
  408ac0:	mov	x1, x4
  408ac4:	b	408328 <ferror@plt+0x5c58>
  408ac8:	adrp	x7, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408acc:	mov	w5, w0
  408ad0:	tst	w0, #0x6
  408ad4:	mov	x6, x2
  408ad8:	ldr	x0, [x7, #3552]
  408adc:	mov	x2, x3
  408ae0:	b.eq	408af8 <ferror@plt+0x6428>  // b.none
  408ae4:	cbz	x0, 408b00 <ferror@plt+0x6430>
  408ae8:	cbz	x6, 408b20 <ferror@plt+0x6450>
  408aec:	mov	x2, x4
  408af0:	mov	x1, x6
  408af4:	b	408510 <ferror@plt+0x5e40>
  408af8:	cbz	x0, 408b00 <ferror@plt+0x6430>
  408afc:	ret
  408b00:	mov	w0, #0x5                   	// #5
  408b04:	tst	w5, w0
  408b08:	b.eq	408afc <ferror@plt+0x642c>  // b.none
  408b0c:	adrp	x0, 420000 <ferror@plt+0x1d930>
  408b10:	mov	x3, x4
  408b14:	ldr	x0, [x0, #4016]
  408b18:	ldr	x0, [x0]
  408b1c:	b	409168 <ferror@plt+0x6a98>
  408b20:	mov	x1, x4
  408b24:	b	408348 <ferror@plt+0x5c78>
  408b28:	adrp	x7, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408b2c:	mov	w5, w0
  408b30:	tst	w0, #0x6
  408b34:	mov	x6, x2
  408b38:	ldr	x0, [x7, #3552]
  408b3c:	mov	x2, x3
  408b40:	b.eq	408b58 <ferror@plt+0x6488>  // b.none
  408b44:	cbz	x0, 408b60 <ferror@plt+0x6490>
  408b48:	cbz	x6, 408b80 <ferror@plt+0x64b0>
  408b4c:	mov	x2, x4
  408b50:	mov	x1, x6
  408b54:	b	408540 <ferror@plt+0x5e70>
  408b58:	cbz	x0, 408b60 <ferror@plt+0x6490>
  408b5c:	ret
  408b60:	mov	w0, #0x5                   	// #5
  408b64:	tst	w5, w0
  408b68:	b.eq	408b5c <ferror@plt+0x648c>  // b.none
  408b6c:	adrp	x0, 420000 <ferror@plt+0x1d930>
  408b70:	mov	x3, x4
  408b74:	ldr	x0, [x0, #4016]
  408b78:	ldr	x0, [x0]
  408b7c:	b	409168 <ferror@plt+0x6a98>
  408b80:	mov	x1, x4
  408b84:	b	408358 <ferror@plt+0x5c88>
  408b88:	adrp	x5, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408b8c:	mov	w4, w0
  408b90:	tst	w0, #0x6
  408b94:	fmov	d1, d0
  408b98:	ldr	x0, [x5, #3552]
  408b9c:	b.eq	408bb0 <ferror@plt+0x64e0>  // b.none
  408ba0:	cbz	x0, 408bb8 <ferror@plt+0x64e8>
  408ba4:	cbz	x2, 408bdc <ferror@plt+0x650c>
  408ba8:	mov	x1, x2
  408bac:	b	4083e8 <ferror@plt+0x5d18>
  408bb0:	cbz	x0, 408bb8 <ferror@plt+0x64e8>
  408bb4:	ret
  408bb8:	mov	w0, #0x5                   	// #5
  408bbc:	tst	w4, w0
  408bc0:	b.eq	408bb4 <ferror@plt+0x64e4>  // b.none
  408bc4:	adrp	x0, 420000 <ferror@plt+0x1d930>
  408bc8:	fmov	d0, d1
  408bcc:	mov	x2, x3
  408bd0:	ldr	x0, [x0, #4016]
  408bd4:	ldr	x0, [x0]
  408bd8:	b	409168 <ferror@plt+0x6a98>
  408bdc:	b	4082e8 <ferror@plt+0x5c18>
  408be0:	stp	x29, x30, [sp, #-112]!
  408be4:	mov	x3, x0
  408be8:	adrp	x2, 40c000 <ferror@plt+0x9930>
  408bec:	mov	x29, sp
  408bf0:	stp	x19, x20, [sp, #16]
  408bf4:	add	x20, sp, #0x30
  408bf8:	mov	x19, x0
  408bfc:	add	x2, x2, #0xcd8
  408c00:	mov	x0, x20
  408c04:	str	x21, [sp, #32]
  408c08:	mov	w21, w1
  408c0c:	mov	x1, #0x40                  	// #64
  408c10:	bl	402190 <snprintf@plt>
  408c14:	mov	w4, w21
  408c18:	mov	x3, x20
  408c1c:	mov	x2, x19
  408c20:	mov	w1, #0x6                   	// #6
  408c24:	mov	w0, #0x4                   	// #4
  408c28:	bl	408a08 <ferror@plt+0x6338>
  408c2c:	ldp	x19, x20, [sp, #16]
  408c30:	ldr	x21, [sp, #32]
  408c34:	ldp	x29, x30, [sp], #112
  408c38:	ret
  408c3c:	nop
  408c40:	adrp	x7, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408c44:	mov	w5, w0
  408c48:	tst	w0, #0x6
  408c4c:	mov	w6, w1
  408c50:	ldr	x0, [x7, #3552]
  408c54:	mov	x1, x2
  408c58:	mov	x2, x3
  408c5c:	b.eq	408c84 <ferror@plt+0x65b4>  // b.none
  408c60:	cbz	x0, 408c8c <ferror@plt+0x65bc>
  408c64:	cmp	x1, #0x0
  408c68:	ccmp	x4, #0x0, #0x0, ne  // ne = any
  408c6c:	b.eq	408cb8 <ferror@plt+0x65e8>  // b.none
  408c70:	cmp	x1, #0x0
  408c74:	ccmp	x4, #0x0, #0x4, eq  // eq = none
  408c78:	b.eq	408cb0 <ferror@plt+0x65e0>  // b.none
  408c7c:	mov	x1, x4
  408c80:	b	408250 <ferror@plt+0x5b80>
  408c84:	cbz	x0, 408c8c <ferror@plt+0x65bc>
  408c88:	ret
  408c8c:	mov	w0, #0x5                   	// #5
  408c90:	tst	w5, w0
  408c94:	b.eq	408c88 <ferror@plt+0x65b8>  // b.none
  408c98:	adrp	x0, 420000 <ferror@plt+0x1d930>
  408c9c:	mov	x3, x4
  408ca0:	mov	w1, w6
  408ca4:	ldr	x0, [x0, #4016]
  408ca8:	ldr	x0, [x0]
  408cac:	b	409168 <ferror@plt+0x6a98>
  408cb0:	mov	x2, x4
  408cb4:	b	408388 <ferror@plt+0x5cb8>
  408cb8:	b	407ef8 <ferror@plt+0x5828>
  408cbc:	nop
  408cc0:	stp	x29, x30, [sp, #-112]!
  408cc4:	mov	x3, x0
  408cc8:	adrp	x2, 40c000 <ferror@plt+0x9930>
  408ccc:	mov	x29, sp
  408cd0:	stp	x19, x20, [sp, #16]
  408cd4:	add	x20, sp, #0x30
  408cd8:	mov	x19, x0
  408cdc:	add	x2, x2, #0xce0
  408ce0:	mov	x0, x20
  408ce4:	str	x21, [sp, #32]
  408ce8:	mov	x21, x1
  408cec:	mov	x1, #0x40                  	// #64
  408cf0:	bl	402190 <snprintf@plt>
  408cf4:	mov	x4, x21
  408cf8:	mov	x3, x20
  408cfc:	mov	x2, x19
  408d00:	mov	w1, #0x6                   	// #6
  408d04:	mov	w0, #0x4                   	// #4
  408d08:	bl	408c40 <ferror@plt+0x6570>
  408d0c:	ldp	x19, x20, [sp, #16]
  408d10:	ldr	x21, [sp, #32]
  408d14:	ldp	x29, x30, [sp], #112
  408d18:	ret
  408d1c:	nop
  408d20:	sub	sp, sp, #0x10
  408d24:	adrp	x7, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408d28:	mov	w5, w0
  408d2c:	tst	w0, #0x6
  408d30:	mov	w6, w1
  408d34:	mov	x1, x2
  408d38:	str	x3, [sp, #8]
  408d3c:	and	w2, w4, #0xff
  408d40:	ldr	x0, [x7, #3552]
  408d44:	b.eq	408d58 <ferror@plt+0x6688>  // b.none
  408d48:	cbz	x0, 408d64 <ferror@plt+0x6694>
  408d4c:	cbz	x1, 408da4 <ferror@plt+0x66d4>
  408d50:	add	sp, sp, #0x10
  408d54:	b	4083b8 <ferror@plt+0x5ce8>
  408d58:	cbz	x0, 408d64 <ferror@plt+0x6694>
  408d5c:	add	sp, sp, #0x10
  408d60:	ret
  408d64:	mov	w0, #0x5                   	// #5
  408d68:	tst	w5, w0
  408d6c:	b.eq	408d5c <ferror@plt+0x668c>  // b.none
  408d70:	adrp	x0, 420000 <ferror@plt+0x1d930>
  408d74:	cmp	w2, #0x0
  408d78:	adrp	x3, 40c000 <ferror@plt+0x9930>
  408d7c:	adrp	x2, 40c000 <ferror@plt+0x9930>
  408d80:	ldr	x0, [x0, #4016]
  408d84:	add	x2, x2, #0xc68
  408d88:	add	x3, x3, #0xc60
  408d8c:	mov	w1, w6
  408d90:	csel	x3, x3, x2, ne  // ne = any
  408d94:	ldr	x0, [x0]
  408d98:	ldr	x2, [sp, #8]
  408d9c:	add	sp, sp, #0x10
  408da0:	b	409168 <ferror@plt+0x6a98>
  408da4:	mov	w1, w2
  408da8:	add	sp, sp, #0x10
  408dac:	b	4082b0 <ferror@plt+0x5be0>
  408db0:	stp	x29, x30, [sp, #-96]!
  408db4:	adrp	x5, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408db8:	tst	w0, #0x6
  408dbc:	mov	x29, sp
  408dc0:	stp	x19, x20, [sp, #16]
  408dc4:	mov	x19, x2
  408dc8:	mov	x2, x3
  408dcc:	ldr	x3, [x5, #3552]
  408dd0:	b.eq	408e18 <ferror@plt+0x6748>  // b.none
  408dd4:	cbz	x3, 408e28 <ferror@plt+0x6758>
  408dd8:	add	x20, sp, #0x20
  408ddc:	mov	x3, x4
  408de0:	mov	x0, x20
  408de4:	mov	x1, #0x40                  	// #64
  408de8:	adrp	x2, 40c000 <ferror@plt+0x9930>
  408dec:	add	x2, x2, #0xce8
  408df0:	bl	402190 <snprintf@plt>
  408df4:	mov	x4, x20
  408df8:	mov	x2, x19
  408dfc:	mov	x3, #0x0                   	// #0
  408e00:	mov	w1, #0x6                   	// #6
  408e04:	mov	w0, #0x2                   	// #2
  408e08:	bl	408c40 <ferror@plt+0x6570>
  408e0c:	ldp	x19, x20, [sp, #16]
  408e10:	ldp	x29, x30, [sp], #96
  408e14:	ret
  408e18:	cbz	x3, 408e28 <ferror@plt+0x6758>
  408e1c:	ldp	x19, x20, [sp, #16]
  408e20:	ldp	x29, x30, [sp], #96
  408e24:	ret
  408e28:	mov	w3, #0x5                   	// #5
  408e2c:	tst	w0, w3
  408e30:	b.eq	408e1c <ferror@plt+0x674c>  // b.none
  408e34:	adrp	x0, 420000 <ferror@plt+0x1d930>
  408e38:	mov	x3, x4
  408e3c:	ldr	x0, [x0, #4016]
  408e40:	ldr	x0, [x0]
  408e44:	bl	409168 <ferror@plt+0x6a98>
  408e48:	b	408e1c <ferror@plt+0x674c>
  408e4c:	nop
  408e50:	stp	x29, x30, [sp, #-112]!
  408e54:	tst	w0, #0x6
  408e58:	mov	x29, sp
  408e5c:	stp	x19, x20, [sp, #16]
  408e60:	adrp	x20, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408e64:	mov	x19, x2
  408e68:	mov	x2, x3
  408e6c:	ldr	x3, [x20, #3552]
  408e70:	b.eq	408ebc <ferror@plt+0x67ec>  // b.none
  408e74:	cbz	x3, 408ecc <ferror@plt+0x67fc>
  408e78:	str	x21, [sp, #32]
  408e7c:	add	x21, sp, #0x30
  408e80:	mov	w3, w4
  408e84:	mov	x0, x21
  408e88:	adrp	x2, 40c000 <ferror@plt+0x9930>
  408e8c:	mov	x1, #0x40                  	// #64
  408e90:	add	x2, x2, #0xbd8
  408e94:	bl	402190 <snprintf@plt>
  408e98:	ldr	x0, [x20, #3552]
  408e9c:	cbz	x19, 408ef0 <ferror@plt+0x6820>
  408ea0:	mov	x2, x21
  408ea4:	mov	x1, x19
  408ea8:	bl	408388 <ferror@plt+0x5cb8>
  408eac:	ldp	x19, x20, [sp, #16]
  408eb0:	ldr	x21, [sp, #32]
  408eb4:	ldp	x29, x30, [sp], #112
  408eb8:	ret
  408ebc:	cbz	x3, 408ecc <ferror@plt+0x67fc>
  408ec0:	ldp	x19, x20, [sp, #16]
  408ec4:	ldp	x29, x30, [sp], #112
  408ec8:	ret
  408ecc:	mov	w3, #0x5                   	// #5
  408ed0:	tst	w0, w3
  408ed4:	b.eq	408ec0 <ferror@plt+0x67f0>  // b.none
  408ed8:	adrp	x0, 420000 <ferror@plt+0x1d930>
  408edc:	mov	w3, w4
  408ee0:	ldr	x0, [x0, #4016]
  408ee4:	ldr	x0, [x0]
  408ee8:	bl	409168 <ferror@plt+0x6a98>
  408eec:	b	408ec0 <ferror@plt+0x67f0>
  408ef0:	mov	x1, x21
  408ef4:	bl	408250 <ferror@plt+0x5b80>
  408ef8:	ldr	x21, [sp, #32]
  408efc:	b	408ec0 <ferror@plt+0x67f0>
  408f00:	adrp	x7, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408f04:	mov	w5, w0
  408f08:	tst	w0, #0x6
  408f0c:	mov	x6, x3
  408f10:	ldr	x0, [x7, #3552]
  408f14:	b.eq	408f28 <ferror@plt+0x6858>  // b.none
  408f18:	cbz	x0, 408f30 <ferror@plt+0x6860>
  408f1c:	cbz	x2, 408f54 <ferror@plt+0x6884>
  408f20:	mov	x1, x2
  408f24:	b	4085d0 <ferror@plt+0x5f00>
  408f28:	cbz	x0, 408f30 <ferror@plt+0x6860>
  408f2c:	ret
  408f30:	mov	w0, #0x5                   	// #5
  408f34:	tst	w5, w0
  408f38:	b.eq	408f2c <ferror@plt+0x685c>  // b.none
  408f3c:	adrp	x0, 420000 <ferror@plt+0x1d930>
  408f40:	mov	x3, x4
  408f44:	mov	x2, x6
  408f48:	ldr	x0, [x0, #4016]
  408f4c:	ldr	x0, [x0]
  408f50:	b	409168 <ferror@plt+0x6a98>
  408f54:	b	4082d8 <ferror@plt+0x5c08>
  408f58:	adrp	x0, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408f5c:	ldr	x0, [x0, #3552]
  408f60:	cbz	x0, 408f68 <ferror@plt+0x6898>
  408f64:	ret
  408f68:	adrp	x1, 420000 <ferror@plt+0x1d930>
  408f6c:	adrp	x0, 40c000 <ferror@plt+0x9930>
  408f70:	add	x0, x0, #0x830
  408f74:	ldr	x1, [x1, #4048]
  408f78:	ldr	x1, [x1]
  408f7c:	b	402600 <printf@plt>
  408f80:	cmp	w1, #0x0
  408f84:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  408f88:	b.eq	40902c <ferror@plt+0x695c>  // b.none
  408f8c:	stp	x29, x30, [sp, #-32]!
  408f90:	cmp	w0, #0x2
  408f94:	mov	x29, sp
  408f98:	b.eq	408fc0 <ferror@plt+0x68f0>  // b.none
  408f9c:	adrp	x0, 420000 <ferror@plt+0x1d930>
  408fa0:	ldr	x0, [x0, #4016]
  408fa4:	ldr	x0, [x0]
  408fa8:	bl	4021a0 <fileno@plt>
  408fac:	bl	402540 <isatty@plt>
  408fb0:	cbnz	w0, 408fc0 <ferror@plt+0x68f0>
  408fb4:	mov	w0, #0x0                   	// #0
  408fb8:	ldp	x29, x30, [sp], #32
  408fbc:	ret
  408fc0:	adrp	x1, 425000 <stdout@@GLIBC_2.17+0x3c78>
  408fc4:	adrp	x0, 40c000 <ferror@plt+0x9930>
  408fc8:	add	x0, x0, #0xcf0
  408fcc:	stp	x19, x20, [sp, #16]
  408fd0:	mov	w19, #0x1                   	// #1
  408fd4:	add	x20, x1, #0xde8
  408fd8:	str	w19, [x1, #3560]
  408fdc:	bl	402630 <getenv@plt>
  408fe0:	cbz	x0, 409040 <ferror@plt+0x6970>
  408fe4:	mov	w1, #0x3b                  	// #59
  408fe8:	bl	402370 <strrchr@plt>
  408fec:	mov	x2, x0
  408ff0:	mov	w0, w19
  408ff4:	cbz	x2, 409034 <ferror@plt+0x6964>
  408ff8:	ldrb	w3, [x2, #1]
  408ffc:	sub	w0, w3, #0x30
  409000:	and	w0, w0, #0xff
  409004:	cmp	w0, #0x6
  409008:	cset	w1, ls  // ls = plast
  40900c:	cmp	w3, #0x38
  409010:	csinc	w0, w1, wzr, ne  // ne = any
  409014:	cbz	w0, 409040 <ferror@plt+0x6970>
  409018:	ldrb	w1, [x2, #2]
  40901c:	cbnz	w1, 409034 <ferror@plt+0x6964>
  409020:	str	w19, [x20, #4]
  409024:	ldp	x19, x20, [sp, #16]
  409028:	b	408fb8 <ferror@plt+0x68e8>
  40902c:	mov	w0, #0x0                   	// #0
  409030:	ret
  409034:	ldp	x19, x20, [sp, #16]
  409038:	ldp	x29, x30, [sp], #32
  40903c:	ret
  409040:	mov	w0, w19
  409044:	ldp	x19, x20, [sp, #16]
  409048:	ldp	x29, x30, [sp], #32
  40904c:	ret
  409050:	cbz	x1, 409150 <ferror@plt+0x6a80>
  409054:	stp	x29, x30, [sp, #-48]!
  409058:	mov	x29, sp
  40905c:	stp	x19, x20, [sp, #16]
  409060:	mov	x19, x0
  409064:	mov	x20, x1
  409068:	str	x21, [sp, #32]
  40906c:	bl	402080 <strlen@plt>
  409070:	add	x3, x0, #0x10
  409074:	add	x2, x0, #0x1
  409078:	and	x3, x3, #0xfffffffffffffff0
  40907c:	mov	x1, x19
  409080:	sub	sp, sp, x3
  409084:	mov	x0, sp
  409088:	bl	402050 <memcpy@plt>
  40908c:	mov	x21, x0
  409090:	mov	w1, #0x3d                  	// #61
  409094:	bl	4025a0 <strchrnul@plt>
  409098:	mov	x19, x0
  40909c:	ldrb	w0, [x0]
  4090a0:	cbz	w0, 4090a8 <ferror@plt+0x69d8>
  4090a4:	strb	wzr, [x19], #1
  4090a8:	mov	x0, x21
  4090ac:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4090b0:	add	x1, x1, #0xd00
  4090b4:	bl	405500 <ferror@plt+0x2e30>
  4090b8:	tst	w0, #0xff
  4090bc:	b.ne	409118 <ferror@plt+0x6a48>  // b.any
  4090c0:	ldrb	w0, [x19]
  4090c4:	cbz	w0, 409130 <ferror@plt+0x6a60>
  4090c8:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4090cc:	mov	x0, x19
  4090d0:	add	x1, x1, #0xd08
  4090d4:	bl	4023e0 <strcmp@plt>
  4090d8:	cbz	w0, 409130 <ferror@plt+0x6a60>
  4090dc:	adrp	x1, 40c000 <ferror@plt+0x9930>
  4090e0:	mov	x0, x19
  4090e4:	add	x1, x1, #0xd10
  4090e8:	bl	4023e0 <strcmp@plt>
  4090ec:	cbnz	w0, 409100 <ferror@plt+0x6a30>
  4090f0:	mov	w1, #0x1                   	// #1
  4090f4:	mov	w0, w1
  4090f8:	str	w1, [x20]
  4090fc:	b	40911c <ferror@plt+0x6a4c>
  409100:	adrp	x1, 40c000 <ferror@plt+0x9930>
  409104:	mov	x0, x19
  409108:	add	x1, x1, #0xd18
  40910c:	bl	4023e0 <strcmp@plt>
  409110:	cbz	w0, 409158 <ferror@plt+0x6a88>
  409114:	nop
  409118:	mov	w0, #0x0                   	// #0
  40911c:	mov	sp, x29
  409120:	ldp	x19, x20, [sp, #16]
  409124:	ldr	x21, [sp, #32]
  409128:	ldp	x29, x30, [sp], #48
  40912c:	ret
  409130:	mov	w1, #0x2                   	// #2
  409134:	str	w1, [x20]
  409138:	mov	w0, #0x1                   	// #1
  40913c:	mov	sp, x29
  409140:	ldp	x19, x20, [sp, #16]
  409144:	ldr	x21, [sp, #32]
  409148:	ldp	x29, x30, [sp], #48
  40914c:	ret
  409150:	mov	w0, #0x0                   	// #0
  409154:	ret
  409158:	mov	w0, #0x1                   	// #1
  40915c:	str	wzr, [x20]
  409160:	b	40911c <ferror@plt+0x6a4c>
  409164:	nop
  409168:	stp	x29, x30, [sp, #-288]!
  40916c:	adrp	x8, 425000 <stdout@@GLIBC_2.17+0x3c78>
  409170:	mov	w10, #0xffffffd8            	// #-40
  409174:	mov	x29, sp
  409178:	ldr	w12, [x8, #3560]
  40917c:	add	x11, sp, #0xf0
  409180:	mov	w9, #0xffffff80            	// #-128
  409184:	stp	x21, x22, [sp, #32]
  409188:	mov	x22, x2
  40918c:	add	x2, sp, #0x120
  409190:	stp	x2, x2, [sp, #80]
  409194:	cmp	w12, #0x0
  409198:	str	x11, [sp, #96]
  40919c:	ccmp	w1, #0x6, #0x4, ne  // ne = any
  4091a0:	stp	w10, w9, [sp, #104]
  4091a4:	str	q0, [sp, #112]
  4091a8:	str	q1, [sp, #128]
  4091ac:	str	q2, [sp, #144]
  4091b0:	str	q3, [sp, #160]
  4091b4:	str	q4, [sp, #176]
  4091b8:	str	q5, [sp, #192]
  4091bc:	str	q6, [sp, #208]
  4091c0:	str	q7, [sp, #224]
  4091c4:	stp	x3, x4, [sp, #248]
  4091c8:	stp	x5, x6, [sp, #264]
  4091cc:	str	x7, [sp, #280]
  4091d0:	b.eq	409278 <ferror@plt+0x6ba8>  // b.none
  4091d4:	add	x8, x8, #0xde8
  4091d8:	stp	x19, x20, [sp, #16]
  4091dc:	mov	x20, x0
  4091e0:	ldr	w0, [x8, #4]
  4091e4:	cbnz	w0, 409268 <ferror@plt+0x6b98>
  4091e8:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4091ec:	add	x0, x0, #0xda0
  4091f0:	add	x0, x0, #0x20
  4091f4:	ldr	w2, [x0, w1, uxtw #2]
  4091f8:	adrp	x3, 420000 <ferror@plt+0x1d930>
  4091fc:	add	x3, x3, #0xd00
  409200:	adrp	x21, 40c000 <ferror@plt+0x9930>
  409204:	add	x21, x21, #0x830
  409208:	mov	x1, x21
  40920c:	mov	x0, x20
  409210:	ldr	x2, [x3, w2, uxtw #3]
  409214:	bl	402690 <fprintf@plt>
  409218:	mov	w19, w0
  40921c:	ldp	x4, x5, [sp, #80]
  409220:	mov	x1, x22
  409224:	ldp	x6, x7, [sp, #96]
  409228:	add	x2, sp, #0x30
  40922c:	mov	x0, x20
  409230:	stp	x4, x5, [sp, #48]
  409234:	stp	x6, x7, [sp, #64]
  409238:	bl	4025f0 <vfprintf@plt>
  40923c:	add	w19, w19, w0
  409240:	mov	x1, x21
  409244:	mov	x0, x20
  409248:	adrp	x2, 40c000 <ferror@plt+0x9930>
  40924c:	add	x2, x2, #0xd20
  409250:	bl	402690 <fprintf@plt>
  409254:	add	w0, w19, w0
  409258:	ldp	x19, x20, [sp, #16]
  40925c:	ldp	x21, x22, [sp, #32]
  409260:	ldp	x29, x30, [sp], #288
  409264:	ret
  409268:	adrp	x0, 40c000 <ferror@plt+0x9930>
  40926c:	add	x0, x0, #0xda0
  409270:	ldr	w2, [x0, w1, uxtw #2]
  409274:	b	4091f8 <ferror@plt+0x6b28>
  409278:	ldp	x6, x7, [sp, #80]
  40927c:	mov	x1, x22
  409280:	ldp	x4, x5, [sp, #96]
  409284:	add	x2, sp, #0x30
  409288:	stp	x6, x7, [sp, #48]
  40928c:	stp	x4, x5, [sp, #64]
  409290:	bl	4025f0 <vfprintf@plt>
  409294:	ldp	x21, x22, [sp, #32]
  409298:	ldp	x29, x30, [sp], #288
  40929c:	ret
  4092a0:	and	w0, w0, #0xff
  4092a4:	cmp	w0, #0x2
  4092a8:	b.eq	4092bc <ferror@plt+0x6bec>  // b.none
  4092ac:	cmp	w0, #0xa
  4092b0:	mov	w1, #0x3                   	// #3
  4092b4:	mov	w0, #0x6                   	// #6
  4092b8:	csel	w0, w0, w1, ne  // ne = any
  4092bc:	ret
  4092c0:	and	w0, w0, #0xff
  4092c4:	cmp	w0, #0x2
  4092c8:	b.eq	4092e0 <ferror@plt+0x6c10>  // b.none
  4092cc:	cmp	w0, #0x6
  4092d0:	mov	w1, #0x4                   	// #4
  4092d4:	mov	w0, #0x6                   	// #6
  4092d8:	csel	w0, w0, w1, ne  // ne = any
  4092dc:	ret
  4092e0:	mov	w0, #0x5                   	// #5
  4092e4:	ret
  4092e8:	stp	x29, x30, [sp, #-80]!
  4092ec:	mov	x29, sp
  4092f0:	stp	x19, x20, [sp, #16]
  4092f4:	mov	x20, x1
  4092f8:	mov	x19, x3
  4092fc:	stp	x21, x22, [sp, #32]
  409300:	mov	w22, w0
  409304:	mov	x21, x2
  409308:	stp	x25, x26, [sp, #64]
  40930c:	bl	402620 <__errno_location@plt>
  409310:	cmp	w22, #0x1c
  409314:	mov	x25, x0
  409318:	b.eq	40933c <ferror@plt+0x6c6c>  // b.none
  40931c:	mov	w1, #0x61                  	// #97
  409320:	str	w1, [x25]
  409324:	mov	x0, #0x0                   	// #0
  409328:	ldp	x19, x20, [sp, #16]
  40932c:	ldp	x21, x22, [sp, #32]
  409330:	ldp	x25, x26, [sp, #64]
  409334:	ldp	x29, x30, [sp], #80
  409338:	ret
  40933c:	stp	x23, x24, [sp, #48]
  409340:	adrp	x26, 40c000 <ferror@plt+0x9930>
  409344:	mov	x24, x21
  409348:	add	x26, x26, #0xc90
  40934c:	mov	w23, #0x2f                  	// #47
  409350:	str	wzr, [x0]
  409354:	b	409368 <ferror@plt+0x6c98>
  409358:	tbnz	w22, #8, 4093c0 <ferror@plt+0x6cf0>
  40935c:	add	x19, x19, x1
  409360:	strb	w23, [x24, w0, sxtw]
  409364:	add	x24, x2, #0x1
  409368:	ldr	w22, [x20]
  40936c:	mov	x1, x19
  409370:	mov	x2, x26
  409374:	mov	x0, x24
  409378:	rev	w22, w22
  40937c:	add	x20, x20, #0x4
  409380:	lsr	w3, w22, #12
  409384:	bl	402190 <snprintf@plt>
  409388:	sxtw	x1, w0
  40938c:	cmp	x19, w0, sxtw
  409390:	add	x2, x24, x1
  409394:	mvn	x1, x1
  409398:	b.hi	409358 <ferror@plt+0x6c88>  // b.pmore
  40939c:	mov	w1, #0xfffffff9            	// #-7
  4093a0:	mov	x0, #0x0                   	// #0
  4093a4:	ldp	x23, x24, [sp, #48]
  4093a8:	str	w1, [x25]
  4093ac:	ldp	x19, x20, [sp, #16]
  4093b0:	ldp	x21, x22, [sp, #32]
  4093b4:	ldp	x25, x26, [sp, #64]
  4093b8:	ldp	x29, x30, [sp], #80
  4093bc:	ret
  4093c0:	mov	x0, x21
  4093c4:	ldp	x19, x20, [sp, #16]
  4093c8:	ldp	x21, x22, [sp, #32]
  4093cc:	ldp	x23, x24, [sp, #48]
  4093d0:	ldp	x25, x26, [sp, #64]
  4093d4:	ldp	x29, x30, [sp], #80
  4093d8:	ret
  4093dc:	nop
  4093e0:	stp	x29, x30, [sp, #-80]!
  4093e4:	mov	x29, sp
  4093e8:	stp	x19, x20, [sp, #16]
  4093ec:	lsr	x19, x3, #2
  4093f0:	mov	x20, x2
  4093f4:	stp	x21, x22, [sp, #32]
  4093f8:	mov	w22, w0
  4093fc:	mov	x21, x1
  409400:	bl	402620 <__errno_location@plt>
  409404:	mov	x1, x0
  409408:	cmp	w22, #0x1c
  40940c:	b.ne	4094f4 <ferror@plt+0x6e24>  // b.any
  409410:	str	wzr, [x0]
  409414:	cbz	w19, 4094a0 <ferror@plt+0x6dd0>
  409418:	sub	w19, w19, #0x1
  40941c:	mov	x22, #0xfffff               	// #1048575
  409420:	add	x19, x19, #0x1
  409424:	str	x23, [sp, #48]
  409428:	add	x23, sp, #0x48
  40942c:	add	x19, x20, x19, lsl #2
  409430:	b	40946c <ferror@plt+0x6d9c>
  409434:	ldr	x2, [sp, #72]
  409438:	lsl	w0, w0, #12
  40943c:	rev	w0, w0
  409440:	cmp	x2, x21
  409444:	b.eq	409484 <ferror@plt+0x6db4>  // b.none
  409448:	str	w0, [x20]
  40944c:	add	x21, x2, #0x1
  409450:	ldrb	w2, [x2]
  409454:	cmp	w2, #0x2f
  409458:	cbz	w2, 4094d4 <ferror@plt+0x6e04>
  40945c:	add	x20, x20, #0x4
  409460:	b.ne	409484 <ferror@plt+0x6db4>  // b.any
  409464:	cmp	x20, x19
  409468:	b.eq	40949c <ferror@plt+0x6dcc>  // b.none
  40946c:	mov	x1, x23
  409470:	mov	x0, x21
  409474:	mov	w2, #0x0                   	// #0
  409478:	bl	402070 <strtoul@plt>
  40947c:	cmp	x0, x22
  409480:	b.ls	409434 <ferror@plt+0x6d64>  // b.plast
  409484:	ldr	x23, [sp, #48]
  409488:	mov	w0, #0x0                   	// #0
  40948c:	ldp	x19, x20, [sp, #16]
  409490:	ldp	x21, x22, [sp, #32]
  409494:	ldp	x29, x30, [sp], #80
  409498:	ret
  40949c:	ldr	x23, [sp, #48]
  4094a0:	adrp	x3, 420000 <ferror@plt+0x1d930>
  4094a4:	mov	x2, #0x18                  	// #24
  4094a8:	mov	x1, #0x1                   	// #1
  4094ac:	ldr	x3, [x3, #3992]
  4094b0:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4094b4:	add	x0, x0, #0xde0
  4094b8:	ldr	x3, [x3]
  4094bc:	bl	4024c0 <fwrite@plt>
  4094c0:	mov	w0, #0x0                   	// #0
  4094c4:	ldp	x19, x20, [sp, #16]
  4094c8:	ldp	x21, x22, [sp, #32]
  4094cc:	ldp	x29, x30, [sp], #80
  4094d0:	ret
  4094d4:	orr	w1, w0, #0x10000
  4094d8:	mov	w0, #0x1                   	// #1
  4094dc:	ldr	x23, [sp, #48]
  4094e0:	str	w1, [x20]
  4094e4:	ldp	x19, x20, [sp, #16]
  4094e8:	ldp	x21, x22, [sp, #32]
  4094ec:	ldp	x29, x30, [sp], #80
  4094f0:	ret
  4094f4:	mov	w2, #0x61                  	// #97
  4094f8:	mov	w0, #0xffffffff            	// #-1
  4094fc:	str	w2, [x1]
  409500:	b	40948c <ferror@plt+0x6dbc>
  409504:	nop
  409508:	stp	x29, x30, [sp, #-48]!
  40950c:	mov	x29, sp
  409510:	stp	x19, x20, [sp, #16]
  409514:	mov	w20, w2
  409518:	stp	x21, x22, [sp, #32]
  40951c:	mov	w22, w0
  409520:	mov	x21, x1
  409524:	b	409540 <ferror@plt+0x6e70>
  409528:	bl	402620 <__errno_location@plt>
  40952c:	mov	x19, x0
  409530:	ldr	w0, [x0]
  409534:	cmp	w0, #0x4
  409538:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  40953c:	b.ne	409570 <ferror@plt+0x6ea0>  // b.any
  409540:	mov	x1, x21
  409544:	mov	w2, w20
  409548:	mov	w0, w22
  40954c:	bl	402060 <recvmsg@plt>
  409550:	mov	w1, w0
  409554:	tbnz	w0, #31, 409528 <ferror@plt+0x6e58>
  409558:	cbz	w0, 4095b4 <ferror@plt+0x6ee4>
  40955c:	mov	w0, w1
  409560:	ldp	x19, x20, [sp, #16]
  409564:	ldp	x21, x22, [sp, #32]
  409568:	ldp	x29, x30, [sp], #48
  40956c:	ret
  409570:	adrp	x1, 420000 <ferror@plt+0x1d930>
  409574:	ldr	x1, [x1, #3992]
  409578:	ldr	x20, [x1]
  40957c:	bl	402350 <strerror@plt>
  409580:	ldr	w3, [x19]
  409584:	mov	x2, x0
  409588:	adrp	x1, 40c000 <ferror@plt+0x9930>
  40958c:	mov	x0, x20
  409590:	add	x1, x1, #0xe10
  409594:	bl	402690 <fprintf@plt>
  409598:	ldr	w1, [x19]
  40959c:	ldp	x19, x20, [sp, #16]
  4095a0:	neg	w1, w1
  4095a4:	mov	w0, w1
  4095a8:	ldp	x21, x22, [sp, #32]
  4095ac:	ldp	x29, x30, [sp], #48
  4095b0:	ret
  4095b4:	adrp	x3, 420000 <ferror@plt+0x1d930>
  4095b8:	mov	x1, #0x1                   	// #1
  4095bc:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4095c0:	mov	x2, #0xf                   	// #15
  4095c4:	ldr	x3, [x3, #3992]
  4095c8:	add	x0, x0, #0xe00
  4095cc:	ldr	x3, [x3]
  4095d0:	bl	4024c0 <fwrite@plt>
  4095d4:	mov	w1, #0xffffffc3            	// #-61
  4095d8:	b	40955c <ferror@plt+0x6e8c>
  4095dc:	nop
  4095e0:	stp	x29, x30, [sp, #-64]!
  4095e4:	mov	x29, sp
  4095e8:	stp	x21, x22, [sp, #32]
  4095ec:	mov	x22, x2
  4095f0:	mov	w2, #0x22                  	// #34
  4095f4:	ldr	x21, [x1, #16]
  4095f8:	stp	x19, x20, [sp, #16]
  4095fc:	mov	x20, x1
  409600:	stp	x23, x24, [sp, #48]
  409604:	mov	w24, w0
  409608:	stp	xzr, xzr, [x21]
  40960c:	bl	409508 <ferror@plt+0x6e38>
  409610:	sxtw	x19, w0
  409614:	tbnz	w19, #31, 409654 <ferror@plt+0x6f84>
  409618:	cmp	w19, #0x8, lsl #12
  40961c:	mov	x0, #0x8000                	// #32768
  409620:	csel	x19, x19, x0, ge  // ge = tcont
  409624:	mov	x0, x19
  409628:	bl	402210 <malloc@plt>
  40962c:	mov	x23, x0
  409630:	cbz	x0, 409678 <ferror@plt+0x6fa8>
  409634:	stp	x23, x19, [x21]
  409638:	mov	x1, x20
  40963c:	mov	w0, w24
  409640:	mov	w2, #0x0                   	// #0
  409644:	bl	409508 <ferror@plt+0x6e38>
  409648:	mov	w19, w0
  40964c:	tbnz	w0, #31, 40966c <ferror@plt+0x6f9c>
  409650:	str	x23, [x22]
  409654:	mov	w0, w19
  409658:	ldp	x19, x20, [sp, #16]
  40965c:	ldp	x21, x22, [sp, #32]
  409660:	ldp	x23, x24, [sp, #48]
  409664:	ldp	x29, x30, [sp], #64
  409668:	ret
  40966c:	mov	x0, x23
  409670:	bl	402440 <free@plt>
  409674:	b	409654 <ferror@plt+0x6f84>
  409678:	adrp	x3, 420000 <ferror@plt+0x1d930>
  40967c:	adrp	x0, 40c000 <ferror@plt+0x9930>
  409680:	mov	x2, #0x20                  	// #32
  409684:	mov	x1, #0x1                   	// #1
  409688:	ldr	x3, [x3, #3992]
  40968c:	mov	w19, #0xfffffff4            	// #-12
  409690:	add	x0, x0, #0xe30
  409694:	ldr	x3, [x3]
  409698:	bl	4024c0 <fwrite@plt>
  40969c:	b	409654 <ferror@plt+0x6f84>
  4096a0:	mov	w0, #0x0                   	// #0
  4096a4:	ret
  4096a8:	stp	x29, x30, [sp, #-208]!
  4096ac:	mov	x6, #0x1                   	// #1
  4096b0:	mov	w5, #0x10                  	// #16
  4096b4:	mov	x29, sp
  4096b8:	stp	x25, x26, [sp, #64]
  4096bc:	mov	x26, x0
  4096c0:	mov	w0, #0xc                   	// #12
  4096c4:	ldr	x4, [x1]
  4096c8:	stp	x19, x20, [sp, #16]
  4096cc:	ldr	w19, [x26, #28]
  4096d0:	stp	x23, x24, [sp, #48]
  4096d4:	add	w19, w19, #0x1
  4096d8:	stp	x27, x28, [sp, #80]
  4096dc:	stp	xzr, xzr, [sp, #160]
  4096e0:	stp	xzr, xzr, [sp, #176]
  4096e4:	str	w19, [x26, #28]
  4096e8:	str	xzr, [sp, #120]
  4096ec:	str	wzr, [sp, #128]
  4096f0:	str	w0, [sp, #160]
  4096f4:	add	x0, sp, #0x78
  4096f8:	stp	x1, x6, [sp, #168]
  4096fc:	and	w1, w3, #0xff
  409700:	stp	xzr, xzr, [sp, #192]
  409704:	str	w19, [x4, #8]
  409708:	str	x2, [sp, #96]
  40970c:	str	w1, [sp, #108]
  409710:	strh	w5, [sp, #120]
  409714:	str	x0, [sp, #152]
  409718:	cbnz	x2, 409728 <ferror@plt+0x7058>
  40971c:	ldrh	w0, [x4, #6]
  409720:	orr	w0, w0, #0x4
  409724:	strh	w0, [x4, #6]
  409728:	ldr	w0, [x26]
  40972c:	add	x24, sp, #0x98
  409730:	mov	x1, x24
  409734:	mov	w2, #0x0                   	// #0
  409738:	bl	4022e0 <sendmsg@plt>
  40973c:	tbnz	w0, #31, 409a74 <ferror@plt+0x73a4>
  409740:	adrp	x1, 420000 <ferror@plt+0x1d930>
  409744:	mov	w20, w19
  409748:	sub	x20, x20, #0x1
  40974c:	add	x25, sp, #0x70
  409750:	ldr	x23, [x1, #3992]
  409754:	add	x0, sp, #0x88
  409758:	mov	x1, #0x1                   	// #1
  40975c:	stp	x21, x22, [sp, #32]
  409760:	str	wzr, [sp, #104]
  409764:	stp	x0, x1, [sp, #168]
  409768:	ldr	w0, [x26]
  40976c:	mov	x2, x25
  409770:	mov	x1, x24
  409774:	bl	4095e0 <ferror@plt+0x6f10>
  409778:	mov	w28, w0
  40977c:	tbnz	w0, #31, 4099f0 <ferror@plt+0x7320>
  409780:	ldr	w2, [sp, #160]
  409784:	cmp	w2, #0xc
  409788:	b.ne	409aac <ferror@plt+0x73dc>  // b.any
  40978c:	ldr	x27, [sp, #112]
  409790:	mov	w21, w0
  409794:	cmp	w0, #0xf
  409798:	mov	x0, x27
  40979c:	b.le	409840 <ferror@plt+0x7170>
  4097a0:	ldr	w28, [x27]
  4097a4:	subs	w3, w28, #0x10
  4097a8:	ccmp	w28, w21, #0x0, pl  // pl = nfrst
  4097ac:	b.gt	409890 <ferror@plt+0x71c0>
  4097b0:	ldr	x1, [sp, #96]
  4097b4:	cbnz	x1, 409978 <ferror@plt+0x72a8>
  4097b8:	adrp	x22, 40c000 <ferror@plt+0x9930>
  4097bc:	b	4097d0 <ferror@plt+0x7100>
  4097c0:	ldr	w28, [x27]
  4097c4:	subs	w3, w28, #0x10
  4097c8:	ccmp	w21, w28, #0x1, pl  // pl = nfrst
  4097cc:	b.lt	409890 <ferror@plt+0x71c0>  // b.tstop
  4097d0:	ldr	w1, [sp, #124]
  4097d4:	cbnz	w1, 409820 <ferror@plt+0x7150>
  4097d8:	ldr	w2, [x26, #8]
  4097dc:	ldr	w1, [x27, #12]
  4097e0:	cmp	w2, w1
  4097e4:	b.ne	409820 <ferror@plt+0x7150>  // b.any
  4097e8:	ldr	w1, [x27, #8]
  4097ec:	cmp	w1, w19
  4097f0:	b.hi	409820 <ferror@plt+0x7150>  // b.pmore
  4097f4:	cmp	x20, w1, uxtw
  4097f8:	b.hi	409820 <ferror@plt+0x7150>  // b.pmore
  4097fc:	ldrh	w0, [x27, #4]
  409800:	cmp	w0, #0x2
  409804:	b.eq	40990c <ferror@plt+0x723c>  // b.none
  409808:	ldr	x3, [x23]
  40980c:	add	x0, x22, #0xed0
  409810:	mov	x2, #0x14                  	// #20
  409814:	mov	x1, #0x1                   	// #1
  409818:	bl	4024c0 <fwrite@plt>
  40981c:	nop
  409820:	add	w4, w28, #0x3
  409824:	and	w4, w4, #0xfffffffc
  409828:	sub	w21, w21, w4
  40982c:	add	x27, x27, w4, uxtw
  409830:	mov	w28, w21
  409834:	cmp	w21, #0xf
  409838:	b.hi	4097c0 <ferror@plt+0x70f0>  // b.pmore
  40983c:	ldr	x0, [sp, #112]
  409840:	bl	402440 <free@plt>
  409844:	ldr	w0, [sp, #200]
  409848:	tbnz	w0, #5, 4098e4 <ferror@plt+0x7214>
  40984c:	cbnz	w28, 409a88 <ferror@plt+0x73b8>
  409850:	ldr	w0, [sp, #104]
  409854:	add	w0, w0, #0x1
  409858:	str	w0, [sp, #104]
  40985c:	b	409768 <ferror@plt+0x7098>
  409860:	add	w1, w28, #0x3
  409864:	and	w1, w1, #0xfffffffc
  409868:	sub	w21, w21, w1
  40986c:	cmp	w21, #0xf
  409870:	add	x6, x6, w1, uxtw
  409874:	mov	w28, w21
  409878:	b.ls	409840 <ferror@plt+0x7170>  // b.plast
  40987c:	ldr	w28, [x6]
  409880:	subs	w3, w28, #0x10
  409884:	ccmp	w28, w21, #0x0, pl  // pl = nfrst
  409888:	b.le	409980 <ferror@plt+0x72b0>
  40988c:	nop
  409890:	adrp	x0, 420000 <ferror@plt+0x1d930>
  409894:	ldr	w1, [sp, #200]
  409898:	ldr	x0, [x0, #3992]
  40989c:	ldr	x3, [x0]
  4098a0:	tbz	w1, #5, 409abc <ferror@plt+0x73ec>
  4098a4:	mov	x2, #0x12                  	// #18
  4098a8:	mov	x1, #0x1                   	// #1
  4098ac:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4098b0:	add	x0, x0, #0xe98
  4098b4:	bl	4024c0 <fwrite@plt>
  4098b8:	mov	w28, #0xffffffff            	// #-1
  4098bc:	ldr	x0, [sp, #112]
  4098c0:	bl	402440 <free@plt>
  4098c4:	ldp	x21, x22, [sp, #32]
  4098c8:	mov	w0, w28
  4098cc:	ldp	x19, x20, [sp, #16]
  4098d0:	ldp	x23, x24, [sp, #48]
  4098d4:	ldp	x25, x26, [sp, #64]
  4098d8:	ldp	x27, x28, [sp, #80]
  4098dc:	ldp	x29, x30, [sp], #208
  4098e0:	ret
  4098e4:	adrp	x0, 420000 <ferror@plt+0x1d930>
  4098e8:	mov	x2, #0x12                  	// #18
  4098ec:	mov	x1, #0x1                   	// #1
  4098f0:	ldr	x3, [x0, #3992]
  4098f4:	adrp	x0, 40c000 <ferror@plt+0x9930>
  4098f8:	add	x0, x0, #0xf18
  4098fc:	ldr	x3, [x3]
  409900:	bl	4024c0 <fwrite@plt>
  409904:	b	409850 <ferror@plt+0x7180>
  409908:	mov	x27, x6
  40990c:	ldr	w28, [x27, #16]
  409910:	cmp	w3, #0x13
  409914:	b.ls	409a40 <ferror@plt+0x7370>  // b.plast
  409918:	cbz	w28, 4099e0 <ferror@plt+0x7310>
  40991c:	bl	402620 <__errno_location@plt>
  409920:	neg	w1, w28
  409924:	str	w1, [x0]
  409928:	ldr	w2, [sp, #108]
  40992c:	ldr	w0, [x26, #36]
  409930:	cmp	w2, #0x0
  409934:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  409938:	b.ne	409a00 <ferror@plt+0x7330>  // b.any
  40993c:	ldr	x1, [sp, #96]
  409940:	ldr	x0, [sp, #112]
  409944:	cbz	x1, 4099f8 <ferror@plt+0x7328>
  409948:	str	x0, [x1]
  40994c:	ldr	w0, [sp, #104]
  409950:	cmp	w28, #0x0
  409954:	ldp	x19, x20, [sp, #16]
  409958:	csinv	w28, w28, w0, eq  // eq = none
  40995c:	mov	w0, w28
  409960:	ldp	x21, x22, [sp, #32]
  409964:	ldp	x23, x24, [sp, #48]
  409968:	ldp	x25, x26, [sp, #64]
  40996c:	ldp	x27, x28, [sp, #80]
  409970:	ldp	x29, x30, [sp], #208
  409974:	ret
  409978:	ldr	w8, [sp, #124]
  40997c:	mov	x6, x27
  409980:	cbnz	w8, 409860 <ferror@plt+0x7190>
  409984:	ldr	w2, [x6, #12]
  409988:	ldr	w1, [x26, #8]
  40998c:	cmp	w2, w1
  409990:	b.ne	409860 <ferror@plt+0x7190>  // b.any
  409994:	ldr	w1, [x6, #8]
  409998:	cmp	w19, w1
  40999c:	b.cc	409860 <ferror@plt+0x7190>  // b.lo, b.ul, b.last
  4099a0:	cmp	x20, w1, uxtw
  4099a4:	b.hi	409860 <ferror@plt+0x7190>  // b.pmore
  4099a8:	ldrh	w1, [x6, #4]
  4099ac:	cmp	w1, #0x2
  4099b0:	b.eq	409908 <ferror@plt+0x7238>  // b.none
  4099b4:	ldr	x1, [sp, #96]
  4099b8:	mov	w28, #0x0                   	// #0
  4099bc:	ldp	x21, x22, [sp, #32]
  4099c0:	str	x0, [x1]
  4099c4:	mov	w0, w28
  4099c8:	ldp	x19, x20, [sp, #16]
  4099cc:	ldp	x23, x24, [sp, #48]
  4099d0:	ldp	x25, x26, [sp, #64]
  4099d4:	ldp	x27, x28, [sp, #80]
  4099d8:	ldp	x29, x30, [sp], #208
  4099dc:	ret
  4099e0:	mov	x0, x27
  4099e4:	mov	x1, #0x0                   	// #0
  4099e8:	bl	4096a0 <ferror@plt+0x6fd0>
  4099ec:	b	40993c <ferror@plt+0x726c>
  4099f0:	ldp	x21, x22, [sp, #32]
  4099f4:	b	4098c8 <ferror@plt+0x71f8>
  4099f8:	bl	402440 <free@plt>
  4099fc:	b	40994c <ferror@plt+0x727c>
  409a00:	mov	x0, x27
  409a04:	mov	x1, #0x0                   	// #0
  409a08:	bl	4096a0 <ferror@plt+0x6fd0>
  409a0c:	cbnz	w0, 40993c <ferror@plt+0x726c>
  409a10:	adrp	x1, 420000 <ferror@plt+0x1d930>
  409a14:	ldr	w0, [x27, #16]
  409a18:	ldr	x1, [x1, #3992]
  409a1c:	neg	w0, w0
  409a20:	ldr	x19, [x1]
  409a24:	bl	402350 <strerror@plt>
  409a28:	adrp	x1, 40c000 <ferror@plt+0x9930>
  409a2c:	mov	x2, x0
  409a30:	add	x1, x1, #0xf00
  409a34:	mov	x0, x19
  409a38:	bl	402690 <fprintf@plt>
  409a3c:	b	40993c <ferror@plt+0x726c>
  409a40:	adrp	x3, 420000 <ferror@plt+0x1d930>
  409a44:	mov	x2, #0x10                  	// #16
  409a48:	mov	x1, #0x1                   	// #1
  409a4c:	adrp	x0, 40c000 <ferror@plt+0x9930>
  409a50:	ldr	x3, [x3, #3992]
  409a54:	add	x0, x0, #0xee8
  409a58:	mov	w28, #0xffffffff            	// #-1
  409a5c:	ldr	x3, [x3]
  409a60:	bl	4024c0 <fwrite@plt>
  409a64:	ldr	x0, [sp, #112]
  409a68:	bl	402440 <free@plt>
  409a6c:	ldp	x21, x22, [sp, #32]
  409a70:	b	4098c8 <ferror@plt+0x71f8>
  409a74:	adrp	x0, 40c000 <ferror@plt+0x9930>
  409a78:	mov	w28, #0xffffffff            	// #-1
  409a7c:	add	x0, x0, #0xe58
  409a80:	bl	4020a0 <perror@plt>
  409a84:	b	4098c8 <ferror@plt+0x71f8>
  409a88:	adrp	x1, 40c000 <ferror@plt+0x9930>
  409a8c:	mov	w2, w28
  409a90:	add	x1, x1, #0xf30
  409a94:	adrp	x0, 420000 <ferror@plt+0x1d930>
  409a98:	ldr	x0, [x0, #3992]
  409a9c:	ldr	x0, [x0]
  409aa0:	bl	402690 <fprintf@plt>
  409aa4:	mov	w0, #0x1                   	// #1
  409aa8:	bl	402090 <exit@plt>
  409aac:	adrp	x1, 40c000 <ferror@plt+0x9930>
  409ab0:	adrp	x0, 420000 <ferror@plt+0x1d930>
  409ab4:	add	x1, x1, #0xe78
  409ab8:	b	409a98 <ferror@plt+0x73c8>
  409abc:	mov	w2, w28
  409ac0:	adrp	x1, 40c000 <ferror@plt+0x9930>
  409ac4:	add	x1, x1, #0xeb0
  409ac8:	mov	x0, x3
  409acc:	bl	402690 <fprintf@plt>
  409ad0:	mov	w0, #0x1                   	// #1
  409ad4:	bl	402090 <exit@plt>
  409ad8:	mov	w0, #0x0                   	// #0
  409adc:	ret
  409ae0:	stp	x29, x30, [sp, #-48]!
  409ae4:	mov	w5, #0x1                   	// #1
  409ae8:	mov	w4, #0x4                   	// #4
  409aec:	mov	x29, sp
  409af0:	str	x19, [sp, #16]
  409af4:	mov	x19, x0
  409af8:	ldr	w0, [x0]
  409afc:	add	x3, sp, #0x2c
  409b00:	mov	w2, #0xc                   	// #12
  409b04:	mov	w1, #0x10e                 	// #270
  409b08:	str	w5, [sp, #44]
  409b0c:	bl	402220 <setsockopt@plt>
  409b10:	tbnz	w0, #31, 409b20 <ferror@plt+0x7450>
  409b14:	ldr	w0, [x19, #48]
  409b18:	orr	w0, w0, #0x4
  409b1c:	str	w0, [x19, #48]
  409b20:	ldr	x19, [sp, #16]
  409b24:	ldp	x29, x30, [sp], #48
  409b28:	ret
  409b2c:	nop
  409b30:	stp	x29, x30, [sp, #-32]!
  409b34:	mov	w4, #0x4                   	// #4
  409b38:	mov	w2, #0x1                   	// #1
  409b3c:	mov	x29, sp
  409b40:	ldr	w0, [x0]
  409b44:	add	x3, sp, #0x1c
  409b48:	str	w1, [sp, #28]
  409b4c:	mov	w1, #0x10e                 	// #270
  409b50:	bl	402220 <setsockopt@plt>
  409b54:	ldp	x29, x30, [sp], #32
  409b58:	ret
  409b5c:	nop
  409b60:	stp	x29, x30, [sp, #-32]!
  409b64:	mov	x29, sp
  409b68:	str	x19, [sp, #16]
  409b6c:	mov	x19, x0
  409b70:	ldr	w0, [x0]
  409b74:	tbnz	w0, #31, 409b84 <ferror@plt+0x74b4>
  409b78:	bl	402360 <close@plt>
  409b7c:	mov	w0, #0xffffffff            	// #-1
  409b80:	str	w0, [x19]
  409b84:	ldr	x19, [sp, #16]
  409b88:	ldp	x29, x30, [sp], #32
  409b8c:	ret
  409b90:	stp	x29, x30, [sp, #-64]!
  409b94:	mov	w3, #0x8000                	// #32768
  409b98:	mov	x29, sp
  409b9c:	stp	x19, x20, [sp, #16]
  409ba0:	mov	x19, x0
  409ba4:	mov	w20, #0x1                   	// #1
  409ba8:	str	x21, [sp, #32]
  409bac:	mov	w21, w1
  409bb0:	stp	xzr, xzr, [x0, #32]
  409bb4:	mov	w1, #0x3                   	// #3
  409bb8:	movk	w1, #0x8, lsl #16
  409bbc:	stp	xzr, xzr, [x19]
  409bc0:	mov	w0, #0x10                  	// #16
  409bc4:	stp	xzr, xzr, [x19, #16]
  409bc8:	str	w2, [x19, #36]
  409bcc:	str	xzr, [x19, #48]
  409bd0:	stp	w3, w20, [sp, #56]
  409bd4:	bl	4024e0 <socket@plt>
  409bd8:	str	w0, [x19]
  409bdc:	tbnz	w0, #31, 409cf4 <ferror@plt+0x7624>
  409be0:	add	x3, sp, #0x38
  409be4:	mov	w1, w20
  409be8:	mov	w4, #0x4                   	// #4
  409bec:	mov	w2, #0x7                   	// #7
  409bf0:	bl	402220 <setsockopt@plt>
  409bf4:	tbnz	w0, #31, 409d08 <ferror@plt+0x7638>
  409bf8:	adrp	x3, 420000 <ferror@plt+0x1d930>
  409bfc:	ldr	w0, [x19]
  409c00:	mov	w1, w20
  409c04:	mov	w4, #0x4                   	// #4
  409c08:	ldr	x3, [x3, #4024]
  409c0c:	mov	w2, #0x8                   	// #8
  409c10:	bl	402220 <setsockopt@plt>
  409c14:	tbnz	w0, #31, 409d1c <ferror@plt+0x764c>
  409c18:	mov	x20, x19
  409c1c:	mov	w2, #0xb                   	// #11
  409c20:	mov	w1, #0x10e                 	// #270
  409c24:	add	x3, sp, #0x3c
  409c28:	mov	w4, #0x4                   	// #4
  409c2c:	ldr	w0, [x20], #4
  409c30:	bl	402220 <setsockopt@plt>
  409c34:	stur	wzr, [x19, #6]
  409c38:	ldr	w0, [x19]
  409c3c:	mov	w2, #0x10                  	// #16
  409c40:	strh	w2, [x19, #4]
  409c44:	mov	x1, x20
  409c48:	strh	wzr, [x19, #10]
  409c4c:	mov	w2, #0xc                   	// #12
  409c50:	str	w21, [x19, #12]
  409c54:	bl	402110 <bind@plt>
  409c58:	tbnz	w0, #31, 409d30 <ferror@plt+0x7660>
  409c5c:	ldr	w0, [x19]
  409c60:	mov	w3, #0xc                   	// #12
  409c64:	mov	x1, x20
  409c68:	add	x2, sp, #0x34
  409c6c:	str	w3, [sp, #52]
  409c70:	bl	402660 <getsockname@plt>
  409c74:	tbnz	w0, #31, 409d44 <ferror@plt+0x7674>
  409c78:	ldr	w2, [sp, #52]
  409c7c:	cmp	w2, #0xc
  409c80:	b.ne	409cd4 <ferror@plt+0x7604>  // b.any
  409c84:	ldrh	w2, [x19, #4]
  409c88:	cmp	w2, #0x10
  409c8c:	b.ne	409cb4 <ferror@plt+0x75e4>  // b.any
  409c90:	mov	x0, #0x0                   	// #0
  409c94:	bl	402200 <time@plt>
  409c98:	mov	x1, x0
  409c9c:	mov	w0, #0x0                   	// #0
  409ca0:	str	w1, [x19, #28]
  409ca4:	ldp	x19, x20, [sp, #16]
  409ca8:	ldr	x21, [sp, #32]
  409cac:	ldp	x29, x30, [sp], #64
  409cb0:	ret
  409cb4:	adrp	x0, 420000 <ferror@plt+0x1d930>
  409cb8:	adrp	x1, 40c000 <ferror@plt+0x9930>
  409cbc:	add	x1, x1, #0xfe0
  409cc0:	ldr	x0, [x0, #3992]
  409cc4:	ldr	x0, [x0]
  409cc8:	bl	402690 <fprintf@plt>
  409ccc:	mov	w0, #0xffffffff            	// #-1
  409cd0:	b	409ca4 <ferror@plt+0x75d4>
  409cd4:	adrp	x0, 420000 <ferror@plt+0x1d930>
  409cd8:	adrp	x1, 40c000 <ferror@plt+0x9930>
  409cdc:	add	x1, x1, #0xfc0
  409ce0:	ldr	x0, [x0, #3992]
  409ce4:	ldr	x0, [x0]
  409ce8:	bl	402690 <fprintf@plt>
  409cec:	mov	w0, #0xffffffff            	// #-1
  409cf0:	b	409ca4 <ferror@plt+0x75d4>
  409cf4:	adrp	x0, 40c000 <ferror@plt+0x9930>
  409cf8:	add	x0, x0, #0xf48
  409cfc:	bl	4020a0 <perror@plt>
  409d00:	mov	w0, #0xffffffff            	// #-1
  409d04:	b	409ca4 <ferror@plt+0x75d4>
  409d08:	adrp	x0, 40c000 <ferror@plt+0x9930>
  409d0c:	add	x0, x0, #0xf68
  409d10:	bl	4020a0 <perror@plt>
  409d14:	mov	w0, #0xffffffff            	// #-1
  409d18:	b	409ca4 <ferror@plt+0x75d4>
  409d1c:	adrp	x0, 40c000 <ferror@plt+0x9930>
  409d20:	add	x0, x0, #0xf78
  409d24:	bl	4020a0 <perror@plt>
  409d28:	mov	w0, #0xffffffff            	// #-1
  409d2c:	b	409ca4 <ferror@plt+0x75d4>
  409d30:	adrp	x0, 40c000 <ferror@plt+0x9930>
  409d34:	add	x0, x0, #0xf88
  409d38:	bl	4020a0 <perror@plt>
  409d3c:	mov	w0, #0xffffffff            	// #-1
  409d40:	b	409ca4 <ferror@plt+0x75d4>
  409d44:	adrp	x0, 40c000 <ferror@plt+0x9930>
  409d48:	add	x0, x0, #0xfa8
  409d4c:	bl	4020a0 <perror@plt>
  409d50:	mov	w0, #0xffffffff            	// #-1
  409d54:	b	409ca4 <ferror@plt+0x75d4>
  409d58:	mov	w2, #0x0                   	// #0
  409d5c:	b	409b90 <ferror@plt+0x74c0>
  409d60:	stp	x29, x30, [sp, #-192]!
  409d64:	mov	x29, sp
  409d68:	stp	x19, x20, [sp, #16]
  409d6c:	mov	x19, x0
  409d70:	mov	x0, #0x18                  	// #24
  409d74:	stp	xzr, xzr, [sp, #48]
  409d78:	movk	x0, #0x6a, lsl #32
  409d7c:	ldr	w3, [x19, #28]
  409d80:	strb	w1, [sp, #56]
  409d84:	movk	x0, #0x301, lsl #48
  409d88:	add	w1, w3, #0x1
  409d8c:	str	x0, [sp, #40]
  409d90:	str	w1, [sp, #48]
  409d94:	add	x20, sp, #0x28
  409d98:	dup	v0.2s, w1
  409d9c:	stp	xzr, xzr, [sp, #64]
  409da0:	stp	xzr, xzr, [sp, #80]
  409da4:	stp	xzr, xzr, [sp, #96]
  409da8:	stp	xzr, xzr, [sp, #112]
  409dac:	stp	xzr, xzr, [sp, #128]
  409db0:	stp	xzr, xzr, [sp, #144]
  409db4:	stp	xzr, xzr, [sp, #160]
  409db8:	stp	xzr, xzr, [sp, #176]
  409dbc:	stur	d0, [x19, #28]
  409dc0:	cbz	x2, 409dd4 <ferror@plt+0x7704>
  409dc4:	mov	x0, x20
  409dc8:	mov	w1, #0x98                  	// #152
  409dcc:	blr	x2
  409dd0:	cbnz	w0, 409de8 <ferror@plt+0x7718>
  409dd4:	ldr	w0, [x19]
  409dd8:	mov	x1, x20
  409ddc:	mov	w3, #0x0                   	// #0
  409de0:	mov	x2, #0x98                  	// #152
  409de4:	bl	402470 <send@plt>
  409de8:	ldp	x19, x20, [sp, #16]
  409dec:	ldp	x29, x30, [sp], #192
  409df0:	ret
  409df4:	nop
  409df8:	stp	x29, x30, [sp, #-192]!
  409dfc:	mov	x29, sp
  409e00:	stp	x19, x20, [sp, #16]
  409e04:	mov	x19, x0
  409e08:	mov	x0, #0x18                  	// #24
  409e0c:	stp	xzr, xzr, [sp, #48]
  409e10:	movk	x0, #0x16, lsl #32
  409e14:	ldr	w3, [x19, #28]
  409e18:	strb	w1, [sp, #56]
  409e1c:	movk	x0, #0x301, lsl #48
  409e20:	add	w1, w3, #0x1
  409e24:	str	x0, [sp, #40]
  409e28:	str	w1, [sp, #48]
  409e2c:	add	x20, sp, #0x28
  409e30:	dup	v0.2s, w1
  409e34:	stp	xzr, xzr, [sp, #64]
  409e38:	stp	xzr, xzr, [sp, #80]
  409e3c:	stp	xzr, xzr, [sp, #96]
  409e40:	stp	xzr, xzr, [sp, #112]
  409e44:	stp	xzr, xzr, [sp, #128]
  409e48:	stp	xzr, xzr, [sp, #144]
  409e4c:	stp	xzr, xzr, [sp, #160]
  409e50:	stp	xzr, xzr, [sp, #176]
  409e54:	stur	d0, [x19, #28]
  409e58:	cbz	x2, 409e6c <ferror@plt+0x779c>
  409e5c:	mov	x0, x20
  409e60:	mov	w1, #0x98                  	// #152
  409e64:	blr	x2
  409e68:	cbnz	w0, 409e80 <ferror@plt+0x77b0>
  409e6c:	ldr	w0, [x19]
  409e70:	mov	x1, x20
  409e74:	mov	w3, #0x0                   	// #0
  409e78:	mov	x2, #0x98                  	// #152
  409e7c:	bl	402470 <send@plt>
  409e80:	ldp	x19, x20, [sp, #16]
  409e84:	ldp	x29, x30, [sp], #192
  409e88:	ret
  409e8c:	nop
  409e90:	mov	x5, x0
  409e94:	stp	x29, x30, [sp, #-48]!
  409e98:	mov	x7, #0x1c                  	// #28
  409e9c:	mov	x29, sp
  409ea0:	ldr	w4, [x5, #28]
  409ea4:	mov	w6, w1
  409ea8:	ldr	w0, [x0]
  409eac:	movk	x7, #0x4a, lsl #32
  409eb0:	add	w4, w4, #0x1
  409eb4:	movk	x7, #0x301, lsl #48
  409eb8:	stp	xzr, xzr, [sp, #24]
  409ebc:	add	x1, sp, #0x10
  409ec0:	dup	v0.2s, w4
  409ec4:	mov	w3, #0x0                   	// #0
  409ec8:	mov	x2, #0x1c                  	// #28
  409ecc:	str	x7, [sp, #16]
  409ed0:	str	w4, [sp, #24]
  409ed4:	stur	d0, [x5, #28]
  409ed8:	strb	w6, [sp, #32]
  409edc:	str	wzr, [sp, #40]
  409ee0:	bl	402470 <send@plt>
  409ee4:	ldp	x29, x30, [sp], #48
  409ee8:	ret
  409eec:	nop
  409ef0:	stp	x29, x30, [sp, #-192]!
  409ef4:	mov	x29, sp
  409ef8:	stp	x19, x20, [sp, #16]
  409efc:	mov	x19, x0
  409f00:	mov	x0, #0x1c                  	// #28
  409f04:	stp	xzr, xzr, [sp, #40]
  409f08:	movk	x0, #0x1a, lsl #32
  409f0c:	ldr	w3, [x19, #28]
  409f10:	strb	w1, [sp, #48]
  409f14:	movk	x0, #0x301, lsl #48
  409f18:	add	w1, w3, #0x1
  409f1c:	str	x0, [sp, #32]
  409f20:	str	w1, [sp, #40]
  409f24:	add	x20, sp, #0x20
  409f28:	dup	v0.2s, w1
  409f2c:	stp	xzr, xzr, [sp, #56]
  409f30:	stp	xzr, xzr, [sp, #72]
  409f34:	stp	xzr, xzr, [sp, #88]
  409f38:	stp	xzr, xzr, [sp, #104]
  409f3c:	stp	xzr, xzr, [sp, #120]
  409f40:	stp	xzr, xzr, [sp, #136]
  409f44:	stp	xzr, xzr, [sp, #152]
  409f48:	stp	xzr, xzr, [sp, #168]
  409f4c:	str	wzr, [sp, #184]
  409f50:	stur	d0, [x19, #28]
  409f54:	cbz	x2, 409f68 <ferror@plt+0x7898>
  409f58:	mov	x0, x20
  409f5c:	mov	w1, #0x9c                  	// #156
  409f60:	blr	x2
  409f64:	cbnz	w0, 409f7c <ferror@plt+0x78ac>
  409f68:	ldr	w0, [x19]
  409f6c:	mov	x1, x20
  409f70:	mov	w3, #0x0                   	// #0
  409f74:	mov	x2, #0x9c                  	// #156
  409f78:	bl	402470 <send@plt>
  409f7c:	ldp	x19, x20, [sp, #16]
  409f80:	ldp	x29, x30, [sp], #192
  409f84:	ret
  409f88:	mov	x5, x0
  409f8c:	stp	x29, x30, [sp, #-48]!
  409f90:	mov	x7, #0x1c                  	// #28
  409f94:	mov	x29, sp
  409f98:	ldr	w4, [x5, #28]
  409f9c:	mov	w6, w1
  409fa0:	ldr	w0, [x0]
  409fa4:	movk	x7, #0x22, lsl #32
  409fa8:	add	w4, w4, #0x1
  409fac:	movk	x7, #0x301, lsl #48
  409fb0:	stp	xzr, xzr, [sp, #24]
  409fb4:	add	x1, sp, #0x10
  409fb8:	dup	v0.2s, w4
  409fbc:	mov	w3, #0x0                   	// #0
  409fc0:	mov	x2, #0x1c                  	// #28
  409fc4:	str	x7, [sp, #16]
  409fc8:	str	w4, [sp, #24]
  409fcc:	stur	d0, [x5, #28]
  409fd0:	strb	w6, [sp, #32]
  409fd4:	str	wzr, [sp, #40]
  409fd8:	bl	402470 <send@plt>
  409fdc:	ldp	x29, x30, [sp], #48
  409fe0:	ret
  409fe4:	nop
  409fe8:	stp	x29, x30, [sp, #-336]!
  409fec:	mov	x29, sp
  409ff0:	stp	x19, x20, [sp, #16]
  409ff4:	mov	x19, x0
  409ff8:	mov	x20, x2
  409ffc:	stp	x21, x22, [sp, #32]
  40a000:	add	x22, sp, #0x30
  40a004:	mov	w21, w1
  40a008:	mov	x0, x22
  40a00c:	mov	x2, #0x11c                 	// #284
  40a010:	mov	w1, #0x0                   	// #0
  40a014:	bl	402290 <memset@plt>
  40a018:	ldr	w3, [x19, #28]
  40a01c:	mov	x0, #0x1c                  	// #28
  40a020:	movk	x0, #0x1e, lsl #32
  40a024:	strb	w21, [sp, #64]
  40a028:	add	w3, w3, #0x1
  40a02c:	movk	x0, #0x301, lsl #48
  40a030:	str	x0, [sp, #48]
  40a034:	dup	v0.2s, w3
  40a038:	str	w3, [sp, #56]
  40a03c:	stur	d0, [x19, #28]
  40a040:	cbz	x20, 40a054 <ferror@plt+0x7984>
  40a044:	mov	x0, x22
  40a048:	mov	w1, #0x11c                 	// #284
  40a04c:	blr	x20
  40a050:	cbnz	w0, 40a068 <ferror@plt+0x7998>
  40a054:	ldr	w0, [x19]
  40a058:	mov	x1, x22
  40a05c:	mov	w3, #0x0                   	// #0
  40a060:	mov	x2, #0x11c                 	// #284
  40a064:	bl	402470 <send@plt>
  40a068:	ldp	x19, x20, [sp, #16]
  40a06c:	ldp	x21, x22, [sp, #32]
  40a070:	ldp	x29, x30, [sp], #336
  40a074:	ret
  40a078:	mov	x5, x0
  40a07c:	stp	x29, x30, [sp, #-48]!
  40a080:	mov	x7, #0x14                  	// #20
  40a084:	mov	x29, sp
  40a088:	ldr	w4, [x5, #28]
  40a08c:	mov	w6, w1
  40a090:	ldr	w0, [x0]
  40a094:	movk	x7, #0x42, lsl #32
  40a098:	add	w4, w4, #0x1
  40a09c:	movk	x7, #0x301, lsl #48
  40a0a0:	stur	xzr, [sp, #36]
  40a0a4:	add	x1, sp, #0x18
  40a0a8:	dup	v0.2s, w4
  40a0ac:	mov	w3, #0x0                   	// #0
  40a0b0:	mov	x2, #0x14                  	// #20
  40a0b4:	str	x7, [sp, #24]
  40a0b8:	str	w4, [sp, #32]
  40a0bc:	strb	w6, [sp, #40]
  40a0c0:	stur	d0, [x5, #28]
  40a0c4:	bl	402470 <send@plt>
  40a0c8:	ldp	x29, x30, [sp], #48
  40a0cc:	ret
  40a0d0:	mov	x5, x0
  40a0d4:	stp	x29, x30, [sp, #-48]!
  40a0d8:	mov	x7, #0x18                  	// #24
  40a0dc:	mov	x29, sp
  40a0e0:	ldr	w4, [x5, #28]
  40a0e4:	mov	w6, w1
  40a0e8:	ldr	w0, [x0]
  40a0ec:	movk	x7, #0x56, lsl #32
  40a0f0:	add	w4, w4, #0x1
  40a0f4:	movk	x7, #0x301, lsl #48
  40a0f8:	stp	xzr, xzr, [sp, #32]
  40a0fc:	mov	x2, #0x18                  	// #24
  40a100:	dup	v0.2s, w4
  40a104:	add	x1, sp, x2
  40a108:	mov	w3, #0x0                   	// #0
  40a10c:	str	x7, [sp, #24]
  40a110:	str	w4, [sp, #32]
  40a114:	stur	d0, [x5, #28]
  40a118:	strb	w6, [sp, #40]
  40a11c:	bl	402470 <send@plt>
  40a120:	ldp	x29, x30, [sp], #48
  40a124:	ret
  40a128:	mov	x5, x0
  40a12c:	stp	x29, x30, [sp, #-48]!
  40a130:	mov	x7, #0x14                  	// #20
  40a134:	mov	x29, sp
  40a138:	ldr	w4, [x5, #28]
  40a13c:	mov	w6, w1
  40a140:	ldr	w0, [x0]
  40a144:	movk	x7, #0x52, lsl #32
  40a148:	add	w4, w4, #0x1
  40a14c:	movk	x7, #0x301, lsl #48
  40a150:	stur	xzr, [sp, #36]
  40a154:	add	x1, sp, #0x18
  40a158:	dup	v0.2s, w4
  40a15c:	mov	w3, #0x0                   	// #0
  40a160:	mov	x2, #0x14                  	// #20
  40a164:	str	x7, [sp, #24]
  40a168:	str	w4, [sp, #32]
  40a16c:	strb	w6, [sp, #40]
  40a170:	stur	d0, [x5, #28]
  40a174:	bl	402470 <send@plt>
  40a178:	ldp	x29, x30, [sp], #48
  40a17c:	ret
  40a180:	sub	sp, sp, #0x450
  40a184:	stp	x29, x30, [sp]
  40a188:	mov	x29, sp
  40a18c:	stp	x19, x20, [sp, #16]
  40a190:	mov	x19, x0
  40a194:	mov	x20, x2
  40a198:	stp	x21, x22, [sp, #32]
  40a19c:	add	x22, sp, #0x38
  40a1a0:	mov	w21, w1
  40a1a4:	mov	x0, x22
  40a1a8:	mov	x2, #0x414                 	// #1044
  40a1ac:	mov	w1, #0x0                   	// #0
  40a1b0:	bl	402290 <memset@plt>
  40a1b4:	ldr	w3, [x19, #28]
  40a1b8:	mov	x0, #0x14                  	// #20
  40a1bc:	movk	x0, #0x5a, lsl #32
  40a1c0:	strb	w21, [sp, #72]
  40a1c4:	add	w3, w3, #0x1
  40a1c8:	movk	x0, #0x301, lsl #48
  40a1cc:	str	x0, [sp, #56]
  40a1d0:	dup	v0.2s, w3
  40a1d4:	str	w3, [sp, #64]
  40a1d8:	stur	d0, [x19, #28]
  40a1dc:	cbz	x20, 40a218 <ferror@plt+0x7b48>
  40a1e0:	mov	x0, x22
  40a1e4:	mov	w1, #0x414                 	// #1044
  40a1e8:	blr	x20
  40a1ec:	cbnz	w0, 40a204 <ferror@plt+0x7b34>
  40a1f0:	ldr	w0, [x19]
  40a1f4:	mov	x1, x22
  40a1f8:	ldr	w2, [sp, #56]
  40a1fc:	mov	w3, #0x0                   	// #0
  40a200:	bl	402470 <send@plt>
  40a204:	ldp	x29, x30, [sp]
  40a208:	ldp	x19, x20, [sp, #16]
  40a20c:	ldp	x21, x22, [sp, #32]
  40a210:	add	sp, sp, #0x450
  40a214:	ret
  40a218:	mov	w0, #0xffffffea            	// #-22
  40a21c:	b	40a204 <ferror@plt+0x7b34>
  40a220:	stp	x29, x30, [sp, #-64]!
  40a224:	cmp	w1, #0x0
  40a228:	mov	x5, x0
  40a22c:	mov	x29, sp
  40a230:	ldr	w6, [x0, #28]
  40a234:	ccmp	w1, #0x7, #0x4, ne  // ne = any
  40a238:	ldr	w0, [x0]
  40a23c:	and	w4, w1, #0xff
  40a240:	add	w6, w6, #0x1
  40a244:	b.eq	40a288 <ferror@plt+0x7bb8>  // b.none
  40a248:	dup	v0.2s, w6
  40a24c:	mov	x7, #0x20                  	// #32
  40a250:	movk	x7, #0x12, lsl #32
  40a254:	stp	xzr, xzr, [sp, #32]
  40a258:	movk	x7, #0x301, lsl #48
  40a25c:	add	x1, sp, #0x18
  40a260:	mov	w3, #0x0                   	// #0
  40a264:	mov	x2, #0x20                  	// #32
  40a268:	str	x7, [sp, #24]
  40a26c:	stur	d0, [x5, #28]
  40a270:	str	w6, [sp, #32]
  40a274:	strb	w4, [sp, #40]
  40a278:	str	xzr, [sp, #48]
  40a27c:	bl	402470 <send@plt>
  40a280:	ldp	x29, x30, [sp], #64
  40a284:	ret
  40a288:	dup	v0.2s, w6
  40a28c:	mov	x9, #0x28                  	// #40
  40a290:	mov	w7, w2
  40a294:	movk	x9, #0x12, lsl #32
  40a298:	mov	w8, #0x8                   	// #8
  40a29c:	movk	x9, #0x301, lsl #48
  40a2a0:	movk	w8, #0x1d, lsl #16
  40a2a4:	stp	xzr, xzr, [sp, #32]
  40a2a8:	add	x1, sp, #0x18
  40a2ac:	mov	w3, #0x0                   	// #0
  40a2b0:	mov	x2, #0x28                  	// #40
  40a2b4:	str	x9, [sp, #24]
  40a2b8:	stur	d0, [x5, #28]
  40a2bc:	str	w6, [sp, #32]
  40a2c0:	strb	w4, [sp, #40]
  40a2c4:	str	xzr, [sp, #48]
  40a2c8:	stp	w8, w7, [sp, #56]
  40a2cc:	bl	402470 <send@plt>
  40a2d0:	ldp	x29, x30, [sp], #64
  40a2d4:	ret
  40a2d8:	stp	x29, x30, [sp, #-48]!
  40a2dc:	mov	x29, sp
  40a2e0:	cbz	w1, 40a338 <ferror@plt+0x7c68>
  40a2e4:	mov	x4, x0
  40a2e8:	mov	x7, #0x20                  	// #32
  40a2ec:	ldr	w0, [x0]
  40a2f0:	mov	w5, w1
  40a2f4:	movk	x7, #0x12, lsl #32
  40a2f8:	stp	xzr, xzr, [sp, #24]
  40a2fc:	ldr	w6, [x4, #28]
  40a300:	movk	x7, #0x301, lsl #48
  40a304:	add	x1, sp, #0x10
  40a308:	add	w6, w6, #0x1
  40a30c:	mov	w3, #0x0                   	// #0
  40a310:	mov	x2, #0x20                  	// #32
  40a314:	str	x7, [sp, #16]
  40a318:	dup	v0.2s, w6
  40a31c:	str	w6, [sp, #24]
  40a320:	strb	w5, [sp, #32]
  40a324:	str	xzr, [sp, #40]
  40a328:	stur	d0, [x4, #28]
  40a32c:	bl	402470 <send@plt>
  40a330:	ldp	x29, x30, [sp], #48
  40a334:	ret
  40a338:	mov	w2, #0x1                   	// #1
  40a33c:	bl	40a220 <ferror@plt+0x7b50>
  40a340:	ldp	x29, x30, [sp], #48
  40a344:	ret
  40a348:	sub	sp, sp, #0x460
  40a34c:	cmp	w1, #0x0
  40a350:	ccmp	w1, #0x11, #0x4, ne  // ne = any
  40a354:	stp	x29, x30, [sp]
  40a358:	mov	x29, sp
  40a35c:	stp	x19, x20, [sp, #16]
  40a360:	mov	x20, x0
  40a364:	and	w19, w1, #0xff
  40a368:	stp	x21, x22, [sp, #32]
  40a36c:	ldr	w21, [x0, #28]
  40a370:	add	w21, w21, #0x1
  40a374:	b.ne	40a3e0 <ferror@plt+0x7d10>  // b.any
  40a378:	str	x23, [sp, #48]
  40a37c:	add	x23, sp, #0x40
  40a380:	mov	x22, x2
  40a384:	mov	x0, x23
  40a388:	mov	x2, #0x420                 	// #1056
  40a38c:	mov	w1, #0x0                   	// #0
  40a390:	bl	402290 <memset@plt>
  40a394:	str	w21, [sp, #72]
  40a398:	dup	v0.2s, w21
  40a39c:	mov	x0, #0x20                  	// #32
  40a3a0:	movk	x0, #0x12, lsl #32
  40a3a4:	strb	w19, [sp, #80]
  40a3a8:	movk	x0, #0x301, lsl #48
  40a3ac:	str	x0, [sp, #64]
  40a3b0:	stur	d0, [x20, #28]
  40a3b4:	cbz	x22, 40a45c <ferror@plt+0x7d8c>
  40a3b8:	mov	x0, x23
  40a3bc:	mov	w1, #0x420                 	// #1056
  40a3c0:	blr	x22
  40a3c4:	cbz	w0, 40a430 <ferror@plt+0x7d60>
  40a3c8:	ldp	x29, x30, [sp]
  40a3cc:	ldp	x19, x20, [sp, #16]
  40a3d0:	ldp	x21, x22, [sp, #32]
  40a3d4:	ldr	x23, [sp, #48]
  40a3d8:	add	sp, sp, #0x460
  40a3dc:	ret
  40a3e0:	dup	v0.2s, w21
  40a3e4:	ldr	w0, [x0]
  40a3e8:	mov	x4, #0x20                  	// #32
  40a3ec:	stp	xzr, xzr, [sp, #72]
  40a3f0:	movk	x4, #0x12, lsl #32
  40a3f4:	movk	x4, #0x301, lsl #48
  40a3f8:	add	x1, sp, #0x40
  40a3fc:	mov	w3, #0x0                   	// #0
  40a400:	mov	x2, #0x20                  	// #32
  40a404:	stur	d0, [x20, #28]
  40a408:	str	x4, [sp, #64]
  40a40c:	str	w21, [sp, #72]
  40a410:	strb	w19, [sp, #80]
  40a414:	str	xzr, [sp, #88]
  40a418:	bl	402470 <send@plt>
  40a41c:	ldp	x29, x30, [sp]
  40a420:	ldp	x19, x20, [sp, #16]
  40a424:	ldp	x21, x22, [sp, #32]
  40a428:	add	sp, sp, #0x460
  40a42c:	ret
  40a430:	ldr	w2, [sp, #64]
  40a434:	mov	x1, x23
  40a438:	ldr	w0, [x20]
  40a43c:	mov	w3, #0x0                   	// #0
  40a440:	bl	402470 <send@plt>
  40a444:	ldp	x29, x30, [sp]
  40a448:	ldp	x19, x20, [sp, #16]
  40a44c:	ldp	x21, x22, [sp, #32]
  40a450:	ldr	x23, [sp, #48]
  40a454:	add	sp, sp, #0x460
  40a458:	ret
  40a45c:	mov	w0, #0xffffffea            	// #-22
  40a460:	ldp	x29, x30, [sp]
  40a464:	ldp	x19, x20, [sp, #16]
  40a468:	ldp	x21, x22, [sp, #32]
  40a46c:	ldr	x23, [sp, #48]
  40a470:	add	sp, sp, #0x460
  40a474:	ret
  40a478:	stp	x29, x30, [sp, #-192]!
  40a47c:	mov	x5, #0x20                  	// #32
  40a480:	movk	x5, #0x1e, lsl #32
  40a484:	mov	x29, sp
  40a488:	stp	x19, x20, [sp, #16]
  40a48c:	mov	x19, x0
  40a490:	movk	x5, #0x301, lsl #48
  40a494:	stp	xzr, xzr, [sp, #40]
  40a498:	mov	w4, #0x7                   	// #7
  40a49c:	ldr	w2, [x19, #28]
  40a4a0:	str	x5, [sp, #32]
  40a4a4:	add	x20, sp, #0x20
  40a4a8:	add	w2, w2, #0x1
  40a4ac:	str	w2, [sp, #40]
  40a4b0:	strb	w4, [sp, #48]
  40a4b4:	mov	x3, x1
  40a4b8:	dup	v0.2s, w2
  40a4bc:	stp	xzr, xzr, [sp, #56]
  40a4c0:	mov	x0, x20
  40a4c4:	stp	xzr, xzr, [sp, #72]
  40a4c8:	mov	w1, #0xa0                  	// #160
  40a4cc:	stp	xzr, xzr, [sp, #88]
  40a4d0:	stp	xzr, xzr, [sp, #104]
  40a4d4:	stp	xzr, xzr, [sp, #120]
  40a4d8:	stp	xzr, xzr, [sp, #136]
  40a4dc:	stp	xzr, xzr, [sp, #152]
  40a4e0:	stp	xzr, xzr, [sp, #168]
  40a4e4:	str	xzr, [sp, #184]
  40a4e8:	stur	d0, [x19, #28]
  40a4ec:	blr	x3
  40a4f0:	cbnz	w0, 40a508 <ferror@plt+0x7e38>
  40a4f4:	ldr	w0, [x19]
  40a4f8:	mov	x1, x20
  40a4fc:	mov	w3, #0x0                   	// #0
  40a500:	mov	x2, #0xa0                  	// #160
  40a504:	bl	402470 <send@plt>
  40a508:	ldp	x19, x20, [sp, #16]
  40a50c:	ldp	x29, x30, [sp], #192
  40a510:	ret
  40a514:	nop
  40a518:	mov	x5, x0
  40a51c:	stp	x29, x30, [sp, #-48]!
  40a520:	mov	x8, #0x1c                  	// #28
  40a524:	mov	x29, sp
  40a528:	ldr	w4, [x5, #28]
  40a52c:	mov	w7, w1
  40a530:	ldr	w0, [x0]
  40a534:	mov	w6, w2
  40a538:	add	w4, w4, #0x1
  40a53c:	movk	x8, #0x5e, lsl #32
  40a540:	movk	x8, #0x301, lsl #48
  40a544:	stp	xzr, xzr, [sp, #24]
  40a548:	dup	v0.2s, w4
  40a54c:	add	x1, sp, #0x10
  40a550:	mov	w3, #0x0                   	// #0
  40a554:	mov	x2, #0x1c                  	// #28
  40a558:	str	x8, [sp, #16]
  40a55c:	str	w4, [sp, #24]
  40a560:	stur	d0, [x5, #28]
  40a564:	strb	w7, [sp, #32]
  40a568:	str	w6, [sp, #40]
  40a56c:	bl	402470 <send@plt>
  40a570:	ldp	x29, x30, [sp], #48
  40a574:	ret
  40a578:	stp	x29, x30, [sp, #-16]!
  40a57c:	sxtw	x2, w2
  40a580:	mov	w3, #0x0                   	// #0
  40a584:	mov	x29, sp
  40a588:	ldr	w0, [x0]
  40a58c:	bl	402470 <send@plt>
  40a590:	ldp	x29, x30, [sp], #16
  40a594:	ret
  40a598:	sub	sp, sp, #0x420
  40a59c:	sxtw	x2, w2
  40a5a0:	mov	w3, #0x0                   	// #0
  40a5a4:	stp	x29, x30, [sp]
  40a5a8:	mov	x29, sp
  40a5ac:	str	x19, [sp, #16]
  40a5b0:	mov	x19, x0
  40a5b4:	ldr	w0, [x0]
  40a5b8:	bl	402470 <send@plt>
  40a5bc:	tbnz	w0, #31, 40a628 <ferror@plt+0x7f58>
  40a5c0:	ldr	w0, [x19]
  40a5c4:	add	x19, sp, #0x20
  40a5c8:	mov	x1, x19
  40a5cc:	mov	w3, #0x42                  	// #66
  40a5d0:	mov	x2, #0x400                 	// #1024
  40a5d4:	bl	402380 <recv@plt>
  40a5d8:	mov	w1, w0
  40a5dc:	tbnz	w0, #31, 40a638 <ferror@plt+0x7f68>
  40a5e0:	cmp	w0, #0xf
  40a5e4:	b.gt	40a610 <ferror@plt+0x7f40>
  40a5e8:	b	40a624 <ferror@plt+0x7f54>
  40a5ec:	cmp	w2, w1
  40a5f0:	sub	w1, w1, w0
  40a5f4:	b.hi	40a624 <ferror@plt+0x7f54>  // b.pmore
  40a5f8:	ldrh	w3, [x19, #4]
  40a5fc:	cmp	w3, #0x2
  40a600:	b.eq	40a658 <ferror@plt+0x7f88>  // b.none
  40a604:	cmp	w1, #0xf
  40a608:	add	x19, x19, w0, uxtw
  40a60c:	b.le	40a624 <ferror@plt+0x7f54>
  40a610:	ldr	w2, [x19]
  40a614:	add	w0, w2, #0x3
  40a618:	cmp	w2, #0xf
  40a61c:	and	w0, w0, #0xfffffffc
  40a620:	b.hi	40a5ec <ferror@plt+0x7f1c>  // b.pmore
  40a624:	mov	w0, #0x0                   	// #0
  40a628:	ldp	x29, x30, [sp]
  40a62c:	ldr	x19, [sp, #16]
  40a630:	add	sp, sp, #0x420
  40a634:	ret
  40a638:	bl	402620 <__errno_location@plt>
  40a63c:	ldr	w0, [x0]
  40a640:	ldp	x29, x30, [sp]
  40a644:	cmp	w0, #0xb
  40a648:	csetm	w0, ne  // ne = any
  40a64c:	ldr	x19, [sp, #16]
  40a650:	add	sp, sp, #0x420
  40a654:	ret
  40a658:	cmp	w2, #0x23
  40a65c:	b.ls	40a67c <ferror@plt+0x7fac>  // b.plast
  40a660:	bl	402620 <__errno_location@plt>
  40a664:	mov	x2, x0
  40a668:	ldr	w1, [x19, #16]
  40a66c:	mov	w0, #0xffffffff            	// #-1
  40a670:	neg	w1, w1
  40a674:	str	w1, [x2]
  40a678:	b	40a628 <ferror@plt+0x7f58>
  40a67c:	adrp	x3, 420000 <ferror@plt+0x1d930>
  40a680:	adrp	x0, 40c000 <ferror@plt+0x9930>
  40a684:	mov	x2, #0x10                  	// #16
  40a688:	add	x0, x0, #0xee8
  40a68c:	ldr	x3, [x3, #3992]
  40a690:	mov	x1, #0x1                   	// #1
  40a694:	ldr	x3, [x3]
  40a698:	bl	4024c0 <fwrite@plt>
  40a69c:	mov	w0, #0xffffffff            	// #-1
  40a6a0:	b	40a628 <ferror@plt+0x7f58>
  40a6a4:	nop
  40a6a8:	mov	x4, x0
  40a6ac:	stp	x29, x30, [sp, #-144]!
  40a6b0:	mov	w14, w1
  40a6b4:	mov	x29, sp
  40a6b8:	ldr	w5, [x4, #28]
  40a6bc:	mov	x11, x2
  40a6c0:	ldr	w0, [x0]
  40a6c4:	add	w15, w3, #0x10
  40a6c8:	add	w5, w5, #0x1
  40a6cc:	add	x8, sp, #0x28
  40a6d0:	add	x7, sp, #0x18
  40a6d4:	add	x6, sp, #0x38
  40a6d8:	dup	v0.2s, w5
  40a6dc:	sxtw	x3, w3
  40a6e0:	mov	w13, #0x301                 	// #769
  40a6e4:	mov	w16, #0x10                  	// #16
  40a6e8:	mov	x12, #0x10                  	// #16
  40a6ec:	mov	w10, #0xc                   	// #12
  40a6f0:	mov	x9, #0x2                   	// #2
  40a6f4:	str	xzr, [sp, #24]
  40a6f8:	stp	xzr, xzr, [sp, #96]
  40a6fc:	add	x1, sp, #0x58
  40a700:	mov	w2, #0x0                   	// #0
  40a704:	stp	xzr, xzr, [sp, #112]
  40a708:	strh	w16, [sp, #24]
  40a70c:	stur	d0, [x4, #28]
  40a710:	str	wzr, [sp, #32]
  40a714:	str	w15, [sp, #40]
  40a718:	strh	w14, [sp, #44]
  40a71c:	strh	w13, [sp, #46]
  40a720:	stp	w5, wzr, [sp, #48]
  40a724:	str	x8, [sp, #56]
  40a728:	stp	x12, x11, [sp, #64]
  40a72c:	str	x3, [sp, #80]
  40a730:	str	x7, [sp, #88]
  40a734:	str	w10, [sp, #96]
  40a738:	str	x6, [sp, #104]
  40a73c:	str	x9, [sp, #112]
  40a740:	stp	xzr, xzr, [sp, #128]
  40a744:	bl	4022e0 <sendmsg@plt>
  40a748:	ldp	x29, x30, [sp], #144
  40a74c:	ret
  40a750:	mov	x4, x0
  40a754:	stp	x29, x30, [sp, #-112]!
  40a758:	mov	x3, x1
  40a75c:	mov	x29, sp
  40a760:	ldr	w5, [x4, #28]
  40a764:	mov	w0, #0x301                 	// #769
  40a768:	strh	w0, [x3, #6]
  40a76c:	add	x7, sp, #0x18
  40a770:	add	w5, w5, #0x1
  40a774:	ldr	w0, [x4]
  40a778:	str	wzr, [x3, #12]
  40a77c:	add	x6, sp, #0x28
  40a780:	dup	v0.2s, w5
  40a784:	ldr	w10, [x3]
  40a788:	mov	w11, #0x10                  	// #16
  40a78c:	mov	w9, #0xc                   	// #12
  40a790:	mov	x8, #0x1                   	// #1
  40a794:	str	xzr, [sp, #24]
  40a798:	stp	xzr, xzr, [sp, #64]
  40a79c:	add	x1, sp, #0x38
  40a7a0:	mov	w2, #0x0                   	// #0
  40a7a4:	stur	d0, [x4, #28]
  40a7a8:	str	w5, [x3, #8]
  40a7ac:	stp	xzr, xzr, [sp, #80]
  40a7b0:	strh	w11, [sp, #24]
  40a7b4:	str	wzr, [sp, #32]
  40a7b8:	stp	x3, x10, [sp, #40]
  40a7bc:	str	x7, [sp, #56]
  40a7c0:	str	w9, [sp, #64]
  40a7c4:	str	x6, [sp, #72]
  40a7c8:	str	x8, [sp, #80]
  40a7cc:	stp	xzr, xzr, [sp, #96]
  40a7d0:	bl	4022e0 <sendmsg@plt>
  40a7d4:	ldp	x29, x30, [sp], #112
  40a7d8:	ret
  40a7dc:	nop
  40a7e0:	stp	x29, x30, [sp, #-272]!
  40a7e4:	mov	x4, #0x1                   	// #1
  40a7e8:	mov	w5, #0xc                   	// #12
  40a7ec:	mov	x29, sp
  40a7f0:	stp	x21, x22, [sp, #32]
  40a7f4:	adrp	x21, 420000 <ferror@plt+0x1d930>
  40a7f8:	mov	w22, #0x0                   	// #0
  40a7fc:	stp	x23, x24, [sp, #48]
  40a800:	add	x23, sp, #0xd8
  40a804:	stp	x25, x26, [sp, #64]
  40a808:	add	x25, sp, #0x80
  40a80c:	stp	x27, x28, [sp, #80]
  40a810:	mov	x27, x0
  40a814:	ldr	x0, [x21, #3992]
  40a818:	stp	xzr, xzr, [sp, #224]
  40a81c:	stp	xzr, xzr, [sp, #240]
  40a820:	stp	x19, x20, [sp, #16]
  40a824:	mov	x20, x1
  40a828:	add	x1, sp, #0x88
  40a82c:	str	x0, [sp, #120]
  40a830:	add	x0, sp, #0x98
  40a834:	stp	x20, x2, [sp, #168]
  40a838:	strh	w3, [sp, #184]
  40a83c:	stp	xzr, xzr, [sp, #192]
  40a840:	strh	wzr, [sp, #208]
  40a844:	str	x1, [sp, #216]
  40a848:	str	w5, [sp, #224]
  40a84c:	str	x0, [sp, #232]
  40a850:	str	x4, [sp, #240]
  40a854:	stp	xzr, xzr, [sp, #256]
  40a858:	ldr	w0, [x27]
  40a85c:	mov	x2, x25
  40a860:	mov	x1, x23
  40a864:	bl	4095e0 <ferror@plt+0x6f10>
  40a868:	mov	w28, w0
  40a86c:	tbnz	w0, #31, 40ab54 <ferror@plt+0x8484>
  40a870:	ldr	x3, [x27, #40]
  40a874:	ldr	x19, [sp, #128]
  40a878:	cbz	x3, 40a894 <ferror@plt+0x81c4>
  40a87c:	add	w2, w0, #0x3
  40a880:	mov	x1, #0x1                   	// #1
  40a884:	mov	x0, x19
  40a888:	and	x2, x2, #0xfffffffc
  40a88c:	bl	4024c0 <fwrite@plt>
  40a890:	ldr	x19, [sp, #128]
  40a894:	cbz	x20, 40ab00 <ferror@plt+0x8430>
  40a898:	add	x24, sp, #0xc0
  40a89c:	mov	x6, x20
  40a8a0:	str	wzr, [sp, #116]
  40a8a4:	nop
  40a8a8:	cmp	w28, #0xf
  40a8ac:	mov	w26, w28
  40a8b0:	b.gt	40a8d0 <ferror@plt+0x8200>
  40a8b4:	b	40a984 <ferror@plt+0x82b4>
  40a8b8:	add	w3, w3, #0x3
  40a8bc:	and	w3, w3, #0xfffffffc
  40a8c0:	sub	w26, w26, w3
  40a8c4:	cmp	w26, #0xf
  40a8c8:	add	x19, x19, w3, uxtw
  40a8cc:	b.le	40a980 <ferror@plt+0x82b0>
  40a8d0:	ldr	w3, [x19]
  40a8d4:	cmp	w3, #0xf
  40a8d8:	b.ls	40a980 <ferror@plt+0x82b0>  // b.plast
  40a8dc:	cmp	w26, w3
  40a8e0:	b.cc	40a980 <ferror@plt+0x82b0>  // b.lo, b.ul, b.last
  40a8e4:	ldrh	w5, [x19, #6]
  40a8e8:	ldurh	w0, [x24, #-8]
  40a8ec:	ldr	w1, [sp, #140]
  40a8f0:	bic	w0, w5, w0
  40a8f4:	and	w0, w0, #0xffff
  40a8f8:	strh	w0, [x19, #6]
  40a8fc:	cbnz	w1, 40a8b8 <ferror@plt+0x81e8>
  40a900:	ldr	w5, [x19, #12]
  40a904:	ldr	w1, [x27, #8]
  40a908:	cmp	w5, w1
  40a90c:	b.ne	40a8b8 <ferror@plt+0x81e8>  // b.any
  40a910:	ldr	w5, [x19, #8]
  40a914:	ldr	w1, [x27, #32]
  40a918:	cmp	w5, w1
  40a91c:	b.ne	40a8b8 <ferror@plt+0x81e8>  // b.any
  40a920:	ldrh	w1, [x19, #4]
  40a924:	tst	x0, #0x10
  40a928:	csinc	w22, w22, wzr, eq  // eq = none
  40a92c:	cmp	w1, #0x3
  40a930:	b.eq	40a994 <ferror@plt+0x82c4>  // b.none
  40a934:	cmp	w1, #0x2
  40a938:	b.eq	40a9cc <ferror@plt+0x82fc>  // b.none
  40a93c:	ldr	x0, [x27, #40]
  40a940:	cbnz	x0, 40a8b8 <ferror@plt+0x81e8>
  40a944:	ldur	x1, [x24, #-16]
  40a948:	mov	x0, x19
  40a94c:	str	x6, [sp, #104]
  40a950:	blr	x6
  40a954:	mov	w21, w0
  40a958:	tbnz	w0, #31, 40aac8 <ferror@plt+0x83f8>
  40a95c:	ldr	w3, [x19]
  40a960:	ldr	x6, [sp, #104]
  40a964:	add	w3, w3, #0x3
  40a968:	and	w3, w3, #0xfffffffc
  40a96c:	sub	w26, w26, w3
  40a970:	cmp	w26, #0xf
  40a974:	add	x19, x19, w3, uxtw
  40a978:	b.gt	40a8d0 <ferror@plt+0x8200>
  40a97c:	nop
  40a980:	ldr	x19, [sp, #128]
  40a984:	ldr	x6, [x24]
  40a988:	cbz	x6, 40aa24 <ferror@plt+0x8354>
  40a98c:	add	x24, x24, #0x18
  40a990:	b	40a8a8 <ferror@plt+0x81d8>
  40a994:	ldr	w26, [x19, #16]
  40a998:	cmp	w3, #0x13
  40a99c:	b.ls	40ab94 <ferror@plt+0x84c4>  // b.plast
  40a9a0:	mov	x0, x19
  40a9a4:	tbnz	w26, #31, 40aa64 <ferror@plt+0x8394>
  40a9a8:	mov	x1, #0x0                   	// #0
  40a9ac:	bl	4096a0 <ferror@plt+0x6fd0>
  40a9b0:	ldr	x6, [x24]
  40a9b4:	cbz	x6, 40ab5c <ferror@plt+0x848c>
  40a9b8:	mov	w0, #0x1                   	// #1
  40a9bc:	add	x24, x24, #0x18
  40a9c0:	str	w0, [sp, #116]
  40a9c4:	ldr	x19, [sp, #128]
  40a9c8:	b	40a8a8 <ferror@plt+0x81d8>
  40a9cc:	cmp	w3, #0x23
  40a9d0:	b.ls	40aaa4 <ferror@plt+0x83d4>  // b.plast
  40a9d4:	bl	402620 <__errno_location@plt>
  40a9d8:	ldr	w1, [x19, #16]
  40a9dc:	neg	w2, w1
  40a9e0:	str	w2, [x0]
  40a9e4:	ldr	w0, [x27, #36]
  40a9e8:	cmp	w0, #0x4
  40a9ec:	b.eq	40aaf0 <ferror@plt+0x8420>  // b.none
  40a9f0:	ldr	w0, [x27, #48]
  40a9f4:	tbz	w0, #1, 40aa94 <ferror@plt+0x83c4>
  40a9f8:	ldr	x0, [sp, #128]
  40a9fc:	mov	w21, #0xffffffff            	// #-1
  40aa00:	bl	402440 <free@plt>
  40aa04:	mov	w0, w21
  40aa08:	ldp	x19, x20, [sp, #16]
  40aa0c:	ldp	x21, x22, [sp, #32]
  40aa10:	ldp	x23, x24, [sp, #48]
  40aa14:	ldp	x25, x26, [sp, #64]
  40aa18:	ldp	x27, x28, [sp, #80]
  40aa1c:	ldp	x29, x30, [sp], #272
  40aa20:	ret
  40aa24:	mov	x0, x19
  40aa28:	bl	402440 <free@plt>
  40aa2c:	ldr	w0, [sp, #116]
  40aa30:	cbnz	w0, 40abb8 <ferror@plt+0x84e8>
  40aa34:	ldr	w0, [sp, #264]
  40aa38:	tbnz	w0, #5, 40ab10 <ferror@plt+0x8440>
  40aa3c:	cbz	w26, 40a858 <ferror@plt+0x8188>
  40aa40:	adrp	x0, 420000 <ferror@plt+0x1d930>
  40aa44:	mov	w2, w26
  40aa48:	adrp	x1, 40c000 <ferror@plt+0x9930>
  40aa4c:	add	x1, x1, #0xf30
  40aa50:	ldr	x0, [x0, #3992]
  40aa54:	ldr	x0, [x0]
  40aa58:	bl	402690 <fprintf@plt>
  40aa5c:	mov	w0, #0x1                   	// #1
  40aa60:	bl	402090 <exit@plt>
  40aa64:	mov	w1, w26
  40aa68:	bl	409ad8 <ferror@plt+0x7408>
  40aa6c:	cbnz	w0, 40a9f8 <ferror@plt+0x8328>
  40aa70:	bl	402620 <__errno_location@plt>
  40aa74:	neg	w1, w26
  40aa78:	str	w1, [x0]
  40aa7c:	cmn	w26, #0x5a
  40aa80:	b.eq	40ab30 <ferror@plt+0x8460>  // b.none
  40aa84:	cmn	w26, #0x5f
  40aa88:	b.eq	40a9f8 <ferror@plt+0x8328>  // b.none
  40aa8c:	cmn	w26, #0x2
  40aa90:	b.eq	40a9f8 <ferror@plt+0x8328>  // b.none
  40aa94:	adrp	x0, 40d000 <ferror@plt+0xa930>
  40aa98:	add	x0, x0, #0x38
  40aa9c:	bl	4020a0 <perror@plt>
  40aaa0:	b	40a9f8 <ferror@plt+0x8328>
  40aaa4:	adrp	x3, 420000 <ferror@plt+0x1d930>
  40aaa8:	adrp	x0, 40c000 <ferror@plt+0x9930>
  40aaac:	mov	x2, #0x10                  	// #16
  40aab0:	mov	x1, #0x1                   	// #1
  40aab4:	ldr	x3, [x3, #3992]
  40aab8:	add	x0, x0, #0xee8
  40aabc:	ldr	x3, [x3]
  40aac0:	bl	4024c0 <fwrite@plt>
  40aac4:	b	40a9f8 <ferror@plt+0x8328>
  40aac8:	ldr	x0, [sp, #128]
  40aacc:	bl	402440 <free@plt>
  40aad0:	mov	w0, w21
  40aad4:	ldp	x19, x20, [sp, #16]
  40aad8:	ldp	x21, x22, [sp, #32]
  40aadc:	ldp	x23, x24, [sp, #48]
  40aae0:	ldp	x25, x26, [sp, #64]
  40aae4:	ldp	x27, x28, [sp, #80]
  40aae8:	ldp	x29, x30, [sp], #272
  40aaec:	ret
  40aaf0:	cmn	w1, #0x5f
  40aaf4:	ccmn	w1, #0x2, #0x4, ne  // ne = any
  40aaf8:	b.ne	40a9f0 <ferror@plt+0x8320>  // b.any
  40aafc:	b	40a9f8 <ferror@plt+0x8328>
  40ab00:	mov	x0, x19
  40ab04:	bl	402440 <free@plt>
  40ab08:	ldr	w0, [sp, #264]
  40ab0c:	tbz	w0, #5, 40a858 <ferror@plt+0x8188>
  40ab10:	ldr	x0, [sp, #120]
  40ab14:	mov	x2, #0x12                  	// #18
  40ab18:	mov	x1, #0x1                   	// #1
  40ab1c:	ldr	x3, [x0]
  40ab20:	adrp	x0, 40c000 <ferror@plt+0x9930>
  40ab24:	add	x0, x0, #0xf18
  40ab28:	bl	4024c0 <fwrite@plt>
  40ab2c:	b	40a858 <ferror@plt+0x8188>
  40ab30:	adrp	x3, 420000 <ferror@plt+0x1d930>
  40ab34:	adrp	x0, 40d000 <ferror@plt+0xa930>
  40ab38:	mov	x2, #0x24                  	// #36
  40ab3c:	mov	x1, #0x1                   	// #1
  40ab40:	ldr	x3, [x3, #3992]
  40ab44:	add	x0, x0, #0x10
  40ab48:	ldr	x3, [x3]
  40ab4c:	bl	4024c0 <fwrite@plt>
  40ab50:	b	40a9f8 <ferror@plt+0x8328>
  40ab54:	mov	w21, w0
  40ab58:	b	40aa04 <ferror@plt+0x8334>
  40ab5c:	ldr	x0, [sp, #128]
  40ab60:	mov	w21, w22
  40ab64:	bl	402440 <free@plt>
  40ab68:	cbz	w22, 40aa04 <ferror@plt+0x8334>
  40ab6c:	adrp	x3, 420000 <ferror@plt+0x1d930>
  40ab70:	adrp	x0, 40d000 <ferror@plt+0xa930>
  40ab74:	mov	x2, #0x2e                  	// #46
  40ab78:	mov	x1, #0x1                   	// #1
  40ab7c:	ldr	x3, [x3, #3992]
  40ab80:	mov	w21, #0x0                   	// #0
  40ab84:	add	x0, x0, #0x50
  40ab88:	ldr	x3, [x3]
  40ab8c:	bl	4024c0 <fwrite@plt>
  40ab90:	b	40aa04 <ferror@plt+0x8334>
  40ab94:	adrp	x3, 420000 <ferror@plt+0x1d930>
  40ab98:	adrp	x0, 40d000 <ferror@plt+0xa930>
  40ab9c:	mov	x2, #0xf                   	// #15
  40aba0:	mov	x1, #0x1                   	// #1
  40aba4:	ldr	x3, [x3, #3992]
  40aba8:	add	x0, x0, #0x0
  40abac:	ldr	x3, [x3]
  40abb0:	bl	4024c0 <fwrite@plt>
  40abb4:	b	40a9f8 <ferror@plt+0x8328>
  40abb8:	mov	w21, w22
  40abbc:	b	40ab68 <ferror@plt+0x8498>
  40abc0:	stp	x29, x30, [sp, #-32]!
  40abc4:	mov	x4, x1
  40abc8:	mov	w3, #0x1                   	// #1
  40abcc:	mov	x29, sp
  40abd0:	str	x4, [sp, #16]
  40abd4:	add	x1, sp, #0x10
  40abd8:	ldr	w4, [x4]
  40abdc:	str	x4, [sp, #24]
  40abe0:	bl	4096a8 <ferror@plt+0x6fd8>
  40abe4:	ldp	x29, x30, [sp], #32
  40abe8:	ret
  40abec:	nop
  40abf0:	stp	x29, x30, [sp, #-224]!
  40abf4:	mov	w5, #0x10                  	// #16
  40abf8:	mov	w4, #0xc                   	// #12
  40abfc:	mov	x29, sp
  40ac00:	str	xzr, [sp, #136]
  40ac04:	stp	xzr, xzr, [sp, #176]
  40ac08:	stp	xzr, xzr, [sp, #192]
  40ac0c:	stp	x19, x20, [sp, #16]
  40ac10:	mov	x20, x2
  40ac14:	add	x2, sp, #0x88
  40ac18:	stp	x21, x22, [sp, #32]
  40ac1c:	mov	x19, x0
  40ac20:	stp	x23, x24, [sp, #48]
  40ac24:	mov	x23, x3
  40ac28:	stp	x25, x26, [sp, #64]
  40ac2c:	stp	x27, x28, [sp, #80]
  40ac30:	strh	w5, [sp, #136]
  40ac34:	str	wzr, [sp, #144]
  40ac38:	str	x2, [sp, #168]
  40ac3c:	str	w4, [sp, #176]
  40ac40:	stp	x1, x20, [sp, #184]
  40ac44:	stp	xzr, xzr, [sp, #208]
  40ac48:	cbz	x20, 40af90 <ferror@plt+0x88c0>
  40ac4c:	ldr	w21, [x0, #28]
  40ac50:	cbz	x3, 40aed4 <ferror@plt+0x8804>
  40ac54:	add	w3, w21, w20
  40ac58:	mov	w0, w21
  40ac5c:	nop
  40ac60:	ldr	x2, [x1], #16
  40ac64:	add	w0, w0, #0x1
  40ac68:	cmp	w3, w0
  40ac6c:	str	w0, [x2, #8]
  40ac70:	b.ne	40ac60 <ferror@plt+0x8590>  // b.any
  40ac74:	add	w21, w21, w20
  40ac78:	str	w21, [x19, #28]
  40ac7c:	ldr	w0, [x19]
  40ac80:	add	x26, sp, #0xa8
  40ac84:	mov	x1, x26
  40ac88:	mov	w2, #0x0                   	// #0
  40ac8c:	bl	4022e0 <sendmsg@plt>
  40ac90:	tbnz	w0, #31, 40afe4 <ferror@plt+0x8914>
  40ac94:	adrp	x25, 420000 <ferror@plt+0x1d930>
  40ac98:	mov	w24, w21
  40ac9c:	sub	x0, x24, x20
  40aca0:	add	x27, sp, #0x80
  40aca4:	ldr	x1, [x25, #3992]
  40aca8:	mov	x22, #0x0                   	// #0
  40acac:	str	x0, [sp, #96]
  40acb0:	add	x0, sp, #0x98
  40acb4:	str	x1, [sp, #112]
  40acb8:	mov	x1, #0x1                   	// #1
  40acbc:	stp	x0, x1, [sp, #184]
  40acc0:	ldr	w0, [x19]
  40acc4:	mov	x2, x27
  40acc8:	mov	x1, x26
  40accc:	str	w22, [sp, #124]
  40acd0:	bl	4095e0 <ferror@plt+0x6f10>
  40acd4:	mov	w28, w0
  40acd8:	tbnz	w0, #31, 40ae30 <ferror@plt+0x8760>
  40acdc:	ldr	w2, [sp, #176]
  40ace0:	cmp	w2, #0xc
  40ace4:	b.ne	40b028 <ferror@plt+0x8958>  // b.any
  40ace8:	ldr	x24, [sp, #128]
  40acec:	mov	w5, w0
  40acf0:	cmp	w0, #0xf
  40acf4:	mov	x0, x24
  40acf8:	b.le	40add0 <ferror@plt+0x8700>
  40acfc:	ldr	w28, [x24]
  40ad00:	subs	w1, w28, #0x10
  40ad04:	ccmp	w5, w28, #0x1, pl  // pl = nfrst
  40ad08:	b.lt	40ae80 <ferror@plt+0x87b0>  // b.tstop
  40ad0c:	cbnz	x23, 40ade8 <ferror@plt+0x8718>
  40ad10:	ldr	x8, [x25, #3992]
  40ad14:	adrp	x7, 40c000 <ferror@plt+0x9930>
  40ad18:	b	40ada8 <ferror@plt+0x86d8>
  40ad1c:	ldr	w2, [x19, #8]
  40ad20:	ldr	w0, [x24, #12]
  40ad24:	cmp	w2, w0
  40ad28:	b.ne	40adb0 <ferror@plt+0x86e0>  // b.any
  40ad2c:	ldr	w0, [x24, #8]
  40ad30:	cmp	w0, w21
  40ad34:	b.hi	40adb0 <ferror@plt+0x86e0>  // b.pmore
  40ad38:	ldr	x2, [sp, #96]
  40ad3c:	cmp	x2, w0, uxtw
  40ad40:	b.hi	40adb0 <ferror@plt+0x86e0>  // b.pmore
  40ad44:	ldrh	w0, [x24, #4]
  40ad48:	str	w5, [sp, #120]
  40ad4c:	cmp	w0, #0x2
  40ad50:	b.eq	40af30 <ferror@plt+0x8860>  // b.none
  40ad54:	ldr	x3, [x8]
  40ad58:	add	x0, x7, #0xed0
  40ad5c:	mov	x2, #0x14                  	// #20
  40ad60:	mov	x1, #0x1                   	// #1
  40ad64:	str	x8, [sp, #104]
  40ad68:	bl	4024c0 <fwrite@plt>
  40ad6c:	add	w4, w28, #0x3
  40ad70:	ldr	w5, [sp, #120]
  40ad74:	and	w4, w4, #0xfffffffc
  40ad78:	adrp	x7, 40c000 <ferror@plt+0x9930>
  40ad7c:	sub	w5, w5, w4
  40ad80:	add	x24, x24, w4, uxtw
  40ad84:	mov	w28, w5
  40ad88:	cmp	w5, #0xf
  40ad8c:	ldr	x8, [sp, #104]
  40ad90:	b.ls	40adcc <ferror@plt+0x86fc>  // b.plast
  40ad94:	nop
  40ad98:	ldr	w28, [x24]
  40ad9c:	subs	w1, w28, #0x10
  40ada0:	ccmp	w28, w5, #0x0, pl  // pl = nfrst
  40ada4:	b.gt	40ae80 <ferror@plt+0x87b0>
  40ada8:	ldr	w0, [sp, #140]
  40adac:	cbz	w0, 40ad1c <ferror@plt+0x864c>
  40adb0:	add	w4, w28, #0x3
  40adb4:	and	w4, w4, #0xfffffffc
  40adb8:	sub	w5, w5, w4
  40adbc:	add	x24, x24, w4, uxtw
  40adc0:	mov	w28, w5
  40adc4:	cmp	w5, #0xf
  40adc8:	b.hi	40ad98 <ferror@plt+0x86c8>  // b.pmore
  40adcc:	ldr	x0, [sp, #128]
  40add0:	bl	402440 <free@plt>
  40add4:	ldr	w0, [sp, #216]
  40add8:	tbnz	w0, #5, 40af04 <ferror@plt+0x8834>
  40addc:	cbnz	w28, 40b064 <ferror@plt+0x8994>
  40ade0:	add	x22, x22, #0x1
  40ade4:	b	40acc0 <ferror@plt+0x85f0>
  40ade8:	ldr	w7, [sp, #140]
  40adec:	mov	x6, x24
  40adf0:	cbnz	w7, 40ae50 <ferror@plt+0x8780>
  40adf4:	ldr	w3, [x6, #12]
  40adf8:	ldr	w2, [x19, #8]
  40adfc:	cmp	w3, w2
  40ae00:	b.ne	40ae50 <ferror@plt+0x8780>  // b.any
  40ae04:	ldr	w2, [x6, #8]
  40ae08:	cmp	w2, w21
  40ae0c:	b.hi	40ae50 <ferror@plt+0x8780>  // b.pmore
  40ae10:	ldr	x3, [sp, #96]
  40ae14:	cmp	x3, w2, uxtw
  40ae18:	b.hi	40ae50 <ferror@plt+0x8780>  // b.pmore
  40ae1c:	ldrh	w2, [x6, #4]
  40ae20:	cmp	w2, #0x2
  40ae24:	b.eq	40af28 <ferror@plt+0x8858>  // b.none
  40ae28:	mov	w28, #0x0                   	// #0
  40ae2c:	str	x0, [x23]
  40ae30:	mov	w0, w28
  40ae34:	ldp	x19, x20, [sp, #16]
  40ae38:	ldp	x21, x22, [sp, #32]
  40ae3c:	ldp	x23, x24, [sp, #48]
  40ae40:	ldp	x25, x26, [sp, #64]
  40ae44:	ldp	x27, x28, [sp, #80]
  40ae48:	ldp	x29, x30, [sp], #224
  40ae4c:	ret
  40ae50:	add	w4, w28, #0x3
  40ae54:	and	w4, w4, #0xfffffffc
  40ae58:	sub	w5, w5, w4
  40ae5c:	cmp	w5, #0xf
  40ae60:	add	x6, x6, w4, uxtw
  40ae64:	mov	w28, w5
  40ae68:	b.ls	40add0 <ferror@plt+0x8700>  // b.plast
  40ae6c:	ldr	w28, [x6]
  40ae70:	subs	w1, w28, #0x10
  40ae74:	ccmp	w28, w5, #0x0, pl  // pl = nfrst
  40ae78:	b.le	40adf0 <ferror@plt+0x8720>
  40ae7c:	nop
  40ae80:	adrp	x0, 420000 <ferror@plt+0x1d930>
  40ae84:	ldr	w1, [sp, #216]
  40ae88:	ldr	x0, [x0, #3992]
  40ae8c:	ldr	x3, [x0]
  40ae90:	tbz	w1, #5, 40b048 <ferror@plt+0x8978>
  40ae94:	mov	x2, #0x12                  	// #18
  40ae98:	mov	x1, #0x1                   	// #1
  40ae9c:	adrp	x0, 40c000 <ferror@plt+0x9930>
  40aea0:	add	x0, x0, #0xe98
  40aea4:	bl	4024c0 <fwrite@plt>
  40aea8:	mov	w28, #0xffffffff            	// #-1
  40aeac:	ldr	x0, [sp, #128]
  40aeb0:	bl	402440 <free@plt>
  40aeb4:	mov	w0, w28
  40aeb8:	ldp	x19, x20, [sp, #16]
  40aebc:	ldp	x21, x22, [sp, #32]
  40aec0:	ldp	x23, x24, [sp, #48]
  40aec4:	ldp	x25, x26, [sp, #64]
  40aec8:	ldp	x27, x28, [sp, #80]
  40aecc:	ldp	x29, x30, [sp], #224
  40aed0:	ret
  40aed4:	add	w4, w20, #0x1
  40aed8:	add	w0, w21, #0x1
  40aedc:	add	w4, w4, w21
  40aee0:	ldr	x2, [x1], #16
  40aee4:	ldrh	w3, [x2, #6]
  40aee8:	str	w0, [x2, #8]
  40aeec:	add	w0, w0, #0x1
  40aef0:	orr	w3, w3, #0x4
  40aef4:	strh	w3, [x2, #6]
  40aef8:	cmp	w0, w4
  40aefc:	b.ne	40aee0 <ferror@plt+0x8810>  // b.any
  40af00:	b	40ac74 <ferror@plt+0x85a4>
  40af04:	ldr	x0, [sp, #112]
  40af08:	add	x22, x22, #0x1
  40af0c:	mov	x2, #0x12                  	// #18
  40af10:	mov	x1, #0x1                   	// #1
  40af14:	ldr	x3, [x0]
  40af18:	adrp	x0, 40c000 <ferror@plt+0x9930>
  40af1c:	add	x0, x0, #0xf18
  40af20:	bl	4024c0 <fwrite@plt>
  40af24:	b	40acc0 <ferror@plt+0x85f0>
  40af28:	mov	x24, x6
  40af2c:	nop
  40af30:	ldr	w28, [x24, #16]
  40af34:	cmp	w1, #0x13
  40af38:	b.ls	40aff8 <ferror@plt+0x8928>  // b.plast
  40af3c:	cbz	w28, 40afcc <ferror@plt+0x88fc>
  40af40:	bl	402620 <__errno_location@plt>
  40af44:	neg	w1, w28
  40af48:	str	w1, [x0]
  40af4c:	ldr	w0, [x19, #36]
  40af50:	cmp	w0, #0x4
  40af54:	b.eq	40af68 <ferror@plt+0x8898>  // b.none
  40af58:	mov	x0, x24
  40af5c:	mov	x1, #0x0                   	// #0
  40af60:	bl	4096a0 <ferror@plt+0x6fd0>
  40af64:	cbz	w0, 40af98 <ferror@plt+0x88c8>
  40af68:	ldr	x0, [sp, #128]
  40af6c:	cbz	x23, 40afdc <ferror@plt+0x890c>
  40af70:	str	x0, [x23]
  40af74:	add	x22, x22, #0x1
  40af78:	cmp	x20, x22
  40af7c:	b.hi	40acc0 <ferror@plt+0x85f0>  // b.pmore
  40af80:	ldr	w0, [sp, #124]
  40af84:	cmp	w28, #0x0
  40af88:	csinv	w28, w28, w0, eq  // eq = none
  40af8c:	b	40ae30 <ferror@plt+0x8760>
  40af90:	mov	w21, #0x0                   	// #0
  40af94:	b	40ac7c <ferror@plt+0x85ac>
  40af98:	ldr	x1, [x25, #3992]
  40af9c:	ldr	w0, [x24, #16]
  40afa0:	ldr	x1, [x1]
  40afa4:	neg	w0, w0
  40afa8:	str	x1, [sp, #104]
  40afac:	bl	402350 <strerror@plt>
  40afb0:	mov	x2, x0
  40afb4:	ldr	x1, [sp, #104]
  40afb8:	mov	x0, x1
  40afbc:	adrp	x1, 40c000 <ferror@plt+0x9930>
  40afc0:	add	x1, x1, #0xf00
  40afc4:	bl	402690 <fprintf@plt>
  40afc8:	b	40af68 <ferror@plt+0x8898>
  40afcc:	mov	x0, x24
  40afd0:	mov	x1, #0x0                   	// #0
  40afd4:	bl	4096a0 <ferror@plt+0x6fd0>
  40afd8:	b	40af68 <ferror@plt+0x8898>
  40afdc:	bl	402440 <free@plt>
  40afe0:	b	40af74 <ferror@plt+0x88a4>
  40afe4:	adrp	x0, 40c000 <ferror@plt+0x9930>
  40afe8:	mov	w28, #0xffffffff            	// #-1
  40afec:	add	x0, x0, #0xe58
  40aff0:	bl	4020a0 <perror@plt>
  40aff4:	b	40ae30 <ferror@plt+0x8760>
  40aff8:	adrp	x3, 420000 <ferror@plt+0x1d930>
  40affc:	mov	x2, #0x10                  	// #16
  40b000:	mov	x1, #0x1                   	// #1
  40b004:	adrp	x0, 40c000 <ferror@plt+0x9930>
  40b008:	ldr	x3, [x3, #3992]
  40b00c:	add	x0, x0, #0xee8
  40b010:	mov	w28, #0xffffffff            	// #-1
  40b014:	ldr	x3, [x3]
  40b018:	bl	4024c0 <fwrite@plt>
  40b01c:	ldr	x0, [sp, #128]
  40b020:	bl	402440 <free@plt>
  40b024:	b	40ae30 <ferror@plt+0x8760>
  40b028:	adrp	x1, 40c000 <ferror@plt+0x9930>
  40b02c:	add	x1, x1, #0xe78
  40b030:	adrp	x0, 420000 <ferror@plt+0x1d930>
  40b034:	ldr	x0, [x0, #3992]
  40b038:	ldr	x0, [x0]
  40b03c:	bl	402690 <fprintf@plt>
  40b040:	mov	w0, #0x1                   	// #1
  40b044:	bl	402090 <exit@plt>
  40b048:	mov	w2, w28
  40b04c:	adrp	x1, 40c000 <ferror@plt+0x9930>
  40b050:	add	x1, x1, #0xeb0
  40b054:	mov	x0, x3
  40b058:	bl	402690 <fprintf@plt>
  40b05c:	mov	w0, #0x1                   	// #1
  40b060:	bl	402090 <exit@plt>
  40b064:	adrp	x1, 40c000 <ferror@plt+0x9930>
  40b068:	mov	w2, w28
  40b06c:	add	x1, x1, #0xf30
  40b070:	adrp	x0, 420000 <ferror@plt+0x1d930>
  40b074:	b	40b034 <ferror@plt+0x8964>
  40b078:	stp	x29, x30, [sp, #-32]!
  40b07c:	mov	x4, x1
  40b080:	mov	w3, #0x0                   	// #0
  40b084:	mov	x29, sp
  40b088:	str	x4, [sp, #16]
  40b08c:	add	x1, sp, #0x10
  40b090:	ldr	w4, [x4]
  40b094:	str	x4, [sp, #24]
  40b098:	bl	4096a8 <ferror@plt+0x6fd8>
  40b09c:	ldp	x29, x30, [sp], #32
  40b0a0:	ret
  40b0a4:	nop
  40b0a8:	stp	x29, x30, [sp, #-48]!
  40b0ac:	mov	w5, #0x1                   	// #1
  40b0b0:	mov	w4, #0x4                   	// #4
  40b0b4:	mov	x29, sp
  40b0b8:	str	x19, [sp, #16]
  40b0bc:	mov	x19, x0
  40b0c0:	ldr	w0, [x0]
  40b0c4:	add	x3, sp, #0x2c
  40b0c8:	mov	w2, #0x8                   	// #8
  40b0cc:	mov	w1, #0x10e                 	// #270
  40b0d0:	str	w5, [sp, #44]
  40b0d4:	bl	402220 <setsockopt@plt>
  40b0d8:	tbnz	w0, #31, 40b0f8 <ferror@plt+0x8a28>
  40b0dc:	ldr	w1, [x19, #48]
  40b0e0:	mov	w0, #0x0                   	// #0
  40b0e4:	orr	w1, w1, #0x1
  40b0e8:	str	w1, [x19, #48]
  40b0ec:	ldr	x19, [sp, #16]
  40b0f0:	ldp	x29, x30, [sp], #48
  40b0f4:	ret
  40b0f8:	adrp	x0, 40d000 <ferror@plt+0xa930>
  40b0fc:	add	x0, x0, #0x80
  40b100:	bl	4020a0 <perror@plt>
  40b104:	mov	w0, #0xffffffff            	// #-1
  40b108:	b	40b0ec <ferror@plt+0x8a1c>
  40b10c:	nop
  40b110:	mov	x12, #0x60c0                	// #24768
  40b114:	sub	sp, sp, x12
  40b118:	add	x3, sp, #0x68
  40b11c:	mov	w7, #0x10                  	// #16
  40b120:	mov	w6, #0xc                   	// #12
  40b124:	mov	x5, #0x1                   	// #1
  40b128:	stp	x29, x30, [sp]
  40b12c:	mov	x29, sp
  40b130:	ldr	w4, [x0, #48]
  40b134:	str	xzr, [sp, #104]
  40b138:	stp	xzr, xzr, [sp, #144]
  40b13c:	stp	xzr, xzr, [sp, #160]
  40b140:	stp	x19, x20, [sp, #16]
  40b144:	mov	x20, x1
  40b148:	stp	x21, x22, [sp, #32]
  40b14c:	mov	x21, x2
  40b150:	stp	x23, x24, [sp, #48]
  40b154:	mov	x23, x0
  40b158:	add	x0, sp, #0x78
  40b15c:	stp	x25, x26, [sp, #64]
  40b160:	stp	x27, x28, [sp, #80]
  40b164:	strh	w7, [sp, #104]
  40b168:	str	wzr, [sp, #112]
  40b16c:	str	x3, [sp, #136]
  40b170:	str	w6, [sp, #144]
  40b174:	stp	x0, x5, [sp, #152]
  40b178:	stp	xzr, xzr, [sp, #176]
  40b17c:	tbz	w4, #0, 40b18c <ferror@plt+0x8abc>
  40b180:	add	x0, sp, #0xc0
  40b184:	mov	x1, #0x2000                	// #8192
  40b188:	stp	x0, x1, [sp, #168]
  40b18c:	mov	x26, #0x10e                 	// #270
  40b190:	add	x24, sp, #0x88
  40b194:	add	x22, sp, #0x60
  40b198:	mov	x0, #0x20c0                	// #8384
  40b19c:	movk	x26, #0x8, lsl #32
  40b1a0:	add	x25, sp, x0
  40b1a4:	str	x25, [sp, #120]
  40b1a8:	ldr	w0, [x23]
  40b1ac:	mov	x3, #0x4000                	// #16384
  40b1b0:	mov	x1, x24
  40b1b4:	mov	w2, #0x0                   	// #0
  40b1b8:	str	x3, [sp, #128]
  40b1bc:	bl	402060 <recvmsg@plt>
  40b1c0:	cmp	w0, #0x0
  40b1c4:	mov	w1, w0
  40b1c8:	b.ge	40b240 <ferror@plt+0x8b70>  // b.tcont
  40b1cc:	bl	402620 <__errno_location@plt>
  40b1d0:	mov	x19, x0
  40b1d4:	ldr	w0, [x0]
  40b1d8:	cmp	w0, #0x4
  40b1dc:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  40b1e0:	b.eq	40b1a8 <ferror@plt+0x8ad8>  // b.none
  40b1e4:	adrp	x1, 420000 <ferror@plt+0x1d930>
  40b1e8:	ldr	x1, [x1, #3992]
  40b1ec:	ldr	x27, [x1]
  40b1f0:	bl	402350 <strerror@plt>
  40b1f4:	ldr	w3, [x19]
  40b1f8:	mov	x2, x0
  40b1fc:	adrp	x1, 40c000 <ferror@plt+0x9930>
  40b200:	mov	x0, x27
  40b204:	add	x1, x1, #0xe10
  40b208:	bl	402690 <fprintf@plt>
  40b20c:	ldr	w0, [x19]
  40b210:	cmp	w0, #0x69
  40b214:	b.eq	40b1a8 <ferror@plt+0x8ad8>  // b.none
  40b218:	mov	w0, #0xffffffff            	// #-1
  40b21c:	mov	x12, #0x60c0                	// #24768
  40b220:	ldp	x29, x30, [sp]
  40b224:	ldp	x19, x20, [sp, #16]
  40b228:	ldp	x21, x22, [sp, #32]
  40b22c:	ldp	x23, x24, [sp, #48]
  40b230:	ldp	x25, x26, [sp, #64]
  40b234:	ldp	x27, x28, [sp, #80]
  40b238:	add	sp, sp, x12
  40b23c:	ret
  40b240:	b.eq	40b3d8 <ferror@plt+0x8d08>  // b.none
  40b244:	ldr	w2, [sp, #144]
  40b248:	cmp	w2, #0xc
  40b24c:	b.ne	40b400 <ferror@plt+0x8d30>  // b.any
  40b250:	ldr	w2, [x23, #48]
  40b254:	tbnz	w2, #0, 40b320 <ferror@plt+0x8c50>
  40b258:	cmp	w0, #0xf
  40b25c:	mov	w28, w0
  40b260:	b.ls	40b3ac <ferror@plt+0x8cdc>  // b.plast
  40b264:	ldr	w19, [sp, #8384]
  40b268:	cmp	w19, #0x10
  40b26c:	ccmp	w0, w19, #0x1, pl  // pl = nfrst
  40b270:	b.lt	40b2c0 <ferror@plt+0x8bf0>  // b.tstop
  40b274:	mov	x27, x25
  40b278:	b	40b2a8 <ferror@plt+0x8bd8>
  40b27c:	add	w19, w19, #0x3
  40b280:	and	w19, w19, #0xfffffffc
  40b284:	sub	w1, w28, w19
  40b288:	cmp	w1, #0xf
  40b28c:	add	x27, x27, w19, uxtw
  40b290:	mov	w28, w1
  40b294:	b.ls	40b2f0 <ferror@plt+0x8c20>  // b.plast
  40b298:	ldr	w19, [x27]
  40b29c:	cmp	w19, #0x10
  40b2a0:	ccmp	w19, w28, #0x0, pl  // pl = nfrst
  40b2a4:	b.gt	40b2c0 <ferror@plt+0x8bf0>
  40b2a8:	mov	x2, x21
  40b2ac:	mov	x1, x27
  40b2b0:	mov	x0, x22
  40b2b4:	blr	x20
  40b2b8:	tbz	w0, #31, 40b27c <ferror@plt+0x8bac>
  40b2bc:	b	40b21c <ferror@plt+0x8b4c>
  40b2c0:	adrp	x0, 420000 <ferror@plt+0x1d930>
  40b2c4:	ldr	w1, [sp, #184]
  40b2c8:	ldr	x0, [x0, #3992]
  40b2cc:	ldr	x3, [x0]
  40b2d0:	tbz	w1, #5, 40b410 <ferror@plt+0x8d40>
  40b2d4:	adrp	x0, 40c000 <ferror@plt+0x9930>
  40b2d8:	mov	x2, #0x12                  	// #18
  40b2dc:	add	x0, x0, #0xe98
  40b2e0:	mov	x1, #0x1                   	// #1
  40b2e4:	bl	4024c0 <fwrite@plt>
  40b2e8:	mov	w0, #0xffffffff            	// #-1
  40b2ec:	b	40b21c <ferror@plt+0x8b4c>
  40b2f0:	ldr	w0, [sp, #184]
  40b2f4:	tbnz	w0, #5, 40b3b4 <ferror@plt+0x8ce4>
  40b2f8:	cbz	w1, 40b1a8 <ferror@plt+0x8ad8>
  40b2fc:	mov	w2, w1
  40b300:	adrp	x1, 40c000 <ferror@plt+0x9930>
  40b304:	add	x1, x1, #0xf30
  40b308:	adrp	x0, 420000 <ferror@plt+0x1d930>
  40b30c:	ldr	x0, [x0, #3992]
  40b310:	ldr	x0, [x0]
  40b314:	bl	402690 <fprintf@plt>
  40b318:	mov	w0, #0x1                   	// #1
  40b31c:	bl	402090 <exit@plt>
  40b320:	ldr	x4, [sp, #176]
  40b324:	mov	w3, #0xffffffff            	// #-1
  40b328:	str	w3, [sp, #96]
  40b32c:	cmp	x4, #0xf
  40b330:	b.ls	40b258 <ferror@plt+0x8b88>  // b.plast
  40b334:	ldr	x2, [sp, #168]
  40b338:	mov	w6, w3
  40b33c:	mov	w7, #0x0                   	// #0
  40b340:	add	x4, x2, x4
  40b344:	cbz	x2, 40b38c <ferror@plt+0x8cbc>
  40b348:	ldp	x3, x5, [x2]
  40b34c:	cmp	x5, x26
  40b350:	b.eq	40b398 <ferror@plt+0x8cc8>  // b.none
  40b354:	cmp	x3, #0xf
  40b358:	b.ls	40b38c <ferror@plt+0x8cbc>  // b.plast
  40b35c:	add	x3, x3, #0x7
  40b360:	and	x3, x3, #0xfffffffffffffff8
  40b364:	add	x2, x2, x3
  40b368:	add	x3, x2, #0x10
  40b36c:	cmp	x4, x3
  40b370:	b.cc	40b38c <ferror@plt+0x8cbc>  // b.lo, b.ul, b.last
  40b374:	ldr	x3, [x2]
  40b378:	add	x3, x3, #0x7
  40b37c:	and	x3, x3, #0xfffffffffffffff8
  40b380:	add	x3, x2, x3
  40b384:	cmp	x4, x3
  40b388:	b.cs	40b344 <ferror@plt+0x8c74>  // b.hs, b.nlast
  40b38c:	cbz	w7, 40b258 <ferror@plt+0x8b88>
  40b390:	str	w6, [sp, #96]
  40b394:	b	40b258 <ferror@plt+0x8b88>
  40b398:	cmp	x3, #0x14
  40b39c:	b.ne	40b354 <ferror@plt+0x8c84>  // b.any
  40b3a0:	ldr	w6, [x2, #16]
  40b3a4:	mov	w7, #0x1                   	// #1
  40b3a8:	b	40b35c <ferror@plt+0x8c8c>
  40b3ac:	ldr	w0, [sp, #184]
  40b3b0:	tbz	w0, #5, 40b2fc <ferror@plt+0x8c2c>
  40b3b4:	adrp	x3, 420000 <ferror@plt+0x1d930>
  40b3b8:	adrp	x0, 40c000 <ferror@plt+0x9930>
  40b3bc:	mov	x2, #0x12                  	// #18
  40b3c0:	mov	x1, #0x1                   	// #1
  40b3c4:	ldr	x3, [x3, #3992]
  40b3c8:	add	x0, x0, #0xf18
  40b3cc:	ldr	x3, [x3]
  40b3d0:	bl	4024c0 <fwrite@plt>
  40b3d4:	b	40b1a8 <ferror@plt+0x8ad8>
  40b3d8:	adrp	x3, 420000 <ferror@plt+0x1d930>
  40b3dc:	adrp	x0, 40c000 <ferror@plt+0x9930>
  40b3e0:	mov	x2, #0xf                   	// #15
  40b3e4:	add	x0, x0, #0xe00
  40b3e8:	ldr	x3, [x3, #3992]
  40b3ec:	mov	x1, #0x1                   	// #1
  40b3f0:	ldr	x3, [x3]
  40b3f4:	bl	4024c0 <fwrite@plt>
  40b3f8:	mov	w0, #0xffffffff            	// #-1
  40b3fc:	b	40b21c <ferror@plt+0x8b4c>
  40b400:	adrp	x1, 40d000 <ferror@plt+0xa930>
  40b404:	adrp	x0, 420000 <ferror@plt+0x1d930>
  40b408:	add	x1, x1, #0x98
  40b40c:	b	40b30c <ferror@plt+0x8c3c>
  40b410:	mov	w2, w19
  40b414:	adrp	x1, 40c000 <ferror@plt+0x9930>
  40b418:	add	x1, x1, #0xeb0
  40b41c:	mov	x0, x3
  40b420:	bl	402690 <fprintf@plt>
  40b424:	mov	w0, #0x1                   	// #1
  40b428:	bl	402090 <exit@plt>
  40b42c:	nop
  40b430:	mov	x12, #0x4050                	// #16464
  40b434:	sub	sp, sp, x12
  40b438:	stp	x29, x30, [sp]
  40b43c:	mov	x29, sp
  40b440:	stp	x21, x22, [sp, #32]
  40b444:	add	x21, sp, #0x50
  40b448:	mov	x22, x2
  40b44c:	stp	x19, x20, [sp, #16]
  40b450:	mov	x20, x0
  40b454:	stp	x23, x24, [sp, #48]
  40b458:	mov	x23, x1
  40b45c:	add	x24, x21, #0x10
  40b460:	stp	x25, x26, [sp, #64]
  40b464:	mov	w25, #0x3ff0                	// #16368
  40b468:	b	40b4b4 <ferror@plt+0x8de4>
  40b46c:	cmp	x4, #0x10
  40b470:	b.ne	40b4e8 <ferror@plt+0x8e18>  // b.any
  40b474:	ldr	w26, [sp, #80]
  40b478:	sub	w19, w26, #0xd
  40b47c:	sub	w2, w26, #0x10
  40b480:	and	x19, x19, #0xfffffffc
  40b484:	cmp	w2, w25
  40b488:	mov	x2, x19
  40b48c:	b.hi	40b524 <ferror@plt+0x8e54>  // b.pmore
  40b490:	bl	402420 <fread@plt>
  40b494:	mov	x3, x0
  40b498:	mov	x2, x22
  40b49c:	mov	x1, x21
  40b4a0:	cmp	x19, x3
  40b4a4:	mov	x0, #0x0                   	// #0
  40b4a8:	b.ne	40b4e8 <ferror@plt+0x8e18>  // b.any
  40b4ac:	blr	x23
  40b4b0:	tbnz	w0, #31, 40b504 <ferror@plt+0x8e34>
  40b4b4:	mov	x3, x20
  40b4b8:	mov	x1, #0x1                   	// #1
  40b4bc:	mov	x0, x21
  40b4c0:	mov	x2, #0x10                  	// #16
  40b4c4:	bl	402420 <fread@plt>
  40b4c8:	mov	x4, x0
  40b4cc:	mov	x3, x20
  40b4d0:	mov	x0, x24
  40b4d4:	mov	x1, #0x1                   	// #1
  40b4d8:	cbnz	x4, 40b46c <ferror@plt+0x8d9c>
  40b4dc:	mov	x0, x20
  40b4e0:	bl	4023b0 <feof@plt>
  40b4e4:	cbnz	w0, 40b5ac <ferror@plt+0x8edc>
  40b4e8:	mov	x0, x20
  40b4ec:	bl	4026d0 <ferror@plt>
  40b4f0:	cbnz	w0, 40b59c <ferror@plt+0x8ecc>
  40b4f4:	mov	x0, x20
  40b4f8:	bl	4023b0 <feof@plt>
  40b4fc:	cbnz	w0, 40b574 <ferror@plt+0x8ea4>
  40b500:	mov	w0, #0xffffffff            	// #-1
  40b504:	mov	x12, #0x4050                	// #16464
  40b508:	ldp	x29, x30, [sp]
  40b50c:	ldp	x19, x20, [sp, #16]
  40b510:	ldp	x21, x22, [sp, #32]
  40b514:	ldp	x23, x24, [sp, #48]
  40b518:	ldp	x25, x26, [sp, #64]
  40b51c:	add	sp, sp, x12
  40b520:	ret
  40b524:	adrp	x1, 420000 <ferror@plt+0x1d930>
  40b528:	mov	x0, x20
  40b52c:	ldr	x1, [x1, #3992]
  40b530:	ldr	x19, [x1]
  40b534:	bl	402120 <ftell@plt>
  40b538:	mov	w2, w26
  40b53c:	mov	x3, x0
  40b540:	adrp	x1, 40d000 <ferror@plt+0xa930>
  40b544:	mov	x0, x19
  40b548:	add	x1, x1, #0xf8
  40b54c:	bl	402690 <fprintf@plt>
  40b550:	mov	w0, #0xffffffff            	// #-1
  40b554:	mov	x12, #0x4050                	// #16464
  40b558:	ldp	x29, x30, [sp]
  40b55c:	ldp	x19, x20, [sp, #16]
  40b560:	ldp	x21, x22, [sp, #32]
  40b564:	ldp	x23, x24, [sp, #48]
  40b568:	ldp	x25, x26, [sp, #64]
  40b56c:	add	sp, sp, x12
  40b570:	ret
  40b574:	adrp	x3, 420000 <ferror@plt+0x1d930>
  40b578:	adrp	x0, 40d000 <ferror@plt+0xa930>
  40b57c:	mov	x2, #0x22                  	// #34
  40b580:	add	x0, x0, #0xd0
  40b584:	ldr	x3, [x3, #3992]
  40b588:	mov	x1, #0x1                   	// #1
  40b58c:	ldr	x3, [x3]
  40b590:	bl	4024c0 <fwrite@plt>
  40b594:	mov	w0, #0xffffffff            	// #-1
  40b598:	b	40b504 <ferror@plt+0x8e34>
  40b59c:	adrp	x0, 40d000 <ferror@plt+0xa930>
  40b5a0:	add	x0, x0, #0xb8
  40b5a4:	bl	4020a0 <perror@plt>
  40b5a8:	b	40b4f4 <ferror@plt+0x8e24>
  40b5ac:	mov	w0, #0x0                   	// #0
  40b5b0:	b	40b504 <ferror@plt+0x8e34>
  40b5b4:	nop
  40b5b8:	stp	x29, x30, [sp, #-32]!
  40b5bc:	mov	x29, sp
  40b5c0:	ldr	w5, [x0]
  40b5c4:	stp	x19, x20, [sp, #16]
  40b5c8:	add	w20, w4, #0x7
  40b5cc:	add	w5, w5, #0x3
  40b5d0:	and	w20, w20, #0xfffffffc
  40b5d4:	and	w5, w5, #0xfffffffc
  40b5d8:	add	w6, w5, w20
  40b5dc:	mov	x19, x0
  40b5e0:	cmp	w6, w1
  40b5e4:	b.hi	40b634 <ferror@plt+0x8f64>  // b.pmore
  40b5e8:	add	x0, x19, w5, uxtw
  40b5ec:	add	w1, w4, #0x4
  40b5f0:	strh	w2, [x0, #2]
  40b5f4:	strh	w1, [x19, w5, uxtw]
  40b5f8:	cbnz	w4, 40b610 <ferror@plt+0x8f40>
  40b5fc:	mov	w0, #0x0                   	// #0
  40b600:	str	w6, [x19]
  40b604:	ldp	x19, x20, [sp, #16]
  40b608:	ldp	x29, x30, [sp], #32
  40b60c:	ret
  40b610:	sxtw	x2, w4
  40b614:	mov	x1, x3
  40b618:	add	x0, x0, #0x4
  40b61c:	bl	402050 <memcpy@plt>
  40b620:	ldr	w6, [x19]
  40b624:	add	w6, w6, #0x3
  40b628:	and	w6, w6, #0xfffffffc
  40b62c:	add	w6, w6, w20
  40b630:	b	40b5fc <ferror@plt+0x8f2c>
  40b634:	adrp	x3, 420000 <ferror@plt+0x1d930>
  40b638:	mov	w2, w1
  40b63c:	adrp	x1, 40d000 <ferror@plt+0xa930>
  40b640:	add	x1, x1, #0x120
  40b644:	ldr	x3, [x3, #3992]
  40b648:	ldr	x0, [x3]
  40b64c:	bl	402690 <fprintf@plt>
  40b650:	mov	w0, #0xffffffff            	// #-1
  40b654:	b	40b604 <ferror@plt+0x8f34>
  40b658:	mov	w4, #0x0                   	// #0
  40b65c:	mov	x3, #0x0                   	// #0
  40b660:	b	40b5b8 <ferror@plt+0x8ee8>
  40b664:	nop
  40b668:	stp	x29, x30, [sp, #-32]!
  40b66c:	mov	w4, #0x1                   	// #1
  40b670:	mov	x29, sp
  40b674:	strb	w3, [sp, #31]
  40b678:	add	x3, sp, #0x1f
  40b67c:	bl	40b5b8 <ferror@plt+0x8ee8>
  40b680:	ldp	x29, x30, [sp], #32
  40b684:	ret
  40b688:	stp	x29, x30, [sp, #-32]!
  40b68c:	mov	w4, #0x2                   	// #2
  40b690:	mov	x29, sp
  40b694:	strh	w3, [sp, #30]
  40b698:	add	x3, sp, #0x1e
  40b69c:	bl	40b5b8 <ferror@plt+0x8ee8>
  40b6a0:	ldp	x29, x30, [sp], #32
  40b6a4:	ret
  40b6a8:	stp	x29, x30, [sp, #-32]!
  40b6ac:	mov	w4, #0x4                   	// #4
  40b6b0:	mov	x29, sp
  40b6b4:	str	w3, [sp, #28]
  40b6b8:	add	x3, sp, #0x1c
  40b6bc:	bl	40b5b8 <ferror@plt+0x8ee8>
  40b6c0:	ldp	x29, x30, [sp], #32
  40b6c4:	ret
  40b6c8:	stp	x29, x30, [sp, #-32]!
  40b6cc:	mov	w4, #0x8                   	// #8
  40b6d0:	mov	x29, sp
  40b6d4:	str	x3, [sp, #24]
  40b6d8:	add	x3, sp, #0x18
  40b6dc:	bl	40b5b8 <ferror@plt+0x8ee8>
  40b6e0:	ldp	x29, x30, [sp], #32
  40b6e4:	ret
  40b6e8:	stp	x29, x30, [sp, #-48]!
  40b6ec:	mov	x29, sp
  40b6f0:	stp	x19, x20, [sp, #16]
  40b6f4:	mov	x19, x3
  40b6f8:	mov	x20, x0
  40b6fc:	mov	x0, x3
  40b700:	stp	x21, x22, [sp, #32]
  40b704:	mov	w21, w1
  40b708:	mov	w22, w2
  40b70c:	bl	402080 <strlen@plt>
  40b710:	mov	x3, x19
  40b714:	mov	x4, x0
  40b718:	mov	w2, w22
  40b71c:	mov	w1, w21
  40b720:	mov	x0, x20
  40b724:	add	w4, w4, #0x1
  40b728:	ldp	x19, x20, [sp, #16]
  40b72c:	ldp	x21, x22, [sp, #32]
  40b730:	ldp	x29, x30, [sp], #48
  40b734:	b	40b5b8 <ferror@plt+0x8ee8>
  40b738:	stp	x29, x30, [sp, #-48]!
  40b73c:	mov	x29, sp
  40b740:	stp	x19, x20, [sp, #16]
  40b744:	mov	x19, x0
  40b748:	ldr	w0, [x0]
  40b74c:	add	w20, w3, #0x3
  40b750:	stp	x21, x22, [sp, #32]
  40b754:	add	w0, w0, #0x3
  40b758:	and	w20, w20, #0xfffffffc
  40b75c:	and	w0, w0, #0xfffffffc
  40b760:	mov	w21, w3
  40b764:	mov	w3, w1
  40b768:	mov	x1, x2
  40b76c:	add	w2, w0, w20
  40b770:	cmp	w2, w3
  40b774:	b.hi	40b7d0 <ferror@plt+0x9100>  // b.pmore
  40b778:	sxtw	x22, w21
  40b77c:	add	x0, x19, w0, uxtw
  40b780:	mov	x2, x22
  40b784:	bl	402050 <memcpy@plt>
  40b788:	ldr	w0, [x19]
  40b78c:	mov	w1, #0x0                   	// #0
  40b790:	sub	w2, w20, w21
  40b794:	add	w0, w0, #0x3
  40b798:	and	x0, x0, #0xfffffffc
  40b79c:	add	x0, x0, x22
  40b7a0:	add	x0, x19, x0
  40b7a4:	bl	402290 <memset@plt>
  40b7a8:	ldr	w1, [x19]
  40b7ac:	mov	w0, #0x0                   	// #0
  40b7b0:	add	w1, w1, #0x3
  40b7b4:	and	w1, w1, #0xfffffffc
  40b7b8:	add	w1, w1, w20
  40b7bc:	str	w1, [x19]
  40b7c0:	ldp	x19, x20, [sp, #16]
  40b7c4:	ldp	x21, x22, [sp, #32]
  40b7c8:	ldp	x29, x30, [sp], #48
  40b7cc:	ret
  40b7d0:	adrp	x0, 420000 <ferror@plt+0x1d930>
  40b7d4:	mov	w2, w3
  40b7d8:	adrp	x1, 40d000 <ferror@plt+0xa930>
  40b7dc:	add	x1, x1, #0x150
  40b7e0:	ldr	x0, [x0, #3992]
  40b7e4:	ldr	x0, [x0]
  40b7e8:	bl	402690 <fprintf@plt>
  40b7ec:	mov	w0, #0xffffffff            	// #-1
  40b7f0:	b	40b7c0 <ferror@plt+0x90f0>
  40b7f4:	nop
  40b7f8:	stp	x29, x30, [sp, #-32]!
  40b7fc:	mov	w4, #0x0                   	// #0
  40b800:	mov	x3, #0x0                   	// #0
  40b804:	mov	x29, sp
  40b808:	str	x19, [sp, #16]
  40b80c:	ldr	w19, [x0]
  40b810:	add	w19, w19, #0x3
  40b814:	and	x19, x19, #0xfffffffc
  40b818:	add	x19, x0, x19
  40b81c:	bl	40b5b8 <ferror@plt+0x8ee8>
  40b820:	mov	x0, x19
  40b824:	ldr	x19, [sp, #16]
  40b828:	ldp	x29, x30, [sp], #32
  40b82c:	ret
  40b830:	mov	x2, x0
  40b834:	ldr	w0, [x0]
  40b838:	add	w3, w0, #0x3
  40b83c:	and	x3, x3, #0xfffffffc
  40b840:	add	x2, x2, x3
  40b844:	sub	x2, x2, x1
  40b848:	strh	w2, [x1]
  40b84c:	ret
  40b850:	stp	x29, x30, [sp, #-48]!
  40b854:	mov	x29, sp
  40b858:	stp	x19, x20, [sp, #16]
  40b85c:	mov	x20, x0
  40b860:	ldr	w19, [x0]
  40b864:	stp	x21, x22, [sp, #32]
  40b868:	mov	w21, w1
  40b86c:	add	w19, w19, #0x3
  40b870:	and	x19, x19, #0xfffffffc
  40b874:	mov	w22, w2
  40b878:	add	x19, x0, x19
  40b87c:	bl	40b5b8 <ferror@plt+0x8ee8>
  40b880:	mov	w2, w22
  40b884:	mov	w1, w21
  40b888:	mov	x0, x20
  40b88c:	bl	40b7f8 <ferror@plt+0x9128>
  40b890:	mov	x0, x19
  40b894:	ldp	x19, x20, [sp, #16]
  40b898:	ldp	x21, x22, [sp, #32]
  40b89c:	ldp	x29, x30, [sp], #48
  40b8a0:	ret
  40b8a4:	nop
  40b8a8:	stp	x29, x30, [sp, #-32]!
  40b8ac:	mov	x29, sp
  40b8b0:	ldr	w2, [x0]
  40b8b4:	ldrh	w3, [x1]
  40b8b8:	add	w2, w2, #0x3
  40b8bc:	str	x19, [sp, #16]
  40b8c0:	and	x2, x2, #0xfffffffc
  40b8c4:	add	w3, w3, #0x3
  40b8c8:	add	x2, x0, x2
  40b8cc:	and	x3, x3, #0x1fffc
  40b8d0:	sub	x2, x2, x1
  40b8d4:	mov	x19, x0
  40b8d8:	strh	w2, [x1]
  40b8dc:	add	x1, x1, x3
  40b8e0:	bl	40b830 <ferror@plt+0x9160>
  40b8e4:	ldr	w0, [x19]
  40b8e8:	ldr	x19, [sp, #16]
  40b8ec:	ldp	x29, x30, [sp], #32
  40b8f0:	ret
  40b8f4:	nop
  40b8f8:	ldrh	w4, [x0]
  40b8fc:	mov	x5, x0
  40b900:	add	w4, w4, #0x3
  40b904:	and	w4, w4, #0xfffffffc
  40b908:	add	w0, w4, #0x8
  40b90c:	cmp	w0, w1
  40b910:	b.hi	40b944 <ferror@plt+0x9274>  // b.pmore
  40b914:	add	x1, x5, w4, uxtw
  40b918:	mov	w6, #0x8                   	// #8
  40b91c:	mov	w0, #0x0                   	// #0
  40b920:	strh	w2, [x1, #2]
  40b924:	strh	w6, [x5, w4, uxtw]
  40b928:	str	w3, [x1, #4]
  40b92c:	ldrh	w1, [x5]
  40b930:	add	w1, w1, #0x3
  40b934:	and	w1, w1, #0xfffffffc
  40b938:	add	w1, w1, #0x8
  40b93c:	strh	w1, [x5]
  40b940:	ret
  40b944:	stp	x29, x30, [sp, #-16]!
  40b948:	adrp	x0, 420000 <ferror@plt+0x1d930>
  40b94c:	mov	w2, w1
  40b950:	mov	x29, sp
  40b954:	ldr	x0, [x0, #3992]
  40b958:	adrp	x1, 40d000 <ferror@plt+0xa930>
  40b95c:	add	x1, x1, #0x180
  40b960:	ldr	x0, [x0]
  40b964:	bl	402690 <fprintf@plt>
  40b968:	mov	w0, #0xffffffff            	// #-1
  40b96c:	ldp	x29, x30, [sp], #16
  40b970:	ret
  40b974:	nop
  40b978:	stp	x29, x30, [sp, #-32]!
  40b97c:	mov	x29, sp
  40b980:	stp	x19, x20, [sp, #16]
  40b984:	mov	x20, x0
  40b988:	add	w0, w4, #0x7
  40b98c:	and	w0, w0, #0xfffffffc
  40b990:	ldrh	w5, [x20]
  40b994:	add	w5, w5, #0x3
  40b998:	and	w5, w5, #0xfffffffc
  40b99c:	add	w0, w0, w5
  40b9a0:	cmp	w0, w1
  40b9a4:	b.hi	40ba00 <ferror@plt+0x9330>  // b.pmore
  40b9a8:	add	x0, x20, w5, uxtw
  40b9ac:	add	w19, w4, #0x4
  40b9b0:	and	w19, w19, #0xffff
  40b9b4:	strh	w2, [x0, #2]
  40b9b8:	strh	w19, [x20, w5, uxtw]
  40b9bc:	cbnz	w4, 40b9ec <ferror@plt+0x931c>
  40b9c0:	ldrh	w1, [x20]
  40b9c4:	add	w19, w19, #0x3
  40b9c8:	and	w19, w19, #0xfffffffc
  40b9cc:	mov	w0, #0x0                   	// #0
  40b9d0:	add	w1, w1, #0x3
  40b9d4:	and	w1, w1, #0xfffffffc
  40b9d8:	add	w19, w1, w19
  40b9dc:	strh	w19, [x20]
  40b9e0:	ldp	x19, x20, [sp, #16]
  40b9e4:	ldp	x29, x30, [sp], #32
  40b9e8:	ret
  40b9ec:	sxtw	x2, w4
  40b9f0:	mov	x1, x3
  40b9f4:	add	x0, x0, #0x4
  40b9f8:	bl	402050 <memcpy@plt>
  40b9fc:	b	40b9c0 <ferror@plt+0x92f0>
  40ba00:	adrp	x0, 420000 <ferror@plt+0x1d930>
  40ba04:	mov	w2, w1
  40ba08:	adrp	x1, 40d000 <ferror@plt+0xa930>
  40ba0c:	add	x1, x1, #0x1b8
  40ba10:	ldr	x0, [x0, #3992]
  40ba14:	ldr	x0, [x0]
  40ba18:	bl	402690 <fprintf@plt>
  40ba1c:	mov	w0, #0xffffffff            	// #-1
  40ba20:	b	40b9e0 <ferror@plt+0x9310>
  40ba24:	nop
  40ba28:	stp	x29, x30, [sp, #-32]!
  40ba2c:	mov	w4, #0x1                   	// #1
  40ba30:	mov	x29, sp
  40ba34:	strb	w3, [sp, #31]
  40ba38:	add	x3, sp, #0x1f
  40ba3c:	bl	40b978 <ferror@plt+0x92a8>
  40ba40:	ldp	x29, x30, [sp], #32
  40ba44:	ret
  40ba48:	stp	x29, x30, [sp, #-32]!
  40ba4c:	mov	w4, #0x2                   	// #2
  40ba50:	mov	x29, sp
  40ba54:	strh	w3, [sp, #30]
  40ba58:	add	x3, sp, #0x1e
  40ba5c:	bl	40b978 <ferror@plt+0x92a8>
  40ba60:	ldp	x29, x30, [sp], #32
  40ba64:	ret
  40ba68:	stp	x29, x30, [sp, #-32]!
  40ba6c:	mov	w4, #0x8                   	// #8
  40ba70:	mov	x29, sp
  40ba74:	str	x3, [sp, #24]
  40ba78:	add	x3, sp, #0x18
  40ba7c:	bl	40b978 <ferror@plt+0x92a8>
  40ba80:	ldp	x29, x30, [sp], #32
  40ba84:	ret
  40ba88:	stp	x29, x30, [sp, #-32]!
  40ba8c:	mov	w4, #0x0                   	// #0
  40ba90:	mov	x3, #0x0                   	// #0
  40ba94:	mov	x29, sp
  40ba98:	ldrh	w5, [x0]
  40ba9c:	str	x19, [sp, #16]
  40baa0:	add	w5, w5, #0x3
  40baa4:	and	x5, x5, #0x1fffc
  40baa8:	add	x19, x0, x5
  40baac:	bl	40b978 <ferror@plt+0x92a8>
  40bab0:	ldrh	w1, [x19, #2]
  40bab4:	mov	x0, x19
  40bab8:	orr	w1, w1, #0xffff8000
  40babc:	strh	w1, [x19, #2]
  40bac0:	ldr	x19, [sp, #16]
  40bac4:	ldp	x29, x30, [sp], #32
  40bac8:	ret
  40bacc:	nop
  40bad0:	ldrh	w2, [x0]
  40bad4:	add	w2, w2, #0x3
  40bad8:	and	x2, x2, #0x1fffc
  40badc:	add	x2, x0, x2
  40bae0:	sub	x2, x2, x1
  40bae4:	strh	w2, [x1]
  40bae8:	ldrh	w0, [x0]
  40baec:	ret
  40baf0:	stp	x29, x30, [sp, #-64]!
  40baf4:	mov	x29, sp
  40baf8:	stp	x21, x22, [sp, #32]
  40bafc:	mov	w21, w1
  40bb00:	add	w1, w1, #0x1
  40bb04:	and	w22, w4, #0xffff
  40bb08:	stp	x19, x20, [sp, #16]
  40bb0c:	mov	w19, w3
  40bb10:	mov	x20, x2
  40bb14:	sbfiz	x2, x1, #3, #32
  40bb18:	mov	w1, #0x0                   	// #0
  40bb1c:	str	x23, [sp, #48]
  40bb20:	mov	x23, x0
  40bb24:	bl	402290 <memset@plt>
  40bb28:	mvn	w1, w22
  40bb2c:	cmp	w19, #0x3
  40bb30:	b.gt	40bb44 <ferror@plt+0x9474>
  40bb34:	b	40bb98 <ferror@plt+0x94c8>
  40bb38:	add	x20, x20, w5, uxtw
  40bb3c:	cmp	w19, #0x3
  40bb40:	b.le	40bb98 <ferror@plt+0x94c8>
  40bb44:	ldrh	w4, [x20]
  40bb48:	add	w5, w4, #0x3
  40bb4c:	cmp	w4, #0x3
  40bb50:	and	w5, w5, #0xfffffffc
  40bb54:	mov	w3, w4
  40bb58:	b.ls	40bbb8 <ferror@plt+0x94e8>  // b.plast
  40bb5c:	cmp	w19, w4
  40bb60:	b.lt	40bbb8 <ferror@plt+0x94e8>  // b.tstop
  40bb64:	ldrh	w4, [x20, #2]
  40bb68:	sub	w19, w19, w5
  40bb6c:	and	w4, w1, w4
  40bb70:	and	x2, x4, #0xffff
  40bb74:	cmp	w21, w4, uxth
  40bb78:	b.lt	40bb38 <ferror@plt+0x9468>  // b.tstop
  40bb7c:	ldr	x0, [x23, x2, lsl #3]
  40bb80:	cbnz	x0, 40bb38 <ferror@plt+0x9468>
  40bb84:	str	x20, [x23, x2, lsl #3]
  40bb88:	cmp	w19, #0x3
  40bb8c:	add	x20, x20, w5, uxtw
  40bb90:	b.gt	40bb44 <ferror@plt+0x9474>
  40bb94:	nop
  40bb98:	cbnz	w19, 40bbb4 <ferror@plt+0x94e4>
  40bb9c:	mov	w0, #0x0                   	// #0
  40bba0:	ldp	x19, x20, [sp, #16]
  40bba4:	ldp	x21, x22, [sp, #32]
  40bba8:	ldr	x23, [sp, #48]
  40bbac:	ldp	x29, x30, [sp], #64
  40bbb0:	ret
  40bbb4:	ldrh	w3, [x20]
  40bbb8:	adrp	x0, 420000 <ferror@plt+0x1d930>
  40bbbc:	mov	w2, w19
  40bbc0:	adrp	x1, 40d000 <ferror@plt+0xa930>
  40bbc4:	add	x1, x1, #0x1f0
  40bbc8:	ldr	x0, [x0, #3992]
  40bbcc:	ldr	x0, [x0]
  40bbd0:	bl	402690 <fprintf@plt>
  40bbd4:	mov	w0, #0x0                   	// #0
  40bbd8:	ldp	x19, x20, [sp, #16]
  40bbdc:	ldp	x21, x22, [sp, #32]
  40bbe0:	ldr	x23, [sp, #48]
  40bbe4:	ldp	x29, x30, [sp], #64
  40bbe8:	ret
  40bbec:	nop
  40bbf0:	mov	w4, #0x0                   	// #0
  40bbf4:	b	40baf0 <ferror@plt+0x9420>
  40bbf8:	b	40bc30 <ferror@plt+0x9560>
  40bbfc:	ldrh	w4, [x1]
  40bc00:	add	w5, w4, #0x3
  40bc04:	cmp	w4, #0x3
  40bc08:	and	w5, w5, #0xfffffffc
  40bc0c:	mov	w3, w4
  40bc10:	b.ls	40bc48 <ferror@plt+0x9578>  // b.plast
  40bc14:	cmp	w2, w4
  40bc18:	b.lt	40bc48 <ferror@plt+0x9578>  // b.tstop
  40bc1c:	ldrh	w3, [x1, #2]
  40bc20:	sub	w2, w2, w5
  40bc24:	cmp	w3, w0
  40bc28:	b.eq	40bc74 <ferror@plt+0x95a4>  // b.none
  40bc2c:	add	x1, x1, w5, uxtw
  40bc30:	cmp	w2, #0x3
  40bc34:	b.gt	40bbfc <ferror@plt+0x952c>
  40bc38:	mov	x0, #0x0                   	// #0
  40bc3c:	cbnz	w2, 40bc44 <ferror@plt+0x9574>
  40bc40:	ret
  40bc44:	ldrh	w3, [x1]
  40bc48:	stp	x29, x30, [sp, #-16]!
  40bc4c:	adrp	x0, 420000 <ferror@plt+0x1d930>
  40bc50:	adrp	x1, 40d000 <ferror@plt+0xa930>
  40bc54:	mov	x29, sp
  40bc58:	ldr	x0, [x0, #3992]
  40bc5c:	add	x1, x1, #0x1f0
  40bc60:	ldr	x0, [x0]
  40bc64:	bl	402690 <fprintf@plt>
  40bc68:	mov	x0, #0x0                   	// #0
  40bc6c:	ldp	x29, x30, [sp], #16
  40bc70:	ret
  40bc74:	mov	x0, x1
  40bc78:	ret
  40bc7c:	nop
  40bc80:	ldrh	w5, [x2]
  40bc84:	sub	x5, x5, #0x4
  40bc88:	cmp	x5, w3, sxtw
  40bc8c:	b.cc	40bcdc <ferror@plt+0x960c>  // b.lo, b.ul, b.last
  40bc90:	add	w4, w3, #0x3
  40bc94:	and	x4, x4, #0xfffffffc
  40bc98:	add	x4, x4, #0x4
  40bc9c:	cmp	x5, x4
  40bca0:	b.cs	40bcc8 <ferror@plt+0x95f8>  // b.hs, b.nlast
  40bca4:	stp	x29, x30, [sp, #-16]!
  40bca8:	add	w2, w1, #0x1
  40bcac:	mov	w1, #0x0                   	// #0
  40bcb0:	mov	x29, sp
  40bcb4:	sbfiz	x2, x2, #3, #32
  40bcb8:	bl	402290 <memset@plt>
  40bcbc:	mov	w0, #0x0                   	// #0
  40bcc0:	ldp	x29, x30, [sp], #16
  40bcc4:	ret
  40bcc8:	ldrh	w3, [x2, x4]
  40bccc:	add	x2, x2, x4
  40bcd0:	add	x2, x2, #0x4
  40bcd4:	sub	w3, w3, #0x4
  40bcd8:	b	40bbf0 <ferror@plt+0x9520>
  40bcdc:	mov	w0, #0xffffffff            	// #-1
  40bce0:	ret
  40bce4:	nop
  40bce8:	stp	x29, x30, [sp, #-64]!
  40bcec:	mov	x29, sp
  40bcf0:	stp	x19, x20, [sp, #16]
  40bcf4:	adrp	x20, 420000 <ferror@plt+0x1d930>
  40bcf8:	add	x20, x20, #0xcf8
  40bcfc:	stp	x21, x22, [sp, #32]
  40bd00:	adrp	x21, 420000 <ferror@plt+0x1d930>
  40bd04:	add	x21, x21, #0xcf0
  40bd08:	sub	x20, x20, x21
  40bd0c:	mov	w22, w0
  40bd10:	stp	x23, x24, [sp, #48]
  40bd14:	mov	x23, x1
  40bd18:	mov	x24, x2
  40bd1c:	bl	402010 <memcpy@plt-0x40>
  40bd20:	cmp	xzr, x20, asr #3
  40bd24:	b.eq	40bd50 <ferror@plt+0x9680>  // b.none
  40bd28:	asr	x20, x20, #3
  40bd2c:	mov	x19, #0x0                   	// #0
  40bd30:	ldr	x3, [x21, x19, lsl #3]
  40bd34:	mov	x2, x24
  40bd38:	add	x19, x19, #0x1
  40bd3c:	mov	x1, x23
  40bd40:	mov	w0, w22
  40bd44:	blr	x3
  40bd48:	cmp	x20, x19
  40bd4c:	b.ne	40bd30 <ferror@plt+0x9660>  // b.any
  40bd50:	ldp	x19, x20, [sp, #16]
  40bd54:	ldp	x21, x22, [sp, #32]
  40bd58:	ldp	x23, x24, [sp, #48]
  40bd5c:	ldp	x29, x30, [sp], #64
  40bd60:	ret
  40bd64:	nop
  40bd68:	ret

Disassembly of section .fini:

000000000040bd6c <.fini>:
  40bd6c:	stp	x29, x30, [sp, #-16]!
  40bd70:	mov	x29, sp
  40bd74:	ldp	x29, x30, [sp], #16
  40bd78:	ret
