<?xml version="1.0" encoding="UTF-8"?>
<Module name="tangnano20k_vdp_cartridge" Lut="10" T_Register="1075(0)" T_Alu="150(0)" T_Lut="1327(10)" T_PADD9="3(0)" T_MULT9X9="6(0)" T_Bsram="12(0)" T_Ssram="10(0)">
 <SubModule name="u_pll"/>
 <SubModule name="u_clkdiv"/>
 <SubModule name="u_msx_slot" Register="32" Lut="8" T_Register="32(32)" T_Lut="8(8)"/>
 <SubModule name="u_gpio" Register="34" Lut="36" T_Register="34(34)" T_Lut="36(36)"/>
 <SubModule name="u_fullcolor_led" Register="45" Lut="73" T_Register="45(45)" T_Lut="73(73)"/>
 <SubModule name="u_v9918" Register="34" Lut="4" T_Register="625(34)" T_Alu="27(0)" T_Lut="789(4)" T_Bsram="2(0)" T_Ssram="8(0)">
  <SubModule name="u_v9918_core" Register="4" Lut="26" T_Register="591(4)" T_Alu="27(0)" T_Lut="785(26)" T_Bsram="2(0)" T_Ssram="8(0)">
   <SubModule name="u_vdp_color_bus" Register="41" Lut="161" T_Register="41(41)" T_Lut="161(161)"/>
   <SubModule name="u_vdp_ssg" Register="85" Lut="144" T_Register="85(85)" T_Lut="144(144)"/>
   <SubModule name="u_vdp_color_decoder" Register="18" Lut="29" T_Register="18(18)" T_Lut="29(29)"/>
   <SubModule name="u_vdp_text12" Register="66" Alu="12" Lut="99" T_Register="66(66)" T_Alu="12(12)" T_Lut="99(99)"/>
   <SubModule name="u_vdp_graphic123m" Register="58" Lut="72" T_Register="58(58)" T_Lut="72(72)"/>
   <SubModule name="u_vdp_sprite" Register="191" Alu="15" Lut="227" T_Register="227(191)" T_Alu="15(15)" T_Lut="229(227)" T_Bsram="2(0)" T_Ssram="8(0)">
    <SubModule name="u_sprite_info_ram" Register="2" Lut="1" Ssram="8" T_Register="2(2)" T_Lut="1(1)" T_Ssram="8(8)"/>
    <SubModule name="u_even_line_buf" Register="17" Lut="1" Bsram="1" T_Register="17(17)" T_Lut="1(1)" T_Bsram="1(1)"/>
    <SubModule name="u_odd_line_buf" Register="17" Bsram="1" T_Register="17(17)" T_Bsram="1(1)"/>
   </SubModule>
   <SubModule name="u_vdp_register" Register="92" Lut="25" T_Register="92(92)" T_Lut="25(25)"/>
  </SubModule>
 </SubModule>
 <SubModule name="u_video_out" Register="25" Alu="10" Lut="65" T_Register="264(25)" T_Alu="54(10)" T_Lut="171(65)" T_PADD9="3(0)" T_MULT9X9="6(0)" T_Bsram="2(0)" T_Ssram="2(0)">
  <SubModule name="u_hmag" Register="65" Alu="29" Lut="26" MULT9X9="3" Ssram="2" T_Register="239(65)" T_Alu="44(29)" T_Lut="106(26)" T_PADD9="3(0)" T_MULT9X9="6(3)" T_Bsram="2(0)" T_Ssram="2(2)">
   <SubModule name="u_double_buffer" Register="52" Lut="46" T_Register="135(52)" T_Lut="80(46)" T_Bsram="2(0)">
    <SubModule name="u_buf_even" Register="42" Lut="17" Bsram="1" T_Register="42(42)" T_Lut="17(17)" T_Bsram="1(1)"/>
    <SubModule name="u_buf_odd" Register="41" Lut="17" Bsram="1" T_Register="41(41)" T_Lut="17(17)" T_Bsram="1(1)"/>
   </SubModule>
   <SubModule name="u_bilinear_r" Register="13" Alu="5" PADD9="1" MULT9X9="1" T_Register="13(13)" T_Alu="5(5)" T_PADD9="1(1)" T_MULT9X9="1(1)"/>
   <SubModule name="u_bilinear_g" Register="13" Alu="5" PADD9="1" MULT9X9="1" T_Register="13(13)" T_Alu="5(5)" T_PADD9="1(1)" T_MULT9X9="1(1)"/>
   <SubModule name="u_bilinear_b" Register="13" Alu="5" PADD9="1" MULT9X9="1" T_Register="13(13)" T_Alu="5(5)" T_PADD9="1(1)" T_MULT9X9="1(1)"/>
  </SubModule>
 </SubModule>
 <SubModule name="u_dvi" Register="73" Alu="69" Lut="229" T_Register="73(73)" T_Alu="69(69)" T_Lut="229(229)"/>
 <SubModule name="u_vram16k" Register="2" Lut="11" Bsram="8" T_Register="2(2)" T_Lut="11(11)" T_Bsram="8(8)"/>
</Module>
