  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir D:/FPGA/fitness_function/fitness_hls/fitness_hls 
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
WARNING: [HLS 200-2001] file not found 'fitness_function_top.cppfitness_function_top.cpp' see [hls] from D:/FPGA/fitness_function/fitness_hls/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp' from D:/FPGA/fitness_function/fitness_hls/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/fitness_kernel_hls.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=fitness_function_top.cppfitness_function_top.cpp' from D:/FPGA/fitness_function/fitness_hls/hls_config.cfg(10)
WARNING: [HLS 200-40] Cannot find design file 'fitness_function_top.cppfitness_function_top.cpp'
INFO: [HLS 200-1465] Applying ini 'syn.file=fitness_kernel_top.cpp' from D:/FPGA/fitness_function/fitness_hls/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'D:/FPGA/fitness_function/fitness_hls/fitness_kernel_top.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/tb_fitness.cpp' from D:/FPGA/fitness_function/fitness_hls/hls_config.cfg(7)
INFO: [HLS 200-10] Adding test bench file 'D:/FPGA/Fitness_A/Fitness_A/Fitness_Accelerator/tb_fitness.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=fitness_kernel' from D:/FPGA/fitness_function/fitness_hls/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/FPGA/fitness_function/fitness_hls/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu7ev-ffvc1156-2-e' from D:/FPGA/fitness_function/fitness_hls/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/FPGA/fitness_function/fitness_hls/hls_config.cfg(5)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: D:/Xilinx/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Dec 16 17:45:00 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/hls_data.json outdir=D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/impl/ip srcdir=D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/impl/ip/misc
INFO: Copied 19 verilog file(s) to D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/impl/ip/hdl/verilog
INFO: Copied 15 vhdl file(s) to D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/impl/ip/drivers
Generating 3 subcores in D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/impl/ip/hdl/ip.tmp:
impl/misc/fitness_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
impl/misc/fitness_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl
impl/misc/fitness_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 366.805 ; gain = 66.414
INFO: Using COE_DIR=D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/impl/ip/hdl/verilog
INFO: Generating fitness_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip via file impl/misc/fitness_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'fitness_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 424.328 ; gain = 57.523
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fitness_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fitness_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: Done generating fitness_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip via file impl/misc/fitness_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
INFO: Generating fitness_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1_ip via file impl/misc/fitness_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'fitness_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fitness_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fitness_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: Done generating fitness_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1_ip via file impl/misc/fitness_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl
INFO: Generating fitness_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/fitness_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'fitness_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fitness_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fitness_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: Done generating fitness_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/fitness_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: Import ports from HDL: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/impl/ip/hdl/vhdl/fitness_kernel.vhd (fitness_kernel)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add axi4full interface m_axi_gmem_vec
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4stream interface chromosome_stream
INFO: Add axi4stream interface result_stream
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/impl/ip/component.xml
INFO: Created IP archive D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/impl/ip/xilinx_com_hls_fitness_kernel_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Tue Dec 16 17:45:48 2025...
INFO: [HLS 200-802] Generated output file fitness_hls/fitness_kernel.zip
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 76.025 seconds; peak allocated memory: 228.105 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 1m 27s
