===== 506 SMP Simulator configuration =====
L1_SIZE:           infinite
L1_BLOCKSIZE:      64
NUMBER OF PROCESSORS: 4
COHERENCE PROTOCOL: MOESI
TRACE FILE:        canneal.04t.longTrace
Total Execution time:                                    2273339
============ Simulation results (Cache 0) ============
01. number of reads:                                     112661
02. number of read misses:                                 8946
03. number of writes:                                     11942
04. number of write misses:                                  60
05. number of write hits:                                 11882
06. number of read hits:                                 103715
07. total miss rate:                                       7.23%
08. number of memory accesses (exclude writebacks):        3473
09. number of invalidations:                               1980
10. number of flushes:                                      199
============ Simulation results (Cache 1) ============
01. number of reads:                                     110830
02. number of read misses:                                 8896
03. number of writes:                                     11710
04. number of write misses:                                  46
05. number of write hits:                                 11664
06. number of read hits:                                 101934
07. total miss rate:                                       7.30%
08. number of memory accesses (exclude writebacks):        3342
09. number of invalidations:                               2000
10. number of flushes:                                      156
============ Simulation results (Cache 2) ============
01. number of reads:                                     114938
02. number of read misses:                                 8927
03. number of writes:                                     12383
04. number of write misses:                                  45
05. number of write hits:                                 12338
06. number of read hits:                                 106011
07. total miss rate:                                       7.05%
08. number of memory accesses (exclude writebacks):        3395
09. number of invalidations:                               1968
10. number of flushes:                                      258
============ Simulation results (Cache 3) ============
01. number of reads:                                     113428
02. number of read misses:                                 8922
03. number of writes:                                     12108
04. number of write misses:                                  51
05. number of write hits:                                 12057
06. number of read hits:                                 104506
07. total miss rate:                                       7.15%
08. number of memory accesses (exclude writebacks):        3613
09. number of invalidations:                               1981
10. number of flushes:                                      159

