INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module comp_32bit
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [D:/intelight/intelight/intelight.srcs/sources_1/new/max_file.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sim_1/new/max_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_tb
