#--- source.hlsl

cbuffer RootConstants : register(b0) {
  float4 C;
};

struct Input {
  float4 A;
  float4 B;
};

struct Output {
  float4 A;
};

StructuredBuffer<Input> In : register(t4294967294);
RWStructuredBuffer<Output> Out1 : register(u1, space4294967279);
RWStructuredBuffer<Output> Out2 : register(u2);

// Root signature to test edge-cases of specify number arguments:
//  - Maximum valid register value (0xfffffffe = 4294967294)
//  - Maximum valid register space value (0xffffffef = 4294967279)
//  - Maximum valid num32BitConstants value
//    (61 = 64 - # of used DWORDS for other params)
//  - Using (un)signed integer parameter values


#define RootSig                                                                \
  "RootConstants(num32BitConstants = +61, b0), "                               \
  "DescriptorTable( "                                                          \
  "  SRV(t4294967294), "                                                       \
  "  UAV(u1, space = 4294967279) "                                             \
  "), "                                                                        \
  "UAV(u2) "

[RootSignature(RootSig)]
[numthreads(1,1,1)]
void main(uint GI : SV_GroupIndex) {
  Out1[GI].A = In[GI].A * In[GI].B * C;
  Out2[GI].A = In[GI].A * In[GI].B * C * 2;
}

//--- pipeline.yaml
---
Shaders:
  - Stage: Compute
    Entry: main
    DispatchSize: [1, 1, 1]
RuntimeSettings:
  DirectX:
    RootParameters:
      - Kind: Constant
        Name: Root
      - Kind: DescriptorTable
      - Kind: RootDescriptor
        Resource:
            Name: Out2
            Kind: RWStructuredBuffer
Buffers:
  - Name: Root
    Format: Float32
    Data: [ 2, 4, 6, 8 ]
  - Name: In
    Format: Float32
    Stride: 32
    Data: [ 2, 4, 6, 8, 10, 12, 14, 16]
  - Name: Out1
    Format: Float32
    Channels: 4
    ZeroInitSize: 16
  - Name: Out2
    Format: Float32
    Channels: 4
    ZeroInitSize: 16
DescriptorSets:
  - Resources:
    - Name: In
      Kind: StructuredBuffer
      DirectXBinding:
        Register: 4294967294
        Space: 0
    - Name: Out1
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 1
        Space: 4294967279
...
#--- end

# RUN: split-file %s %t
# RUN: %dxc_target -T cs_6_0 -Fo %t.o %t/source.hlsl
# RUN: %offloader %t/pipeline.yaml %t.o | FileCheck %s
# RUN: obj2yaml %t.o | FileCheck %s --check-prefix=OBJ

# CHECK-LABEL: Name: Out1
# CHECK: Data: [ 40, 192, 504, 1024 ]
# CHECK-LABEL: Name: Out2
# CHECK: Data: [ 80, 384, 1008, 2048 ]

## Root Signature Header
# OBJ:      - Name:            RTS0
# OBJ-NEXT:   Size:            140
# OBJ-NEXT:   RootSignature:
# OBJ-NEXT:     Version:         2
# OBJ-NEXT:     NumRootParameters: 3
# OBJ-NEXT:     RootParametersOffset: 24
# OBJ-NEXT:     NumStaticSamplers: 0
# OBJ-NEXT:     StaticSamplersOffset: 140

# OBJ-NEXT: Parameters:

## RootConstants(num32BitConstants = +61, b0)
# OBJ-NEXT:     - ParameterType:   Constants32Bit
# OBJ-NEXT:       ShaderVisibility: All
# OBJ-NEXT:       Constants:
## Check positively signed integer
# OBJ-NEXT:       Num32BitValues:  61
# OBJ-NEXT:       RegisterSpace:   0
# OBJ-NEXT:       ShaderRegister:  0

## DescriptorTable
# OBJ-NEXT:     - ParameterType:   DescriptorTable
# OBJ-NEXT:       ShaderVisibility: All
# OBJ-NEXT:       Table:
# OBJ-NEXT:       NumRanges:       2
# OBJ-NEXT:       RangesOffset:    80
# OBJ-NEXT:       Ranges:

## SRV(t4294967294)
# OBJ-NEXT:       - RangeType:       SRV
# OBJ-NEXT:         NumDescriptors:  1
## Check edge-case
# OBJ-NEXT:         BaseShaderRegister: 4294967294
# OBJ-NEXT:         RegisterSpace:   0
# OBJ-NEXT:         OffsetInDescriptorsFromTableStart: 4294967295

## UAV(u1, space = 4294967279)
# OBJ:            - RangeType:       UAV
# OBJ-NEXT:         NumDescriptors:  1
# OBJ-NEXT:         BaseShaderRegister: 1
## Check edge-case
# OBJ-NEXT:         RegisterSpace:   4294967279
# OBJ-NEXT:         OffsetInDescriptorsFromTableStart: 4294967295

## UAV(u2)
# OBJ:            - ParameterType:   UAV
# OBJ-NEXT:         ShaderVisibility: All
# OBJ-NEXT:         Descriptor:
# OBJ-NEXT:         RegisterSpace:   0
# OBJ-NEXT:         ShaderRegister:  2
