; vsim modelsim.ini file
[Version]
INIVersion = "QA Baseline: 2021.1 Beta - 4536908"

; Copyright 1991-2020 Mentor Graphics Corporation
;
; All Rights Reserved.
;
; THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION WHICH IS THE PROPERTY OF 
; MENTOR GRAPHICS CORPORATION OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.
;   

[Library]
std = $MODEL_TECH/../std
ieee = $MODEL_TECH/../ieee
vital2000 = $MODEL_TECH/../vital2000
;
; VITAL concerns:
;
; The library ieee contains (among other packages) the packages of the
; VITAL 2000 standard.  When a design uses VITAL 2000 exclusively, it should use
; the physical library ieee (recommended), or use the physical library
; vital2000, but not both.  The design can use logical library ieee and/or
; vital2000 as long as each of these maps to the same physical library, either
; ieee or vital2000.
;
; A design using the 1995 version of the VITAL packages, whether or not
; it also uses the 2000 version of the VITAL packages, must have logical library
; name ieee mapped to physical library vital1995.  (A design cannot use library
; vital1995 directly because some packages in this library use logical name ieee
; when referring to the other packages in the library.)  The design source
; should use logical name ieee when referring to any packages there except the
; VITAL 2000 packages.  Any VITAL 2000 present in the design must use logical
; name vital2000 (mapped to physical library vital2000) to refer to those
; packages.
; ieee = $MODEL_TECH/../vital1995
;
; For compatiblity with previous releases, logical library name vital2000 maps
; to library vital2000 (a different library than library ieee, containing the
; same packages).
; A design should not reference VITAL from both the ieee library and the
; vital2000 library because the vital packages are effectively different.
; A design that references both the ieee and vital2000 libraries must have
; both logical names ieee and vital2000 mapped to the same library, either of
; these:
;   $MODEL_TECH/../ieee
;   $MODEL_TECH/../vital2000
;
verilog = $MODEL_TECH/../verilog
std_developerskit = $MODEL_TECH/../std_developerskit
synopsys = $MODEL_TECH/../synopsys
modelsim_lib = $MODEL_TECH/../modelsim_lib
sv_std = $MODEL_TECH/../sv_std
mtiAvm = $MODEL_TECH/../avm
mtiRnm = $MODEL_TECH/../rnm
mtiOvm = $MODEL_TECH/../ovm-2.1.2
mtiUvm = $MODEL_TECH/../uvm-1.1d
mtiUPF = $MODEL_TECH/../upf_lib
mtiPA  = $MODEL_TECH/../pa_lib
floatfixlib = $MODEL_TECH/../floatfixlib
mc2_lib = $MODEL_TECH/../mc2_lib
flps_lib = $MODEL_TECH/../flps_lib
osvvm = $MODEL_TECH/../osvvm

; added mapping for ADMS
mgc_ams = $MODEL_TECH/../mgc_ams
ieee_env = $MODEL_TECH/../ieee_env

;vhdl_psl_checkers = $MODEL_TECH/../vhdl_psl_checkers       // Source files only for this release
;verilog_psl_checkers = $MODEL_TECH/../verilog_psl_checkers // Source files only for this release
;mvc_lib = $MODEL_TECH/../mvc_lib
infact = $MODEL_TECH/../infact
vhdlopt_lib = $MODEL_TECH/../vhdlopt_lib
vh_ux01v_lib = $MODEL_TECH/../vh_ux01v_lib

; Altera Primitive libraries
;
; VHDL Section
;
altera_mf = $MODEL_TECH/../intel/vhdl/altera_mf
altera = $MODEL_TECH/../intel/vhdl/altera
altera_lnsim = $MODEL_TECH/../intel/vhdl/altera_lnsim
lpm = $MODEL_TECH/../intel/vhdl/220model
220model = $MODEL_TECH/../intel/vhdl/220model
sgate = $MODEL_TECH/../intel/vhdl/sgate
twentynm = $MODEL_TECH/../intel/vhdl/twentynm
twentynm_hssi = $MODEL_TECH/../intel/vhdl/twentynm_hssi
twentynm_hip = $MODEL_TECH/../intel/vhdl/twentynm_hip
fourteennm = $MODEL_TECH/../intel/vhdl/fourteennm
fourteennm_hssi = $MODEL_TECH/../intel/vhdl/fourteennm_hssi_all
fourteennm_hssi_all = $MODEL_TECH/../intel/vhdl/fourteennm_hssi_all
fourteennm_hssi_a = $MODEL_TECH/../intel/vhdl/fourteennm_hssi_all
fourteennm_hssi_e = $MODEL_TECH/../intel/vhdl/fourteennm_hssi_all
fourteennm_hssi_p = $MODEL_TECH/../intel/vhdl/fourteennm_hssi_all
fourteennm_hssi_a0 = $MODEL_TECH/../intel/vhdl/fourteennm_hssi_all
fourteennm_hssi_e0 = $MODEL_TECH/../intel/vhdl/fourteennm_hssi_all
fourteennm_hssi_p0 = $MODEL_TECH/../intel/vhdl/fourteennm_hssi_all
fourteennm_hssi_a1 = $MODEL_TECH/../intel/vhdl/fourteennm_hssi_all
fourteennm_hssi_e1 = $MODEL_TECH/../intel/vhdl/fourteennm_hssi_all
fourteennm_hssi_p1 = $MODEL_TECH/../intel/vhdl/fourteennm_hssi_all
tennm = $MODEL_TECH/../intel/vhdl/tennm
tennm_hssi = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_all = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_a = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_e = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_p = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_r = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_a0 = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_e0 = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_p0 = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_f0 = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_r0 = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_c0 = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_a1 = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_e1 = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_p1 = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_f1 = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_r1 = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
cyclone10gx = $MODEL_TECH/../intel/vhdl/cyclone10gx
cyclone10gx_hssi = $MODEL_TECH/../intel/vhdl/cyclone10gx_hssi
cyclone10gx_hip = $MODEL_TECH/../intel/vhdl/cyclone10gx_hip
;
; Verilog Section
;
altera_mf_ver = $MODEL_TECH/../intel/verilog/altera_mf
altera_ver = $MODEL_TECH/../intel/verilog/altera
altera_lnsim_ver = $MODEL_TECH/../intel/verilog/altera_lnsim
lpm_ver = $MODEL_TECH/../intel/verilog/220model
220model_ver = $MODEL_TECH/../intel/verilog/220model
sgate_ver = $MODEL_TECH/../intel/verilog/sgate
twentynm_ver = $MODEL_TECH/../intel/verilog/twentynm
twentynm_hssi_ver = $MODEL_TECH/../intel/verilog/twentynm_hssi
twentynm_hip_ver = $MODEL_TECH/../intel/verilog/twentynm_hip
fourteennm_ver = $MODEL_TECH/../intel/verilog/fourteennm
fourteennm_hssi_ver = $MODEL_TECH/../intel/verilog/fourteennm_hssi_all
fourteennm_hssi_all_ver = $MODEL_TECH/../intel/verilog/fourteennm_hssi_all
fourteennm_hssi_a_ver = $MODEL_TECH/../intel/verilog/fourteennm_hssi_all
fourteennm_hssi_e_ver = $MODEL_TECH/../intel/verilog/fourteennm_hssi_all
fourteennm_hssi_p_ver = $MODEL_TECH/../intel/verilog/fourteennm_hssi_all
fourteennm_hssi_a0_ver = $MODEL_TECH/../intel/verilog/fourteennm_hssi_all
fourteennm_hssi_e0_ver = $MODEL_TECH/../intel/verilog/fourteennm_hssi_all
fourteennm_hssi_p0_ver = $MODEL_TECH/../intel/verilog/fourteennm_hssi_all
fourteennm_hssi_a1_ver = $MODEL_TECH/../intel/verilog/fourteennm_hssi_all
fourteennm_hssi_e1_ver = $MODEL_TECH/../intel/verilog/fourteennm_hssi_all
fourteennm_hssi_p1_ver = $MODEL_TECH/../intel/verilog/fourteennm_hssi_all
tennm_ver = $MODEL_TECH/../intel/verilog/tennm
tennm_hssi_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_all_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_a_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_e_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_p_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_r_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_a0_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_e0_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_p0_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_f0_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_r0_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_c0_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_a1_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_e1_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_p1_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_f1_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_r1_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
cyclone10gx_ver = $MODEL_TECH/../intel/verilog/cyclone10gx
cyclone10gx_hssi_ver = $MODEL_TECH/../intel/verilog/cyclone10gx_hssi
cyclone10gx_hip_ver = $MODEL_TECH/../intel/verilog/cyclone10gx_hip


; Automatically perform logical->physical mapping for physical libraries that
; appear in -L/-Lf options with filesystem path delimiters (e.g. '.' or '/').
; The tail of the filesystem path name is chosen as the logical library name.
; For example, in the command "vopt -L ./path/to/lib1 -o opttop top",
; vopt automatically performs the mapping "lib1 -> ./path/to/lib1".
; See the User Manual for more details.
;
; AutoLibMapping = 0

work = work
mcu_include = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include
[DefineOptionset]
; Define optionset entries for the various compilers, vmake, and vsim.
; These option sets can be used with the "-optionset <optionsetname>" syntax.
; i.e.
;  vlog -optionset COMPILEDEBUG top.sv
;  vsim -optionset UVMDEBUG my_top
;
; Following are some useful examples.

; define a vsim optionset for uvm debugging
UVMDEBUG = -uvmcontrol=all -msgmode both -displaymsgmode both -classdebug -onfinish stop

; define a vopt optionset for debugging
VOPTDEBUG = +acc -debugdb

[encryption]
; For vencrypt and vhencrypt.

; Controls whether to encrypt whole files by ignoring all protect directives
; (except "viewport" and "interface_viewport") that are present in the input.
; The default is 0, use embedded protect directives to control the encryption.
; Set this to 1 to encrypt whole files by ignoring embedded protect directives.
; wholefile = 0

; Sets the data_method to use for the symmetric session key.
; The session key is a symmetric key that is randomly generated for each
; protected region (envelope) and is the heart of all encryption.  This is used
; to set the length of the session key to generate and use when encrypting the
; HDL text.  Supported values are aes128, aes192, and aes256.
; data_method = aes128

; The following 2 are for specifying an IEEE Std. 1735 Version 2 (V2) encryption
; "recipe" comprising an optional common block, at least one tool block (which
; contains the key public key), and the text to be encrypted.  The common block
; and any of the tool blocks may contain rights in the form of the "control"
; directive.  The text to be encrypted is specified either by setting
; "wholefile" to 1 or by embedding protect "begin" and "end" directives in
; the input HDL files.

; Common recipe specification file.  This file is optional.  Its presence will
; require at least one "toolblock" to be specified.
; Directives such as "author" "author_info" and "data_method",
; as well as the common block license specification, go in this file.
; common = <file name>

; Tool block specification recipe(s).  Public key file with optional tool block
; file name.  May be multiply-defined; at least one tool block is required if
; a recipe is being specified.
; Key file is a file name with no extension (.deprecated or .active will be
; supplied by the encryption tool).
; Rights file name is optional.
; toolblock = <key file name>[,<rights file name>]{:<key file name>[,<rights file name>]}

; Location of directory containing recipe files.
; The default location is in the product installation directory.
; keyring = $MODEL_TECH/../keyring

; Enable encryption statistics. Specify one or more arguments: 
;                   [all,none,time,cmd,msg,perf,verbose,list]
; Add '-' to disable specific statistics. Default is [cmd,msg].
Stats = cmd,msg

[vcom]
; VHDL93 variable selects language version as the default. 
; Default is VHDL-2002.
; Value of 0 or 1987 for VHDL-1987.
; Value of 1 or 1993 for VHDL-1993.
; Default or value of 2 or 2002 for VHDL-2002.
; Value of 3 or 2008 for VHDL-2008
; Value of 4 or ams99 for VHDL-AMS-1999
; Value of 5 or ams07 for VHDL-AMS-2007
VHDL93 = 2002

; Ignore VHDL-2008 declaration of REAL_VECTOR in package STANDARD. Default is off.
; ignoreStandardRealVector = 1

; Show source line containing error. Default is off.
; Show_source = 1

; Turn off unbound-component warnings. Default is on.
; Show_Warning1 = 0

; Turn off process-without-a-wait-statement warnings. Default is on.
; Show_Warning2 = 0

; Turn off null-range warnings. Default is on.
; Show_Warning3 = 0

; Turn off no-space-in-time-literal warnings. Default is on.
; Show_Warning4 = 0

; Turn off multiple-drivers-on-unresolved-signal warnings. Default is on.
; Show_Warning5 = 0

; Turn off optimization for IEEE std_logic_1164 package. Default is on.
; Optimize_1164 = 0

; Enable compiler statistics. Specify one or more arguments: 
;                   [all,none,time,cmd,msg,perf,verbose,list]
; Add '-' to disable specific statistics. Default is [time,cmd,msg].
; Stats = time,cmd,msg

; Turn on resolving of ambiguous function overloading in favor of the
; "explicit" function declaration (not the one automatically created by
; the compiler for each type declaration). Default is off.
; The .ini file has Explicit enabled so that std_logic_signed/unsigned
; will match the behavior of synthesis tools.
Explicit = 1

; Turn off acceleration of the VITAL packages. Default is to accelerate.
; NoVital = 1

; Turn off VITAL compliance checking. Default is checking on.
; NoVitalCheck = 1

; Ignore VITAL compliance checking errors. Default is to not ignore.
; IgnoreVitalErrors = 1

; Turn off VITAL compliance checking warnings. Default is to show warnings.
; Show_VitalChecksWarnings = 0

; Turn off PSL assertion warning messages. Default is to show warnings.
; Show_PslChecksWarnings = 0

; Enable parsing of embedded PSL assertions. Default is enabled.
; EmbeddedPsl = 0

; Keep silent about case statement static warnings.
; Default is to give a warning.
; NoCaseStaticError = 1

; Keep silent about warnings caused by aggregates that are not locally static.
; Default is to give a warning.
; NoOthersStaticError = 1

; Treat as errors:
;   case statement static warnings
;   warnings caused by aggregates that are not locally static
; Overrides NoCaseStaticError, NoOthersStaticError settings.
; PedanticErrors = 1

; Turn off inclusion of debugging info within design units.
; Default is to include debugging info.
; NoDebug = 1

; Turn off "Loading..." messages. Default is messages on.
; Quiet = 1

; Turn on some limited synthesis rule compliance checking. Checks only:
;    -- signals used (read) by a process must be in the sensitivity list
; CheckSynthesis = 1

; Activate optimizations on expressions that do not involve signals,
; waits, or function/procedure/task invocations. Default is off.
; ScalarOpts = 1

; Turns on lint-style checking.
; Show_Lint = 1

; Require the user to specify a configuration for all bindings,
; and do not generate a compile time default binding for the
; component. This will result in an elaboration error of
; 'component not bound' if the user fails to do so. Avoids the rare
; issue of a false dependency upon the unused default binding.
; RequireConfigForAllDefaultBinding = 1

; Perform default binding at compile time.
; Default is to do default binding at load time.
; BindAtCompile = 1;

; Inhibit range checking on subscripts of arrays. Range checking on
; scalars defined with subtypes is inhibited by default.
; NoIndexCheck = 1

; Inhibit range checks on all (implicit and explicit) assignments to
; scalar objects defined with subtypes.
; NoRangeCheck = 1

; Set the prefix to be honored for synthesis/coverage pragma recognition.
; Default is "".
; AddPragmaPrefix = ""

; Ignore synthesis and coverage pragmas with this prefix.
; Default is "".
; IgnorePragmaPrefix = ""

; Turn on code coverage in VHDL design units. Default is off.
; Coverage = sbceft

; Turn off code coverage in VHDL subprograms. Default is on.
; CoverSub = 0

; Automatically exclude VHDL case statement OTHERS choice branches.
; This includes OTHERS choices in selected signal assigment statements.
; Default is to not exclude.
; CoverExcludeDefault = 1

; Control compiler and VOPT optimizations that are allowed when
; code coverage is on.  Refer to the comment for this in the [vlog] area. 
; CoverOpt = 3

; Turn on or off clkOpt optimization for code coverage. Default is on.
; CoverClkOpt = 1

; Turn on or off clkOpt optimization builtins for code coverage. Default is on.
; CoverClkOptBuiltins = 0

; Inform code coverage optimizations to respect VHDL 'H' and 'L'
; values on signals in conditions and expressions, and to not automatically
; convert them to '1' and '0'. Default is to not convert.
; CoverRespectHandL = 0

; Increase or decrease the maximum number of rows allowed in a UDP table
; implementing a VHDL condition coverage or expression coverage expression.
; More rows leads to a longer compile time, but more expressions covered.
; CoverMaxUDPRows = 192

; Increase or decrease the maximum number of input patterns that are present
; in FEC table. This leads to a longer compile time with more expressions
; covered with FEC metric.
; CoverMaxFECRows = 192

; Increase or decrease the limit on the size of expressions and conditions
; considered for expression and condition coverages. Higher FecUdpEffort leads 
; to higher compile, optimize and simulation time, but more expressions and 
; conditions are considered for coverage in the design. FecUdpEffort can
; be set to a number ranging from 1 (low) to 3 (high), defined as:
;   1 - (low) Only small expressions and conditions considered for coverage.
;   2 - (medium) Bigger expressions and conditions considered for coverage.
;   3 - (high) Very large expressions and conditions considered for coverage.
; The default setting is 1 (low).
; FecUdpEffort = 1

; Enable or disable Focused Expression Coverage analysis for conditions and
; expressions. Focused Expression Coverage data is provided by default when
; expression and/or condition coverage is active.
; CoverFEC = 0

; Enable or disable UDP Coverage analysis for conditions and expressions.
; UDP Coverage data is disabled by default when expression and/or condition
; coverage is active.
; CoverUDP = 1

; Enable or disable Rapid Expression Coverage mode for conditions and expressions.
; Disabling this would convert non-masking conditions in FEC tables to matching
; input patterns. 
; CoverREC = 1

; Enable or disable bit-blasting multi-bit operands of reduction prefix expressions
; for expression/condition coverage.
; NOTE: Enabling this may have a negative impact on simulation performance.
; CoverExpandReductionPrefix = 0

; Enable or disable short circuit evaluation of conditions and expressions when
; condition or expression coverage is active. Short circuit evaluation is enabled
; by default.
; CoverShortCircuit = 0

; Enable code coverage reporting of code that has been optimized away.
; The default is not to report.
; CoverReportCancelled = 1

; Enable deglitching of code coverage in combinatorial, non-clocked, processes.
; Default is no deglitching.
; CoverDeglitchOn = 1

; Control the code coverage deglitching period. A period of 0, eliminates delta
; cycle glitches. The value of CoverDeglitchPeriod needs to be either be 0 or a
; time string that includes time units. Examples: 0 or 10.0ps or "10.0 ps".
; CoverDeglitchPeriod = 0

; Use this directory for compiler temporary files instead of "work/_temp"
; CompilerTempDir = /tmp

; Set this to cause the compilers to force data to be committed to disk
; when the files are closed.
; SyncCompilerFiles = 1

; Add VHDL-AMS declarations to package STANDARD
; Default is not to add
; AmsStandard = 1

; Range and length checking will be performed on array indices and discrete
; ranges, and when violations are found within subprograms, errors will be
; reported. Default is to issue warnings for violations, because subprograms
; may not be invoked.
; NoDeferSubpgmCheck = 0

; Turn ON detection of FSMs having single bit current state variable.
; FsmSingle = 1

; Turn off reset state transitions in FSM.
; FsmResetTrans = 0

; Turn ON detection of FSM Implicit Transitions.
; FsmImplicitTrans = 1

; Controls whether or not to show immediate assertions with constant expressions
; in GUI/report/UCDB etc. By default, immediate assertions with constant
; expressions are shown in GUI/report/UCDB etc. This does not affect
; evaluation of immediate assertions.
; ShowConstantImmediateAsserts = 0

; Controls how VHDL basic identifiers are stored with the design unit.
; Does not make the language case-sensitive, affects only how declarations
; declared with basic identifiers have their names stored and printed
; (in the GUI, examine, etc.).
; Default is to preserve the case as originally depicted in the VHDL source.
; Value of 0 indicates to change all basic identifiers to lower case.
; PreserveCase = 0

; For Configuration Declarations, controls the effect that USE clauses have
; on visibility inside the configuration items being configured.  If 1
; (the default), then use pre-10.0 behavior. If 0, then for stricter LRM-compliance,
; extend the visibility of objects made visible through USE clauses into nested
; component configurations.
; OldVHDLConfigurationVisibility = 0

; Allows VHDL configuration declarations to be in a different library from
; the corresponding configured entity. Default is to not allow this for
; stricter LRM-compliance.
; SeparateConfigLibrary = 1;

; Determine how mode OUT subprogram parameters of type array and record are treated.
; If 0 (the default), then only VHDL 2008 will do this initialization.
; If 1, always initialize the mode OUT parameter to its default value.
; If 2, do not initialize the mode OUT out parameter.
; Note that prior to release 10.1, all language versions did not initialize mode
; OUT array and record type parameters, unless overridden here via this mechanism.
; In release 10.1 and later, only files compiled with VHDL 2008 will cause this
; initialization, unless overridden here.
; InitOutCompositeParam = 0

; Generate symbols debugging database in only some special cases to save on
; the number of files in the library. For other design-units, this database is
; generated on-demand in vsim. 
; Default is to to generate debugging database for all design-units.
; SmartDbgSym = 1

; Enable or disable automatic creation of missing libraries.
; Default is 1 (enabled)  
; CreateLib = 1

; Describe compilation options according to matching file patterns.
; File pattern * matches all printing characters other than '/'.
; File pattern **/x matches all paths containing file/directory x.
; File pattern x/** matches all paths beginning at directory x.
; FileOptMap = (**/*.vhd => -2008);

; Describe library targets of compilation according to matching file patterns.
; LibMap = (**/*.vhd => work);

[vlog]
; Turn off inclusion of debugging info within design units.
; Default is to include debugging info.
; NoDebug = 1

; Turn off "Loading..." messages. Default is messages on.
; Quiet = 1

; Turn on Verilog hazard checking (order-dependent accessing of global vars).
; Default is off.
; Hazard = 1

; Turn on converting regular Verilog identifiers to uppercase. Allows case
; insensitivity for module names. Default is no conversion.
; UpCase = 1

; Activate optimizations on expressions that do not involve signals,
; waits, or function/procedure/task invocations. Default is off.
; ScalarOpts = 1

; Turns on lint-style checking.
; Show_Lint = 1

; Show source line containing error. Default is off.
; Show_source = 1

; Turn on bad option warning. Default is off.
; Show_BadOptionWarning = 1

; Revert back to IEEE 1364-1995 syntax, default is 0 (off).
; vlog95compat = 1

; Turn off PSL warning messages. Default is to show warnings.
; Show_PslChecksWarnings = 0

; Enable parsing of embedded PSL assertions. Default is enabled.
; EmbeddedPsl = 0

; Enable compiler statistics. Specify one or more arguments: 
;                   [all,none,time,cmd,msg,perf,verbose,list,kb]
; Add '-' to disable specific statistics. Default is [time,cmd,msg].
; Stats = time,cmd,msg

; Set the threshold for automatically identifying sparse Verilog memories.
; A memory with total size in bytes equal to or more than the sparse memory
; threshold gets marked as sparse automatically, unless specified otherwise
; in source code or by the +nosparse commandline option of vlog or vopt.
; The default is 1M.  (i.e. memories with total size equal
; to or greater than 1Mb are marked as sparse)
; SparseMemThreshold = 1048576 

; Set the prefix to be honored for synthesis and coverage pragma recognition.
; Default is "".
; AddPragmaPrefix = ""

; Ignore synthesis and coverage pragmas with this prefix.
; Default is "".
; IgnorePragmaPrefix = ""

; Set the option to treat all files specified in a vlog invocation as a
; single compilation unit. The default value is set to 0 which will treat
; each file as a separate compilation unit as specified in the P1800 draft standard.
; MultiFileCompilationUnit = 1

; Turn on code coverage in Verilog design units. Default is off.
; Coverage = sbceft

; Automatically exclude Verilog case statement default branches. 
; Default is to not automatically exclude defaults.
; CoverExcludeDefault = 1

; Increase or decrease the maximum number of rows allowed in a UDP table
; implementing a VHDL condition coverage or expression coverage expression.
; More rows leads to a longer compile time, but more expressions covered.
; CoverMaxUDPRows = 192

; Increase or decrease the maximum number of input patterns that are present
; in FEC table. This leads to a longer compile time with more expressions
; covered with FEC metric.
; CoverMaxFECRows = 192

; Enable Multi Bit Expression Coverage in a Design, If design has expression with
; multi bit operands, this option enables its Expression Coverage.
; The default value is 0.
; CoverFecMultiBit = 1

; Increase or decrease the limit on the size of expressions and conditions
; considered for expression and condition coverages. Higher FecUdpEffort leads 
; to higher compile, optimize and simulation time, but more expressions and 
; conditions are considered for coverage in the design. FecUdpEffort can
; be set to a number ranging from 1 (low) to 3 (high), defined as:
;   1 - (low) Only small expressions and conditions considered for coverage.
;   2 - (medium) Bigger expressions and conditions considered for coverage.
;   3 - (high) Very large expressions and conditions considered for coverage.
; The default setting is 1 (low).
; FecUdpEffort = 1

; Enable or disable Focused Expression Coverage analysis for conditions and
; expressions. Focused Expression Coverage data is provided by default when
; expression and/or condition coverage is active.
; CoverFEC = 0

; Enable or disable UDP Coverage analysis for conditions and expressions.
; UDP Coverage data is disabled by default when expression and/or condition
; coverage is active.
; CoverUDP = 1

; Enable or disable Rapid Expression Coverage mode for conditions and expressions.
; Disabling this would convert non-masking conditions in FEC tables to matching
; input patterns. 
; CoverREC = 1

; Enable or disable bit-blasting multi-bit operands of reduction prefix expressions
; for expression/condition coverage.
; NOTE: Enabling this may have a negative impact on simulation performance.
; CoverExpandReductionPrefix = 0

; Enable or disable short circuit evaluation of conditions and expressions when
; condition or expression coverage is active. Short circuit evaluation is enabled
; by default.
; CoverShortCircuit = 0

; Enable deglitching of code coverage in combinatorial, non-clocked, processes.
; Default is no deglitching.
; CoverDeglitchOn = 1

; Control the code coverage deglitching period. A period of 0, eliminates delta
; cycle glitches. The value of CoverDeglitchPeriod needs to be either be 0 or a
; time string that includes time units. Examples: 0 or 10.0ps or "10.0 ps".
; CoverDeglitchPeriod = 0

; Turn on code coverage in VLOG `celldefine modules, modules containing
; specify blocks, and modules included using vlog -v and -y. Default is off.
; CoverCells = 1

; Enable code coverage reporting of code that has been optimized away.
; The default is not to report.
; CoverReportCancelled = 1

; Control compiler and VOPT optimizations that are allowed when
; code coverage is on. This is a number from 0 to 5, with the following
; meanings (the default is 3):
;    5 -- All allowable optimizations are on.
;    4 -- Turn off removing unreferenced code.
;    3 -- Turn off process, always block and if statement merging.
;    2 -- Turn off expression optimization, converting primitives
;         to continuous assignments, VHDL subprogram inlining.
;         and VHDL clkOpt (converting FF's to builtins).
;    1 -- Turn off continuous assignment optimizations and clock suppression.
;    0 -- Turn off Verilog module inlining and VHDL arch inlining.
; HOWEVER, if fsm coverage is turned on, optimizations will be forced to
; level 3, with also turning off converting primitives to continuous assigns.
; CoverOpt = 3

; Specify the override for the default value of "cross_num_print_missing"
; option for the Cross in Covergroups. If not specified then LRM default
; value of 0 (zero) is used. This is a compile time option.
; SVCrossNumPrintMissingDefault = 0

; Setting following to 1 would cause creation of variables which
; would represent the value of Coverpoint expressions. This is used
; in conjunction with "SVCoverpointExprVariablePrefix" option
; in the modelsim.ini
; EnableSVCoverpointExprVariable = 0

; Specify the override for the prefix used in forming the variable names
; which represent the Coverpoint expressions. This is used in conjunction with 
; "EnableSVCoverpointExprVariable" option of the modelsim.ini
; The default prefix is "expr".
; The variable name is
;    variable name => <prefix>_<coverpoint name>
; SVCoverpointExprVariablePrefix = expr

; Override for the default value of the SystemVerilog covergroup,
; coverpoint, and cross option.goal (defined to be 100 in the LRM).
; NOTE: It does not override specific assignments in SystemVerilog
; source code. NOTE: The modelsim.ini variable "SVCovergroupGoal"
; in the [vsim] section can override this value.
; SVCovergroupGoalDefault = 100

; Override for the default value of the SystemVerilog covergroup,
; coverpoint, and cross type_option.goal (defined to be 100 in the LRM)
; NOTE: It does not override specific assignments in SystemVerilog
; source code. NOTE: The modelsim.ini variable "SVCovergroupTypeGoal"
; in the [vsim] section can override this value.
; SVCovergroupTypeGoalDefault = 100

; Specify the override for the default value of "strobe" option for the
; Covergroup Type. This is a compile time option which forces "strobe" to
; a user specified default value and supersedes SystemVerilog specified
; default value of '0'(zero). NOTE: This can be overriden by a runtime
; modelsim.ini variable "SVCovergroupStrobe" in the [vsim] section.
; SVCovergroupStrobeDefault = 0

; Specify the override for the default value of "per_instance" option for the
; Covergroup variables. This is a compile time option which forces "per_instance"
; to a user specified default value and supersedes SystemVerilog specified
; default value of '0'(zero).
; SVCovergroupPerInstanceDefault = 0

; Specify the override for the default value of "get_inst_coverage" option for the
; Covergroup variables. This is a compile time option which forces 
; "get_inst_coverage" to a user specified default value and supersedes 
; SystemVerilog specified default value of '0'(zero).
; SVCovergroupGetInstCoverageDefault = 0

;
; A space separated list of resource libraries that contain precompiled
; packages.  The behavior is identical to using the "-L" switch.
; 
; LibrarySearchPath = <path/lib> [<path/lib> ...]
LibrarySearchPath = mtiAvm mtiRnm mtiOvm mtiUvm mtiUPF infact

; The behavior is identical to the "-mixedansiports" switch.  Default is off.
; MixedAnsiPorts = 1

; Enable SystemVerilog 3.1a $typeof() function. Default is off.
; EnableTypeOf = 1

; Only allow lower case pragmas. Default is disabled.
; AcceptLowerCasePragmaOnly = 1

; Set the maximum depth permitted for a recursive include file nesting.
; IncludeRecursionDepthMax = 5

; Turn ON detection of FSMs having single bit current state variable.
; FsmSingle = 1

; Turn off reset state transitions in FSM.
; FsmResetTrans = 0

; Turn off detections of FSMs having x-assignment.
; FsmXAssign = 0

; Turn ON detection of FSM Implicit Transitions.
; FsmImplicitTrans = 1

; List of file suffixes which will be read as SystemVerilog.  White space
; in extensions can be specified with a back-slash: "\ ".  Back-slashes
; can be specified with two consecutive back-slashes: "\\";
; SvFileSuffixes = sv svp svh

; This setting is the same as the vlog -sv command line switch.
; Enables SystemVerilog features and keywords when true (1).
; When false (0), the rules of IEEE Std 1364-2005 are followed and 
; SystemVerilog keywords are ignored. 
; Svlog = 0

; Prints attribute placed upon SV packages during package import
; when true (1).  The attribute will be ignored when this
; entry is false (0). The attribute name is "mti_design_element_load_message".
; The value of this attribute is a string literal.
; Default is true (1).
; PrintSVPackageLoadingAttribute = 1

; Do not show immediate assertions with constant expressions in 
; GUI/reports/UCDB etc. By default immediate assertions with constant 
; expressions are shown in GUI/reports/UCDB etc. This does not affect 
; evaluation of immediate assertions.
; ShowConstantImmediateAsserts = 0

; Controls if untyped parameters that are initialized with values greater
; than 2147483647 are mapped to generics of type INTEGER or ignored.
; If mapped to VHDL Integers, values greater than 2147483647
; are mapped to negative values.
; Default is to map these parameter to generic of type INTEGER
; ForceUnsignedToVHDLInteger = 1

; Enable AMS wreal (wired real) extensions.  Default is 0.
; WrealType = 1

; Controls SystemVerilog Language Extensions.  These options enable
; some non-LRM compliant behavior.
; SvExtensions = [+|-]<extension>[,[+|-]<extension>*]

; Generate symbols debugging database in only some special cases to save on
; the number of files in the library. For other design-units, this database is
; generated on-demand in vsim. 
; Default is to to generate debugging database for all design-units.
; SmartDbgSym = 1

; Controls how $unit library entries are named.  Valid options are:
; "file" (generate name based on the first file on the command line)
; "du" (generate name based on first design unit following an item
; found in $unit scope)
; CUAutoName = file

; Enable or disable automatic creation of missing libraries.
; Default is 1 (enabled)  
; CreateLib = 1

[sccom]
; Enable use of SCV include files and library.  Default is off.
; UseScv = 1

; Add C++ compiler options to the sccom command line by using this variable.
; CppOptions = -g

; Use custom C++ compiler located at this path rather than the default path.
; The path should point directly at a compiler executable.
; CppPath = /usr/bin/g++

; Specify the compiler version from the list of support GNU compilers.
; examples 4.7.4, 5.3.0, 7.4.0
; CppInstall = 7.4.0

; Enable verbose messages from sccom.  Default is off.
; SccomVerbose = 1

; sccom logfile.  Default is no logfile.
; SccomLogfile = sccom.log

; Enable use of SC_MS include files and library.  Default is off.
; UseScMs = 1

; Use SystemC-2.2 instead of the default SystemC-2.3. Default is off.
; Sc22Mode = 1

; Enable compiler statistics. Specify one or more arguments: 
;                   [all,none,time,cmd,msg,perf,verbose,list,kb]
; Add '-' to disable specific statistics. Default is [time,cmd,msg].
; Stats = time,cmd,msg

; Enable or disable automatic creation of missing libraries.
; Default is 1 (enabled)  
; CreateLib = 1

; Enable use of UVMC library.  Default is off.
; UseUvmc = 1

[vopt]
; Turn on code coverage in vopt.  Default is off. 
; Coverage = sbceft

; enable or disable param saving in UCDB.
; CoverageSaveParam = 0

; Control compiler optimizations that are allowed when
; code coverage is on.  Refer to the comment for this in the [vlog] area. 
; CoverOpt = 3

; Controls set of CoverConstructs that are being considered for Coverage 
; Collection.
; Some of Valid options are: default,set1,set2
; Covermode = default

; Override all PA VOPT and VSIM commands to run simulation in Non-PA mode.
; NonPAmode = 1

; Controls set of HDL cover constructs that would be considered(or not considered)
; for Coverage Collection. (Default corresponds to covermode default). 
; Some of Valid options are: "ca", "citf", "cifl", "tcint", "fsmqs".
; Coverconstruct = noca,nocitf,nofsmtf,nofsmds,noctes,nocicl,nocprc,nocfl,nofsmup,nocifl,nocpm,notcint,nocpkg,nocsva

; Increase or decrease the maximum number of rows allowed in a UDP table
; implementing a VHDL condition coverage or expression coverage expression.
; More rows leads to a longer compile time, but more expressions covered.
; CoverMaxUDPRows = 192

; Increase or decrease the maximum number of input patterns that are present
; in FEC table. This leads to a longer compile time with more expressions
; covered with FEC metric.
; CoverMaxFECRows = 192

; Enable Multi Bit Expression Coverage in a Design, If design has expression with
; multi bit operands, this option enables its Expression Coverage.
; The default value is 0.
; CoverFecMultiBit = 1

; Increase or decrease the limit on the size of expressions and conditions
; considered for expression and condition coverages. Higher FecUdpEffort leads 
; to higher compile, optimize and simulation time, but more expressions and 
; conditions are considered for coverage in the design. FecUdpEffort can
; be set to a number ranging from 1 (low) to 3 (high), defined as:
;   1 - (low) Only small expressions and conditions considered for coverage.
;   2 - (medium) Bigger expressions and conditions considered for coverage.
;   3 - (high) Very large expressions and conditions considered for coverage.
; The default setting is 1 (low).
; FecUdpEffort = 1

; Enable code coverage reporting of code that has been optimized away.
; The default is not to report.
; CoverReportCancelled = 1

; Enable deglitching of code coverage in combinatorial, non-clocked, processes.
; Default is no deglitching.
; CoverDeglitchOn = 1

; Enable compiler statistics. Specify one or more arguments: 
;                   [all,none,time,cmd,msg,perf,verbose,list,kb]
; Add '-' to disable specific statistics. Default is [time,cmd,msg].
; Stats = time,cmd,msg

; Control the code coverage deglitching period. A period of 0, eliminates delta
; cycle glitches. The value of CoverDeglitchPeriod needs to be either be 0 or a
; time string that includes time units. Examples: 0 or 10.0ps or "10.0 ps".
; CoverDeglitchPeriod = 0

; Do not show immediate assertions with constant expressions in 
; GUI/reports/UCDB etc. By default immediate assertions with constant 
; expressions are shown in GUI/reports/UCDB etc. This does not affect 
; evaluation of immediate assertions.
; ShowConstantImmediateAsserts = 0

; Set the maximum number of iterations permitted for a generate loop.
; Restricting this permits the implementation to recognize infinite
; generate loops.
; GenerateLoopIterationMax = 100000

; Set the maximum depth permitted for a recursive generate instantiation.
; Restricting this permits the implementation to recognize infinite
; recursions.
; GenerateRecursionDepthMax = 200

; Set the number of processes created during the code generation phase.
; By default a heuristic is used to set this value.  This may be set to 0
; to disable this feature completely.
; ParallelJobs = 0 

; Controls SystemVerilog Language Extensions.  These options enable
; some non-LRM compliant behavior.
; SvExtensions = [+|-]<extension>[,[+|-]<extension>*]

; Load the specified shared objects with the RTLD_GLOBAL flag.
; This gives global visibility to all symbols in the shared objects,
; meaning that subsequently loaded shared objects can bind to symbols
; in the global shared objects.  The list of shared objects should
; be whitespace delimited.  This option is not supported on the
; Windows or AIX platforms.
; GlobalSharedObjectList = example1.so example2.so example3.so

; Disable SystemVerilog elaboration system task messages
; IgnoreSVAInfo = 1 
; IgnoreSVAWarning = 1
; IgnoreSVAError = 1
; IgnoreSVAFatal = 1

; Enable or disable automatic creation of missing libraries.
; Default is 1 (enabled)  
; CreateLib = 1

[vsim]
; vopt flow
; Set to turn on automatic optimization of a design.
; Default is on
VoptFlow = 1

; Simulator resolution
; Set to fs, ps, ns, us, ms, or sec with optional prefix of 1, 10, or 100.
Resolution = ns

; Disable certain code coverage exclusions automatically. 
; Assertions and FSM are exluded from the code coverage by default
; Set AutoExclusionsDisable = fsm to enable code coverage for fsm
; Set AutoExclusionsDisable = assertions to enable code coverage for assertions
; Set AutoExclusionsDisable = all to enable code coverage for all the automatic exclusions
; Or specify comma or space separated list
;AutoExclusionsDisable = fsm,assertions

; User time unit for run commands
; Set to default, fs, ps, ns, us, ms, or sec. The default is to use the
; unit specified for Resolution. For example, if Resolution is 100ps,
; then UserTimeUnit defaults to ps.
; Should generally be set to default.
UserTimeUnit = default

; Default run length
RunLength = 100 ns

; Maximum iterations that can be run without advancing simulation time
IterationLimit = 10000000

; Specify libraries to be searched for precompiled modules
; LibrarySearchPath = <path/lib> [<path/lib> ...]

; Set XPROP assertion fail limit. Default is 5.
; Any positive integer, -1 for infinity.
; XpropAssertionLimit = 5

; Control PSL and Verilog Assume directives during simulation
; Set SimulateAssumeDirectives = 0 to disable assume being simulated as asserts
; Set SimulateAssumeDirectives = 1 to enable assume simulation as asserts
; SimulateAssumeDirectives = 1 

; Control the simulation of PSL and SVA
; These switches can be overridden by the vsim command line switches:
;    -psl, -nopsl, -sva, -nosva.
; Set SimulatePSL = 0 to disable PSL simulation
; Set SimulatePSL = 1 to enable PSL simulation (default)
; SimulatePSL = 1 
; Set SimulateSVA = 0 to disable SVA simulation
; Set SimulateSVA = 1 to enable concurrent SVA simulation (default)
; SimulateSVA = 1 

; Control SVA and VHDL immediate assertion directives during simulation
; Set SimulateImmedAsserts = 0 to disable simulation of immediate asserts 
; Set SimulateImmedAsserts = 1 to enable simulation of immediate asserts
; SimulateImmedAsserts = 1 

; License feature mappings for Verilog and VHDL
; qhsimvh       Single language VHDL license
; qhsimvl       Single language Verilog license
; msimhdlsim    Language neutral license for either Verilog or VHDL
; msimhdlmix    Second language only, language neutral license for either 
;               Verilog or VHDL
;
; Directives to license manager can be set either as single value or as
; space separated multi-values:
; vhdl          Immediately checkout and hold a VHDL license (i.e., one of
;               qhsimvh, msimhdlsim, or msimhdlmix)
; vlog          Immediately checkout and hold a Verilog license (i.e., one of
;               qhsimvl, msimhdlsim, or msimhdlmix)
; plus          Immediately checkout and hold a VHDL license and a Verilog license
; noqueue       Do not wait in the license queue when a license is not available
; viewsim       Try for viewer license but accept simulator license(s) instead
;               of queuing for viewer license (PE ONLY)
; noviewer      Disable checkout of msimviewer license feature (PE ONLY)
; noslvhdl      Disable checkout of qhsimvh license feature
; noslvlog      Disable checkout of qhsimvl license feature
; nomix         Disable checkout of msimhdlmix license feature
; nolnl         Disable checkout of msimhdlsim license feature
; mixedonly     Disable checkout of qhsimvh and qhsimvl license features
; lnlonly       Disable checkout of qhsimvh,qhsimvl, and msimhdlmix license features
;
; Examples (remove ";" comment character to activate licensing directives):
; Single directive:
; License = plus
; Multi-directive (Note: space delimited directives):
; License = noqueue plus

; Severity level of a VHDL assertion message or of a SystemVerilog severity system task
; which will cause a running simulation to stop.
; VHDL assertions and SystemVerilog severity system task that occur with the
; given severity or higher will cause a running simulation to stop.
; This value is ignored during elaboration.
; 0 = Note  1 = Warning  2 = Error  3 = Failure  4 = Fatal
BreakOnAssertion = 4

; Severity level of a tool message which will cause a running simulation to 
; stop. This value is ignored during elaboration. Default is to not break.
; 0 = Note  1 = Warning  2 = Error  3 = Fatal
;BreakOnMessage = 2

; The class debug feature enables more visibility and tracking of class instances
; during simulation.  By default this feature is disabled (0).  To enable this 
; feature set ClassDebug to 1.
; ClassDebug = 1

; Message Format conversion specifications:
; %S - Severity Level of message/assertion
; %R - Text of message
; %T - Time of message
; %D - Delta value (iteration number) of Time
; %K - Kind of path: Instance/Region/Signal/Process/Foreign Process/Unknown/Protected
; %i - Instance/Region/Signal pathname with Process name (if available)
; %I - shorthand for one of these:
;      "  %K: %i"
;      "  %K: %i File: %F" (when path is not Process or Signal)
;      except that the %i in this case does not report the Process name
; %O - Process name
; %P - Instance/Region path without leaf process
; %F - File name
; %L - Line number; if assertion message, then line number of assertion or, if
;      assertion is in a subprogram, line from which the call is made
; %u - Design unit name in form library.primary
; %U - Design unit name in form library.primary(secondary)
; %% - The '%' character itself
;
; If specific format for Severity Level is defined, use that format.
; Else, for a message that occurs during elaboration:
;   -- Failure/Fatal message in VHDL region that is not a Process, and in
;      certain non-VHDL regions, uses MessageFormatBreakLine;
;   -- Failure/Fatal message otherwise uses MessageFormatBreak;
;   -- Note/Warning/Error message uses MessageFormat.
; Else, for a message that occurs during runtime and triggers a breakpoint because
; of the BreakOnAssertion setting:
;   -- if in a VHDL region that is not a Process, uses MessageFormatBreakLine;
;   -- otherwise uses MessageFormatBreak.
; Else (a runtime message that does not trigger a breakpoint) uses MessageFormat.
;
; MessageFormatNote      = "** %S: %R\n   Time: %T  Iteration: %D%I\n"
; MessageFormatWarning   = "** %S: %R\n   Time: %T  Iteration: %D%I\n"
; MessageFormatError     = "** %S: %R\n   Time: %T  Iteration: %D  %K: %i File: %F\n"
; MessageFormatFail      = "** %S: %R\n   Time: %T  Iteration: %D  %K: %i File: %F\n"
; MessageFormatFatal     = "** %S: %R\n   Time: %T  Iteration: %D  %K: %i File: %F\n"
; MessageFormatBreakLine = "** %S: %R\n   Time: %T  Iteration: %D  %K: %i File: %F Line: %L\n"
; MessageFormatBreak     = "** %S: %R\n   Time: %T  Iteration: %D  %K: %i File: %F\n"
; MessageFormat          = "** %S: %R\n   Time: %T  Iteration: %D%I\n"

; Error File - alternate file for storing error messages
; ErrorFile = error.log

; Simulation Breakpoint messages
; This flag controls the display of function names when reporting the location
; where the simulator stops because of a breakpoint or fatal error.
; Example with function name:    # Break in Process ctr at counter.vhd line 44
; Example without function name: # Break at counter.vhd line 44
; Default value is 1.
ShowFunctions = 1

; Default radix for all windows and commands.
; Radix may be one of: symbolic, ascii, binary, octal, decimal, hex, unsigned
; Flags may be one of: enumnumeric, showbase, wreal
DefaultRadix = hexadecimal
DefaultRadixFlags = showbase
; Set to 1 for make the signal_force VHDL and Verilog functions use the 
; default radix when processing the force value. Prior to 10.2 signal_force
; used the default radix, now it always uses symbolic unless value explicitly indicates base
;SignalForceFunctionUseDefaultRadix = 0

; VSIM Startup command
; Startup = do startup.do

; VSIM Shutdown file
; Filename to save u/i formats and configurations.
; ShutdownFile = restart.do
; To explicitly disable auto save:
; ShutdownFile = --disable-auto-save

; Run simulator in batch mode as if -batch were specified on the command line if none of -c, -gui, or -i specified.
; Simulator runs in interactive mode as if -i were specified if this option is 0. Default is 0.
; BatchMode = 1

; File for saving command transcript when -batch option used
; This option is ignored when -c, -gui, or -i options are used or if BatchMode above is zero
; default is unset so command transcript only goes to stdout for better performance
; BatchTranscriptFile = transcript

; File for saving command transcript, this option is ignored when -batch option is used
TranscriptFile = transcript

; Transcript file long line wrapping mode(s)
;   mode == 0 :: no wrapping, line recorded as is
;   mode == 1 :: wrap at first whitespace after WSColumn
;                or at Column.
;   mode == 2 :: wrap as above, but add continuation 
;                character ('\') at end of each wrapped line
;
; WrapMode = 0
; WrapColumn = 30000
; WrapWSColumn = 27000

; File for saving command history
; CommandHistory = cmdhist.log

; Specify whether paths in simulator commands should be described
; in VHDL or Verilog format.
; For VHDL, PathSeparator = /
; For Verilog, PathSeparator = .
; Must not be the same character as DatasetSeparator.
PathSeparator = /

; Specify the dataset separator for fully rooted contexts.
; The default is ':'. For example: sim:/top
; Must not be the same character as PathSeparator.
DatasetSeparator = :

; Specify a unique path separator for the Signal Spy set of functions. 
; The default will be to use the PathSeparator variable.
; Must not be the same character as DatasetSeparator.
; SignalSpyPathSeparator = /

; Used to control parsing of HDL identifiers input to the tool.
; This includes CLI commands, vsim/vopt/vlog/vcom options,
; string arguments to FLI/VPI/DPI calls, etc.
; If set to 1, accept either Verilog escaped Id syntax or
; VHDL extended id syntax, regardless of source language.
; If set to 0, the syntax of the source language must be used.
; Each identifier in a hierarchical name may need different syntax,
; e.g. "/top/\vhdl*ext*id\/middle/\vlog*ext*id /bottom" or
;       "top.\vhdl*ext*id\.middle.\vlog*ext*id .bottom"
; GenerousIdentifierParsing = 1

; Disable VHDL assertion messages
; IgnoreNote = 1
; IgnoreWarning = 1
; IgnoreError = 1
; IgnoreFailure = 1

; Disable SystemVerilog assertion messages
; IgnoreSVAInfo = 1 
; IgnoreSVAWarning = 1
; IgnoreSVAError = 1
; IgnoreSVAFatal = 1

; Do not print any additional information from Severity System tasks.
; Only the message provided by the user is printed along with severity
; information.
; SVAPrintOnlyUserMessage = 1;

; Default force kind. May be freeze, drive, deposit, or default
; or in other terms, fixed, wired, or charged.
; A value of "default" will use the signal kind to determine the
; force kind, drive for resolved signals, freeze for unresolved signals
; DefaultForceKind = freeze

; Control the iteration of events when a VHDL signal is forced to a value
; This flag can be set to honour the signal update event in next iteration,
; the default is to update and propagate in the same iteration.
; ForceSigNextIter = 1

; Enable simulation statistics. Specify one or more arguments: 
;                   [all,none,time,cmd,msg,perf,verbose,list,kb,eor]
; Add '-' to disable specific statistics. Default is [time,cmd,msg].
; Stats = time,cmd,msg

; If zero, open files when elaborated; otherwise, open files on
; first read or write.  Default is 0.
; DelayFileOpen = 1

; Control VHDL files opened for write.
;   0 = Buffered, 1 = Unbuffered
UnbufferedOutput = 0

; Control the number of VHDL files open concurrently.
; This number should always be less than the current ulimit
; setting for max file descriptors.
;   0 = unlimited
ConcurrentFileLimit = 40

; If nonzero, close files as soon as there is either an explicit call to
; file_close, or when the file variable's scope is closed. When zero, a
; file opened in append mode is not closed in case it is immediately
; reopened in append mode; otherwise, the file will be closed at the
; point it is reopened.
; AppendClose = 1

; Control the number of hierarchical regions displayed as
; part of a signal name shown in the Wave window.
; A value of zero tells VSIM to display the full name.
; The default is 0.
; WaveSignalNameWidth = 0

; Turn off warnings when changing VHDL constants and generics
; Default is 1 to generate warning messages
; WarnConstantChange = 0

; Turn off warnings from accelerated versions of the std_logic_arith,
; std_logic_unsigned, and std_logic_signed packages.
; StdArithNoWarnings = 1

; Turn off warnings from accelerated versions of the IEEE numeric_std
; and numeric_bit packages.
; NumericStdNoWarnings = 1

; Use old-style (pre-6.6) VHDL FOR GENERATE statement iteration names
; in the design hierarchy.
; This style is controlled by the value of the GenerateFormat
; value described next.  Default is to use new-style names, which
; comprise the generate statement label, '(', the value of the generate
; parameter, and a closing ')'.
; Set this to 1 to use old-style names.
; OldVhdlForGenNames = 1

; Control the format of the old-style VHDL FOR generate statement region
; name for each iteration.  Do not quote the value.
; The format string here must contain the conversion codes %s and %d,
; in that order, and no other conversion codes.  The %s represents
; the generate statement label; the %d represents the generate parameter value
; at a particular iteration (this is the position number if the generate parameter
; is of an enumeration type).  Embedded whitespace is allowed (but discouraged);
; leading and trailing whitespace is ignored.
; Application of the format must result in a unique region name over all
; loop iterations for a particular immediately enclosing scope so that name
; lookup can function properly.  The default is %s__%d.
; GenerateFormat = %s__%d

; Enable more efficient logging of VHDL Variables.
; Logging VHDL variables without this enabled, while possible, is very
; inefficient.  Enabling this will provide a more efficient logging methodology
; at the expense of more memory usage.  By default this feature is disabled (0).
; To enabled this feature, set this variable to 1.
; VhdlVariableLogging = 1

; Enable logging of VHDL access type variables and their designated objects.
; This setting will allow both variables of an access type ("access variables")
; and their designated objects ("access objects") to be logged.  Logging a
; variable of an access type will automatically also cause the designated
; object(s) of that variable to be logged as the simulation progresses.
; Further, enabling this allows access objects to be logged by name.  By default
; this feature is disabled (0).  To enable this feature, set this variable to 1.
; Enabling this will automatically enable the VhdlVariableLogging feature also.
; AccessObjDebug = 1

; Make each VHDL package in a PDU has its own separate copy of the package instead
; of sharing the package between PDUs. The default is to share packages.
; To ensure that each PDU has its own set of packages, set this variable to 1.
; VhdlSeparatePduPackage = 1

; Specify whether checkpoint files should be compressed.
; The default is 1 (compressed).
; CheckpointCompressMode = 0

; Specify gcc compiler used in the compilation of automatically generated DPI exportwrapper.
; Use custom gcc compiler located at this path rather than the default path.
; The path should point directly at a compiler executable.
; DpiCppPath = <your-gcc-installation>/bin/gcc
;
; Specify the compiler version from the list of support GNU compilers.
; examples 4.7.4, 5.3.0, 7.4.0
; DpiCppInstall = 7.4.0

; Specify whether to enable SystemVerilog DPI "out-of-the-blue" calls.
; The term "out-of-the-blue" refers to SystemVerilog export function calls
; made from C functions that don't have the proper context setup
; (as is the case when running under "DPI-C" import functions).
; When this is enabled, one can call a DPI export function
; (but not task) from any C code.
; the setting of this variable can be one of the following values:
; 0 : dpioutoftheblue call is disabled (default)
; 1 : dpioutoftheblue call is enabled, but export call debug support is not available.
; 2 : dpioutoftheblue call is enabled, and limited export call debug support is available.
; DpiOutOfTheBlue = 1

; Specify whether continuous assignments are run before other normal priority
; processes scheduled in the same iteration. This event ordering minimizes race
; differences between optimized and non-optimized designs, and is the default
; behavior beginning with the 6.5 release. For pre-6.5 event ordering, set
; ImmediateContinuousAssign to 0.
; The default is 1 (enabled).
; ImmediateContinuousAssign = 0

; List of dynamically loaded objects for Verilog PLI applications
; Veriuser = veriuser.sl

; Which default VPI object model should the tool conform to?
; The 1364 modes are Verilog-only, for backwards compatibility with older
; libraries, and SystemVerilog objects are not available in these modes.
; 
; In the absence of a user-specified default, the tool default is the
; latest available LRM behavior.
; Options for PliCompatDefault are:
;  VPI_COMPATIBILITY_VERSION_1364v1995
;  VPI_COMPATIBILITY_VERSION_1364v2001
;  VPI_COMPATIBILITY_VERSION_1364v2005
;  VPI_COMPATIBILITY_VERSION_1800v2005
;  VPI_COMPATIBILITY_VERSION_1800v2008
;
; Synonyms for each string are also recognized:
;  VPI_COMPATIBILITY_VERSION_1364v1995 (1995, 95, 1364v1995, 1364V1995, VL1995)
;  VPI_COMPATIBILITY_VERSION_1364v2001 (2001, 01, 1364v2001, 1364V2001, VL2001)
;  VPI_COMPATIBILITY_VERSION_1364v2005 (1364v2005, 1364V2005, VL2005)
;  VPI_COMPATIBILITY_VERSION_1800v2005 (2005, 05, 1800v2005, 1800V2005, SV2005)
;  VPI_COMPATIBILITY_VERSION_1800v2008 (2008, 08, 1800v2008, 1800V2008, SV2008)


; PliCompatDefault = VPI_COMPATIBILITY_VERSION_1800v2005

; Specify whether the Verilog system task $fopen or vpi_mcd_open()
; will create directories that do not exist when opening the file
; in "a" or "w" mode.
; The default is 0 (do not create non-existent directories)
; CreateDirForFileAccess = 1

; Specify default options for the restart command. Options can be one
; or more of: -force -nobreakpoint -nolist -nolog -nowave -noassertions
; DefaultRestartOptions = -force


; Specify default UVM-aware debug options if the vsim -uvmcontrol switch is not used.
; Valid options include: all, none, verbose, disable, struct, reseed, msglog, trlog, certe.
; Options can be enabled by just adding the name, or disabled by prefixing the option with a "-".
; The list of options must be delimited by commas, without spaces or tabs.
;
; Some examples
; To turn on all available UVM-aware debug features:
; UVMControl = all
; To turn on the struct window, mesage logging, and transaction logging:
; UVMControl = struct,msglog,trlog
; To turn on all options except certe:
; UVMControl = all,-certe
; To completely disable all UVM-aware debug functionality:
; UVMControl = disable

; Specify the WildcardFilter setting.
; A space separated list of object types to be excluded when performing
; wildcard matches with log, wave, etc commands.  The default value for this variable is:
;   "Variable Constant Generic Parameter SpecParam Memory Assertion Cover Endpoint ScVariable CellInternal ImmediateAssert VHDLFile"
; See "Using the WildcardFilter Preference Variable" in the documentation for
; details on how to use this variable and for descriptions of the filter types.
WildcardFilter = Variable Constant Generic Parameter SpecParam Memory Assertion Cover Endpoint ScVariable CellInternal ImmediateAssert VHDLFile

; Specify the WildcardSizeThreshold setting.
; This integer setting specifies the size at which objects will be excluded when 
; performing wildcard matches with log, wave, etc commands.  Objects of size equal
; to or greater than the WildcardSizeThreshold will be filtered out from the wildcard
; matches.  The size is a simple calculation of number of bits or items in the object.  
; The default value is 8k (8192).  Setting this value to 0 will disable the checking 
; of object size against this threshold and allow all objects of any size to be logged.
WildcardSizeThreshold = 8192

; Specify whether warning messages are output when objects are filtered out due to the
; WildcardSizeThreshold.  The default is 0 (no messages generated).
WildcardSizeThresholdVerbose = 0

; Turn on (1) or off (0) WLF file compression.
; The default is 1 (compress WLF file).
; WLFCompress = 0

; Specify whether to save all design hierarchy (1) in the WLF file
; or only regions containing logged signals (0).
; The default is 0 (save only regions with logged signals).
; WLFSaveAllRegions = 1

; WLF file time limit.  Limit WLF file by time, as closely as possible,
; to the specified amount of simulation time.  When the limit is exceeded
; the earliest times get truncated from the file.
; If both time and size limits are specified the most restrictive is used.
; UserTimeUnits are used if time units are not specified.
; The default is 0 (no limit).  Example: WLFTimeLimit = {100 ms}
; WLFTimeLimit = 0

; WLF file size limit.  Limit WLF file size, as closely as possible,
; to the specified number of megabytes.  If both time and size limits
; are specified then the most restrictive is used.
; The default is 0 (no limit).
; WLFSizeLimit = 1000

; Specify whether or not a WLF file should be deleted when the
; simulation ends.  A value of 1 will cause the WLF file to be deleted.
; The default is 0 (do not delete WLF file when simulation ends).
; WLFDeleteOnQuit = 1

; Specify whether or not a WLF file should be optimized during 
; simulation.  If set to 0, the WLF file will not be optimized.
; The default is 1, optimize the WLF file.
; WLFOptimize = 0

; Specify the name of the WLF file.
; The default is vsim.wlf
; WLFFilename = vsim.wlf

; Specify whether to lock the WLF file.
; Locking the file prevents other invocations of ModelSim/Questa tools from
; inadvertently overwriting the WLF file.
; The default is 1, lock the WLF file.
; WLFFileLock = 0

; Specify the update interval for the WLF file in live simulation.
; The interval is given in seconds.
; The value is the smallest interval between WLF file updates.  The WLF file
; will be flushed (updated) after (at least) the interval has elapsed, ensuring
; that the data is correct when viewed from a separate viewer.
; A value of 0 means that no updating will occur.
; The default value is 10 seconds.
; WLFUpdateInterval = 10

; Specify the WLF cache size limit for WLF files.
; The value is given in megabytes.  A value of 0 turns off the cache.
; On non-Windows platforms the default WLFCacheSize setting is 2000 (megabytes).
; On Windows, the default value is 1000 (megabytes) to help to avoid filling
; process memory.
; WLFSimCacheSize allows a different cache size to be set for a live simulation
; WLF file, independent of post-simulation WLF file viewing.  If WLFSimCacheSize
; is not set, it defaults to the WLFCacheSize value.
; WLFCacheSize = 2000
; WLFSimCacheSize = 500

; Specify the WLF file event collapse mode.
; 0 = Preserve all events and event order. (same as -wlfnocollapse)
; 1 = Only record values of logged objects at the end of a simulator iteration. 
;     (same as -wlfcollapsedelta)
; 2 = Only record values of logged objects at the end of a simulator time step. 
;     (same as -wlfcollapsetime)
; The default is 1.
; WLFCollapseMode = 0

; Specify whether WLF file logging can use threads on multi-processor machines.
; If 0, no threads will be used; if 1, threads will be used if the system has
; more than one processor.
; WLFUseThreads = 1

; Specify the size of objects that will trigger "large object" messages
; at log/wave/list time.  The size calculation of the object is the same as that
; used by the WildcardSizeThreshold. The default LargeObjectSize size is 500,000.
; Setting LargeObjectSize to 0 will disable these messages.
; LargeObjectSize = 500000

; Specify the depth of stack frames returned by $stacktrace([level]).
; This depth will be picked up when the optional 'level' argument
; is not specified or its value is not a positive integer. 
; StackTraceDepth = 100

; Turn on/off undebuggable SystemC type warnings. Default is on.
; ShowUndebuggableScTypeWarning = 0

; Turn on/off unassociated SystemC name warnings. Default is off.
; ShowUnassociatedScNameWarning = 1

; Turn on/off SystemC IEEE 1666 deprecation warnings. Default is off.
; ScShowIeeeDeprecationWarnings = 1

; Turn on/off the check for multiple drivers on a SystemC sc_signal. Default is off.
; For SystemC-2.3.2 the valid values are 0,1 and 2
;     0 = SC_SIGNAL_WRITE_CHECK_DISABLE_
;     1 = SC_SIGNAL_WRITE_CHECK_DEFAULT_
;     2 = SC_SIGNAL_WRITE_CHECK_CONFLICT_
; For SystemC-2.2 the valid values are 0 and 1
;     0 = DISABLE
;     1 = ENABLE
; ScEnableScSignalWriteCheck = 1

; Set SystemC default time unit.
; Set to fs, ps, ns, us, ms, or sec with optional 
; prefix of 1, 10, or 100.  The default is 1 ns.
; The ScTimeUnit value is honored if it is coarser than Resolution.
; If ScTimeUnit is finer than Resolution, it is set to the value
; of Resolution. For example, if Resolution is 100ps and ScTimeUnit is ns,
; then the default time unit will be 1 ns.  However if Resolution 
; is 10 ns and ScTimeUnit is ns, then the default time unit will be 10 ns.
ScTimeUnit = ns

; Set SystemC sc_main stack size. The stack size is set as an integer
; number followed by the unit which can be Kb(Kilo-byte), Mb(Mega-byte) or
; Gb(Giga-byte). Default is 10 Mb. The stack size for sc_main depends
; on the amount of data on the sc_main() stack and the memory required
; to succesfully execute the longest function call chain of sc_main().
ScMainStackSize = 10 Mb

; Set SystemC thread stack size. The stack size is set as an integer
; number followed by the unit which can be Kb(Kilo-byte), Mb(Mega-byte) or
; Gb(Giga-byte). The stack size for sc_thread depends
; on the amount of data on the sc_thread stack and the memory required
; to succesfully execute the thread.
; ScStackSize = 1 Mb

; Turn on/off execution of remainder of sc_main upon quitting the current
; simulation session. If the cumulative length of sc_main() in terms of 
; simulation time units is less than the length of the current simulation
; run upon quit or restart, sc_main() will be in the middle of execution.
; This switch gives the option to execute the remainder of sc_main upon
; quitting simulation. The drawback of not running sc_main till the end
; is memory leaks for objects created by sc_main. If on, the remainder of
; sc_main will be executed ignoring all delays. This may cause the simulator
; to crash if the code in sc_main is dependent on some simulation state.
; Default is on.
ScMainFinishOnQuit = 1

; Enable calling of the DPI export taks/functions from the
; SystemC start_of_simulation() callback.
; The default is off.
; EnableDpiSosCb = 1


; Set the SCV relationship name that will be used to identify phase
; relations.  If the name given to a transactor relation matches this
; name, the transactions involved will be treated as phase transactions
ScvPhaseRelationName = mti_phase

; Customize the vsim kernel shutdown behavior at the end of the simulation.
; Some common causes of the end of simulation are $finish (implicit or explicit), 
; sc_stop(), tf_dofinish(), and assertion failures. 
; This should be set to "ask", "exit", or "stop". The default is "ask".
; "ask"   -- In batch mode, the vsim kernel will abruptly exit.  
;            In GUI mode, a dialog box will pop up and ask for user confirmation 
;            whether or not to quit the simulation.
; "stop"  -- Cause the simulation to stay loaded in memory. This can make some 
;            post-simulation tasks easier.
; "exit"  -- The simulation will abruptly exit without asking for any confirmation.
; "final" -- Run SystemVerilog final blocks then behave as "stop".
; Note: This variable can be overridden with the vsim "-onfinish" command line switch.
OnFinish = ask

; Print pending deferred assertion messages. 
; Deferred assertion messages may be scheduled after the $finish in the same 
; time step. Deferred assertions scheduled to print after the $finish are 
; printed before exiting with severity level NOTE since it's not known whether
; the assertion is still valid due to being printed in the active region
; instead of the reactive region where they are normally printed.
; OnFinishPendingAssert = 1;

; Print "simstats" result. Default is 0.
; 0 == do not print simstats
; 1 == print at end of simulation
; 2 == print at end of each run command and end of simulation
; PrintSimStats = 1

; Assertion File - alternate file for storing VHDL/PSL/Verilog assertion messages
; AssertFile = assert.log

; Enable assertion counts. Default is off.
; AssertionCounts = 1

; Run simulator in assertion debug mode. Default is off.
; AssertionDebug = 1

; Turn on/off PSL/SVA/VHDL assertion enable. Default is on.
; AssertionEnable = 0

; Set PSL/SVA/VHDL concurrent assertion fail limit. Default is -1.
; Any positive integer, -1 for infinity.
; AssertionLimit = 1

; Turn on/off concurrent assertion pass log. Default is off. 
; Assertion pass logging is only enabled when assertion is browseable 
; and assertion debug is enabled.
; AssertionPassLog = 1

; Turn on/off PSL concurrent assertion fail log. Default is on.
; The flag does not affect SVA
; AssertionFailLog = 0

; Turn on/off SVA concurrent assertion local var printing in -assertdebug mode.  Default is on.
; AssertionFailLocalVarLog = 0

; Set action type for PSL/SVA concurrent assertion fail action. Default is continue.
; 0 = Continue  1 = Break  2 = Exit
; AssertionFailAction = 1

; Enable the active thread monitor in the waveform display when assertion debug is enabled.
; AssertionActiveThreadMonitor = 1

; Control how many waveform rows will be used for displaying the active threads.  Default is 5.
; AssertionActiveThreadMonitorLimit = 5

; Assertion thread limit after which assertion would be killed/switched off. 
; The default is -1 (unlimited). If the number of threads for an assertion go 
; beyond this limit, the assertion would be either switched off or killed. This
; limit applies to only assert directives.
;AssertionThreadLimit = -1

; Action to be taken once the assertion thread limit is reached. Default 
; is kill. It can have a value of off or kill. In case of kill, all the existing
; threads are terminated and no new attempts are started. In case of off, the 
; existing attempts keep on evaluating but no new attempts are started. This 
; variable applies to only assert directives.
;AssertionThreadLimitAction = kill

; Cover thread limit after which cover would be killed/switched off. 
; The default is -1 (unlimited). If the number of threads for a cover go 
; beyond this limit, the cover would be either switched off or killed. This
; limit applies to only cover directives.
;CoverThreadLimit = -1

; Action to be taken once the cover thread limit is reached. Default 
; is kill. It can have a value of off or kill. In case of kill, all the existing
; threads are terminated and no new attempts are started. In case of off, the 
; existing attempts keep on evaluating but no new attempts are started. This 
; variable applies to only cover directives.
;CoverThreadLimitAction = kill


; By default immediate assertions do not participate in Assertion Coverage calculations
; unless they are executed.  This switch causes all immediate assertions in the design
; to participate in Assertion Coverage calculations, whether attempted or not.
; UnattemptedImmediateAssertions = 0

; By default immediate covers participate in Coverage calculations 
; whether they are attempted or not. This switch causes all unattempted 
; immediate covers in the design to stop participating in Coverage 
; calculations.
; UnattemptedImmediateCovers = 0

; By default pass action block is not executed for assertions on vacuous 
; success. The following variable is provided to enable execution of 
; pass action block on vacuous success. The following variable is only effective
; if the user does not disable pass action block execution by using either 
; system tasks or CLI. Also there is a performance penalty for enabling 
; the following variable. 
;AssertionEnableVacuousPassActionBlock = 1

; As per strict 1850-2005 PSL LRM, an always property can either pass
; or fail. However, by default, Questa reports multiple passes and
; multiple fails on top always/never property (always/never operator
; is the top operator under Verification Directive). The reason
; being that Questa reports passes and fails on per attempt of the
; top always/never property. Use the following flag to instruct
; Questa to strictly follow LRM. With this flag, all assert/never
; directives will start an attempt once at start of simulation.
; The attempt can either fail, match or match vacuously.
; For e.g. if always is the top operator under assert, the always will
; keep on checking the property at every clock. If the property under
; always fails, the directive will be considered failed and no more 
; checking will be done for that directive. A top always property,
; if it does not fail, will show a pass at end of simulation.
; The default value is '0' (i.e. zero is off). For example:
; PslOneAttempt = 1

; Specify the number of clock ticks to represent infinite clock ticks.
; This affects eventually!, until! and until_!. If at End of Simulation
; (EOS) an active strong-property has not clocked this number of
; clock ticks then neither pass or fail (vacuous match) is returned
; else respective fail/pass is returned. The default value is '0' (zero)
; which effectively does not check for clock tick condition. For example:
; PslInfinityThreshold = 5000

; Control how many thread start times will be preserved for ATV viewing for a given assertion
; instance.  Default is -1 (ALL).
; ATVStartTimeKeepCount = -1

; Turn on/off code coverage
; CodeCoverage = 0

; This option applies to condition and expression coverage UDP tables. It
; has no effect unless UDP is enabled for coverage with vcom/vlog/vopt -coverudp.
; If this option is used and a match occurs in more than one row in the UDP table,
; none of the counts for all matching rows is incremented. By default, counts are
; incremented for all matching rows.
; CoverCountAll = 1

; Turn off automatic inclusion of VHDL integers in toggle coverage. Default
; is to include them.
; ToggleNoIntegers = 1

; Set the maximum number of values that are collected for toggle coverage of
; VHDL integers. Default is 100;
; ToggleMaxIntValues = 100

; Set the maximum number of values that are collected for toggle coverage of
; Verilog real. Default is 100;
; ToggleMaxRealValues = 100

; Turn on automatic inclusion of Verilog integers in toggle coverage, except
; for enumeration types. Default is to include them.
; ToggleVlogIntegers = 0

; Turn on automatic inclusion of Verilog real type in toggle coverage, except
; for shortreal types. Default is to not include them.
; ToggleVlogReal = 1

; Turn on automatic inclusion of Verilog fixed-size unpacked arrays, VHDL multi-d arrays
; and VHDL arrays-of-arrays in toggle coverage.
; Default is to not include them.
; ToggleFixedSizeArray = 1

; Increase or decrease the maximum size of Verilog unpacked fixed-size arrays,
; VHDL multi-d arrays and VHDL arrays-of-arrays that are included for toggle coverage.
; This leads to a longer simulation time with bigger arrays covered with toggle coverage.
; Default is 1024.
; ToggleMaxFixedSizeArray = 1024

; Treat Verilog multi-dimensional packed vectors and packed structures as equivalently sized
; one-dimensional packed vectors for toggle coverage. Default is 0.
; TogglePackedAsVec = 0

; Treat Verilog enumerated types as equivalently sized one-dimensional packed vectors for
; toggle coverage. Default is 0.
; ToggleVlogEnumBits = 0

; Turn off automatic inclusion of VHDL records in toggle coverage.
; Default is to include them.
; ToggleVHDLRecords = 0

; Limit the widths of registers automatically tracked for toggle coverage. Default is 128.
; For unlimited width, set to 0.
; ToggleWidthLimit = 128

; Limit the counts that are tracked for toggle coverage. When all edges for a bit have
; reached this count, further activity on the bit is ignored. Default is 1.
; For unlimited counts, set to 0.
; ToggleCountLimit = 1

; Change the mode of extended toggle coverage. Default is 3. Valid modes are 1, 2 and 3.
; Following is the toggle coverage calculation criteria based on extended toggle mode:
; Mode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
; Mode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
; Mode 3: 0L->1H & 1H->0L & all 'Z' transitions.
; ExtendedToggleMode = 3

; Enable toggle statistics collection only for ports. Default is 0.
; TogglePortsOnly = 1

; Limit the counts that are tracked for Focussed Expression Coverage. When a bin has
; reached this count, further tracking of the input patterns linked to it is ignored.
; Default is 1. For unlimited counts, set to 0.
; NOTE: Changing this value from its default value may affect simulation performance.
; FecCountLimit = 1

; Limit the counts that are tracked for UDP Coverage. When a bin has
; reached this count, further tracking of the input patterns linked to it is ignored.
; Default is 1. For unlimited counts, set to 0.
; NOTE: Changing this value from its default value may affect simulation performance.
; UdpCountLimit = 1

; Control toggle coverage deglitching period. A period of 0, eliminates delta
; cycle glitches. This is the default. The value of ToggleDeglitchPeriod needs to be either 
; 0 or a time string that includes time units. Examples: 0 or 10.0ps or "10.0 ps".
; ToggleDeglitchPeriod = 10.0ps

; Turn on/off all PSL/SVA cover directive enables.  Default is on.
; CoverEnable = 0

; Turn on/off PSL/SVA cover log.  Default is off "0".
; CoverLog = 1

; Set "at_least" value for all PSL/SVA cover directives.  Default is 1.
; CoverAtLeast = 2

; Set "limit" value for all PSL/SVA cover directives.  Default is -1.
; Any positive integer, -1 for infinity.
; CoverLimit = 1

; Specify the coverage database filename.
; Default is "" (i.e. database is NOT automatically saved on close). 
; UCDBFilename = vsim.ucdb

; Specify the maximum limit for the number of Cross (bin) products reported
; in XML and UCDB report against a Cross. A warning is issued if the limit
; is crossed. Default is zero. vsim switch -cvgmaxrptrhscross can override this
; setting.
; MaxReportRhsSVCrossProducts = 1000

; Specify the override for the "auto_bin_max" option for the Covergroups.
; If not specified then value from Covergroup "option" is used.
; SVCoverpointAutoBinMax = 64

; Specify the override for the value of "cross_num_print_missing"
; option for the Cross in Covergroups. If not specified then value
; specified in the "option.cross_num_print_missing" is used. This
; is a runtime option. NOTE: This overrides any "cross_num_print_missing"
; value specified by user in source file and any SVCrossNumPrintMissingDefault
; specified in modelsim.ini.
; SVCrossNumPrintMissing = 0

; Specify whether to use the value of "cross_num_print_missing"
; option in report and GUI for the Cross in Covergroups. If not specified then 
; cross_num_print_missing is ignored for creating reports and displaying 
; covergroups in GUI. Default is 0, which means ignore "cross_num_print_missing".
; UseSVCrossNumPrintMissing = 0

; Specify the threshold of Coverpoint wildcard bin value range size, above which 
; a warning will be triggered. The default is 4K -- 12 wildcard bits.
; SVCoverpointWildCardBinValueSizeWarn = 4096

; Specify the override for the value of "strobe" option for the
; Covergroup Type. If not specified then value in "type_option.strobe"
; will be used. This is runtime option which forces "strobe" to
; user specified value and supersedes user specified values in the
; SystemVerilog Code. NOTE: This also overrides the compile time
; default value override specified using "SVCovergroupStrobeDefault"
; SVCovergroupStrobe = 0

; Override for explicit assignments in source code to "option.goal" of
; SystemVerilog covergroup, coverpoint, and cross. It also overrides the
; default value of "option.goal" (defined to be 100 in the SystemVerilog
; LRM) and the value of modelsim.ini variable "SVCovergroupGoalDefault".
; SVCovergroupGoal = 100

; Override for explicit assignments in source code to "type_option.goal" of
; SystemVerilog covergroup, coverpoint, and cross. It also overrides the
; default value of "type_option.goal" (defined to be 100 in the SystemVerilog
; LRM) and the value of modelsim.ini variable "SVCovergroupTypeGoalDefault".
; SVCovergroupTypeGoal = 100

; Enforce the 6.3 behavior of covergroup get_coverage() and get_inst_coverage()
; builtin functions, and report. This setting changes the default values of
; option.get_inst_coverage and type_option.merge_instances to ensure the 6.3
; behavior if explicit assignments are not made on option.get_inst_coverage and
; type_option.merge_instances by the user. There are two vsim command line
; options, -cvg63 and -nocvg63 to override this setting from vsim command line.
; The default value of this variable from release 6.6 onwards is 0. This default
; drives compliance with the clarified behavior in the IEEE 1800-2009 standard.
; SVCovergroup63Compatibility = 0

; Enforce the default behavior of covergroup get_coverage() builtin function, GUI
; and report. This variable sets the default value of type_option.merge_instances.
; There are two vsim command line options, -cvgmergeinstances and 
; -nocvgmergeinstances to override this setting from vsim command line.
; The default value of this variable, -1 (don't care), allows the tool to determine
; the effective value, based on factors related to capacity and optimization. 
; The type_option.merge_instances appears in the GUI and coverage reports as either 
; auto(1) or auto(0), depending on whether the effective value was determined to 
; be a 1 or a 0.
; SVCovergroupMergeInstancesDefault = -1

; Enable or disable generation of more detailed information about the sampling
; of covergroup, cross, and coverpoints. It provides the details of the number
; of times the covergroup instance and type were sampled, as well as details
; about why covergroup, cross and coverpoint were not covered. A non-zero value
; is to enable this feature. 0 is to disable this feature. Default is 0
; SVCovergroupSampleInfo = 0

; Specify the maximum number of Coverpoint bins in whole design for
; all Covergroups.
; MaxSVCoverpointBinsDesign = 2147483648 

; Specify maximum number of Coverpoint bins in any instance of a Covergroup, default is 2^10 bins
; MaxSVCoverpointBinsInst = 1048576

; Specify the maximum number of Cross bins in whole design for
; all Covergroups.
; MaxSVCrossBinsDesign = 2147483648 

; Specify maximum number of Cross bins in any instance of a Covergroup, default is 2^16 bins
; MaxSVCrossBinsInst = 67108864

; Specify whether vsim will collect the coverage data of zero-weight coverage items or not.
; By default, this variable is set 0, in which case option.no_collect setting will take effect.
; If this variable is set to 1, all zero-weight coverage items will not be saved.
; Note that the usage of vsim switch -cvgzwnocollect, if present, will override the setting 
; of this variable.
; CvgZWNoCollect = 1

; Specify a space delimited list of double quoted TCL style
; regular expressions which will be matched against the text of all messages.
; If any regular expression is found to be contained within any message, the 
; status for that message will not be propagated to the UCDB TESTSTATUS. 
; If no match is detected, then the status will be propagated to the
; UCDB TESTSTATUS. More than one such regular expression text is allowed, 
; and each message text is compared for each regular expression in the list.
; UCDBTestStatusMessageFilter = "Done with Test Bench" "Ignore .* message" 

; Set weight for all PSL/SVA cover directives.  Default is 1.
; CoverWeight = 2

; Check vsim plusargs.  Default is 0 (off).
; 0 = Don't check plusargs
; 1 = Warning on unrecognized plusarg
; 2 = Error and exit on unrecognized plusarg
; CheckPlusargs = 1

; Load the specified shared objects with the RTLD_GLOBAL flag.
; This gives global visibility to all symbols in the shared objects,
; meaning that subsequently loaded shared objects can bind to symbols
; in the global shared objects.  The list of shared objects should
; be whitespace delimited.  This option is not supported on the
; Windows or AIX platforms.
; GlobalSharedObjectList = example1.so example2.so example3.so

; Generate the stub definitions for the undefined symbols in the shared libraries being
; loaded in the simulation. When this flow is turned on, the undefined symbols will not
; prevent vsim from loading. Calling undefined symbols at runtime will cause fatal error.
; The valid arguments are: on, off, verbose. 
;     on : turn on the automatic generation of stub definitions.
;     off: turn off the flow. The undefined symbols will trigger an immediate load failure.
;     verbose: Turn on the flow and report the undefined symbols for each shared library.
; NOTE: This variable can be overriden with vsim switch "-undefsyms".
; The default is on.
;
; UndefSyms = off

; Enable the support for checkpointing foreign C/C++ libraries.
; The valid arguments are: 0, 1, 2 
;    0: off  (default)
;    1: on   (manually save/restore user shared library data)
;    2: auto (automatically save/restore user shared library data)
; This option is not supported on the Windows platforms.
;
; AllowCheckpointCpp = 2

; Initial seed for the random number generator of the root thread (SystemVerilog).
; NOTE: This variable can be overridden with the vsim "-sv_seed" command line switch.
; The default value is 0.
; Sv_Seed = 0

; Specify the solver "engine" that vsim will select for constrained random
; generation.
; Valid values are:
;    "auto" - automatically select the best engine for the current
;             constraint scenario
;    "bdd"  - evaluate all constraint scenarios using the BDD solver engine
;    "act"  - evaluate all constraint scenarios using the ACT solver engine
; While the BDD solver engine is generally efficient with constraint scenarios
; involving bitwise logical relationships, the ACT solver engine can exhibit
; superior performance with constraint scenarios involving large numbers of
; random variables related via arithmetic operators (+, *, etc).
; NOTE: This variable can be overridden with the vsim "-solveengine" command
; line switch.
; The default value is "auto".
; SolveEngine = auto

; Specify the maximum size that a random dynamic array or queue may be resized
; to by the solver. If the solver attempts to resize a dynamic array or queue
; to a size greater than the specified limit, the solver will abort with an error.
; The default value is 10000. The maximum value is 10000000. A value of 0 is
; equivalent to specifying the maximum value.
; SolveArrayResizeMax = 10000

; Specify error message severity when randomize() and randomize(null) failures
; are detected.
;
; Integer value up to two digits are allowed with each digit having the following legal values:
; 0 = No error  1 = Warning  2 = Error  3 = Failure  4 = Fatal
;
; 1) When a value with two digits is used, the digit at tenth place (leftmost digit) represents
;    the severtity setting for normal randomize() calls. The digit at ones place (rightmost digit)
;    represents the setting for randomize(null) calls.
;
; 2) When a single digit value is used, the setting is applied to both normal randomize() call 
;    and randomize(null) call.
;
; Example: Fatal error for randomize() failures and NO error for randomize(null) failures
;   -solvefailseverity=40
;
; NOTE: SolveFailSeverity can affect the behavior of SolveFailDebug. When SolveFailDebug is
; enabled, a constraint contradiction report will be displayed for randomize() calls that
; have a message severity >= warning (i.e. constraint contradiction reports will not be
; generated for randomize() calls having a "no error" severity level)
;
; NOTE: This variable can be overridden with the vsim "-solvefailseverity" command
; line switch.
;
; The default is 1 (warning).
; SolveFailSeverity = 1

; Error message severity for suppressible errors that are detected in a
; solve/before constraint.
; 0 = No error  1 = Warning  2 = Error  3 = Failure  4 = Fatal
; NOTE: This variable can be overridden with the vsim "-solvebeforeerrorseverity"
; command line switch.
; The default is 3 (failure).
; SolveBeforeErrorSeverity = 3

; Error message severity for suppressible errors that are related to
; solve engine capacity limits
; 0 = No error  1 = Warning  2 = Error  3 = Failure  4 = Fatal
; NOTE: This variable can be overridden with the vsim "-solveengineerrorseverity"
; command line switch.
; The default is 3 (failure).
; SolveEngineErrorSeverity = 3

; Enable/disable constraint conflicts on randomize() failure
; Valid values:
;     0 - disable solvefaildebug
;     1 - basic debug (no performance penalty)
;     2 - enhanced debug (runtime performance penalty)
;
; NOTE: SolveFailSeverity can affect the behavior of SolveFailDebug. When SolveFailDebug is
; enabled, a constraint contradiction report will be displayed for randomize() calls that
; have a message severity >= warning (i.e. constraint contradiction reports will not be
; generated for randomize() calls having a "no error" severity level)
;
; NOTE: This variable can be overridden with the vsim "-solvefaildebug" command
; line switch.
;
; The default is 1 (basic debug).
; SolveFailDebug = 1

; Upon encountering a randomize() failure, generate a simplified testcase that
; will reproduce the failure. Optionally output the testcase to a file.
; Testcases for 'no-solution' failures will only be produced if SolveFailDebug
; is enabled (see above).
; NOTE: This variable can be overridden with the vsim "-solvefailtestcase"
; command line switch.
; The default is OFF (do not generate a testcase). To enable testcase
; generation, uncomment this variable. To redirect testcase generation to a
; file, specify the name of the output file.
; SolveFailTestcase = 

; Specify solver timeout threshold (in seconds). randomize() will fail if the
; CPU time required to evaluate any randset exceeds the specified timeout.
; The default value is 500. A value of 0 will disable timeout failures. 
; SolveTimeout = 500

; Specify the alternative behavior during solver replay. Must be used when combined with -solvereplay switch.
; SolveReplayOpt=[+|-]<opt>[,[+|-]<opt>]*"
' Valid <opt> settings:
;    validate : toggle the checking of value changes of non-random variables involved in randomize(). (default is off)"
; SolveReplayOpt=validate

; Switch to specify options that control the behavior of the solver profiler..
; Valid options are:
;   cputime     - use CPU time instead of elapsed time (wall time) to measure performance data (default is off)
;   randsets    - enable detailed profiling of randsets (default is off)
;   testgen     - generate testcases for profiled randsets (only when randsets option is enabled) (default is off)
; SolverFProf = [+|-]<option>[,[+|-]<option>*]

; Specify the maximum size of the solution graph generated by the BDD solver.
; This value can be used to force the BDD solver to abort the evaluation of a
; complex constraint scenario that cannot be evaluated with finite memory.
; This value is specified in 1000s of nodes.
; The default value is 10000. A value of 0 indicates no limit.
; SolveGraphMaxSize = 10000

; Specify the maximum number of evaluations that may be performed on the
; solution graph by the BDD solver. This value can be used to force the BDD
; solver to abort the evaluation of a complex constraint scenario that cannot
; be evaluated in finite time. This value is specified in 10000s of evaluations.
; The default value is 10000. A value of 0 indicates no limit.
; SolveGraphMaxEval = 10000

; Specify random sequence compatiblity with a prior release. This 
; option is used to get the same random sequences during simulation as
; as a prior release. Only prior releases with the same major version
; as the current release are allowed.
; NOTE: Only those random sequence changes due to solver optimizations are
; reverted by this variable. Random sequence changes due to solver bugfixes
; cannot be un-done.
; NOTE: This variable can be overridden with the vsim "-solverev" command
; line switch.
; Default value set to "" (no compatibility).
; SolveRev =

; Environment variable expansion of command line arguments has been depricated 
; in favor shell level expansion.  Universal environment variable expansion 
; inside -f files is support and continued support for MGC Location Maps provide
; alternative methods for handling flexible pathnames.
; The following line may be uncommented and the value set to 1 to re-enable this 
; deprecated behavior.  The default value is 0.
; DeprecatedEnvironmentVariableExpansion = 0

; Specify the memory threshold for the System Verilog garbage collector.
; The value is the number of megabytes of class objects that must accumulate
; before the garbage collector is run.
; The GCThreshold setting is used when class debug mode is disabled to allow
; less frequent garbage collection and better simulation performance.
; The GCThresholdClassDebug setting is used when class debug mode is enabled
; to allow for more frequent garbage collection.
; GCThreshold = 100
; GCThresholdClassDebug = 5

; Turn on/off collapsing of bus ports in VCD dumpports output
DumpportsCollapse = 1

; Location of Multi-Level Verification Component (MVC) installation. 
; The default location is the product installation directory.
MvcHome = $QUESTA_MVC_HOME

; Location of InFact installation. The default is $MODEL_TECH/../../infact
;
; InFactHome = $MODEL_TECH/../../infact

; Initialize SystemVerilog enums using the base type's default value
; instead of the leftmost value.
; EnumBaseInit = 1

; Suppress file type registration.  
; SuppressFileTypeReg = 1

; Enable/disable non-LRM compliant SystemVerilog language extensions.
; Valid extensions are:
;   altdpiheader - Alternative style function signature generated in DPI header",
;   cfce         - generate an error if $cast fails as a function
;   cfmt         - C like formatting for specifiers with '#' prefix ('%#x', '%#h')
;   dfsp         - sets default format specifier as %p, if no format specifier is given for unpacked array in $display and related systasks
;   expdfmt      - enable format string extensions for $display/$sformatf
;   extscan      - support values greater than 32 bit for string builtin methods (atohex, atobin, atooct, atoi)
;   fmtcap       - prints capital hex digits with %X/%H in display calls
;   iddp         - ignore DPI disable protocol check
;   lfmt         - zero-pad data if '0' prefixes width in format specifier (e.g. "%04h")
;   noexptc      - ignore DPI export type name overloading check
;   realrand     - support randomize() with real variables and constraints (Default)
; SvExtensions = [+|-]<extension>[,[+|-]<extension>*]

; Enable/disable non-LRM compliant SystemVerilog constrained-random language extensions.
; Valid extensions are:
;   arraymode    - consider rand_mode of unpacked array field independently from its elements
;   deepcheck    - allow randomize(null) to recursively consider constraints from member rand class handles (Default)
;   funcback     - enable function backtracking (ACT only)
;   genmodseedfix - enable LRM-compliant seeding of module/interface instances under for-generate blocks (Default)
;   impvecindex  - inject constraints on random indices of 2-state vectors
;   nodist       - interpret 'dist' constraint as 'inside' (ACT only)
;   noorder      - ignore solve/before ordering constraints (ACT only)
;   pathseed     - enable unique seeding of module instances based on hierarchical path name
;   prerandfirst - execute all pre_randomize() functions before evaluating any constraints
;   promotedist  - promote priority of 'dist' constraint if LHS has no solve/before
;   purecheck    - suppress pre_randomize() and post_randomize() calls for randomize(null) 
;   randindex    - allow random index in constraint (Default)
;   randstruct   - consider all fields of unpacked structs as 'rand'
;   skew         - skew randomize results (ACT only)
;   strictstab   - strict random stability
; SvRandExtensions = [+|-]<extension>[,[+|-]<extension>*]

; Controls the formatting of '%p' and '%P' conversion specification, used in $display
; and similar system tasks.
; 1. SVPrettyPrintFlags=I<n><S|T> use <n> spaces(S) or tabs(T) per indentation level. 
;    The 'I' flag when present causes relevant data types to be expanded and indented into
;    a more readable format.
;    (e.g. SVPrettyPrintFlags=I4S will cause 4 spaces to be used per indentation level).
; 2. SVPrettyPrintFlags=L<numLines> limits the output to <numLines> lines.
;    (e.g. SVPrettyPrintFlags=L20 will limit the output to 20 lines).
; 3. SVPrettyPrintFlags=C<numChars> limits the output to <numChars> characters.
;    (e.g. SVPrettyPrintFlags=C256 will limit the output to 256 characters).
; 4. SVPrettyPrintFlags=F<numFields> limits the output to <numFields> of relevant datatypes
;    (e.g. SVPrettyPrintFlags=F4 will limit the output to 4 fields of a structure).
; 5. SVPrettyPrintFlags=E<numElements> limits the output to <numElements> of relevant datatypes
;    (e.g. SVPrettyPrintFlags=E50 will limit the output to 50 elements of an array).
; 6. SVPrettyPrintFlags=D<depth> suppresses the output of sub-elements below <depth>.
;    (e.g. SVPrettyPrintFlags=D5 will suppresses the output of sub elements below a depth of 5).
; 7. SVPrettyPrintFlags=R<specifier> shows the output of specifier %p as per the specifed radix.
;    It changes the output in $display and similar systasks. It does not affect formatted output functions ($displayh etc)).
;    (e.g. SVPrettyPrintFlags=Rb will show the output of %p specifier in binary format.
; 8. Items 1-7 above can be combined as a comma separated list.
;    (e.g. SVPrettyPrintFlags=I4S,L20,C256,F4,E50,D5,Rb)
; SVPrettyPrintFlags=I4S

DelayFileOpen = 1
[lmc]
; The simulator's interface to Logic Modeling's SmartModel SWIFT software
libsm = $MODEL_TECH/libsm.sl
; The simulator's interface to Logic Modeling's SmartModel SWIFT software (Windows NT)
; libsm = $MODEL_TECH/libsm.dll
;  Logic Modeling's SmartModel SWIFT software (HP 9000 Series 700)
; libswift = $LMC_HOME/lib/hp700.lib/libswift.sl
;  Logic Modeling's SmartModel SWIFT software (IBM RISC System/6000)
; libswift = $LMC_HOME/lib/ibmrs.lib/swift.o
;  Logic Modeling's SmartModel SWIFT software (Sun4 Solaris)
; libswift = $LMC_HOME/lib/sun4Solaris.lib/libswift.so
;  Logic Modeling's SmartModel SWIFT software (Windows NT)
; libswift = $LMC_HOME/lib/pcnt.lib/libswift.dll
;  Logic Modeling's SmartModel SWIFT software (non-Enterprise versions of Linux)
; libswift = $LMC_HOME/lib/x86_linux.lib/libswift.so
;  Logic Modeling's SmartModel SWIFT software (Enterprise versions of Linux)
; libswift = $LMC_HOME/lib/linux.lib/libswift.so

; The simulator's interface to Logic Modeling's hardware modeler SFI software
libhm = $MODEL_TECH/libhm.sl
; The simulator's interface to Logic Modeling's hardware modeler SFI software (Windows NT)
; libhm = $MODEL_TECH/libhm.dll
;  Logic Modeling's hardware modeler SFI software (HP 9000 Series 700)
; libsfi = <sfi_dir>/lib/hp700/libsfi.sl
;  Logic Modeling's hardware modeler SFI software (IBM RISC System/6000)
; libsfi = <sfi_dir>/lib/rs6000/libsfi.a
;  Logic Modeling's hardware modeler SFI software (Sun4 Solaris)
; libsfi = <sfi_dir>/lib/sun4.solaris/libsfi.so
;  Logic Modeling's hardware modeler SFI software (Windows NT)
; libsfi = <sfi_dir>/lib/pcnt/lm_sfi.dll
;  Logic Modeling's hardware modeler SFI software (Linux)
; libsfi = <sfi_dir>/lib/linux/libsfi.so

[msg_system]
; Change a message severity or suppress a message.
; The format is: <msg directive> = <msg number>[,<msg number>...]
; suppress can be used to achieve +nowarn<CODE> functionality
; The format is: suppress = <CODE>,<msg number>,[<CODE>,<msg number>,...]
; Examples:
suppress = 8780 ;an explanation can be had by running: verror 8780 
;suppress = 12110 ; 
;   note = 3009
;   warning = 3033
;   error = 3010,3016
;   fatal = 3016,3033
;   suppress = 3009,3016,3601
;   suppress = 3009,CNNODP,3601,TFMPC
;   suppress = 8683,8684
; The command verror <msg number> can be used to get the complete
; description of a message.

; Control transcripting of Verilog display system task messages and
; PLI/FLI print function call messages.  The system tasks include
; $display[bho], $strobe[bho], $monitor[bho], and $write[bho].  They
; also include the analogous file I/O tasks that write to STDOUT 
; (i.e. $fwrite or $fdisplay).  The PLI/FLI calls include io_printf,
; vpi_printf, mti_PrintMessage, and mti_PrintFormatted.  The default
; is to have messages appear only in the transcript.  The other 
; settings are to send messages to the wlf file only (messages that
; are recorded in the wlf file can be viewed in the MsgViewer) or 
; to both the transcript and the wlf file.  The valid values are
;    tran  {transcript only (default)}
;    wlf   {wlf file only}
;    both  {transcript and wlf file}
; displaymsgmode = tran

; Control transcripting of elaboration/runtime messages not
; addressed by the displaymsgmode setting.  The default is to 
; have messages appear only in the transcript.  The other settings
; are to send messages to the wlf file only (messages that are
; recorded in the wlf file can be viewed in the MsgViewer) or to both
; the transcript and the wlf file. The valid values are
;    tran  {transcript only (default)}
;    wlf   {wlf file only}
;    both  {transcript and wlf file}
; msgmode = tran

; Controls number of displays of a particluar message
; default value is 5
; MsgLimitCount = 5

[utils]
; Default Library Type (while creating a library with "vlib")
;  0 - legacy library using subdirectories for design units
;  2 - flat library
; DefaultLibType = 2

; Flat Library Page Size (while creating a library with "vlib")
; Set the size in bytes for flat library file pages.  Libraries containing
; very large files may benefit from a larger value.
; FlatLibPageSize = 8192

; Flat Library Page Cleanup Percentage (while creating a library with "vlib")
; Set the percentage of total pages deleted before library cleanup can occur.
; This setting is applied together with FlatLibPageDeleteThreshold.
; FlatLibPageDeletePercentage = 50

; Flat Library Page Cleanup Threshold (while creating a library with "vlib")
; Set the number of pages deleted before library cleanup can occur.
; This setting is applied together with FlatLibPageDeletePercentage.
; FlatLibPageDeleteThreshold = 1000

[Project]
** Warning: ; Warning -- Do not edit the project properties directly.
;            Property names are dynamic in nature and property
;            values have special syntax.  Changing property data directly
;            can result in a corrupt MPF file.  All project properties
;            can be modified through project window dialogs.
Project_Version = 6
Project_DefaultLib = work
Project_SortMethod = unused
Project_Files_Count = 474
Project_File_0 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/prioarbiter.sv
Project_File_P_0 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 387 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_1 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_csrs.sv
Project_File_P_1 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 363 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_2 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/tcdm_interface.sv
Project_File_P_2 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 25 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_3 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/components/apb_soc_ctrl.sv
Project_File_P_3 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes compile_to work vlog_upper 0 cover_noshort 0 compile_order 17 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_4 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_tx_fifo_mark.sv
Project_File_P_4 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 73 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_5 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv
Project_File_P_5 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667390758 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 422 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_6 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/xbar.sv
Project_File_P_6 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl compile_to work vlog_upper 0 cover_noshort 0 compile_order 64 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_7 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_external_per_reg_if.sv
Project_File_P_7 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 85 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_8 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_crc16.sv
Project_File_P_8 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 118 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_9 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_jtag.sv
Project_File_P_9 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 370 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_10 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/cic_comb.sv
Project_File_P_10 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 100 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_11 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_clk.sv
Project_File_P_11 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 373 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_12 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/A2_fifo_ram.sv
Project_File_P_12 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 22 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_13 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/ecc_encode.sv
Project_File_P_13 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 286 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_14 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv
Project_File_P_14 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 340 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include/common_cells+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_15 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/out_filter.sv
Project_File_P_15 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 133 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_16 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_event_queue.sv
Project_File_P_16 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 47 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_17 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/pPLL02F.sv
Project_File_P_17 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 13 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_18 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_txrx.sv
Project_File_P_18 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 116 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_19 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv
Project_File_P_19 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 248 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_20 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_multi.sv
Project_File_P_20 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 334 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_21 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv
Project_File_P_21 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 346 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_22 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_cdc.sv
Project_File_P_22 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 369 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_23 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/uartdpi/uartdpi.sv
Project_File_P_23 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667420337 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 vhdl_disableopt 0 vlog_noload 0 folder {Top Level} cover_fsm 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 212 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_24 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vip/uart_tb_rx.sv
Project_File_P_24 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 377 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_25 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_glitchfree_clkmux.vhd
Project_File_P_25 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type vhdl cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 455 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_26 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/apb_adv_timer.sv
Project_File_P_26 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 129 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_27 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/periph_bus_defines.svh
Project_File_P_27 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 169 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_28 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_stream_mst.sv
Project_File_P_28 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 164 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_29 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_arbiter.sv
Project_File_P_29 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 79 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_30 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/a2_bootrom.sv
Project_File_P_30 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 31 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_31 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/clk_and_control.sv
Project_File_P_31 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 35 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_32 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_bincu.sv
Project_File_P_32 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 92 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_33 = C:/Xilinx/Vivado/2022.1/data/verilog/src/xeclib/BUFGMUX.v
Project_File_P_33 = cover_toggle 0 file_type verilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat 0 vlog_nodebug 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1649976176 cover_fsm 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 463 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_34 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/rrarbiter.sv
Project_File_P_34 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 390 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_35 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/cic_integrator.sv
Project_File_P_35 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 101 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_36 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/contiguous_crossbar.sv
Project_File_P_36 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include compile_to work vlog_upper 0 cover_noshort 0 compile_order 37 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_37 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/i2c_peripheral_registers.v
Project_File_P_37 = cover_toggle 0 file_type verilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat 0 vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 144 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_38 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_regs.sv
Project_File_P_38 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 261 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_39 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_sim_mem.sv
Project_File_P_39 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 270 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_40 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/include/cv32e40p_tracer_pkg.sv
Project_File_P_40 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 448 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_41 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_ch_addrgen.sv
Project_File_P_41 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 80 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_42 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/sync_wedge.sv
Project_File_P_42 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 330 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_43 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_atop_filter.sv
Project_File_P_43 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 243 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_44 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/clock_divider.sv
Project_File_P_44 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 379 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_45 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_converter.sv
Project_File_P_45 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 249 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_46 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/sram.sv
Project_File_P_46 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 391 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_47 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_jtag_tap.sv
Project_File_P_47 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 371 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_48 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/generic_memory.sv
Project_File_P_48 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 395 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_49 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ResponseTree_L2.sv
Project_File_P_49 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 201 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_50 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb2per/apb2per.sv
Project_File_P_50 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 153 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_51 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_modify_address.sv
Project_File_P_51 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 265 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_52 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lfsr_8bit.sv
Project_File_P_52 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 299 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_53 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
Project_File_P_53 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 347 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_54 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_core.sv
Project_File_P_54 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 224 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_55 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_alu.sv
Project_File_P_55 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 219 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_56 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/i2c_peripheral_interface.v
Project_File_P_56 = cover_toggle 0 file_type verilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat 0 vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 143 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_57 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/debug_rom/debug_rom_one_scratch.sv
Project_File_P_57 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 442 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_58 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync_wedge.sv
Project_File_P_58 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 389 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_59 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/AddressDecoder_Resp_BRIDGE.sv
Project_File_P_59 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 181 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_60 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_interconnect_wrap.sv
Project_File_P_60 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include compile_to work vlog_upper 0 cover_noshort 0 compile_order 49 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_61 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/SimDTM.sv
Project_File_P_61 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 5 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_62 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo_adv.sv
Project_File_P_62 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 385 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_63 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_xbar.sv
Project_File_P_63 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 264 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_64 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_apb_if.sv
Project_File_P_64 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 74 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_65 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_external_per_wrapper.sv
Project_File_P_65 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 87 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_66 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_traffic_gen_rx.sv
Project_File_P_66 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 88 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_67 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/cluster_clk_cells.sv
Project_File_P_67 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 392 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_68 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv
Project_File_P_68 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 251 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_69 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/clos_net.sv
Project_File_P_69 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 61 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_70 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cdc_fifo_2phase.sv
Project_File_P_70 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 279 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_71 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/serializer_deserializer.v
Project_File_P_71 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667391131 vhdl_showsource 0 compile_to work file_type verilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 438 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat 0 cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_72 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv
Project_File_P_72 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 344 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_73 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_verif_pkg.sv
Project_File_P_73 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 168 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_74 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/generic_rom.sv
Project_File_P_74 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 396 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_75 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv
Project_File_P_75 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 333 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_76 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/core_v_mcu_tb.sv
Project_File_P_76 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667390314 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 1 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_77 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/top/safe_domain.sv
Project_File_P_77 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes compile_to work vlog_upper 0 cover_noshort 0 compile_order 55 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_78 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_propagator_rx.sv
Project_File_P_78 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 290 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_79 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_join.sv
Project_File_P_79 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 258 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_80 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/top.sv
Project_File_P_80 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 15 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_81 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/math_block.v
Project_File_P_81 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667390827 vhdl_showsource 0 compile_to work file_type verilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 413 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat 0 cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_82 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_top.sv
Project_File_P_82 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 343 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_83 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_timer_unit/rtl/timer_unit_counter.sv
Project_File_P_83 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 150 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_84 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/debug_rom/debug_rom.sv
Project_File_P_84 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 441 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_85 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/spill_register.sv
Project_File_P_85 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 312 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_86 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_top.sv
Project_File_P_86 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 115 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_87 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_clk_divider.vhd
Project_File_P_87 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type vhdl cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 449 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_88 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_array.v
Project_File_P_88 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type verilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 412 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat 0 cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_89 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_filter.sv
Project_File_P_89 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 318 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_90 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lzc.sv
Project_File_P_90 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 301 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_91 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv
Project_File_P_91 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 315 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_92 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/plru_tree.sv
Project_File_P_92 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 305 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_93 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/XBAR_L2.sv
Project_File_P_93 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 203 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_94 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/top/pad_control.sv
Project_File_P_94 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes compile_to work vlog_upper 0 cover_noshort 0 compile_order 54 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_95 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_clk_cells.sv
Project_File_P_95 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 399 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_96 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_propagator.sv
Project_File_P_96 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 289 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_97 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/tb_clk_gen.sv
Project_File_P_97 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 7 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_98 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/bw_multiplier.sv
Project_File_P_98 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 407 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_99 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_core_log.sv
Project_File_P_99 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 444 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_100 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/adv_timer_apb_if.sv
Project_File_P_100 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 128 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_101 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_soc_defines.svh
Project_File_P_101 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667317656 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 171 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_102 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_multicut.sv
Project_File_P_102 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 266 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_103 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/axi_lite_to_reg.sv
Project_File_P_103 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 353 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_104 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_clk_div_cnt.sv
Project_File_P_104 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 75 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_105 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_cdc.sv
Project_File_P_105 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 245 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_106 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_ctrl.sv
Project_File_P_106 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 112 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_107 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/A2_fifo_ctl.sv
Project_File_P_107 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 21 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_108 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_tx.sv
Project_File_P_108 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 127 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_109 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/rstgen_bypass.sv
Project_File_P_109 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 309 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_110 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/soc_mem_map.svh
Project_File_P_110 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 172 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_111 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_4bit.v
Project_File_P_111 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667390858 vhdl_showsource 0 compile_to work file_type verilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 408 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat 0 cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_112 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_sleep_unit.sv
Project_File_P_112 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 242 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_113 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_event_arbiter.sv
Project_File_P_113 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 45 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_114 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/tc_pwr.sv
Project_File_P_114 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 372 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_115 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_top.sv
Project_File_P_115 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 99 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_116 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rfm_f.sv
Project_File_P_116 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667391112 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 431 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_117 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_compressed_decoder.sv
Project_File_P_117 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 222 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_118 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_xbar.sv
Project_File_P_118 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 327 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_119 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv
Project_File_P_119 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 84 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_120 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/delta_counter.sv
Project_File_P_120 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 284 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_121 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_to_axi_lite.sv
Project_File_P_121 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 272 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_122 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/l2_ram_multi_bank.sv
Project_File_P_122 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes compile_to work vlog_upper 0 cover_noshort 0 compile_order 39 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_123 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/tb_pulp.sv
Project_File_P_123 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 9 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_124 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbmic.sv
Project_File_P_124 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667390786 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 420 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_125 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/a2_math_unit.sv
Project_File_P_125 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 404 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_126 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/fifo_v2.sv
Project_File_P_126 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 382 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_127 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_sff.sv
Project_File_P_127 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667390976 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 435 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_128 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_aff2.sv
Project_File_P_128 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667390959 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 428 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_129 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cdc_2phase.sv
Project_File_P_129 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 278 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_130 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/components/pulp_interfaces.sv
Project_File_P_130 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes compile_to work vlog_upper 0 cover_noshort 0 compile_order 19 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_131 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_stream_unit.sv
Project_File_P_131 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 83 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_132 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/clk_gen.sv
Project_File_P_132 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 11 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_133 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rhw.sv
Project_File_P_133 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667391114 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 432 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_134 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/cv32e40p_fp_wrapper.sv
Project_File_P_134 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 26 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_135 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_single_slice.sv
Project_File_P_135 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 158 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_136 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv
Project_File_P_136 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 332 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_137 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_rounding.sv
Project_File_P_137 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 342 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_138 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ResponseTree_BRIDGE.sv
Project_File_P_138 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 189 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_139 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_join.sv
Project_File_P_139 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 322 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_140 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/mem_init_files/col1.mem
Project_File_P_140 = folder {Top Level} last_compile 0 compile_order -1 file_type none group_id 0 dont_compile 1 ood 1
Project_File_141 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/tcdm_interconnect_pkg.sv
Project_File_P_141 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 63 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_142 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_arbiter.sv
Project_File_P_142 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 313 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_143 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_1CH.sv
Project_File_P_143 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 198 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_144 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/amo_shim.sv
Project_File_P_144 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 59 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_145 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_xbar.sv
Project_File_P_145 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 273 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_146 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv
Project_File_P_146 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 231 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_147 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbaps.sv
Project_File_P_147 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667390800 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 417 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_148 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv
Project_File_P_148 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 236 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_149 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_aligner.sv
Project_File_P_149 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 218 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_150 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RR_Flag_Req_BRIDGE.sv
Project_File_P_150 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 190 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_151 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/FanInPrimitive_Req_BRIDGE.sv
Project_File_P_151 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 183 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_152 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_loop_filter.vhd
Project_File_P_152 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type vhdl cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 456 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_153 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv
Project_File_P_153 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 96 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_154 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv
Project_File_P_154 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 267 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_155 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/tcdm_interconnect.sv
Project_File_P_155 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 62 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_156 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/ql_generic_gates.sv
Project_File_P_156 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667391127 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 436 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_157 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/rstgen.sv
Project_File_P_157 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 308 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_158 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_stream_slv.sv
Project_File_P_158 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 165 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_159 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_cut.sv
Project_File_P_159 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 246 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_160 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_w_buffer.sv
Project_File_P_160 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 161 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_161 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_digital.vhd
Project_File_P_161 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type vhdl cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 452 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_162 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_dither_pattern_gen.vhd
Project_File_P_162 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type vhdl cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 453 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_163 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_sim_clock_gate.sv
Project_File_P_163 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 445 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_164 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_to_mem.sv
Project_File_P_164 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 361 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_165 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_join.sv
Project_File_P_165 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 256 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_166 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_read_ctrl.sv
Project_File_P_166 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 176 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_167 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_top.sv
Project_File_P_167 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 368 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_168 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_event_generator.sv
Project_File_P_168 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 46 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_169 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
Project_File_P_169 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 345 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_170 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_register_file_ff.sv
Project_File_P_170 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 240 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_171 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter.sv
Project_File_P_171 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 90 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_172 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/SPI_slave.sv
Project_File_P_172 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667390969 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 440 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_173 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_dff.sv
Project_File_P_173 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667391108 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 429 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_174 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_delayer.sv
Project_File_P_174 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 247 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_175 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/lut_4x4.sv
Project_File_P_175 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 132 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_176 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_synchronizer.v
Project_File_P_176 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type verilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 206 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat 0 cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_177 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/XBAR_BRIDGE.sv
Project_File_P_177 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 191 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_178 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_buffer.sv
Project_File_P_178 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 398 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_179 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/find_first_one.sv
Project_File_P_179 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 383 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_180 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/cic_top.sv
Project_File_P_180 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 102 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_181 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/serial_deglitch.sv
Project_File_P_181 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 310 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_182 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/sram512x64.v
Project_File_P_182 = cover_toggle 0 file_type verilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat 0 vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 14 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_183 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_traffic_gen_tx.sv
Project_File_P_183 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 89 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_184 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
Project_File_P_184 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 349 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_185 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv
Project_File_P_185 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 341 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_186 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_shiftreg.sv
Project_File_P_186 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 70 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_187 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_crc7.sv
Project_File_P_187 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 117 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_188 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_ws_gen.sv
Project_File_P_188 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 108 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_189 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_glitchfree_clkdiv.vhd
Project_File_P_189 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type vhdl cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 454 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_190 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/fifo_v1.sv
Project_File_P_190 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 381 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_191 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_apu_disp.sv
Project_File_P_191 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 221 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_192 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/AddressDecoder_Resp_L2.sv
Project_File_P_192 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 193 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_193 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ArbitrationTree_BRIDGE.sv
Project_File_P_193 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 182 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_194 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/fc_subsystem.sv
Project_File_P_194 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes compile_to work vlog_upper 0 cover_noshort 0 compile_order 29 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_195 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_synchroedge.vhd
Project_File_P_195 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type vhdl cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 460 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_196 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_wrapper.sv
Project_File_P_196 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 447 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_197 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/lint_jtag_wrap.sv
Project_File_P_197 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes compile_to work vlog_upper 0 cover_noshort 0 compile_order 41 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_198 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_node/src/apb_node.sv
Project_File_P_198 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 146 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_199 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_mux.sv
Project_File_P_199 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 323 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_200 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_propagator_tx.sv
Project_File_P_200 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 291 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_201 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv
Project_File_P_201 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 82 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_202 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_clk_period_quantizer.vhd
Project_File_P_202 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type vhdl cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 450 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_203 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_mult.sv
Project_File_P_203 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 235 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_204 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_aw_buffer.sv
Project_File_P_204 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 155 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_205 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi64_2_lint32.sv
Project_File_P_205 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 178 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_206 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/FanInPrimitive_Req_L2.sv
Project_File_P_206 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 195 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_207 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/lint_2_axi_wrap.sv
Project_File_P_207 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 40 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_208 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_b_buffer.sv
Project_File_P_208 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 156 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_209 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_dc_fifo.sv
Project_File_P_209 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 78 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_210 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb2apbcomp/apb2apbcomp.sv
Project_File_P_210 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 152 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_211 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync.sv
Project_File_P_211 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 388 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_212 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ResponseBlock_BRIDGE.sv
Project_File_P_212 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 188 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_213 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/bw_mac.sv
Project_File_P_213 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 406 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_214 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/addr_decode.sv
Project_File_P_214 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 274 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_215 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_reg.vhd
Project_File_P_215 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type vhdl cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 458 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_216 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/interleaved_crossbar.sv
Project_File_P_216 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include compile_to work vlog_upper 0 cover_noshort 0 compile_order 38 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_217 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_popcnt.sv
Project_File_P_217 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 237 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_218 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/log_int_dc_slice_wrap.sv
Project_File_P_218 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 211 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_219 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_tx_fifo.sv
Project_File_P_219 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 71 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_220 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv
Project_File_P_220 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 338 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_221 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/FIFO_sync_256x8.v
Project_File_P_221 = cover_toggle 0 file_type verilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat 0 vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 142 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_222 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_decoder.sv
Project_File_P_222 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 226 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_223 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_to_mem.sv
Project_File_P_223 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 326 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_224 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv
Project_File_P_224 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 339 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_225 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/mem_init_files/cli_sim.txt
Project_File_P_225 = folder {Top Level} last_compile 0 compile_order -1 file_type txt group_id 0 dont_compile 1 ood 1
Project_File_226 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_slice.sv
Project_File_P_226 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 159 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_227 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/udma_i2s_reg_if.sv
Project_File_P_227 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 110 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_228 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_slice_wrap.sv
Project_File_P_228 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 160 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_229 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_load_store_unit.sv
Project_File_P_229 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 234 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_230 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_data_buffer.sv
Project_File_P_230 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 204 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_231 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/udma_sdio_top.sv
Project_File_P_231 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 123 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_232 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_r_buffer.sv
Project_File_P_232 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 157 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_233 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbssc.sv
Project_File_P_233 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667390708 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 427 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_234 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/registers.v
Project_File_P_234 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667391129 vhdl_showsource 0 compile_to work file_type verilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 437 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat 0 cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_235 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/A2_design.sv
Project_File_P_235 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 403 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_236 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/mem_init_files/privateBank1.mem
Project_File_P_236 = folder {Top Level} last_compile 0 compile_order -1 file_type none group_id 0 dont_compile 1 ood 1
Project_File_237 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lfsr_16bit.sv
Project_File_P_237 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 300 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_238 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_peripheral_defines.svh
Project_File_P_238 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667375834 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 170 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_239 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_synch_holdable_driver.sv
Project_File_P_239 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 167 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_240 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_detect.sv
Project_File_P_240 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 288 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_241 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/ecc_decode.sv
Project_File_P_241 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 285 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_242 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fifo.sv
Project_File_P_242 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 317 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_243 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/unread.sv
Project_File_P_243 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 331 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_244 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_16bit.v
Project_File_P_244 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667390842 vhdl_showsource 0 compile_to work file_type verilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 410 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat 0 cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_245 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/axi64_2_lint32_wrap.sv
Project_File_P_245 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include compile_to work vlog_upper 0 cover_noshort 0 compile_order 33 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_246 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_demux.sv
Project_File_P_246 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 257 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_247 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_test.sv
Project_File_P_247 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 271 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_248 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/periph_bus_wrap.sv
Project_File_P_248 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes compile_to work vlog_upper 0 cover_noshort 0 compile_order 42 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_249 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rfm.sv
Project_File_P_249 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667391110 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 430 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_250 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/jtag_pkg.sv
Project_File_P_250 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 2 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_251 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/components/freq_meter.sv
Project_File_P_251 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 18 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_252 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include/tcdm_macros.svh
Project_File_P_252 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 30 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_253 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_reg_if.sv
Project_File_P_253 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 124 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_254 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/pdm_top.sv
Project_File_P_254 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 109 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_255 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_txrx.sv
Project_File_P_255 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 107 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_256 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cb_filter_pkg.sv
Project_File_P_256 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 277 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_257 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/mem_init_files/col3.mem
Project_File_P_257 = folder {Top Level} last_compile 0 compile_order -1 file_type none group_id 0 dont_compile 1 ood 1
Project_File_258 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pad_functional.sv
Project_File_P_258 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 397 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_259 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_write_ctrl.sv
Project_File_P_259 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 177 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_260 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_camera/rtl/camera_reg_if.sv
Project_File_P_260 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 66 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_261 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_clock_gated.rtl.vhd
Project_File_P_261 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type vhdl cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 451 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_262 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbclp.sv
Project_File_P_262 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667390807 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 418 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_263 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/A2_fifo.sv
Project_File_P_263 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 20 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_264 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_cdc.sv
Project_File_P_264 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 356 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_265 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbrfuwff.sv
Project_File_P_265 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667391102 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 424 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_266 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_zerodelta.vhd
Project_File_P_266 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type vhdl cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 461 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_267 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_camera/rtl/camera_if.sv
Project_File_P_267 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 65 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_268 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/clk_gen.sv
Project_File_P_268 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 36 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_269 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cb_filter.sv
Project_File_P_269 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 276 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_270 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_demux.sv
Project_File_P_270 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 357 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_271 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_pkg.sv
Project_File_P_271 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 366 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_272 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_synch_driver.sv
Project_File_P_272 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 166 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_273 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_defines.sv
Project_File_P_273 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 113 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_274 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/efpga_subsystem.sv
Project_File_P_274 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 cover_fsm 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1667390670 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes compile_to work vlog_upper 0 cover_noshort 0 compile_order 24 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_275 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/baud_generator.v
Project_File_P_275 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667391137 vhdl_showsource 0 compile_to work file_type verilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 415 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat 0 cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_276 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_burst_splitter.sv
Project_File_P_276 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 244 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_277 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_demux.sv
Project_File_P_277 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 316 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_278 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_apu_core_pkg.sv
Project_File_P_278 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 215 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_279 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_test.sv
Project_File_P_279 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 360 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_280 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mailbox.sv
Project_File_P_280 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 259 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_281 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcb.sv
Project_File_P_281 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667391139 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 416 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_282 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_ar_buffer.sv
Project_File_P_282 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 154 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_283 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_pkg.sv
Project_File_P_283 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 268 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_284 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/sub_per_hash.sv
Project_File_P_284 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 328 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_285 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/axi_to_reg.sv
Project_File_P_285 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 354 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_286 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/prescaler.sv
Project_File_P_286 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 134 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_287 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/udma_subsystem/udma_subsystem.sv
Project_File_P_287 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes compile_to work vlog_upper 0 cover_noshort 0 compile_order 57 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_288 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/fifo_v3.sv
Project_File_P_288 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 294 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_289 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_node/src/apb_node_wrap.sv
Project_File_P_289 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 147 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_290 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_txrx_data.sv
Project_File_P_290 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 121 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_291 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/top1_wrapper.sv
Project_File_P_291 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 16 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_292 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_clk_rst_gen.sv
Project_File_P_292 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes compile_to work vlog_upper 0 cover_noshort 0 compile_order 44 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_293 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv
Project_File_P_293 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 337 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_294 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_clock_gating_async.sv
Project_File_P_294 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 401 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_295 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_settling_monitor.vhd
Project_File_P_295 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type vhdl cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 459 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_296 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_to_axi.sv
Project_File_P_296 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 263 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_297 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv
Project_File_P_297 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 336 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_298 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/cluster_pwr_cells.sv
Project_File_P_298 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 394 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_299 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/FanInPrimitive_Resp_L2.sv
Project_File_P_299 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 196 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_300 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock2CH_BRIDGE.sv
Project_File_P_300 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 187 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_301 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/qspi_model/GD25Q128B.v
Project_File_P_301 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type verilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 213 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat 0 cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_302 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbfsr.sv
Project_File_P_302 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667390793 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 419 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_303 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv
Project_File_P_303 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 319 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_304 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_hwloop_regs.sv
Project_File_P_304 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 230 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_305 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/cluster_clk_cells_xilinx.sv
Project_File_P_305 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 393 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_306 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lfsr.sv
Project_File_P_306 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 298 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_307 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_clk_gen.sv
Project_File_P_307 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 103 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_308 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/MUX2_REQ_L2.sv
Project_File_P_308 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 197 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_309 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/apb_i2cs.v
Project_File_P_309 = cover_toggle 0 file_type verilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat 0 vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 140 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_310 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork_dynamic.sv
Project_File_P_310 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 320 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_311 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_mux.sv
Project_File_P_311 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 359 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_312 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_timer_unit/rtl/apb_timer_unit.sv
Project_File_P_312 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 148 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_313 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_token_ring.v
Project_File_P_313 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type verilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 207 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat 0 cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_314 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/mem_init_files/col0.mem
Project_File_P_314 = folder {Top Level} last_compile 0 compile_order -1 file_type none group_id 0 dont_compile 1 ood 1
Project_File_315 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_id_prepend.sv
Project_File_P_315 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 253 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_316 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_to_apb.sv
Project_File_P_316 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 262 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_317 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_timer_unit/rtl/timer_unit_counter_presc.sv
Project_File_P_317 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 151 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_318 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/apbt1_interface.sv
Project_File_P_318 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 23 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_319 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/isochronous_spill_register.sv
Project_File_P_319 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 297 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_320 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/uartdpi/uartdpi.c
Project_File_P_320 = folder {Top Level} last_compile 1667420335 compile_order 0 file_type cxx group_id 0 dont_compile 0 ood 0 compile_to work
Project_File_321 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/RAM_256x8_behavioral.v
Project_File_P_321 = cover_toggle 0 file_type verilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat 0 vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 145 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_322 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ResponseBlock_L2.sv
Project_File_P_322 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 200 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_323 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_token_ring_fifo_din.v
Project_File_P_323 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type verilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 208 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat 0 cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_324 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/onehot_to_bin.sv
Project_File_P_324 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 304 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_325 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_au.sv
Project_File_P_325 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 91 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_326 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_prefetch_controller.sv
Project_File_P_326 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 239 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_327 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_isolate.sv
Project_File_P_327 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 255 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_328 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/gray_to_binary.sv
Project_File_P_328 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 295 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_329 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_pwr_cells.sv
Project_File_P_329 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 402 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_330 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_tx_datafetch.sv
Project_File_P_330 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 95 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_331 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/comparator.sv
Project_File_P_331 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 130 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_332 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/shift_reg.sv
Project_File_P_332 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 311 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_333 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/ecc_pkg.sv
Project_File_P_333 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 287 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_334 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_obi_top.sv
Project_File_P_334 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 365 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_335 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rw.sv
Project_File_P_335 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667391116 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 433 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_336 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_interconnect.sv
Project_File_P_336 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include compile_to work vlog_upper 0 cover_noshort 0 compile_order 48 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_337 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/lint_2_axi.sv
Project_File_P_337 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 175 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_338 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/pkg_soc_interconnect.sv
Project_File_P_338 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 43 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_339 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/mem_init_files/verilatorBoot.mem
Project_File_P_339 = folder {Top Level} last_compile 0 compile_order -1 file_type none group_id 0 dont_compile 1 ood 1
Project_File_340 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_register.sv
Project_File_P_340 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 325 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_341 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_LFSR_8bit.sv
Project_File_P_341 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 386 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_342 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_tx_channel.sv
Project_File_P_342 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 106 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_343 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/top/soc_domain.sv
Project_File_P_343 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes compile_to work vlog_upper 0 cover_noshort 0 compile_order 56 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_344 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/tcdm_error_slave.sv
Project_File_P_344 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 52 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_345 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
Project_File_P_345 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 350 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_346 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/clk_div.sv
Project_File_P_346 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 282 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_347 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbsmc.sv
Project_File_P_347 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667390722 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 426 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_348 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/apb_slv_interface.v
Project_File_P_348 = cover_toggle 0 file_type verilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat 0 vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 141 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_349 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_ex_stage.sv
Project_File_P_349 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 227 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_350 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_err_slv.sv
Project_File_P_350 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 252 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_351 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/max_counter.sv
Project_File_P_351 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 302 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_352 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_clk_cells_xilinx.sv
Project_File_P_352 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 400 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_353 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_prefetch_buffer.sv
Project_File_P_353 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 238 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_354 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mux.sv
Project_File_P_354 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 260 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_355 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_gpio/rtl/apb_gpio.sv
Project_File_P_355 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes compile_to work vlog_upper 0 cover_noshort 0 compile_order 139 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_356 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/AddressDecoder_Req_L2.sv
Project_File_P_356 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 192 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_357 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/lint_2_apb.sv
Project_File_P_357 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 174 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_358 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_alu_div.sv
Project_File_P_358 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 220 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_359 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_generic_fifo.sv
Project_File_P_359 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 69 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_360 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_peripherals.sv
Project_File_P_360 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes compile_to work vlog_upper 0 cover_noshort 0 compile_order 50 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_361 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_event_counter.sv
Project_File_P_361 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 68 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_362 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock1CH_BRIDGE.sv
Project_File_P_362 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 186 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_363 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cf_math_pkg.sv
Project_File_P_363 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 281 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_364 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vip/camera/cam_vip.sv
Project_File_P_364 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 378 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_365 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_control.sv
Project_File_P_365 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 97 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_366 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_clkgen.sv
Project_File_P_366 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 76 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_367 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_32bit.v
Project_File_P_367 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667390834 vhdl_showsource 0 compile_to work file_type verilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 411 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat 0 cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_368 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/lint64_to_32.sv
Project_File_P_368 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 179 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_369 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/addr_dec_resp_mux.sv
Project_File_P_369 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 58 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_370 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpif.sv
Project_File_P_370 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667390777 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 421 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_371 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/timer_module.sv
Project_File_P_371 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 136 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_372 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
Project_File_P_372 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 348 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_373 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_top.sv
Project_File_P_373 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 126 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_374 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_clkws_gen.sv
Project_File_P_374 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 104 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_375 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_serializer.sv
Project_File_P_375 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 269 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_376 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/eFPGA_wrapper.sv
Project_File_P_376 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 405 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_377 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_tracer.sv
Project_File_P_377 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 446 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_378 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/a2_bootrom.sv
Project_File_P_378 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 10 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_379 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/fc_demux.sv
Project_File_P_379 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 27 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_380 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_sba.sv
Project_File_P_380 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 367 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_381 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/top/core_v_mcu.sv
Project_File_P_381 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes compile_to work vlog_upper 0 cover_noshort 0 compile_order 53 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_382 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cdc_fifo_gray.sv
Project_File_P_382 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 280 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_383 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/rr_arb_tree.sv
Project_File_P_383 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 307 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_384 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/udma_sdio_reg_if.sv
Project_File_P_384 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 122 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_385 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_arbiter_flushable.sv
Project_File_P_385 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 314 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_386 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/periph_to_reg.sv
Project_File_P_386 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 355 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_387 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/dpi_models/dpi_models.sv
Project_File_P_387 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 214 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_388 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLLPkg.vhd
Project_File_P_388 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type vhdl cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 462 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_389 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_id_queue.sv
Project_File_P_389 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 163 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_390 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_external_per_top.sv
Project_File_P_390 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 86 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_391 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ArbitrationTree_L2.sv
Project_File_P_391 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 194 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_392 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_intf.sv
Project_File_P_392 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 321 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_393 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/test/tb_tc_sram.sv
Project_File_P_393 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 375 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_394 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/l2_tcdm_demux.sv
Project_File_P_394 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 173 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_395 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/tpram_wrap.v
Project_File_P_395 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type verilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 414 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat 0 cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_396 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv
Project_File_P_396 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 250 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_397 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_uniform.sv
Project_File_P_397 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 362 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_398 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_token_ring_fifo_dout.v
Project_File_P_398 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type verilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 209 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat 0 cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_399 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_sram.sv
Project_File_P_399 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 374 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_400 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_int_controller.sv
Project_File_P_400 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 233 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_401 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/apb_to_reg.sv
Project_File_P_401 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 352 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_402 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_clk_gen.sv
Project_File_P_402 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 67 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_403 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/timer_cntrl.sv
Project_File_P_403 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 135 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_404 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/udma_i2s_top.sv
Project_File_P_404 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 111 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_405 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_full_detector.v
Project_File_P_405 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type verilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 205 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat 0 cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_406 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_reg_if.sv
Project_File_P_406 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 98 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_407 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_if_stage.sv
Project_File_P_407 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 232 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_408 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_timer_unit/rtl/timer_unit.sv
Project_File_P_408 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 149 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_409 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_txrx_cmd.sv
Project_File_P_409 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 120 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_410 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/boot_rom.sv
Project_File_P_410 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes compile_to work vlog_upper 0 cover_noshort 0 compile_order 34 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_411 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/exp_backoff.sv
Project_File_P_411 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 292 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_412 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/mv_filter.sv
Project_File_P_412 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 303 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_413 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_8bit.v
Project_File_P_413 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667390849 vhdl_showsource 0 compile_to work file_type verilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 409 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat 0 cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_414 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_intf.sv
Project_File_P_414 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 254 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_415 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/SimJTAG.sv
Project_File_P_415 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 6 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_416 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_ff_one.sv
Project_File_P_416 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 228 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_417 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_omega_net.sv
Project_File_P_417 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 324 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_418 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vip/spi_master_padframe.sv
Project_File_P_418 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 376 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_419 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/mem_init_files/privateBank0.mem
Project_File_P_419 = folder {Top Level} last_compile 0 compile_order -1 file_type none group_id 0 dont_compile 1 ood 1
Project_File_420 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/fall_through_register.sv
Project_File_P_420 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 293 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_421 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_txrx.sv
Project_File_P_421 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 119 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_422 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
Project_File_P_422 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 351 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_423 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/tb_fs_handler.sv
Project_File_P_423 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 8 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_424 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_tx_fifo_dc.sv
Project_File_P_424 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 72 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_425 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_mem.sv
Project_File_P_425 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 364 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_426 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/log_int_dc_slice.sv
Project_File_P_426 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 210 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_427 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbrwf.sv
Project_File_P_427 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667390749 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 425 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_428 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/clock_divider_counter.sv
Project_File_P_428 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 380 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_429 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_fll_if/apb_fll_if.sv
Project_File_P_429 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 138 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_430 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_controller.sv
Project_File_P_430 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 223 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_431 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_fifo.sv
Project_File_P_431 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 229 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_432 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rwhwsc.sv
Project_File_P_432 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667391117 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 434 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_433 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/core_v_mcu_sim_ram.sv
Project_File_P_433 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 12 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_434 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/mem_init_files/col2.mem
Project_File_P_434 = folder {Top Level} last_compile 0 compile_order -1 file_type none group_id 0 dont_compile 1 ood 1
Project_File_435 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_register_file_latch.sv
Project_File_P_435 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 241 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_436 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/sync.sv
Project_File_P_436 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 329 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_437 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_ctrl.sv
Project_File_P_437 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 77 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_438 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbrfu.sv
Project_File_P_438 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667391098 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 423 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_439 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/fc_hwpe.sv
Project_File_P_439 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 28 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_440 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/mem_init_files/boot.mem
Project_File_P_440 = folder {Top Level} last_compile 0 compile_order -1 file_type none group_id 0 dont_compile 1 ood 1
Project_File_441 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_intf.sv
Project_File_P_441 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 358 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_442 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/tcdm_demux.sv
Project_File_P_442 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include compile_to work vlog_upper 0 cover_noshort 0 compile_order 51 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_443 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/binary_to_gray.sv
Project_File_P_443 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 275 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_444 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_mux.rtl.vhd
Project_File_P_444 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type vhdl cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 457 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_445 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv
Project_File_P_445 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 81 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_446 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/bfly_net.sv
Project_File_P_446 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 60 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_447 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_pkg.sv
Project_File_P_447 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 217 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_448 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/riscv_pkg.sv
Project_File_P_448 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 4 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_449 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_fpu_pkg.sv
Project_File_P_449 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 216 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_450 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/spi_master_top.v
Project_File_P_450 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667391132 vhdl_showsource 0 compile_to work file_type verilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 439 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat 0 cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_451 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_2CH.sv
Project_File_P_451 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 199 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_452 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/mem_init_files/cli.txt
Project_File_P_452 = folder {Top Level} last_compile 0 compile_order -1 file_type txt group_id 0 dont_compile 1 ood 1
Project_File_453 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_rx_dataout.sv
Project_File_P_453 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 94 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_454 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/MUX2_REQ_BRIDGE.sv
Project_File_P_454 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 185 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_455 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_rx_channel.sv
Project_File_P_455 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 105 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_456 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma.sv
Project_File_P_456 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 335 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_457 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_apu_tracer.sv
Project_File_P_457 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 443 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_458 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_rx.sv
Project_File_P_458 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 125 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_459 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/pulp_tap_pkg.sv
Project_File_P_459 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 3 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_460 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/FanInPrimitive_Resp_BRIDGE.sv
Project_File_P_460 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 184 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_461 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RR_Flag_Req_L2.sv
Project_File_P_461 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 202 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_462 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/id_queue.sv
Project_File_P_462 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 296 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_463 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv
Project_File_P_463 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 225 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_464 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/up_down_counter.sv
Project_File_P_464 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 137 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_465 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/input_stage.sv
Project_File_P_465 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 131 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_466 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/apb_efpga_demux.sv
Project_File_P_466 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667317141 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes compile_to work vlog_upper 0 cover_noshort 0 compile_order 32 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_467 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/AddressDecoder_Req_BRIDGE.sv
Project_File_P_467 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 180 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_468 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_reg_if.sv
Project_File_P_468 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 93 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_469 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo.sv
Project_File_P_469 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 384 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_470 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/counter.sv
Project_File_P_470 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 283 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_471 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/popcount.sv
Project_File_P_471 = cover_exttoggle 0 vhdl_noload 0 vlog_nodebug 0 last_compile 1667293492 vhdl_showsource 0 compile_to work file_type systemverilog cover_cond 0 cover_fsm 0 folder {Top Level} vlog_noload 0 vhdl_disableopt 0 cover_excludedefault 0 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 vhdl_options {} compile_order 306 cover_nosub 0 cover_toggle 0 vhdl_nodebug 0 vhdl_synth 0 vlog_disableopt 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_0InOptions {} vhdl_warn3 1 voptflow 1 vhdl_warn4 1 ood 0 vhdl_warn5 1 vlog_upper 0 vhdl_use93 2002 vhdl_novitalcheck 0 cover_nofec 0 group_id 0 vhdl_1164 1 vhdl_enable0In 0 vlog_1995compat SV cover_branch 0 vhdl_vital 0 vlog_enable0In 0 vhdl_explicit 1 cover_covercells 0 toggle - vlog_0InOptions {} cover_noshort 0 vlog_options {} cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_472 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_reg_if.sv
Project_File_P_472 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 114 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_473 = C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/clk_rst_gen.sv
Project_File_P_473 = cover_toggle 0 file_type systemverilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat SV vlog_nodebug 0 vlog_noload 0 folder {Top Level} last_compile 1667293492 cover_fsm 0 cover_branch 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 162 dont_compile 0 cover_expr 0 cover_stmt 0
Project_Sim_Count = 0
Project_Folder_Count = 0
Echo_Compile_Output = 0
Save_Compile_Report = 1
Project_Opt_Count = 0
ForceSoftPaths = 0
ProjectStatusDelay = 5000
VERILOG_DoubleClick = Edit
VERILOG_CustomDoubleClick = 
SYSTEMVERILOG_DoubleClick = Edit
SYSTEMVERILOG_CustomDoubleClick = 
VHDL_DoubleClick = Edit
VHDL_CustomDoubleClick = 
PSL_DoubleClick = Edit
PSL_CustomDoubleClick = 
TEXT_DoubleClick = Edit
TEXT_CustomDoubleClick = 
SYSTEMC_DoubleClick = Edit
SYSTEMC_CustomDoubleClick = 
TCL_DoubleClick = Edit
TCL_CustomDoubleClick = 
MACRO_DoubleClick = Edit
MACRO_CustomDoubleClick = 
VCD_DoubleClick = Edit
VCD_CustomDoubleClick = 
SDF_DoubleClick = Edit
SDF_CustomDoubleClick = 
XML_DoubleClick = Edit
XML_CustomDoubleClick = 
LOGFILE_DoubleClick = Edit
LOGFILE_CustomDoubleClick = 
UCDB_DoubleClick = Edit
UCDB_CustomDoubleClick = 
TDB_DoubleClick = Edit
TDB_CustomDoubleClick = 
UPF_DoubleClick = Edit
UPF_CustomDoubleClick = 
PCF_DoubleClick = Edit
PCF_CustomDoubleClick = 
PROJECT_DoubleClick = Edit
PROJECT_CustomDoubleClick = 
VRM_DoubleClick = Edit
VRM_CustomDoubleClick = 
DEBUGDATABASE_DoubleClick = Edit
DEBUGDATABASE_CustomDoubleClick = 
DEBUGARCHIVE_DoubleClick = Edit
DEBUGARCHIVE_CustomDoubleClick = 
Project_Major_Version = 2022
Project_Minor_Version = 1
