/*
 * Copyright (c) 2022, Renesas Electronics Corporation. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef __SYS_REGS_H__
#define __SYS_REGS_H__

#include <rz_soc_def.h>						/* Get the System base address */

#define	SYS_MSTACCCTL0						(SYS_BASE + 0x00000000)
#define	SYS_MSTACCCTL1						(SYS_BASE + 0x00000004)
/* Reserved from (SYS_BASE + 0x00000008) to (SYS_BASE + 0x0000000B)*/
#define	SYS_MSTACCCTL3						(SYS_BASE + 0x0000000C)
#define	SYS_MSTACCCTL4						(SYS_BASE + 0x00000010)
#define	SYS_MSTACCCTL5						(SYS_BASE + 0x00000014)
#define	SYS_MSTACCCTL6						(SYS_BASE + 0x00000018)
#define	SYS_MSTACCCTL7						(SYS_BASE + 0x0000001C)
#define	SYS_MSTACCCTL8						(SYS_BASE + 0x00000020)
/* Reserved from (SYS_BASE + 0x00000024) to (SYS_BASE + 0x0000002F)*/
#define	SYS_MSTACCCTL12						(SYS_BASE + 0x00000030)
#define	SYS_MSTACCCTL13						(SYS_BASE + 0x00000034)
#define	SYS_MSTACCCTL14						(SYS_BASE + 0x00000038)
#define	SYS_MSTACCCTL15						(SYS_BASE + 0x0000003C)
/* Reserved from (SYS_BASE + 0x00000040) to (SYS_BASE + 0x0000004B)*/
#define	SYS_MSTACCCTL19						(SYS_BASE + 0x0000004C)
#define	SYS_MSTACCCTL21						(SYS_BASE + 0x00000054)

/* Reserved from (SYS_BASE + 0x00000058) to (SYS_BASE + 0x000000FF)*/

#define	SYS_SLVACCCTL0						(SYS_BASE + 0x00000100)
#define	SYS_SLVACCCTL1						(SYS_BASE + 0x00000104)
#define	SYS_SLVACCCTL2						(SYS_BASE + 0x00000108)
#define	SYS_SLVACCCTL3						(SYS_BASE + 0x0000010C)
#define	SYS_SLVACCCTL4						(SYS_BASE + 0x00000110)
#define	SYS_SLVACCCTL5						(SYS_BASE + 0x00000114)
#define	SYS_SLVACCCTL6						(SYS_BASE + 0x00000118)
#define	SYS_SLVACCCTL7						(SYS_BASE + 0x0000011C)
#define	SYS_SLVACCCTL8						(SYS_BASE + 0x00000120)
#define	SYS_SLVACCCTL9						(SYS_BASE + 0x00000124)
#define	SYS_SLVACCCTL10						(SYS_BASE + 0x00000128)
#define	SYS_SLVACCCTL11						(SYS_BASE + 0x0000012C)
#define	SYS_SLVACCCTL12						(SYS_BASE + 0x00000130)
#define	SYS_SLVACCCTL13						(SYS_BASE + 0x00000134)
#define	SYS_SLVACCCTL14						(SYS_BASE + 0x00000138)
/* Reserved from (SYS_BASE + 0x0000013C) to (SYS_BASE + 0x0000013F)*/
#define	SYS_SLVACCCTL16						(SYS_BASE + 0x00000140)
/* Reserved from (SYS_BASE + 0x00000148) to (SYS_BASE + 0x0000014B)*/
#define	SYS_SLVACCCTL19						(SYS_BASE + 0x0000014C)
#define	SYS_SLVACCCTL20						(SYS_BASE + 0x00000150)
#define	SYS_SLVACCCTL21						(SYS_BASE + 0x00000154)
/* Reserved from (SYS_BASE + 0x00000160) to (SYS_BASE + 0x0000017F)*/
#define	SYS_SLVACCCTL32						(SYS_BASE + 0x00000180)
/* Reserved from (SYS_BASE + 0x00000188) to (SYS_BASE + 0x0000018B)*/
#define	SYS_SLVACCCTL35						(SYS_BASE + 0x0000018C)
#define	SYS_SLVACCCTL36						(SYS_BASE + 0x00000190)
#define	SYS_SLVACCCTL37						(SYS_BASE + 0x00000194)
#define	SYS_SLVACCCTL38						(SYS_BASE + 0x00000198)
#define	SYS_SLVACCCTL39						(SYS_BASE + 0x0000019C)
#define	SYS_SLVACCCTL40						(SYS_BASE + 0x000001A0)
#define	SYS_SLVACCCTL41						(SYS_BASE + 0x000001A4)
#define	SYS_SLVACCCTL43						(SYS_BASE + 0x000001AC)
#define	SYS_SLVACCCTL44						(SYS_BASE + 0x000001B0)
/* Reserved from (SYS_BASE + 0x000001B4) to (SYS_BASE + 0x000001BB)*/
#define	SYS_SLVACCCTL47						(SYS_BASE + 0x000001BC)
#define	SYS_SLVACCCTL48						(SYS_BASE + 0x000001C0)
#define	SYS_SLVACCCTL49						(SYS_BASE + 0x000001C4)
#define	SYS_SLVACCCTL50						(SYS_BASE + 0x000001C8)
#define	SYS_SLVACCCTL51						(SYS_BASE + 0x000001CC)
#define	SYS_SLVACCCTL52						(SYS_BASE + 0x000001D0)
#define	SYS_SLVACCCTL53						(SYS_BASE + 0x000001D4)
/* Reserved from (SYS_BASE + 0x000001D8) to (SYS_BASE + 0x000001DB)*/
#define	SYS_SLVACCCTL55						(SYS_BASE + 0x000001DC)
#define	SYS_SLVACCCTL56						(SYS_BASE + 0x000001E0)
/* SYS_SLVACCCTL57 to SYS_SLVACCCTL63 not listed*/
#define	SYS_SLVACCCTL64						(SYS_BASE + 0x00000200)
#define	SYS_SLVACCCTL65						(SYS_BASE + 0x00000204)
#define	SYS_SLVACCCTL66						(SYS_BASE + 0x00000208)
#define	SYS_SLVACCCTL67						(SYS_BASE + 0x0000020C)
#define	SYS_SLVACCCTL68						(SYS_BASE + 0x00000210)
/* Reserved from (SYS_BASE + 0x00000214) to (SYS_BASE + 0x0000023F)*/
#define	SYS_SLVACCCTL80						(SYS_BASE + 0x00000240)
#define	SYS_SLVACCCTL81						(SYS_BASE + 0x00000244)
/* Reserved from (SYS_BASE + 0x00000248) to (SYS_BASE + 0x0000025B)*/
#define	SYS_SLVACCCTL87						(SYS_BASE + 0x0000025C)
/* Reserved from (SYS_BASE + 0x00000260) to (SYS_BASE + 0x00000263)*/
#define	SYS_SLVACCCTL89						(SYS_BASE + 0x00000264)
#define	SYS_SLVACCCTL91						(SYS_BASE + 0x0000026C)
#define	SYS_SLVACCCTL92						(SYS_BASE + 0x00000270)
#define	SYS_SLVACCCTL93						(SYS_BASE + 0x00000274)

/* Reserved from (SYS_BASE + 0x00000280) to (SYS_BASE + 0x000002FF)*/

#define	SYS_LSI_MODE						(SYS_BASE + 0x00000300)
#define SYS_LSI_DEVID						(SYS_BASE + 0x00000304)
#define	SYS_LSI_PRR							(SYS_BASE + 0x00000308)

/*
 * TODO: Check if this register exists.
 */
#define	SYS_LSI_OTPPOC						(SYS_BASE + 0x0000031C)

/* Reserved from (SYS_BASE + 0x00000320) to (SYS_BASE + 0x0000032F)*/

#define SYS_LSI_TSU_TRMVAL0					(SYS_BASE + 0x00000330)
#define SYS_LSI_TSU_TRMVAL1					(SYS_BASE + 0x00000334)

/* Reserved from (SYS_BASE + 0x00000348) to (SYS_BASE + 0x000004FF)*/

#define	SYS_AOF0							(SYS_BASE + 0x00000500)
/* Reserved from (SYS_BASE + 0x00000504) to (SYS_BASE + 0x00000507)*/
#define	SYS_AOF2							(SYS_BASE + 0x00000508)
/* Reserved from (SYS_BASE + 0x0000050C) to (SYS_BASE + 0x00000513)*/
#define	SYS_AOF5							(SYS_BASE + 0x00000514)
#define	SYS_AOF6							(SYS_BASE + 0x00000518)
/* Reserved from (SYS_BASE + 0x0000051C) to (SYS_BASE + 0x0000051F)*/
#define	SYS_AOF8							(SYS_BASE + 0x00000520)
#define	SYS_AOF9							(SYS_BASE + 0x00000524)
/* Reserved from (SYS_BASE + 0x0000053A) to (SYS_BASE + 0x0000053F)*/
#define	SYS_AOF16							(SYS_BASE + 0x00000540)
#define	SYS_AOF17							(SYS_BASE + 0x00000544)
#define	SYS_AOF18							(SYS_BASE + 0x00000548)
#define	SYS_AOF19							(SYS_BASE + 0x0000054C)
#define	SYS_AOF20							(SYS_BASE + 0x00000550)
#define	SYS_AOF21							(SYS_BASE + 0x00000554)
#define	SYS_AOF22							(SYS_BASE + 0x00000558)
/* Reserved from (SYS_BASE + 0x0000055C) to (SYS_BASE + 0x0000055F)*/
#define	SYS_AOF24							(SYS_BASE + 0x00000560)
#define	SYS_AOF25							(SYS_BASE + 0x00000564)
/* Reserved from (SYS_BASE + 0x00000568) to (SYS_BASE + 0x0000057F)*/
#define	SYS_AOF32							(SYS_BASE + 0x00000580)
#define	SYS_AOF33							(SYS_BASE + 0x00000584)
/* Reserved from (SYS_BASE + 0x00000588) to (SYS_BASE + 0x000005A7)*/
#define	SYS_AOF42							(SYS_BASE + 0x000005A8)
#define	SYS_AOF43							(SYS_BASE + 0x000005AC)
/* Reserved from (SYS_BASE + 0x000005B0) to (SYS_BASE + 0x000005BF)*/
#define	SYS_AOF48							(SYS_BASE + 0x000005C0)
#define	SYS_AOF49							(SYS_BASE + 0x000005C4)
#define	SYS_AOF50							(SYS_BASE + 0x000005C8)

/* Reserved from (SYS_BASE + 0x000005CC) to (SYS_BASE + 0x000005FF)*/

#define SYS_ACPU_CFG_SMPL					(SYS_BASE + 0x00000600)
#define SYS_ACPU_CFG_SMPH					(SYS_BASE + 0x00000604)
#define SYS_ACPU_CFG_EMPL					(SYS_BASE + 0x00000608)
#define SYS_ACPU_CFG_EMPH					(SYS_BASE + 0x0000060C)

#define SYS_ACPU_CFG_RVAL0					(SYS_BASE + 0x00000624)
#define SYS_ACPU_CFG_RVAH0					(SYS_BASE + 0x00000628)
#define SYS_ACPU_CFG_RVAL1					(SYS_BASE + 0x0000062C)
#define SYS_ACPU_CFG_RVAH1					(SYS_BASE + 0x00000630)
#define SYS_ACPU_CFG_RVAL2					(SYS_BASE + 0x00000634)
#define SYS_ACPU_CFG_RVAH2					(SYS_BASE + 0x00000638)
#define SYS_ACPU_CFG_RVAL3					(SYS_BASE + 0x0000063C)
#define SYS_ACPU_CFG_RVAH3					(SYS_BASE + 0x00000640)

#define SYS_MCPU_CFG2						(SYS_BASE + 0x0000080C)
#define SYS_MCPU_CFG3						(SYS_BASE + 0x00000810)
#define SYS_MCPU_CFG4						(SYS_BASE + 0x00000814)
#define SYS_MCPU_CFG5						(SYS_BASE + 0x00000818)

/* Reserved from (SYS_BASE + 0x0000081C) to (SYS_BASE + 0x000008FF)*/

#define SPI_STAADDCS0						(SYS_BASE + 0x00000900)
#define SPI_ENDADDCS0						(SYS_BASE + 0x00000904)
#define SPI_STAADDCS1						(SYS_BASE + 0x00000908)
#define SPI_ENDADDCS1						(SYS_BASE + 0x0000090C)

/* Reserved from (SYS_BASE + 0x00000A04) to (SYS_BASE + 0x00000AFF)*/

#define	SYS_SRAM0_ECC						(SYS_BASE + 0x00000B00)
#define	SYS_SRAM0_EN						(SYS_BASE + 0x00000B04)

/* Reserved from (SYS_BASE + 0x00000B14) to (SYS_BASE + 0x00000B4F)*/

#define	SYS_SRAM1_ECC						(SYS_BASE + 0x00000B50)
#define	SYS_SRAM1_EN						(SYS_BASE + 0x00000B54)

/* Reserved from (SYS_BASE + 0x00000B64) to (SYS_BASE + 0x00000BFF)*/

#define	SYS_WDT0_CTRL						(SYS_BASE + 0x00000C00)
#define	SYS_WDT2_CTRL						(SYS_BASE + 0x00000C04)
#define	SYS_WDT3_CTRL						(SYS_BASE + 0x00000C08)
#define SYS_WDT1_CTRL						(SYS_BASE + 0x00000C0C)

/* Reserved from (SYS_BASE + 0x00000D0C) to (SYS_BASE + 0x00000DFF)*/

#define SYS_VSPI_CLK						(SYS_BASE + 0x00000E00)

/* Reserved from (SYS_BASE + 0x00000E0C) to (SYS_BASE + 0x00000EFF)*/

#define	SYS_BGETH0_CFG						(SYS_BASE + 0x00000F00)
#define	SYS_BGETH1_CFG						(SYS_BASE + 0x00000F04)

/* Reserved from (SYS_BASE + 0x00000F08) to (SYS_BASE + 0x00000FFF)*/
#define SYS_PCIE_REG_OFFSET_START	UL(0x1000)						/* Offset corresponds to register SYS_PCIE_INTX_CH0 */
#define SYS_PCIE_REG_OFFSET_END		UL(0x1024)						/* Offset corresponds to register SYS_PCIE_MODE_CH0 */

#define	SYS_PCIE_INTX_CH0					(SYS_BASE + 0x00001000)
#define	SYS_PCIE_MSI1_CH0					(SYS_BASE + 0x00001004)
#define	SYS_PCIE_MSI2_CH0					(SYS_BASE + 0x00001008)
#define	SYS_PCIE_MSI3_CH0					(SYS_BASE + 0x0000100C)
#define	SYS_PCIE_MSI4_CH0					(SYS_BASE + 0x00001010)
#define	SYS_PCIE_MSI5_CH0					(SYS_BASE + 0x00001014)
#define	SYS_PCIE_PME_CH0					(SYS_BASE + 0x00001018)
#define	SYS_PCIE_ACK_CH0					(SYS_BASE + 0x0000101C)
#define	SYS_PCIE_MISC_CH0					(SYS_BASE + 0x00001020)
#define	SYS_PCIE_MODE_CH0					(SYS_BASE + 0x00001024)

/* Reserved from (SYS_BASE + 0x00001604) to (SYS_BASE + 0x000016FF)*/

#define	SYS_GPREG_0							(SYS_BASE + 0x00001700)
#define	SYS_GPREG_1							(SYS_BASE + 0x00001704)
#define	SYS_GPREG_2							(SYS_BASE + 0x00001708)
#define	SYS_GPREG_3							(SYS_BASE + 0x0000170C)

#define SYS_LSI_OTPPOC_x_E_MASK				(0x3)
#define SYS_LSI_OTPPOC_x_E_WIDTH			(2)
#define SYS_LSI_OTPPOC_EN_x_DS_MASK			(1)
#define SYS_LSI_OTPPOC_EN_x_DS_WIDTH		(2)
#define SYS_LSI_OTPPOC_EN_x_DS_BASE			(16)

#define	SYS_LSI_OTPPOC_SD_E_OFFSET			(0)
#define	SYS_LSI_OTPPOC_SD_E_MASK			(SYS_LSI_OTPPOC_x_E_MASK << SYS_LSI_OTPPOC_SD_E_OFFSET)
#define	SYS_LSI_OTPPOC_EMMC18_E_OFFSET		(2)
#define	SYS_LSI_OTPPOC_EMMC18_E_MASK		(SYS_LSI_OTPPOC_x_E_MASK << SYS_LSI_OTPPOC_EMMC18_E_OFFSET)
#define	SYS_LSI_OTPPOC_EMMC33_E_OFFSET		(4)
#define	SYS_LSI_OTPPOC_EMMC33_E_MASK		(SYS_LSI_OTPPOC_x_E_MASK << SYS_LSI_OTPPOC_EMMC33_E_OFFSET)
#define	SYS_LSI_OTPPOC_SPI18_E_OFFSET		(6)
#define	SYS_LSI_OTPPOC_SPI18_E_MASK			(SYS_LSI_OTPPOC_x_E_MASK << SYS_LSI_OTPPOC_SPI18_E_OFFSET)
#define	SYS_LSI_OTPPOC_SPI33_E_OFFSET		(8)
#define	SYS_LSI_OTPPOC_SPI33_E_MASK			(SYS_LSI_OTPPOC_x_E_MASK << SYS_LSI_OTPPOC_SPI33_E_OFFSET)
#define	SYS_LSI_OTPPOC_SCIF_E_OFFSET		(10)
#define	SYS_LSI_OTPPOC_SCIF_E_MASK			(SYS_LSI_OTPPOC_x_E_MASK << SYS_LSI_OTPPOC_SCIF_E_OFFSET)

#define	SYS_LSI_OTPPOC_EN_SD_DS_OFFSET		SYS_LSI_OTPPOC_EN_x_DS_BASE
#define	SYS_LSI_OTPPOC_EN_SD_DS_MASK		(0x01 << SYS_LSI_OTPPOC_EN_SD_DS_OFFSET)
#define	SYS_LSI_OTPPOC_EN_EMMC18_DS_OFFSET	(18)
#define	SYS_LSI_OTPPOC_EN_EMMC18_DS_MASK	(0x01 << SYS_LSI_OTPPOC_EN_EMMC18_DS_OFFSET)
#define	SYS_LSI_OTPPOC_EN_EMMC33_DS_OFFSET	(20)
#define	SYS_LSI_OTPPOC_EN_EMMC33_DS_MASK	(0x01 << SYS_LSI_OTPPOC_EN_EMMC33_DS_OFFSET)
#define	SYS_LSI_OTPPOC_EN_SPI18_DS_OFFSET	(22)
#define	SYS_LSI_OTPPOC_EN_SPI18_DS_MASK		(0x01 << SYS_LSI_OTPPOC_EN_SPI18_DS_OFFSET)
#define	SYS_LSI_OTPPOC_EN_SPI33_DS_OFFSET	(24)
#define	SYS_LSI_OTPPOC_EN_SPI33_DS_MASK		(0x01 << SYS_LSI_OTPPOC_EN_SPI33_DS_OFFSET)
#define	SYS_LSI_OTPPOC_EN_SCIF_DS_OFFSET	(26)
#define	SYS_LSI_OTPPOC_EN_SCIF_DS_MASK		(0x01 << SYS_LSI_OTPPOC_EN_SCIF_DS_OFFSET)

#endif	/* __SYS_REGS_H__ */
