// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_326_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        max_val,
        x_mask_address0,
        x_mask_ce0,
        x_mask_q0,
        max_val_18_out,
        max_val_18_out_ap_vld,
        grp_fu_844_p_din0,
        grp_fu_844_p_din1,
        grp_fu_844_p_opcode,
        grp_fu_844_p_dout0,
        grp_fu_844_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] max_val;
output  [14:0] x_mask_address0;
output   x_mask_ce0;
input  [31:0] x_mask_q0;
output  [31:0] max_val_18_out;
output   max_val_18_out_ap_vld;
output  [31:0] grp_fu_844_p_din0;
output  [31:0] grp_fu_844_p_din1;
output  [4:0] grp_fu_844_p_opcode;
input  [0:0] grp_fu_844_p_dout0;
output   grp_fu_844_p_ce;

reg ap_idle;
reg x_mask_ce0;
reg max_val_18_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln326_fu_96_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln326_reg_234;
reg   [31:0] max_val_18_load_1_reg_243;
reg   [31:0] max_val_19_reg_250;
wire   [63:0] i_23_cast_fu_102_p1;
wire    ap_block_pp0_stage0;
reg   [31:0] max_val_18_fu_44;
wire   [31:0] max_val_20_fu_204_p3;
reg   [31:0] ap_sig_allocacmp_max_val_18_load_1;
wire    ap_loop_init;
reg   [15:0] i_fu_48;
wire   [15:0] add_ln326_fu_107_p2;
reg   [15:0] ap_sig_allocacmp_i_7;
wire    ap_block_pp0_stage0_01001;
wire   [31:0] bitcast_ln326_fu_122_p1;
wire   [31:0] bitcast_ln326_1_fu_139_p1;
wire   [7:0] tmp_s_fu_125_p4;
wire   [22:0] trunc_ln326_fu_135_p1;
wire   [0:0] icmp_ln326_2_fu_162_p2;
wire   [0:0] icmp_ln326_1_fu_156_p2;
wire   [7:0] tmp_26_fu_142_p4;
wire   [22:0] trunc_ln326_1_fu_152_p1;
wire   [0:0] icmp_ln326_4_fu_180_p2;
wire   [0:0] icmp_ln326_3_fu_174_p2;
wire   [0:0] or_ln326_fu_168_p2;
wire   [0:0] and_ln326_fu_192_p2;
wire   [0:0] or_ln326_1_fu_186_p2;
wire   [0:0] and_ln326_1_fu_198_p2;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln326_fu_96_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_48 <= add_ln326_fu_107_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_48 <= 16'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            max_val_18_fu_44 <= max_val;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            max_val_18_fu_44 <= max_val_20_fu_204_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln326_reg_234 <= icmp_ln326_fu_96_p2;
        max_val_18_load_1_reg_243 <= ap_sig_allocacmp_max_val_18_load_1;
        max_val_19_reg_250 <= x_mask_q0;
    end
end

always @ (*) begin
    if (((icmp_ln326_fu_96_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_7 = 16'd1;
    end else begin
        ap_sig_allocacmp_i_7 = i_fu_48;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_max_val_18_load_1 = max_val_20_fu_204_p3;
    end else begin
        ap_sig_allocacmp_max_val_18_load_1 = max_val_18_fu_44;
    end
end

always @ (*) begin
    if (((icmp_ln326_reg_234 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        max_val_18_out_ap_vld = 1'b1;
    end else begin
        max_val_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_mask_ce0 = 1'b1;
    end else begin
        x_mask_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln326_fu_107_p2 = (ap_sig_allocacmp_i_7 + 16'd1);

assign and_ln326_1_fu_198_p2 = (or_ln326_1_fu_186_p2 & and_ln326_fu_192_p2);

assign and_ln326_fu_192_p2 = (or_ln326_fu_168_p2 & grp_fu_844_p_dout0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln326_1_fu_139_p1 = max_val_18_load_1_reg_243;

assign bitcast_ln326_fu_122_p1 = max_val_19_reg_250;

assign grp_fu_844_p_ce = 1'b1;

assign grp_fu_844_p_din0 = x_mask_q0;

assign grp_fu_844_p_din1 = ap_sig_allocacmp_max_val_18_load_1;

assign grp_fu_844_p_opcode = 5'd2;

assign i_23_cast_fu_102_p1 = ap_sig_allocacmp_i_7;

assign icmp_ln326_1_fu_156_p2 = ((tmp_s_fu_125_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln326_2_fu_162_p2 = ((trunc_ln326_fu_135_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln326_3_fu_174_p2 = ((tmp_26_fu_142_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln326_4_fu_180_p2 = ((trunc_ln326_1_fu_152_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln326_fu_96_p2 = ((ap_sig_allocacmp_i_7 == 16'd32768) ? 1'b1 : 1'b0);

assign max_val_18_out = max_val_18_fu_44;

assign max_val_20_fu_204_p3 = ((and_ln326_1_fu_198_p2[0:0] == 1'b1) ? max_val_19_reg_250 : max_val_18_load_1_reg_243);

assign or_ln326_1_fu_186_p2 = (icmp_ln326_4_fu_180_p2 | icmp_ln326_3_fu_174_p2);

assign or_ln326_fu_168_p2 = (icmp_ln326_2_fu_162_p2 | icmp_ln326_1_fu_156_p2);

assign tmp_26_fu_142_p4 = {{bitcast_ln326_1_fu_139_p1[30:23]}};

assign tmp_s_fu_125_p4 = {{bitcast_ln326_fu_122_p1[30:23]}};

assign trunc_ln326_1_fu_152_p1 = bitcast_ln326_1_fu_139_p1[22:0];

assign trunc_ln326_fu_135_p1 = bitcast_ln326_fu_122_p1[22:0];

assign x_mask_address0 = i_23_cast_fu_102_p1;

endmodule //activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_326_2
