Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: Inferring 13 clock-gating checks. (PTE-017)
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 100.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Tue May 14 01:04:32 2019
****************************************

Warning: There are 2225 invalid end points for constrained paths. (UITE-416)
No constrained paths.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 100.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Tue May 14 01:04:32 2019
****************************************

Warning: There are 2225 invalid end points for constrained paths. (UITE-416)

  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U75/Y (IBUFFX2_RVT)                0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      34.34 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.55 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.77 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_18_/U3/Y (XOR2X1_RVT)
                                                          0.20      34.97 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_18_/U2/Y (XOR2X1_RVT)
                                                          0.22      35.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U3/Y (XOR2X1_RVT)
                                                          0.20      35.39 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U2/Y (INVX0_RVT)
                                                          0.11      35.51 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U7/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U4/Y (XNOR2X1_RVT)
                                                          0.21      36.02 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[18]/D (SDFFX1_RVT)
                                                          0.09      36.11 r
  data arrival time                                                 36.11

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[18]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.11
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.88


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[47]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U150/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_46_/p0/U6/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_46_/p0/U5/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_47_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_47_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.19      34.55 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_47_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.77 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_47_/U2/Y (XOR2X1_RVT)
                                                          0.20      34.97 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_47_/U3/Y (XOR2X1_RVT)
                                                          0.22      35.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_47_/U3/Y (XOR2X1_RVT)
                                                          0.20      35.39 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_47_/U5/Y (INVX1_RVT)
                                                          0.11      35.51 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_47_/U4/Y (XNOR3X1_RVT)
                                                          0.20      35.70 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_47_/U7/Y (INVX1_RVT)
                                                          0.11      35.81 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_47_/U6/Y (XNOR2X1_RVT)
                                                          0.21      36.02 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[47]/D (SDFFX1_RVT)
                                                          0.09      36.11 r
  data arrival time                                                 36.11

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[47]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.11
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.88


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[21]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[22]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[21]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[21]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U126/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_21_/p0/U4/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_21_/p0/U5/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_22_/p0/U2/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_22_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.57 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_22_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.23      34.80 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_22_/U1/Y (XOR2X2_RVT)
                                                          0.19      34.99 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_22_/U2/Y (XOR2X1_RVT)
                                                          0.22      35.22 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_22_/U3/Y (XOR2X2_RVT)
                                                          0.19      35.41 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_22_/U2/Y (INVX0_RVT)
                                                          0.10      35.51 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_22_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_22_/U6/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_22_/U7/Y (XNOR2X1_RVT)
                                                          0.21      36.02 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[22]/D (SDFFX1_RVT)
                                                          0.09      36.11 r
  data arrival time                                                 36.11

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[22]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.11
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.88


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[26]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[27]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[26]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[26]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U155/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_26_/p0/U6/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_26_/p0/U5/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_27_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_27_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.56 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_27_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_27_/U1/Y (XOR2X1_RVT)
                                                          0.20      34.98 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_27_/U2/Y (XOR2X1_RVT)
                                                          0.20      35.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_27_/U5/Y (XOR2X1_RVT)
                                                          0.20      35.39 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_27_/U1/Y (INVX0_RVT)
                                                          0.11      35.50 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_27_/U3/Y (XNOR3X1_RVT)
                                                          0.20      35.70 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_27_/U7/Y (INVX1_RVT)
                                                          0.11      35.81 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_27_/U6/Y (XNOR2X1_RVT)
                                                          0.21      36.02 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[27]/D (SDFFX1_RVT)
                                                          0.09      36.11 r
  data arrival time                                                 36.11

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[27]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.11
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.88


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[26]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[29]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[26]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[26]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U155/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_28_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_28_/p1/U4/Y (NAND2X0_RVT)
                                                          0.08      34.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_29_/p1/U2/Y (OAI22X1_RVT)
                                                          0.17      34.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_29_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.20      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_29_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.23      34.79 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_29_/U1/Y (XOR2X1_RVT)
                                                          0.19      34.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_29_/U2/Y (XOR2X1_RVT)
                                                          0.23      35.21 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_29_/U5/Y (XOR2X1_RVT)
                                                          0.19      35.40 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_29_/U1/Y (INVX0_RVT)
                                                          0.11      35.51 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_29_/U3/Y (XNOR3X1_RVT)
                                                          0.20      35.70 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_29_/U7/Y (INVX1_RVT)
                                                          0.11      35.81 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_29_/U6/Y (XNOR2X1_RVT)
                                                          0.21      36.02 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[29]/D (SDFFX1_RVT)
                                                          0.09      36.11 r
  data arrival time                                                 36.11

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[29]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.11
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.88


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[48]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U142/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_47_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_47_/p1/U4/Y (NAND2X0_RVT)
                                                          0.08      34.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_48_/p1/U2/Y (OAI22X1_RVT)
                                                          0.17      34.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_48_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_48_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      34.79 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_48_/U1/Y (XOR2X1_RVT)
                                                          0.19      34.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_48_/U2/Y (XOR2X1_RVT)
                                                          0.23      35.21 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_48_/U5/Y (XOR2X1_RVT)
                                                          0.19      35.40 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_48_/U1/Y (INVX0_RVT)
                                                          0.11      35.51 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_48_/U3/Y (XNOR3X1_RVT)
                                                          0.20      35.70 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_48_/U7/Y (INVX1_RVT)
                                                          0.11      35.81 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_48_/U6/Y (XNOR2X1_RVT)
                                                          0.21      36.02 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[48]/D (SDFFX1_RVT)
                                                          0.09      36.11 r
  data arrival time                                                 36.11

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[48]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.11
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.88


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U111/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_39_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_39_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_39_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      34.34 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_39_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.54 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_39_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.76 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_39_/U1/Y (XOR2X1_RVT)
                                                          0.20      34.97 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_39_/U2/Y (XOR2X1_RVT)
                                                          0.22      35.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_39_/U5/Y (XOR2X1_RVT)
                                                          0.20      35.39 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_39_/U1/Y (INVX0_RVT)
                                                          0.11      35.51 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_39_/U3/Y (XNOR3X1_RVT)
                                                          0.20      35.70 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_39_/U7/Y (INVX1_RVT)
                                                          0.11      35.81 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_39_/U6/Y (XNOR2X1_RVT)
                                                          0.21      36.02 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[39]/D (SDFFX1_RVT)
                                                          0.09      36.11 r
  data arrival time                                                 36.11

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[39]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.11
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.88


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[28]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U158/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_27_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_27_/p1/U4/Y (NAND2X0_RVT)
                                                          0.08      34.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_28_/p1/U2/Y (OAI22X1_RVT)
                                                          0.17      34.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_28_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.20      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_28_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.23      34.79 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_28_/U2/Y (XOR2X1_RVT)
                                                          0.19      34.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_28_/U3/Y (XOR2X1_RVT)
                                                          0.23      35.21 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_28_/U3/Y (XOR2X1_RVT)
                                                          0.19      35.40 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_28_/U5/Y (INVX1_RVT)
                                                          0.11      35.51 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_28_/U4/Y (XNOR3X1_RVT)
                                                          0.19      35.70 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_28_/U7/Y (INVX1_RVT)
                                                          0.11      35.81 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_28_/U6/Y (XNOR2X1_RVT)
                                                          0.21      36.02 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[28]/D (SDFFX1_RVT)
                                                          0.09      36.11 r
  data arrival time                                                 36.11

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[28]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.11
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.88


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[19]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U75/Y (IBUFFX2_RVT)                0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_19_/p0/U1/Y (OAI22X2_RVT)
                                                          0.16      34.35 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_19_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.21      34.57 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_19_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      34.79 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_19_/U2/Y (XOR2X1_RVT)
                                                          0.19      34.99 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_19_/U3/Y (XOR2X1_RVT)
                                                          0.23      35.22 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_19_/U4/Y (XOR2X2_RVT)
                                                          0.19      35.41 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_19_/U2/Y (INVX0_RVT)
                                                          0.10      35.51 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_19_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_19_/U3/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_19_/U7/Y (XNOR2X1_RVT)
                                                          0.21      36.02 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[19]/D (SDFFX1_RVT)
                                                          0.09      36.11 r
  data arrival time                                                 36.11

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[19]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.11
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.87


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[21]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U75/Y (IBUFFX2_RVT)                0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_20_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_20_/p1/U4/Y (NAND2X0_RVT)
                                                          0.08      34.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_21_/p1/U5/Y (OAI22X1_RVT)
                                                          0.17      34.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_21_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.20      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_21_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.23      34.79 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_21_/U2/Y (XOR2X1_RVT)
                                                          0.19      34.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_21_/U1/Y (XOR2X1_RVT)
                                                          0.23      35.21 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_21_/U1/Y (XOR2X2_RVT)
                                                          0.19      35.40 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_21_/U6/Y (INVX1_RVT)
                                                          0.10      35.51 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_21_/U5/Y (XNOR3X1_RVT)
                                                          0.19      35.70 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_21_/U2/Y (INVX0_RVT)
                                                          0.11      35.81 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_21_/U7/Y (XNOR2X1_RVT)
                                                          0.21      36.02 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[21]/D (SDFFX1_RVT)
                                                          0.09      36.11 r
  data arrival time                                                 36.11

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[21]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.11
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.87


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[20]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U75/Y (IBUFFX2_RVT)                0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_20_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_20_/p1/U4/Y (NAND2X0_RVT)
                                                          0.08      34.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_20_/p1/U2/Y (OAI22X1_RVT)
                                                          0.15      34.35 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_20_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.55 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_20_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      34.77 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_20_/U2/Y (XOR2X1_RVT)
                                                          0.19      34.97 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_20_/U1/Y (XOR2X1_RVT)
                                                          0.23      35.19 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_20_/U3/Y (XOR2X1_RVT)
                                                          0.21      35.40 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_20_/U2/Y (INVX0_RVT)
                                                          0.11      35.51 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_20_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_20_/U4/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_20_/U7/Y (XNOR2X1_RVT)
                                                          0.21      36.02 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[20]/D (SDFFX1_RVT)
                                                          0.09      36.11 r
  data arrival time                                                 36.11

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[20]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.11
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.87


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[51]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U153/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_51_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_51_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_51_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      34.34 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_51_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.54 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_51_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.76 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_51_/U2/Y (XOR2X1_RVT)
                                                          0.20      34.97 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_51_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_51_/U5/Y (XOR2X1_RVT)
                                                          0.20      35.39 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_51_/U2/Y (INVX0_RVT)
                                                          0.11      35.51 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_51_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_51_/U6/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_51_/U7/Y (XNOR2X1_RVT)
                                                          0.21      36.02 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[51]/D (SDFFX1_RVT)
                                                          0.09      36.11 r
  data arrival time                                                 36.11

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[51]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.11
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.87


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U142/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_45_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_45_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_45_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      34.34 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_45_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.54 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_45_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.76 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_45_/U2/Y (XOR2X1_RVT)
                                                          0.20      34.97 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_45_/U3/Y (XOR2X1_RVT)
                                                          0.22      35.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_45_/U5/Y (XOR2X1_RVT)
                                                          0.20      35.39 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_45_/U2/Y (INVX0_RVT)
                                                          0.11      35.51 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_45_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_45_/U7/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_45_/U6/Y (XNOR2X1_RVT)
                                                          0.21      36.02 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[45]/D (SDFFX1_RVT)
                                                          0.09      36.11 r
  data arrival time                                                 36.11

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[45]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.11
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.87


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[49]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U150/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_48_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_48_/p1/U4/Y (NAND2X0_RVT)
                                                          0.08      34.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_49_/p1/U2/Y (OAI22X1_RVT)
                                                          0.17      34.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_49_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_49_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      34.79 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_49_/U2/Y (XOR2X1_RVT)
                                                          0.19      34.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_49_/U3/Y (XOR2X1_RVT)
                                                          0.23      35.21 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_49_/U5/Y (XOR2X1_RVT)
                                                          0.19      35.40 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_49_/U2/Y (INVX0_RVT)
                                                          0.11      35.51 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_49_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_49_/U7/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_49_/U6/Y (XNOR2X1_RVT)
                                                          0.21      36.02 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[49]/D (SDFFX1_RVT)
                                                          0.09      36.11 r
  data arrival time                                                 36.11

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[49]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.11
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.87


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[15]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[0]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U102/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/p1_2_/U2/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/p1_2_/U1/Y (NAND2X0_RVT)
                                                          0.08      34.21 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/p1_3_/U2/Y (OAI22X1_RVT)
                                                          0.18      34.39 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/sc1_3_/U2/Y (XOR2X1_RVT)
                                                          0.20      34.59 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/sc1_3_/U3/Y (XOR2X1_RVT)
                                                          0.22      34.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_15_/U3/Y (XOR2X1_RVT)
                                                          0.20      35.01 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_15_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.23 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_15_/U5/Y (XOR2X1_RVT)
                                                          0.16      35.39 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_15_/U2/Y (INVX0_RVT)
                                                          0.11      35.50 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_15_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_15_/U7/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_15_/U6/Y (XNOR2X1_RVT)
                                                          0.21      36.02 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[15]/D (SDFFX1_RVT)
                                                          0.09      36.11 r
  data arrival time                                                 36.11

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[15]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.11
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.87


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[42]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U111/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_41_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_41_/p1/U4/Y (NAND2X0_RVT)
                                                          0.08      34.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_42_/p1/U2/Y (OAI22X1_RVT)
                                                          0.17      34.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_42_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.20      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_42_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.23      34.79 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_42_/U2/Y (XOR2X1_RVT)
                                                          0.19      34.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_42_/U3/Y (XOR2X1_RVT)
                                                          0.23      35.21 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_42_/U5/Y (XOR2X1_RVT)
                                                          0.19      35.40 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_42_/U2/Y (INVX0_RVT)
                                                          0.11      35.51 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_42_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_42_/U7/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_42_/U6/Y (XNOR2X1_RVT)
                                                          0.21      36.02 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[42]/D (SDFFX1_RVT)
                                                          0.09      36.11 r
  data arrival time                                                 36.11

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[42]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.11
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.87


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[23]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U160/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_23_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_23_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_23_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      34.34 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_23_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.22      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_23_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      34.78 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_23_/U1/Y (XOR2X1_RVT)
                                                          0.19      34.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_23_/U2/Y (XOR2X1_RVT)
                                                          0.23      35.21 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_23_/U1/Y (XOR2X2_RVT)
                                                          0.19      35.40 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_23_/U3/Y (INVX0_RVT)
                                                          0.10      35.50 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_23_/U5/Y (XNOR3X1_RVT)
                                                          0.19      35.69 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_23_/U2/Y (INVX0_RVT)
                                                          0.11      35.80 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_23_/U7/Y (XNOR2X1_RVT)
                                                          0.21      36.01 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[23]/D (SDFFX1_RVT)
                                                          0.09      36.10 r
  data arrival time                                                 36.10

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[23]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.10
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.87


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[16]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[17]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[16]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[16]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U101/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_16_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_16_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_17_/p0/U1/Y (OAI22X1_RVT)
                                                          0.16      34.35 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_17_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      34.56 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_17_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.22      34.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_17_/U2/Y (XOR2X1_RVT)
                                                          0.20      34.98 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_17_/U3/Y (XOR2X1_RVT)
                                                          0.20      35.18 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_17_/U5/Y (XOR2X1_RVT)
                                                          0.20      35.39 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_17_/U2/Y (INVX0_RVT)
                                                          0.11      35.50 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_17_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.68 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_17_/U7/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_17_/U6/Y (XNOR2X1_RVT)
                                                          0.21      36.01 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[17]/D (SDFFX1_RVT)
                                                          0.09      36.10 r
  data arrival time                                                 36.10

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[17]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.10
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.87


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[52]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U153/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_51_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_51_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_52_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_52_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.20      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_52_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.22      34.78 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_52_/U2/Y (XOR2X1_RVT)
                                                          0.19      34.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_52_/U1/Y (XOR2X1_RVT)
                                                          0.23      35.21 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_52_/U1/Y (XOR2X2_RVT)
                                                          0.19      35.40 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_52_/U2/Y (INVX0_RVT)
                                                          0.10      35.50 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_52_/U4/Y (XNOR3X1_RVT)
                                                          0.19      35.70 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_52_/U7/Y (INVX1_RVT)
                                                          0.11      35.81 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_52_/U6/Y (XNOR2X1_RVT)
                                                          0.21      36.01 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[52]/D (SDFFX1_RVT)
                                                          0.09      36.10 r
  data arrival time                                                 36.10

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[52]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.10
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.87


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[15]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[16]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[15]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[15]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U99/Y (IBUFFX2_RVT)                0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_15_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_15_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_16_/p0/U1/Y (OAI22X2_RVT)
                                                          0.16      34.35 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_16_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.55 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_16_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_16_/U3/Y (XOR2X1_RVT)
                                                          0.20      34.98 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_16_/U2/Y (XOR2X1_RVT)
                                                          0.20      35.18 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_16_/U3/Y (XOR2X1_RVT)
                                                          0.20      35.38 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_16_/U2/Y (INVX0_RVT)
                                                          0.11      35.50 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_16_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.68 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_16_/U7/Y (INVX1_RVT)
                                                          0.12      35.80 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_16_/U4/Y (XNOR2X1_RVT)
                                                          0.21      36.01 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[16]/D (SDFFX1_RVT)
                                                          0.09      36.10 r
  data arrival time                                                 36.10

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[16]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.10
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.87


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[13]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[14]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[13]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[13]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U104/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_13_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_13_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_14_/p0/U1/Y (OAI22X2_RVT)
                                                          0.16      34.35 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_14_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.55 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_14_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_14_/U3/Y (XOR2X1_RVT)
                                                          0.20      34.98 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_14_/U2/Y (XOR2X1_RVT)
                                                          0.20      35.18 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_14_/U7/Y (XOR2X1_RVT)
                                                          0.20      35.38 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_14_/U3/Y (INVX0_RVT)
                                                          0.11      35.50 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_14_/U2/Y (XNOR3X2_RVT)
                                                          0.18      35.68 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_14_/U1/Y (INVX1_RVT)
                                                          0.12      35.80 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_14_/U4/Y (XNOR2X1_RVT)
                                                          0.21      36.01 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[14]/D (SDFFX1_RVT)
                                                          0.09      36.10 r
  data arrival time                                                 36.10

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[14]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.10
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.87


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[41]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U111/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_39_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_39_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_40_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_40_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.22      34.57 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_40_/sc1/U1/Y (AO22X1_RVT)
                                                          0.17      34.74 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_41_/U1/Y (XOR2X1_RVT)
                                                          0.21      34.96 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_41_/U2/Y (XOR2X1_RVT)
                                                          0.22      35.18 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_41_/U5/Y (XOR2X1_RVT)
                                                          0.20      35.38 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_41_/U1/Y (INVX0_RVT)
                                                          0.11      35.49 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_41_/U3/Y (XNOR3X1_RVT)
                                                          0.20      35.69 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_41_/U7/Y (INVX1_RVT)
                                                          0.11      35.80 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_41_/U6/Y (XNOR2X1_RVT)
                                                          0.21      36.01 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[41]/D (SDFFX1_RVT)
                                                          0.09      36.10 r
  data arrival time                                                 36.10

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[41]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.10
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.87


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[53]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U153/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_53_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_53_/p1/U4/Y (NAND2X0_RVT)
                                                          0.08      34.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_53_/p1/U2/Y (OAI22X1_RVT)
                                                          0.15      34.35 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_53_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.20      34.55 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_53_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.23      34.77 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_53_/U3/Y (XOR2X1_RVT)
                                                          0.19      34.97 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_53_/U1/Y (XOR2X1_RVT)
                                                          0.23      35.19 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_53_/U4/Y (XOR2X1_RVT)
                                                          0.19      35.39 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_53_/U6/Y (INVX1_RVT)
                                                          0.11      35.49 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_53_/U5/Y (XNOR3X1_RVT)
                                                          0.19      35.68 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_53_/U1/Y (INVX0_RVT)
                                                          0.11      35.80 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_53_/U7/Y (XNOR2X1_RVT)
                                                          0.21      36.01 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[53]/D (SDFFX1_RVT)
                                                          0.09      36.09 r
  data arrival time                                                 36.09

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[53]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.09
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.86


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[25]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U158/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_25_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_25_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_25_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      34.34 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_25_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.54 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_25_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.76 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_25_/U1/Y (XOR2X1_RVT)
                                                          0.20      34.97 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_25_/U2/Y (XOR2X1_RVT)
                                                          0.20      35.17 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_25_/U5/Y (XOR2X1_RVT)
                                                          0.20      35.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_25_/U1/Y (INVX0_RVT)
                                                          0.11      35.49 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_25_/U3/Y (XNOR3X1_RVT)
                                                          0.20      35.69 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_25_/U7/Y (INVX1_RVT)
                                                          0.11      35.80 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_25_/U6/Y (XNOR2X1_RVT)
                                                          0.21      36.00 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[25]/D (SDFFX1_RVT)
                                                          0.09      36.09 r
  data arrival time                                                 36.09

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[25]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.09
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.86


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[46]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U142/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_45_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_45_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_46_/p0/U3/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_46_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.56 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_46_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_46_/U1/Y (XOR2X1_RVT)
                                                          0.20      34.98 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_46_/U2/Y (XOR2X1_RVT)
                                                          0.22      35.21 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_46_/U6/Y (XOR2X1_RVT)
                                                          0.20      35.41 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_46_/U3/Y (INVX0_RVT)
                                                          0.11      35.52 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_46_/U2/Y (XOR3X2_RVT)
                                                          0.17      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_46_/U8/Y (INVX1_RVT)
                                                          0.11      35.80 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_46_/U7/Y (XNOR2X1_RVT)
                                                          0.20      36.00 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[46]/D (SDFFX1_RVT)
                                                          0.09      36.09 r
  data arrival time                                                 36.09

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[46]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.09
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.86


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[26]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U158/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_25_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_25_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_26_/p0/U3/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_26_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      34.56 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_26_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_26_/U2/Y (XOR2X1_RVT)
                                                          0.20      34.98 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_26_/U3/Y (XOR2X1_RVT)
                                                          0.22      35.21 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_26_/U5/Y (XOR2X1_RVT)
                                                          0.20      35.41 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_26_/U6/Y (INVX1_RVT)
                                                          0.11      35.52 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_26_/U2/Y (XOR3X2_RVT)
                                                          0.16      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_26_/U8/Y (INVX1_RVT)
                                                          0.11      35.80 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_26_/U7/Y (XNOR2X1_RVT)
                                                          0.20      36.00 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[26]/D (SDFFX1_RVT)
                                                          0.09      36.09 r
  data arrival time                                                 36.09

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[26]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.09
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.86


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[24]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U160/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_23_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_23_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_24_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_24_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.56 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_24_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_24_/U2/Y (XOR2X1_RVT)
                                                          0.20      34.98 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_24_/U3/Y (XOR2X1_RVT)
                                                          0.22      35.21 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_24_/U5/Y (XOR2X1_RVT)
                                                          0.20      35.41 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_24_/U6/Y (INVX1_RVT)
                                                          0.11      35.52 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_24_/U2/Y (XOR3X2_RVT)
                                                          0.16      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_24_/U8/Y (INVX1_RVT)
                                                          0.11      35.80 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_24_/U7/Y (XNOR2X1_RVT)
                                                          0.20      36.00 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[24]/D (SDFFX1_RVT)
                                                          0.09      36.09 r
  data arrival time                                                 36.09

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[24]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.09
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.86


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[40]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U111/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_39_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_39_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_40_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_40_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.56 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_40_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_40_/U2/Y (XOR2X1_RVT)
                                                          0.20      34.98 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_40_/U3/Y (XOR2X1_RVT)
                                                          0.22      35.21 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_40_/U5/Y (XOR2X1_RVT)
                                                          0.20      35.41 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_40_/U6/Y (INVX1_RVT)
                                                          0.11      35.52 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_40_/U2/Y (XOR3X2_RVT)
                                                          0.16      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_40_/U8/Y (INVX1_RVT)
                                                          0.11      35.80 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_40_/U7/Y (XNOR2X1_RVT)
                                                          0.20      36.00 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[40]/D (SDFFX1_RVT)
                                                          0.09      36.09 r
  data arrival time                                                 36.09

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[40]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.09
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.86


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[26]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[30]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[26]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[26]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U155/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_28_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_28_/p1/U4/Y (NAND2X0_RVT)
                                                          0.08      34.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_29_/p1/U2/Y (OAI22X1_RVT)
                                                          0.17      34.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_29_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.20      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_29_/sc1/U1/Y (AO22X1_RVT)
                                                          0.17      34.73 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_30_/U1/Y (XOR2X1_RVT)
                                                          0.21      34.95 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_30_/U2/Y (XOR2X1_RVT)
                                                          0.22      35.17 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_30_/U1/Y (XOR2X1_RVT)
                                                          0.20      35.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_30_/U2/Y (INVX0_RVT)
                                                          0.11      35.48 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_30_/U4/Y (XNOR3X1_RVT)
                                                          0.20      35.68 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_30_/U7/Y (INVX1_RVT)
                                                          0.11      35.79 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_30_/U6/Y (XNOR2X1_RVT)
                                                          0.21      36.00 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[30]/D (SDFFX1_RVT)
                                                          0.09      36.09 r
  data arrival time                                                 36.09

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[30]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.09
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.85


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[58]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U142/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_45_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_45_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_46_/p0/U2/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_46_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.22      34.57 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_46_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      34.80 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_58_/U3/Y (XOR2X1_RVT)
                                                          0.19      34.99 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_58_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.22 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_58_/U1/Y (XOR2X1_RVT)
                                                          0.16      35.37 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_58_/U5/Y (INVX1_RVT)
                                                          0.11      35.48 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_58_/U4/Y (XNOR3X1_RVT)
                                                          0.19      35.67 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_58_/U7/Y (INVX1_RVT)
                                                          0.11      35.79 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_58_/U6/Y (XNOR2X1_RVT)
                                                          0.21      35.99 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[58]/D (SDFFX1_RVT)
                                                          0.09      36.08 r
  data arrival time                                                 36.08

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[58]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.08
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.85


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[64]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U153/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_51_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_51_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_52_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_52_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.22      34.57 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_52_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      34.80 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_64_/U3/Y (XOR2X1_RVT)
                                                          0.19      34.99 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_64_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.22 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_64_/U1/Y (XOR2X1_RVT)
                                                          0.16      35.37 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_64_/U6/Y (INVX1_RVT)
                                                          0.11      35.48 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_64_/U5/Y (XNOR3X1_RVT)
                                                          0.19      35.67 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_64_/U4/Y (INVX1_RVT)
                                                          0.11      35.79 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_64_/U7/Y (XNOR2X1_RVT)
                                                          0.21      35.99 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[64]/D (SDFFX1_RVT)
                                                          0.09      36.08 r
  data arrival time                                                 36.08

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[64]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.08
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.85


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[36]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U160/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_23_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_23_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_24_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_24_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      34.56 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_24_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_36_/U3/Y (XOR2X1_RVT)
                                                          0.20      34.98 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_36_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_36_/U5/Y (XOR2X1_RVT)
                                                          0.16      35.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_36_/U2/Y (INVX0_RVT)
                                                          0.11      35.48 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_36_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.66 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_36_/U7/Y (INVX1_RVT)
                                                          0.12      35.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_36_/U6/Y (XNOR2X1_RVT)
                                                          0.21      35.99 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[36]/D (SDFFX1_RVT)
                                                          0.09      36.08 r
  data arrival time                                                 36.08

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[36]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.08
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.84


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[38]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U158/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_25_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_25_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_26_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_26_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      34.56 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_26_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_38_/U3/Y (XOR2X1_RVT)
                                                          0.20      34.98 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_38_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_38_/U5/Y (XOR2X1_RVT)
                                                          0.16      35.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_38_/U2/Y (INVX0_RVT)
                                                          0.11      35.48 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_38_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.66 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_38_/U7/Y (INVX1_RVT)
                                                          0.12      35.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_38_/U6/Y (XNOR2X1_RVT)
                                                          0.21      35.99 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[38]/D (SDFFX1_RVT)
                                                          0.09      36.08 r
  data arrival time                                                 36.08

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[38]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.08
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.84


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[43]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U111/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_41_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_41_/p1/U4/Y (NAND2X0_RVT)
                                                          0.08      34.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_42_/p1/U2/Y (OAI22X1_RVT)
                                                          0.17      34.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_42_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.20      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_42_/sc1/U1/Y (AO22X1_RVT)
                                                          0.17      34.73 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_43_/U1/Y (XOR2X1_RVT)
                                                          0.21      34.95 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_43_/U2/Y (XOR2X1_RVT)
                                                          0.23      35.17 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_43_/U1/Y (XOR2X2_RVT)
                                                          0.19      35.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_43_/U2/Y (INVX0_RVT)
                                                          0.11      35.47 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_43_/U4/Y (XNOR3X1_RVT)
                                                          0.20      35.67 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_43_/U7/Y (INVX1_RVT)
                                                          0.11      35.78 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_43_/U6/Y (XNOR2X1_RVT)
                                                          0.21      35.99 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[43]/D (SDFFX1_RVT)
                                                          0.09      36.08 r
  data arrival time                                                 36.08

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[43]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.08
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.84


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[31]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U75/Y (IBUFFX2_RVT)                0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_18_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_18_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_19_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_19_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      34.56 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_19_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_31_/U3/Y (XOR2X1_RVT)
                                                          0.20      34.98 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_31_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_31_/U5/Y (XOR2X1_RVT)
                                                          0.16      35.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_31_/U2/Y (INVX0_RVT)
                                                          0.11      35.48 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_31_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.66 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_31_/U7/Y (INVX1_RVT)
                                                          0.12      35.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_31_/U6/Y (XNOR2X1_RVT)
                                                          0.21      35.99 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[31]/D (SDFFX1_RVT)
                                                          0.09      36.08 r
  data arrival time                                                 36.08

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[31]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.08
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.84


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[21]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[34]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[21]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[21]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U126/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_21_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_21_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_22_/p0/U2/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_22_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      34.56 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_22_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_34_/U3/Y (XOR2X1_RVT)
                                                          0.20      34.98 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_34_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_34_/U5/Y (XOR2X1_RVT)
                                                          0.16      35.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_34_/U2/Y (INVX0_RVT)
                                                          0.11      35.48 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_34_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.66 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_34_/U6/Y (INVX1_RVT)
                                                          0.12      35.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_34_/U7/Y (XNOR2X1_RVT)
                                                          0.21      35.99 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[34]/D (SDFFX1_RVT)
                                                          0.09      36.08 r
  data arrival time                                                 36.08

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[34]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.08
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.84


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[54]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U153/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_53_/p1/U5/Y (XOR2X1_RVT)
                                                         32.96      34.08 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_53_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      34.14 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_54_/p1/U2/Y (OAI22X1_RVT)
                                                          0.18      34.33 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_54_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.21      34.54 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_54_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.22      34.76 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_54_/U2/Y (XOR2X1_RVT)
                                                          0.20      34.96 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_54_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.18 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_54_/U3/Y (XOR2X1_RVT)
                                                          0.20      35.39 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_54_/U7/Y (INVX1_RVT)
                                                          0.11      35.50 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_54_/U2/Y (XOR3X2_RVT)
                                                          0.16      35.66 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_54_/U6/Y (INVX1_RVT)
                                                          0.11      35.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_54_/U8/Y (XNOR2X1_RVT)
                                                          0.20      35.98 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[54]/D (SDFFX1_RVT)
                                                          0.09      36.07 r
  data arrival time                                                 36.07

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[54]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.07
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.83


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[21]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[33]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[21]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[21]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U126/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_21_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_21_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_21_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      34.34 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_21_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.22      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_21_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      34.78 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_33_/U3/Y (XOR2X1_RVT)
                                                          0.19      34.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_33_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.20 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_33_/U4/Y (XOR2X1_RVT)
                                                          0.16      35.36 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_33_/U6/Y (INVX1_RVT)
                                                          0.11      35.46 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_33_/U5/Y (XNOR3X1_RVT)
                                                          0.19      35.66 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_33_/U1/Y (INVX0_RVT)
                                                          0.11      35.77 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_33_/U7/Y (XNOR2X1_RVT)
                                                          0.21      35.98 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[33]/D (SDFFX1_RVT)
                                                          0.09      36.07 r
  data arrival time                                                 36.07

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[33]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.07
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.83


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[50]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U150/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_48_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_48_/p1/U4/Y (NAND2X0_RVT)
                                                          0.08      34.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_49_/p1/U2/Y (OAI22X1_RVT)
                                                          0.17      34.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_49_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_49_/sc1/U1/Y (AO22X1_RVT)
                                                          0.17      34.73 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_50_/U2/Y (XOR2X2_RVT)
                                                          0.21      34.94 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_50_/U1/Y (XOR2X2_RVT)
                                                          0.21      35.15 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_50_/U6/Y (XOR2X1_RVT)
                                                          0.20      35.35 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_50_/U3/Y (INVX0_RVT)
                                                          0.11      35.46 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_50_/U2/Y (XNOR3X2_RVT)
                                                          0.18      35.64 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_50_/U1/Y (INVX0_RVT)
                                                          0.13      35.77 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_50_/U7/Y (XNOR2X1_RVT)
                                                          0.21      35.98 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[50]/D (SDFFX1_RVT)
                                                          0.09      36.07 r
  data arrival time                                                 36.07

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[50]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.07
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.83


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[63]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U153/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_51_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_51_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_51_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      34.34 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_51_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.22      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_51_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      34.78 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_63_/U3/Y (XOR2X1_RVT)
                                                          0.19      34.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_63_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.20 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_63_/U1/Y (XOR2X1_RVT)
                                                          0.16      35.36 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_63_/U6/Y (INVX1_RVT)
                                                          0.11      35.46 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_63_/U5/Y (XNOR3X1_RVT)
                                                          0.19      35.66 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_63_/U4/Y (INVX1_RVT)
                                                          0.11      35.77 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_63_/U7/Y (XNOR2X1_RVT)
                                                          0.21      35.98 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[63]/D (SDFFX1_RVT)
                                                          0.09      36.07 r
  data arrival time                                                 36.07

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[63]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.07
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.83


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[35]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U160/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_23_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_23_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_23_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      34.34 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_23_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.22      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_23_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      34.78 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_35_/U3/Y (XOR2X1_RVT)
                                                          0.19      34.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_35_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.20 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_35_/U5/Y (XOR2X1_RVT)
                                                          0.16      35.36 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_35_/U1/Y (INVX0_RVT)
                                                          0.11      35.46 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_35_/U3/Y (XNOR3X1_RVT)
                                                          0.20      35.66 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_35_/U7/Y (INVX1_RVT)
                                                          0.11      35.77 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_35_/U6/Y (XNOR2X1_RVT)
                                                          0.21      35.98 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[35]/D (SDFFX1_RVT)
                                                          0.09      36.06 r
  data arrival time                                                 36.06

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[35]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.06
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.83


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[60]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U142/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_47_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_47_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_48_/p1/U2/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_48_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      34.55 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_48_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      34.78 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_60_/U3/Y (XOR2X1_RVT)
                                                          0.19      34.97 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_60_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.20 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_60_/U1/Y (XOR2X1_RVT)
                                                          0.16      35.35 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_60_/U2/Y (INVX0_RVT)
                                                          0.11      35.46 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_60_/U4/Y (XNOR3X1_RVT)
                                                          0.20      35.66 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_60_/U7/Y (INVX1_RVT)
                                                          0.11      35.77 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_60_/U6/Y (XNOR2X1_RVT)
                                                          0.21      35.98 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[60]/D (SDFFX1_RVT)
                                                          0.09      36.06 r
  data arrival time                                                 36.06

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[60]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.06
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.83


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[66]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U153/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_53_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_53_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_54_/p1/U2/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_54_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.19      34.55 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_54_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.78 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_66_/U3/Y (XOR2X1_RVT)
                                                          0.19      34.97 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_66_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.19 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_66_/U1/Y (XOR2X1_RVT)
                                                          0.16      35.35 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_66_/U4/Y (INVX1_RVT)
                                                          0.11      35.46 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_66_/U7/Y (XNOR3X1_RVT)
                                                          0.19      35.65 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_66_/U2/Y (INVX0_RVT)
                                                          0.11      35.76 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_66_/U3/Y (XNOR2X1_RVT)
                                                          0.21      35.97 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[66]/D (SDFFX1_RVT)
                                                          0.09      36.06 r
  data arrival time                                                 36.06

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[66]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.06
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.82


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[55]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U153/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_53_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_53_/p1/U4/Y (NAND2X0_RVT)
                                                          0.08      34.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_54_/p1/U2/Y (OAI22X1_RVT)
                                                          0.17      34.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_54_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.20      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_54_/sc1/U1/Y (AO22X1_RVT)
                                                          0.17      34.73 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_55_/U2/Y (XOR2X1_RVT)
                                                          0.21      34.95 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_55_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.17 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_55_/U6/Y (XOR2X1_RVT)
                                                          0.20      35.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_55_/U7/Y (INVX1_RVT)
                                                          0.11      35.48 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_55_/U2/Y (XOR3X2_RVT)
                                                          0.16      35.65 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_55_/U3/Y (INVX0_RVT)
                                                          0.11      35.76 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_55_/U8/Y (XNOR2X1_RVT)
                                                          0.21      35.97 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[55]/D (SDFFX1_RVT)
                                                          0.09      36.06 r
  data arrival time                                                 36.06

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[55]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.06
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.82


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[37]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U160/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_23_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_23_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_24_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_24_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.22      34.57 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_24_/sc1/U2/Y (AO22X1_RVT)
                                                          0.17      34.74 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_37_/U3/Y (XOR2X1_RVT)
                                                          0.21      34.96 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_37_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.17 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_37_/U5/Y (XOR2X1_RVT)
                                                          0.16      35.33 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_37_/U1/Y (INVX0_RVT)
                                                          0.11      35.45 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_37_/U3/Y (XNOR3X1_RVT)
                                                          0.20      35.65 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_37_/U7/Y (INVX1_RVT)
                                                          0.11      35.76 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_37_/U6/Y (XNOR2X1_RVT)
                                                          0.21      35.96 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[37]/D (SDFFX1_RVT)
                                                          0.09      36.05 r
  data arrival time                                                 36.05

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[37]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.82


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[14]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U75/Y (IBUFFX2_RVT)                0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      34.34 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.55 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.77 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_18_/U3/Y (XOR2X1_RVT)
                                                          0.20      34.97 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_18_/U2/Y (XOR2X1_RVT)
                                                          0.22      35.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U3/Y (XOR2X1_RVT)
                                                          0.20      35.39 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U2/Y (INVX0_RVT)
                                                          0.11      35.51 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U7/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U6/Y (AO22X1_RVT)
                                                          0.15      35.97 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[14]/D (SDFFX1_RVT)
                                                          0.09      36.05 r
  data arrival time                                                 36.05

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[14]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.82


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[21]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[21]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[21]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U126/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_21_/p0/U4/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_21_/p0/U5/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_22_/p0/U2/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_22_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.57 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_22_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.23      34.80 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_22_/U1/Y (XOR2X2_RVT)
                                                          0.19      34.99 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_22_/U2/Y (XOR2X1_RVT)
                                                          0.22      35.22 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_22_/U3/Y (XOR2X2_RVT)
                                                          0.19      35.41 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_22_/U2/Y (INVX0_RVT)
                                                          0.10      35.51 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_22_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_22_/U6/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_22_/U5/Y (AO22X1_RVT)
                                                          0.15      35.96 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[18]/D (SDFFX1_RVT)
                                                          0.09      36.05 r
  data arrival time                                                 36.05

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[18]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.82


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[32]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U75/Y (IBUFFX2_RVT)                0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_18_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_18_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_19_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_19_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.22      34.57 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_19_/sc1/U2/Y (AO22X1_RVT)
                                                          0.17      34.74 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_32_/U3/Y (XOR2X1_RVT)
                                                          0.21      34.96 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_32_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.17 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_32_/U5/Y (XOR2X1_RVT)
                                                          0.16      35.33 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_32_/U2/Y (INVX0_RVT)
                                                          0.11      35.45 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_32_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.63 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_32_/U6/Y (INVX1_RVT)
                                                          0.12      35.75 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_32_/U7/Y (XNOR2X1_RVT)
                                                          0.21      35.96 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[32]/D (SDFFX1_RVT)
                                                          0.09      36.05 r
  data arrival time                                                 36.05

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[32]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.82


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[15]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U75/Y (IBUFFX2_RVT)                0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_19_/p0/U1/Y (OAI22X2_RVT)
                                                          0.16      34.35 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_19_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.21      34.57 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_19_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      34.79 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_19_/U2/Y (XOR2X1_RVT)
                                                          0.19      34.99 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_19_/U3/Y (XOR2X1_RVT)
                                                          0.23      35.22 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_19_/U4/Y (XOR2X2_RVT)
                                                          0.19      35.41 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_19_/U2/Y (INVX0_RVT)
                                                          0.10      35.51 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_19_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_19_/U3/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_19_/U6/Y (AO22X1_RVT)
                                                          0.15      35.96 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[15]/D (SDFFX1_RVT)
                                                          0.09      36.05 r
  data arrival time                                                 36.05

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[15]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.82


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[4]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[12]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[4]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[4]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U11/Y (IBUFFX2_RVT)                0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_6_/p1/U4/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_6_/p1/U3/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_6_/p1/U1/Y (OAI22X1_RVT)
                                                          0.15      34.34 f
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_6_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      34.54 r
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_6_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.23      34.77 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_12_/U1/Y (XOR2X2_RVT)
                                                          0.20      34.97 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_12_/U2/Y (XOR2X1_RVT)
                                                          0.22      35.18 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_12_/U2/Y (XOR2X1_RVT)
                                                          0.16      35.34 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_12_/U3/Y (INVX1_RVT)
                                                          0.11      35.45 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_12_/U1/Y (XNOR3X1_RVT)
                                                          0.19      35.64 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_12_/U7/Y (INVX1_RVT)
                                                          0.11      35.75 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_12_/U5/Y (XNOR2X1_RVT)
                                                          0.21      35.96 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[12]/D (SDFFX1_RVT)
                                                          0.09      36.05 r
  data arrival time                                                 36.05

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[12]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.82


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[16]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U75/Y (IBUFFX2_RVT)                0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_20_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_20_/p1/U4/Y (NAND2X0_RVT)
                                                          0.08      34.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_20_/p1/U2/Y (OAI22X1_RVT)
                                                          0.15      34.35 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_20_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.55 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_20_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      34.77 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_20_/U2/Y (XOR2X1_RVT)
                                                          0.19      34.97 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_20_/U1/Y (XOR2X1_RVT)
                                                          0.23      35.19 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_20_/U3/Y (XOR2X1_RVT)
                                                          0.21      35.40 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_20_/U2/Y (INVX0_RVT)
                                                          0.11      35.51 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_20_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_20_/U4/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_20_/U6/Y (AO22X1_RVT)
                                                          0.15      35.96 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[16]/D (SDFFX1_RVT)
                                                          0.09      36.05 r
  data arrival time                                                 36.05

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[16]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.81


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[47]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U153/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_51_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_51_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_51_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      34.34 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_51_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.54 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_51_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.76 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_51_/U2/Y (XOR2X1_RVT)
                                                          0.20      34.97 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_51_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_51_/U5/Y (XOR2X1_RVT)
                                                          0.20      35.39 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_51_/U2/Y (INVX0_RVT)
                                                          0.11      35.51 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_51_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_51_/U6/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_51_/U4/Y (AO22X1_RVT)
                                                          0.15      35.96 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[47]/D (SDFFX1_RVT)
                                                          0.09      36.05 r
  data arrival time                                                 36.05

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[47]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.81


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[41]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U142/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_45_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_45_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_45_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      34.34 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_45_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.54 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_45_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.76 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_45_/U2/Y (XOR2X1_RVT)
                                                          0.20      34.97 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_45_/U3/Y (XOR2X1_RVT)
                                                          0.22      35.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_45_/U5/Y (XOR2X1_RVT)
                                                          0.20      35.39 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_45_/U2/Y (INVX0_RVT)
                                                          0.11      35.51 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_45_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_45_/U7/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_45_/U4/Y (AO22X1_RVT)
                                                          0.15      35.96 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[41]/D (SDFFX1_RVT)
                                                          0.09      36.05 r
  data arrival time                                                 36.05

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[41]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.81


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[26]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[25]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[26]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[26]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U155/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_28_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_28_/p1/U4/Y (NAND2X0_RVT)
                                                          0.08      34.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_29_/p1/U2/Y (OAI22X1_RVT)
                                                          0.17      34.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_29_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.20      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_29_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.23      34.79 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_29_/U1/Y (XOR2X1_RVT)
                                                          0.19      34.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_29_/U2/Y (XOR2X1_RVT)
                                                          0.23      35.21 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_29_/U5/Y (XOR2X1_RVT)
                                                          0.19      35.40 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_29_/U1/Y (INVX0_RVT)
                                                          0.11      35.51 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_29_/U3/Y (XNOR3X1_RVT)
                                                          0.18      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_29_/U7/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_29_/U4/Y (AO22X1_RVT)
                                                          0.15      35.96 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[25]/D (SDFFX1_RVT)
                                                          0.09      36.05 r
  data arrival time                                                 36.05

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[25]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.81


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[44]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U142/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_47_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_47_/p1/U4/Y (NAND2X0_RVT)
                                                          0.08      34.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_48_/p1/U2/Y (OAI22X1_RVT)
                                                          0.17      34.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_48_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_48_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      34.79 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_48_/U1/Y (XOR2X1_RVT)
                                                          0.19      34.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_48_/U2/Y (XOR2X1_RVT)
                                                          0.23      35.21 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_48_/U5/Y (XOR2X1_RVT)
                                                          0.19      35.40 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_48_/U1/Y (INVX0_RVT)
                                                          0.11      35.51 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_48_/U3/Y (XNOR3X1_RVT)
                                                          0.18      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_48_/U7/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_48_/U4/Y (AO22X1_RVT)
                                                          0.15      35.96 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[44]/D (SDFFX1_RVT)
                                                          0.09      36.05 r
  data arrival time                                                 36.05

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[44]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.81


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U150/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_48_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_48_/p1/U4/Y (NAND2X0_RVT)
                                                          0.08      34.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_49_/p1/U2/Y (OAI22X1_RVT)
                                                          0.17      34.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_49_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_49_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      34.79 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_49_/U2/Y (XOR2X1_RVT)
                                                          0.19      34.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_49_/U3/Y (XOR2X1_RVT)
                                                          0.23      35.21 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_49_/U5/Y (XOR2X1_RVT)
                                                          0.19      35.40 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_49_/U2/Y (INVX0_RVT)
                                                          0.11      35.51 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_49_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_49_/U7/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_49_/U4/Y (AO22X1_RVT)
                                                          0.15      35.96 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[45]/D (SDFFX1_RVT)
                                                          0.09      36.05 r
  data arrival time                                                 36.05

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[45]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.81


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[11]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[0]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U102/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/p1_2_/U2/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/p1_2_/U1/Y (NAND2X0_RVT)
                                                          0.08      34.21 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/p1_3_/U2/Y (OAI22X1_RVT)
                                                          0.18      34.39 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/sc1_3_/U2/Y (XOR2X1_RVT)
                                                          0.20      34.59 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/sc1_3_/U3/Y (XOR2X1_RVT)
                                                          0.22      34.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_15_/U3/Y (XOR2X1_RVT)
                                                          0.20      35.01 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_15_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.23 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_15_/U5/Y (XOR2X1_RVT)
                                                          0.16      35.39 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_15_/U2/Y (INVX0_RVT)
                                                          0.11      35.50 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_15_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_15_/U7/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_15_/U4/Y (AO22X1_RVT)
                                                          0.15      35.96 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[11]/D (SDFFX1_RVT)
                                                          0.09      36.05 r
  data arrival time                                                 36.05

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[11]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.81


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[35]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U111/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_39_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_39_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_39_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      34.34 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_39_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.54 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_39_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.76 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_39_/U1/Y (XOR2X1_RVT)
                                                          0.20      34.97 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_39_/U2/Y (XOR2X1_RVT)
                                                          0.22      35.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_39_/U5/Y (XOR2X1_RVT)
                                                          0.20      35.39 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_39_/U1/Y (INVX0_RVT)
                                                          0.11      35.51 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_39_/U3/Y (XNOR3X1_RVT)
                                                          0.19      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_39_/U7/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_39_/U4/Y (AO22X1_RVT)
                                                          0.15      35.96 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[35]/D (SDFFX1_RVT)
                                                          0.09      36.05 r
  data arrival time                                                 36.05

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[35]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.81


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[38]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U111/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_41_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_41_/p1/U4/Y (NAND2X0_RVT)
                                                          0.08      34.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_42_/p1/U2/Y (OAI22X1_RVT)
                                                          0.17      34.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_42_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.20      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_42_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.23      34.79 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_42_/U2/Y (XOR2X1_RVT)
                                                          0.19      34.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_42_/U3/Y (XOR2X1_RVT)
                                                          0.23      35.21 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_42_/U5/Y (XOR2X1_RVT)
                                                          0.19      35.40 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_42_/U2/Y (INVX0_RVT)
                                                          0.11      35.51 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_42_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_42_/U7/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_42_/U4/Y (AO22X1_RVT)
                                                          0.15      35.96 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[38]/D (SDFFX1_RVT)
                                                          0.09      36.05 r
  data arrival time                                                 36.05

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[38]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.81


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[43]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U150/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_46_/p0/U6/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_46_/p0/U5/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_47_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_47_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.19      34.55 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_47_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.77 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_47_/U2/Y (XOR2X1_RVT)
                                                          0.20      34.97 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_47_/U3/Y (XOR2X1_RVT)
                                                          0.22      35.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_47_/U3/Y (XOR2X1_RVT)
                                                          0.20      35.39 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_47_/U5/Y (INVX1_RVT)
                                                          0.11      35.51 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_47_/U4/Y (XNOR3X1_RVT)
                                                          0.18      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_47_/U7/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_47_/U2/Y (AO22X1_RVT)
                                                          0.15      35.96 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[43]/D (SDFFX1_RVT)
                                                          0.09      36.05 r
  data arrival time                                                 36.05

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[43]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.81


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[26]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[23]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[26]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[26]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U155/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_26_/p0/U6/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_26_/p0/U5/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_27_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_27_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.56 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_27_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_27_/U1/Y (XOR2X1_RVT)
                                                          0.20      34.98 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_27_/U2/Y (XOR2X1_RVT)
                                                          0.20      35.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_27_/U5/Y (XOR2X1_RVT)
                                                          0.20      35.39 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_27_/U1/Y (INVX0_RVT)
                                                          0.11      35.50 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_27_/U3/Y (XNOR3X1_RVT)
                                                          0.19      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_27_/U7/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_27_/U4/Y (AO22X1_RVT)
                                                          0.15      35.96 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[23]/D (SDFFX1_RVT)
                                                          0.09      36.05 r
  data arrival time                                                 36.05

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[23]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.81


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[24]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U158/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_27_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_27_/p1/U4/Y (NAND2X0_RVT)
                                                          0.08      34.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_28_/p1/U2/Y (OAI22X1_RVT)
                                                          0.17      34.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_28_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.20      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_28_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.23      34.79 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_28_/U2/Y (XOR2X1_RVT)
                                                          0.19      34.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_28_/U3/Y (XOR2X1_RVT)
                                                          0.23      35.21 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_28_/U3/Y (XOR2X1_RVT)
                                                          0.19      35.40 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_28_/U5/Y (INVX1_RVT)
                                                          0.11      35.51 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_28_/U4/Y (XNOR3X1_RVT)
                                                          0.18      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_28_/U7/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_28_/U2/Y (AO22X1_RVT)
                                                          0.15      35.96 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[24]/D (SDFFX1_RVT)
                                                          0.09      36.05 r
  data arrival time                                                 36.05

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[24]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.81


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[59]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U150/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_46_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_46_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_47_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_47_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      34.56 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_47_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_59_/U3/Y (XOR2X1_RVT)
                                                          0.20      34.98 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_59_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_59_/U1/Y (XOR2X1_RVT)
                                                          0.16      35.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_59_/U4/Y (INVX0_RVT)
                                                          0.11      35.47 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_59_/U3/Y (XOR3X2_RVT)
                                                          0.17      35.64 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_59_/U8/Y (INVX1_RVT)
                                                          0.11      35.75 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_59_/U7/Y (XNOR2X1_RVT)
                                                          0.20      35.96 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[59]/D (SDFFX1_RVT)
                                                          0.09      36.05 r
  data arrival time                                                 36.05

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[59]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.81


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[17]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U75/Y (IBUFFX2_RVT)                0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_20_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_20_/p1/U4/Y (NAND2X0_RVT)
                                                          0.08      34.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_21_/p1/U5/Y (OAI22X1_RVT)
                                                          0.17      34.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_21_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.20      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_21_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.23      34.79 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_21_/U2/Y (XOR2X1_RVT)
                                                          0.19      34.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_21_/U1/Y (XOR2X1_RVT)
                                                          0.23      35.21 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_21_/U1/Y (XOR2X2_RVT)
                                                          0.19      35.40 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_21_/U6/Y (INVX1_RVT)
                                                          0.10      35.51 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_21_/U5/Y (XNOR3X1_RVT)
                                                          0.18      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_21_/U2/Y (INVX0_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_21_/U4/Y (AO22X1_RVT)
                                                          0.15      35.96 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[17]/D (SDFFX1_RVT)
                                                          0.09      36.05 r
  data arrival time                                                 36.05

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[17]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.81


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[16]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[13]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[16]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[16]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U101/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_16_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_16_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_17_/p0/U1/Y (OAI22X1_RVT)
                                                          0.16      34.35 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_17_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      34.56 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_17_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.22      34.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_17_/U2/Y (XOR2X1_RVT)
                                                          0.20      34.98 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_17_/U3/Y (XOR2X1_RVT)
                                                          0.20      35.18 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_17_/U5/Y (XOR2X1_RVT)
                                                          0.20      35.39 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_17_/U2/Y (INVX0_RVT)
                                                          0.11      35.50 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_17_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.68 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_17_/U7/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_17_/U4/Y (AO22X1_RVT)
                                                          0.15      35.96 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[13]/D (SDFFX1_RVT)
                                                          0.09      36.05 r
  data arrival time                                                 36.05

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[13]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.81


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[15]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[12]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[15]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[15]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U99/Y (IBUFFX2_RVT)                0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_15_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_15_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_16_/p0/U1/Y (OAI22X2_RVT)
                                                          0.16      34.35 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_16_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.55 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_16_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_16_/U3/Y (XOR2X1_RVT)
                                                          0.20      34.98 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_16_/U2/Y (XOR2X1_RVT)
                                                          0.20      35.18 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_16_/U3/Y (XOR2X1_RVT)
                                                          0.20      35.38 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_16_/U2/Y (INVX0_RVT)
                                                          0.11      35.50 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_16_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.68 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_16_/U7/Y (INVX1_RVT)
                                                          0.12      35.80 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_16_/U6/Y (AO22X1_RVT)
                                                          0.15      35.96 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[12]/D (SDFFX1_RVT)
                                                          0.09      36.04 r
  data arrival time                                                 36.04

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[12]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.04
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.81


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[13]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[10]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[13]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[13]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U104/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_13_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_13_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_14_/p0/U1/Y (OAI22X2_RVT)
                                                          0.16      34.35 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_14_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.55 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_14_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_14_/U3/Y (XOR2X1_RVT)
                                                          0.20      34.98 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_14_/U2/Y (XOR2X1_RVT)
                                                          0.20      35.18 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_14_/U7/Y (XOR2X1_RVT)
                                                          0.20      35.38 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_14_/U3/Y (INVX0_RVT)
                                                          0.11      35.50 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_14_/U2/Y (XNOR3X2_RVT)
                                                          0.18      35.68 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_14_/U1/Y (INVX1_RVT)
                                                          0.12      35.80 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_14_/U6/Y (AO22X1_RVT)
                                                          0.15      35.96 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[10]/D (SDFFX1_RVT)
                                                          0.09      36.04 r
  data arrival time                                                 36.04

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[10]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.04
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.81


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[62]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U150/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_48_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_48_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      34.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_49_/p1/U2/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_49_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_49_/sc1/U2/Y (AO22X1_RVT)
                                                          0.17      34.73 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_62_/U3/Y (XOR2X1_RVT)
                                                          0.21      34.94 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_62_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.16 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_62_/U1/Y (XOR2X1_RVT)
                                                          0.16      35.32 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_62_/U6/Y (INVX1_RVT)
                                                          0.11      35.44 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_62_/U5/Y (XNOR3X1_RVT)
                                                          0.19      35.63 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_62_/U2/Y (INVX0_RVT)
                                                          0.11      35.74 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_62_/U7/Y (XNOR2X1_RVT)
                                                          0.21      35.95 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[62]/D (SDFFX1_RVT)
                                                          0.09      36.04 r
  data arrival time                                                 36.04

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[62]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.04
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.81


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[19]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U160/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_23_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_23_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_23_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      34.34 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_23_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.22      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_23_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      34.78 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_23_/U1/Y (XOR2X1_RVT)
                                                          0.19      34.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_23_/U2/Y (XOR2X1_RVT)
                                                          0.23      35.21 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_23_/U1/Y (XOR2X2_RVT)
                                                          0.19      35.40 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_23_/U3/Y (INVX0_RVT)
                                                          0.10      35.50 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_23_/U5/Y (XNOR3X1_RVT)
                                                          0.18      35.68 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_23_/U2/Y (INVX0_RVT)
                                                          0.12      35.80 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_23_/U6/Y (AO22X1_RVT)
                                                          0.15      35.95 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[19]/D (SDFFX1_RVT)
                                                          0.09      36.04 r
  data arrival time                                                 36.04

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[19]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.04
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.81


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[48]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U153/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_51_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_51_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_52_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_52_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.20      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_52_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.22      34.78 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_52_/U2/Y (XOR2X1_RVT)
                                                          0.19      34.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_52_/U1/Y (XOR2X1_RVT)
                                                          0.23      35.21 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_52_/U1/Y (XOR2X2_RVT)
                                                          0.19      35.40 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_52_/U2/Y (INVX0_RVT)
                                                          0.10      35.50 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_52_/U4/Y (XNOR3X1_RVT)
                                                          0.18      35.68 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_52_/U7/Y (INVX1_RVT)
                                                          0.12      35.80 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_52_/U5/Y (AO22X1_RVT)
                                                          0.15      35.95 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[48]/D (SDFFX1_RVT)
                                                          0.09      36.04 r
  data arrival time                                                 36.04

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[48]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.04
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.81


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[37]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U111/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_39_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_39_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_40_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_40_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.22      34.57 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_40_/sc1/U1/Y (AO22X1_RVT)
                                                          0.17      34.74 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_41_/U1/Y (XOR2X1_RVT)
                                                          0.21      34.96 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_41_/U2/Y (XOR2X1_RVT)
                                                          0.22      35.18 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_41_/U5/Y (XOR2X1_RVT)
                                                          0.20      35.38 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_41_/U1/Y (INVX0_RVT)
                                                          0.11      35.49 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_41_/U3/Y (XNOR3X1_RVT)
                                                          0.19      35.68 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_41_/U7/Y (INVX1_RVT)
                                                          0.12      35.80 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_41_/U4/Y (AO22X1_RVT)
                                                          0.15      35.95 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[37]/D (SDFFX1_RVT)
                                                          0.09      36.04 r
  data arrival time                                                 36.04

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[37]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.04
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.80


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[4]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[13]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[4]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[4]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U11/Y (IBUFFX2_RVT)                0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_6_/p1/U4/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_6_/p1/U3/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_7_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_7_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.20      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_7_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.22      34.78 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_13_/U2/Y (XOR2X2_RVT)
                                                          0.20      34.97 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_13_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.19 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_13_/U3/Y (XOR2X2_RVT)
                                                          0.14      35.33 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_13_/U4/Y (INVX1_RVT)
                                                          0.10      35.44 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_13_/U2/Y (XNOR3X1_RVT)
                                                          0.19      35.63 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_13_/U1/Y (INVX1_RVT)
                                                          0.11      35.74 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_13_/U6/Y (XNOR2X1_RVT)
                                                          0.21      35.95 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[13]/D (SDFFX1_RVT)
                                                          0.09      36.04 r
  data arrival time                                                 36.04

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[13]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.04
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.80


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[42]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U142/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_45_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_45_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_46_/p0/U3/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_46_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.56 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_46_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_46_/U1/Y (XOR2X1_RVT)
                                                          0.20      34.98 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_46_/U2/Y (XOR2X1_RVT)
                                                          0.22      35.21 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_46_/U6/Y (XOR2X1_RVT)
                                                          0.20      35.41 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_46_/U3/Y (INVX0_RVT)
                                                          0.11      35.52 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_46_/U2/Y (XOR3X2_RVT)
                                                          0.17      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_46_/U8/Y (INVX1_RVT)
                                                          0.11      35.80 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_46_/U5/Y (AO22X1_RVT)
                                                          0.15      35.95 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[42]/D (SDFFX1_RVT)
                                                          0.09      36.04 r
  data arrival time                                                 36.04

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[42]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.04
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.80


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[22]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U158/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_25_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_25_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_26_/p0/U3/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_26_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      34.56 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_26_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_26_/U2/Y (XOR2X1_RVT)
                                                          0.20      34.98 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_26_/U3/Y (XOR2X1_RVT)
                                                          0.22      35.21 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_26_/U5/Y (XOR2X1_RVT)
                                                          0.20      35.41 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_26_/U6/Y (INVX1_RVT)
                                                          0.11      35.52 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_26_/U2/Y (XOR3X2_RVT)
                                                          0.16      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_26_/U8/Y (INVX1_RVT)
                                                          0.11      35.80 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_26_/U4/Y (AO22X1_RVT)
                                                          0.15      35.95 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[22]/D (SDFFX1_RVT)
                                                          0.09      36.04 r
  data arrival time                                                 36.04

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[22]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.04
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.80


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[20]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U160/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_23_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_23_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_24_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_24_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.56 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_24_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_24_/U2/Y (XOR2X1_RVT)
                                                          0.20      34.98 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_24_/U3/Y (XOR2X1_RVT)
                                                          0.22      35.21 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_24_/U5/Y (XOR2X1_RVT)
                                                          0.20      35.41 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_24_/U6/Y (INVX1_RVT)
                                                          0.11      35.52 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_24_/U2/Y (XOR3X2_RVT)
                                                          0.16      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_24_/U8/Y (INVX1_RVT)
                                                          0.11      35.80 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_24_/U4/Y (AO22X1_RVT)
                                                          0.15      35.95 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[20]/D (SDFFX1_RVT)
                                                          0.09      36.04 r
  data arrival time                                                 36.04

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[20]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.04
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.80


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[36]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U111/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_39_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_39_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_40_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_40_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.56 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_40_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_40_/U2/Y (XOR2X1_RVT)
                                                          0.20      34.98 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_40_/U3/Y (XOR2X1_RVT)
                                                          0.22      35.21 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_40_/U5/Y (XOR2X1_RVT)
                                                          0.20      35.41 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_40_/U6/Y (INVX1_RVT)
                                                          0.11      35.52 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_40_/U2/Y (XOR3X2_RVT)
                                                          0.16      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_40_/U8/Y (INVX1_RVT)
                                                          0.11      35.80 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_40_/U4/Y (AO22X1_RVT)
                                                          0.15      35.95 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[36]/D (SDFFX1_RVT)
                                                          0.09      36.04 r
  data arrival time                                                 36.04

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[36]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.04
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.80


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[49]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U153/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_53_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_53_/p1/U4/Y (NAND2X0_RVT)
                                                          0.08      34.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_53_/p1/U2/Y (OAI22X1_RVT)
                                                          0.15      34.35 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_53_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.20      34.55 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_53_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.23      34.77 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_53_/U3/Y (XOR2X1_RVT)
                                                          0.19      34.97 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_53_/U1/Y (XOR2X1_RVT)
                                                          0.23      35.19 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_53_/U4/Y (XOR2X1_RVT)
                                                          0.19      35.39 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_53_/U6/Y (INVX1_RVT)
                                                          0.11      35.49 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_53_/U5/Y (XNOR3X1_RVT)
                                                          0.18      35.67 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_53_/U1/Y (INVX0_RVT)
                                                          0.12      35.79 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_53_/U3/Y (AO22X1_RVT)
                                                          0.15      35.94 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[49]/D (SDFFX1_RVT)
                                                          0.09      36.03 r
  data arrival time                                                 36.03

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[49]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.03
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.80


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[21]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U158/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_25_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_25_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_25_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      34.34 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_25_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.54 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_25_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.76 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_25_/U1/Y (XOR2X1_RVT)
                                                          0.20      34.97 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_25_/U2/Y (XOR2X1_RVT)
                                                          0.20      35.17 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_25_/U5/Y (XOR2X1_RVT)
                                                          0.20      35.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_25_/U1/Y (INVX0_RVT)
                                                          0.11      35.49 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_25_/U3/Y (XNOR3X1_RVT)
                                                          0.19      35.67 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_25_/U7/Y (INVX1_RVT)
                                                          0.12      35.79 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_25_/U4/Y (AO22X1_RVT)
                                                          0.15      35.94 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[21]/D (SDFFX1_RVT)
                                                          0.09      36.03 r
  data arrival time                                                 36.03

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[21]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.03
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.80


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[61]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[46]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U150/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_48_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_48_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      34.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_49_/p1/U2/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_49_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_49_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      34.79 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_61_/U3/Y (XOR2X1_RVT)
                                                          0.19      34.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_61_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.20 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_61_/U1/Y (XOR2X1_RVT)
                                                          0.15      35.35 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_61_/U6/Y (INVX1_RVT)
                                                          0.11      35.46 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_61_/U3/Y (XOR3X2_RVT)
                                                          0.16      35.62 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_61_/U8/Y (INVX1_RVT)
                                                          0.11      35.74 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_61_/U7/Y (XNOR2X1_RVT)
                                                          0.20      35.94 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[61]/D (SDFFX1_RVT)
                                                          0.09      36.03 r
  data arrival time                                                 36.03

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[61]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.03
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.79


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[67]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U153/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_53_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_53_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_54_/p1/U2/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_54_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.19      34.55 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_54_/sc1/U2/Y (AO22X1_RVT)
                                                          0.16      34.72 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_67_/U3/Y (XOR2X1_RVT)
                                                          0.21      34.93 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_67_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.15 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_67_/U2/Y (XOR2X1_RVT)
                                                          0.16      35.31 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_67_/U3/Y (INVX0_RVT)
                                                          0.11      35.42 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_67_/U1/Y (XNOR3X1_RVT)
                                                          0.20      35.62 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_67_/U5/Y (INVX1_RVT)
                                                          0.11      35.73 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_67_/U4/Y (XNOR2X1_RVT)
                                                          0.21      35.94 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[67]/D (SDFFX1_RVT)
                                                          0.09      36.03 r
  data arrival time                                                 36.03

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[67]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.03
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.79


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[57]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U142/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_45_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_45_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_45_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      34.34 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_45_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      34.54 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_45_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.76 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_57_/U3/Y (XOR2X1_RVT)
                                                          0.20      34.97 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_57_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_57_/U1/Y (XOR2X1_RVT)
                                                          0.16      35.35 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_57_/U4/Y (INVX0_RVT)
                                                          0.11      35.46 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_57_/U3/Y (XOR3X2_RVT)
                                                          0.17      35.62 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_57_/U8/Y (INVX1_RVT)
                                                          0.11      35.74 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_57_/U5/Y (XNOR2X1_RVT)
                                                          0.20      35.94 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[57]/D (SDFFX1_RVT)
                                                          0.09      36.03 r
  data arrival time                                                 36.03

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[57]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.03
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.79


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[26]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[26]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[26]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[26]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U155/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_28_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_28_/p1/U4/Y (NAND2X0_RVT)
                                                          0.08      34.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_29_/p1/U2/Y (OAI22X1_RVT)
                                                          0.17      34.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_29_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.20      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_29_/sc1/U1/Y (AO22X1_RVT)
                                                          0.17      34.73 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_30_/U1/Y (XOR2X1_RVT)
                                                          0.21      34.95 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_30_/U2/Y (XOR2X1_RVT)
                                                          0.22      35.17 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_30_/U1/Y (XOR2X1_RVT)
                                                          0.20      35.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_30_/U2/Y (INVX0_RVT)
                                                          0.11      35.48 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_30_/U4/Y (XNOR3X1_RVT)
                                                          0.19      35.67 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_30_/U7/Y (INVX1_RVT)
                                                          0.12      35.79 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_30_/U5/Y (AO22X1_RVT)
                                                          0.15      35.94 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[26]/D (SDFFX1_RVT)
                                                          0.09      36.03 r
  data arrival time                                                 36.03

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[26]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.03
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.79


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[4]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[11]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[4]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[4]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U11/Y (IBUFFX2_RVT)                0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_4_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_4_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_5_/p0/U2/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_5_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.21      34.57 r
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_5_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.21      34.79 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_11_/U3/Y (XOR2X1_RVT)
                                                          0.19      34.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_11_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.20 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_11_/U3/Y (XOR2X1_RVT)
                                                          0.16      35.36 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_11_/U5/Y (INVX1_RVT)
                                                          0.10      35.47 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_11_/U2/Y (XOR3X2_RVT)
                                                          0.16      35.63 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_11_/U4/Y (INVX1_RVT)
                                                          0.11      35.73 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_11_/U8/Y (XNOR2X1_RVT)
                                                          0.20      35.94 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[11]/D (SDFFX1_RVT)
                                                          0.09      36.02 r
  data arrival time                                                 36.02

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[11]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.02
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.79


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[32]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[23]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U160/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_23_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_23_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_24_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_24_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      34.56 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_24_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_36_/U3/Y (XOR2X1_RVT)
                                                          0.20      34.98 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_36_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_36_/U5/Y (XOR2X1_RVT)
                                                          0.16      35.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_36_/U2/Y (INVX0_RVT)
                                                          0.11      35.48 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_36_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.66 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_36_/U7/Y (INVX1_RVT)
                                                          0.12      35.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_36_/U4/Y (AO22X1_RVT)
                                                          0.15      35.93 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[32]/D (SDFFX1_RVT)
                                                          0.09      36.02 r
  data arrival time                                                 36.02

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[32]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.02
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.79


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[34]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[25]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U158/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_25_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_25_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_26_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_26_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      34.56 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_26_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_38_/U3/Y (XOR2X1_RVT)
                                                          0.20      34.98 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_38_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_38_/U5/Y (XOR2X1_RVT)
                                                          0.16      35.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_38_/U2/Y (INVX0_RVT)
                                                          0.11      35.48 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_38_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.66 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_38_/U7/Y (INVX1_RVT)
                                                          0.12      35.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_38_/U4/Y (AO22X1_RVT)
                                                          0.15      35.93 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[34]/D (SDFFX1_RVT)
                                                          0.09      36.02 r
  data arrival time                                                 36.02

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[34]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.02
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.79


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[27]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U75/Y (IBUFFX2_RVT)                0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_18_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_18_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_19_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_19_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      34.56 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_19_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_31_/U3/Y (XOR2X1_RVT)
                                                          0.20      34.98 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_31_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_31_/U5/Y (XOR2X1_RVT)
                                                          0.16      35.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_31_/U2/Y (INVX0_RVT)
                                                          0.11      35.48 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_31_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.66 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_31_/U7/Y (INVX1_RVT)
                                                          0.12      35.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_31_/U4/Y (AO22X1_RVT)
                                                          0.15      35.93 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[27]/D (SDFFX1_RVT)
                                                          0.09      36.02 r
  data arrival time                                                 36.02

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[27]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.02
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.79


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[21]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[30]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[21]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[21]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U126/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_21_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_21_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_22_/p0/U2/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_22_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      34.56 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_22_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_34_/U3/Y (XOR2X1_RVT)
                                                          0.20      34.98 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_34_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_34_/U5/Y (XOR2X1_RVT)
                                                          0.16      35.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_34_/U2/Y (INVX0_RVT)
                                                          0.11      35.48 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_34_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.66 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_34_/U6/Y (INVX1_RVT)
                                                          0.12      35.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_34_/U4/Y (AO22X1_RVT)
                                                          0.15      35.93 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[30]/D (SDFFX1_RVT)
                                                          0.09      36.02 r
  data arrival time                                                 36.02

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[30]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.02
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.79


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[65]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U153/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_51_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_51_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_52_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_52_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.22      34.57 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_52_/sc1/U2/Y (AO22X1_RVT)
                                                          0.17      34.74 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_65_/U3/Y (XOR2X1_RVT)
                                                          0.21      34.96 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_65_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.17 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_65_/U1/Y (XOR2X1_RVT)
                                                          0.16      35.33 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_65_/U5/Y (INVX0_RVT)
                                                          0.11      35.45 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_65_/U3/Y (XOR3X2_RVT)
                                                          0.17      35.61 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_65_/U4/Y (INVX0_RVT)
                                                          0.11      35.73 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_65_/U6/Y (XNOR2X1_RVT)
                                                          0.21      35.93 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[65]/D (SDFFX1_RVT)
                                                          0.09      36.02 r
  data arrival time                                                 36.02

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[65]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.02
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.79


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[54]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U142/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_45_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_45_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_46_/p0/U2/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_46_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.22      34.57 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_46_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      34.80 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_58_/U3/Y (XOR2X1_RVT)
                                                          0.19      34.99 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_58_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.22 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_58_/U1/Y (XOR2X1_RVT)
                                                          0.16      35.37 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_58_/U5/Y (INVX1_RVT)
                                                          0.11      35.48 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_58_/U4/Y (XNOR3X1_RVT)
                                                          0.18      35.66 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_58_/U7/Y (INVX1_RVT)
                                                          0.12      35.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_58_/U3/Y (AO22X1_RVT)
                                                          0.15      35.93 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[54]/D (SDFFX1_RVT)
                                                          0.09      36.02 r
  data arrival time                                                 36.02

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[54]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.02
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.78


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[60]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[51]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U153/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_51_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_51_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_52_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      34.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_52_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.22      34.57 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_52_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      34.80 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_64_/U3/Y (XOR2X1_RVT)
                                                          0.19      34.99 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_64_/U1/Y (XOR2X1_RVT)
                                                          0.22      35.22 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_64_/U1/Y (XOR2X1_RVT)
                                                          0.16      35.37 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_64_/U6/Y (INVX1_RVT)
                                                          0.11      35.48 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_64_/U5/Y (XNOR3X1_RVT)
                                                          0.18      35.66 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_64_/U4/Y (INVX1_RVT)
                                                          0.12      35.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_64_/U3/Y (AO22X1_RVT)
                                                          0.15      35.93 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[60]/D (SDFFX1_RVT)
                                                          0.09      36.02 r
  data arrival time                                                 36.02

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[60]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.02
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.78


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[39]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U111/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_41_/p1/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_41_/p1/U4/Y (NAND2X0_RVT)
                                                          0.08      34.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_42_/p1/U2/Y (OAI22X1_RVT)
                                                          0.17      34.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_42_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.20      34.56 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_42_/sc1/U1/Y (AO22X1_RVT)
                                                          0.17      34.73 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_43_/U1/Y (XOR2X1_RVT)
                                                          0.21      34.95 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_43_/U2/Y (XOR2X1_RVT)
                                                          0.23      35.17 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_43_/U1/Y (XOR2X2_RVT)
                                                          0.19      35.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_43_/U2/Y (INVX0_RVT)
                                                          0.11      35.47 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_43_/U4/Y (XNOR3X1_RVT)
                                                          0.18      35.66 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_43_/U7/Y (INVX1_RVT)
                                                          0.12      35.78 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_43_/U5/Y (AO22X1_RVT)
                                                          0.15      35.93 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[39]/D (SDFFX1_RVT)
                                                          0.09      36.02 r
  data arrival time                                                 36.02

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[39]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.11      15.24
  data required time                                                15.24
  ------------------------------------------------------------------------------
  data required time                                                15.24
  data arrival time                                                -36.02
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.78


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[36]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[37]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[36]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[36]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U121/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_36_/p0/U5/Y (XOR2X1_RVT)
                                                         32.87      34.00 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_36_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.06 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_37_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      34.23 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_37_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.43 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_37_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.65 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_37_/U2/Y (XOR2X1_RVT)
                                                          0.20      34.86 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_37_/U3/Y (XOR2X1_RVT)
                                                          0.22      35.08 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_37_/U3/Y (XOR2X1_RVT)
                                                          0.22      35.30 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_37_/U5/Y (INVX1_RVT)
                                                          0.11      35.41 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_37_/U4/Y (XNOR3X1_RVT)
                                                          0.20      35.60 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_37_/U7/Y (INVX1_RVT)
                                                          0.11      35.72 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_37_/U6/Y (XNOR2X1_RVT)
                                                          0.21      35.92 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[37]/D (SDFFX1_RVT)
                                                          0.09      36.01 r
  data arrival time                                                 36.01

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[37]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.01
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.78


  Startpoint: fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[36]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_add/fpu_add_ctl/U476/Y (INVX0_RVT)                  0.08       0.67 f
  fpu_add/fpu_add_ctl/U12/Y (OR2X2_RVT)                   0.11       0.78 f
  fpu_add/fpu_add_ctl/U480/Y (NBUFFX2_RVT)                0.34       1.12 f
  fpu_add/fpu_add_ctl/U265/Y (AND2X4_RVT)                29.16      30.28 f
  fpu_add/fpu_add_ctl/U16/Y (INVX0_RVT)                   0.30      30.58 r
  fpu_add/fpu_add_ctl/U13/Y (INVX0_RVT)                   0.10      30.67 f
  fpu_add/fpu_add_frac_dp/U83/Y (NBUFFX2_RVT)             0.31      30.98 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/U2/Y (OR2X1_RVT)
                                                          0.34      31.33 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/U22/Y (INVX0_RVT)
                                                          0.53      31.85 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/U70/Y (AO222X1_RVT)
                                                          4.21      36.06 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[36]/D (DFFX1_RVT)
                                                          0.01      36.07 r
  data arrival time                                                 36.07

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[36]/CLK (DFFX1_RVT)    15.35 r
  library setup time                                     -0.05      15.30
  data required time                                                15.30
  ------------------------------------------------------------------------------
  data required time                                                15.30
  data arrival time                                                -36.07
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.78


  Startpoint: fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[15]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_add/fpu_add_ctl/U476/Y (INVX0_RVT)                  0.08       0.67 f
  fpu_add/fpu_add_ctl/U12/Y (OR2X2_RVT)                   0.11       0.78 f
  fpu_add/fpu_add_ctl/U480/Y (NBUFFX2_RVT)                0.34       1.12 f
  fpu_add/fpu_add_ctl/U265/Y (AND2X4_RVT)                29.16      30.28 f
  fpu_add/fpu_add_ctl/U16/Y (INVX0_RVT)                   0.30      30.58 r
  fpu_add/fpu_add_ctl/U13/Y (INVX0_RVT)                   0.10      30.67 f
  fpu_add/fpu_add_frac_dp/U83/Y (NBUFFX2_RVT)             0.31      30.98 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/U2/Y (OR2X1_RVT)
                                                          0.34      31.33 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/U23/Y (INVX0_RVT)
                                                          0.53      31.85 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/U29/Y (AO222X1_RVT)
                                                          4.21      36.06 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[15]/D (DFFX1_RVT)
                                                          0.01      36.07 r
  data arrival time                                                 36.07

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[15]/CLK (DFFX1_RVT)    15.35 r
  library setup time                                     -0.05      15.30
  data required time                                                15.30
  ------------------------------------------------------------------------------
  data required time                                                15.30
  data arrival time                                                -36.07
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.78


  Startpoint: fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[6]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_add/fpu_add_ctl/U476/Y (INVX0_RVT)                  0.08       0.67 f
  fpu_add/fpu_add_ctl/U12/Y (OR2X2_RVT)                   0.11       0.78 f
  fpu_add/fpu_add_ctl/U480/Y (NBUFFX2_RVT)                0.34       1.12 f
  fpu_add/fpu_add_ctl/U265/Y (AND2X4_RVT)                29.16      30.28 f
  fpu_add/fpu_add_ctl/U16/Y (INVX0_RVT)                   0.30      30.58 r
  fpu_add/fpu_add_ctl/U13/Y (INVX0_RVT)                   0.10      30.67 f
  fpu_add/fpu_add_frac_dp/U83/Y (NBUFFX2_RVT)             0.31      30.98 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/U2/Y (OR2X1_RVT)
                                                          0.34      31.33 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/U24/Y (INVX0_RVT)
                                                          0.53      31.85 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/U44/Y (AO222X1_RVT)
                                                          4.21      36.06 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[6]/D (DFFX1_RVT)
                                                          0.01      36.07 r
  data arrival time                                                 36.07

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[6]/CLK (DFFX1_RVT)     15.35 r
  library setup time                                     -0.05      15.30
  data required time                                                15.30
  ------------------------------------------------------------------------------
  data required time                                                15.30
  data arrival time                                                -36.07
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.78


  Startpoint: fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[31]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_add/fpu_add_ctl/U476/Y (INVX0_RVT)                  0.08       0.67 f
  fpu_add/fpu_add_ctl/U12/Y (OR2X2_RVT)                   0.11       0.78 f
  fpu_add/fpu_add_ctl/U480/Y (NBUFFX2_RVT)                0.34       1.12 f
  fpu_add/fpu_add_ctl/U265/Y (AND2X4_RVT)                29.16      30.28 f
  fpu_add/fpu_add_ctl/U16/Y (INVX0_RVT)                   0.30      30.58 r
  fpu_add/fpu_add_ctl/U13/Y (INVX0_RVT)                   0.10      30.67 f
  fpu_add/fpu_add_frac_dp/U83/Y (NBUFFX2_RVT)             0.31      30.98 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/U2/Y (OR2X1_RVT)
                                                          0.34      31.33 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/U25/Y (INVX0_RVT)
                                                          0.53      31.85 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/U58/Y (AO222X1_RVT)
                                                          4.21      36.06 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[31]/D (DFFX1_RVT)
                                                          0.01      36.07 r
  data arrival time                                                 36.07

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[31]/CLK (DFFX1_RVT)    15.35 r
  library setup time                                     -0.05      15.30
  data required time                                                15.30
  ------------------------------------------------------------------------------
  data required time                                                15.30
  data arrival time                                                -36.07
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.78


  Startpoint: fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[10]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_add/fpu_add_ctl/U476/Y (INVX0_RVT)                  0.08       0.67 f
  fpu_add/fpu_add_ctl/U12/Y (OR2X2_RVT)                   0.11       0.78 f
  fpu_add/fpu_add_ctl/U480/Y (NBUFFX2_RVT)                0.34       1.12 f
  fpu_add/fpu_add_ctl/U265/Y (AND2X4_RVT)                29.16      30.28 f
  fpu_add/fpu_add_ctl/U16/Y (INVX0_RVT)                   0.30      30.58 r
  fpu_add/fpu_add_ctl/U13/Y (INVX0_RVT)                   0.10      30.67 f
  fpu_add/fpu_add_frac_dp/U83/Y (NBUFFX2_RVT)             0.31      30.98 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/U2/Y (OR2X1_RVT)
                                                          0.34      31.33 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/U24/Y (INVX0_RVT)
                                                          0.53      31.85 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/U48/Y (AO222X1_RVT)
                                                          4.21      36.06 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[10]/D (DFFX1_RVT)
                                                          0.01      36.07 r
  data arrival time                                                 36.07

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[10]/CLK (DFFX1_RVT)    15.35 r
  library setup time                                     -0.05      15.30
  data required time                                                15.30
  ------------------------------------------------------------------------------
  data required time                                                15.30
  data arrival time                                                -36.07
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.78


  Startpoint: fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[47]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_add/fpu_add_ctl/U476/Y (INVX0_RVT)                  0.08       0.67 f
  fpu_add/fpu_add_ctl/U12/Y (OR2X2_RVT)                   0.11       0.78 f
  fpu_add/fpu_add_ctl/U480/Y (NBUFFX2_RVT)                0.34       1.12 f
  fpu_add/fpu_add_ctl/U265/Y (AND2X4_RVT)                29.16      30.28 f
  fpu_add/fpu_add_ctl/U16/Y (INVX0_RVT)                   0.30      30.58 r
  fpu_add/fpu_add_ctl/U13/Y (INVX0_RVT)                   0.10      30.67 f
  fpu_add/fpu_add_frac_dp/U83/Y (NBUFFX2_RVT)             0.31      30.98 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/U2/Y (OR2X1_RVT)
                                                          0.34      31.33 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/U22/Y (INVX0_RVT)
                                                          0.53      31.85 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/U81/Y (AO222X1_RVT)
                                                          4.21      36.06 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[47]/D (DFFX1_RVT)
                                                          0.01      36.07 r
  data arrival time                                                 36.07

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[47]/CLK (DFFX1_RVT)    15.35 r
  library setup time                                     -0.05      15.30
  data required time                                                15.30
  ------------------------------------------------------------------------------
  data required time                                                15.30
  data arrival time                                                -36.07
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.78


  Startpoint: fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_add/fpu_add_ctl/U476/Y (INVX0_RVT)                  0.08       0.67 f
  fpu_add/fpu_add_ctl/U12/Y (OR2X2_RVT)                   0.11       0.78 f
  fpu_add/fpu_add_ctl/U480/Y (NBUFFX2_RVT)                0.34       1.12 f
  fpu_add/fpu_add_ctl/U265/Y (AND2X4_RVT)                29.16      30.28 f
  fpu_add/fpu_add_ctl/U16/Y (INVX0_RVT)                   0.30      30.58 r
  fpu_add/fpu_add_ctl/U13/Y (INVX0_RVT)                   0.10      30.67 f
  fpu_add/fpu_add_frac_dp/U83/Y (NBUFFX2_RVT)             0.31      30.98 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/U2/Y (OR2X1_RVT)
                                                          0.34      31.33 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/U24/Y (INVX0_RVT)
                                                          0.53      31.85 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/U39/Y (AO222X1_RVT)
                                                          4.21      36.06 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[1]/D (DFFX1_RVT)
                                                          0.01      36.07 r
  data arrival time                                                 36.07

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[1]/CLK (DFFX1_RVT)     15.35 r
  library setup time                                     -0.05      15.30
  data required time                                                15.30
  ------------------------------------------------------------------------------
  data required time                                                15.30
  data arrival time                                                -36.07
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.78


  Startpoint: fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[26]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg[5]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_add/fpu_add_ctl/U476/Y (INVX0_RVT)                  0.08       0.67 f
  fpu_add/fpu_add_ctl/U12/Y (OR2X2_RVT)                   0.11       0.78 f
  fpu_add/fpu_add_ctl/U480/Y (NBUFFX2_RVT)                0.34       1.12 f
  fpu_add/fpu_add_ctl/U265/Y (AND2X4_RVT)                29.16      30.28 f
  fpu_add/fpu_add_ctl/U16/Y (INVX0_RVT)                   0.30      30.58 r
  fpu_add/fpu_add_ctl/U13/Y (INVX0_RVT)                   0.10      30.67 f
  fpu_add/fpu_add_frac_dp/U83/Y (NBUFFX2_RVT)             0.31      30.98 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/U2/Y (OR2X1_RVT)
                                                          0.34      31.33 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/U25/Y (INVX0_RVT)
                                                          0.53      31.85 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/U53/Y (AO222X1_RVT)
                                                          4.21      36.06 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[26]/D (DFFX1_RVT)
                                                          0.01      36.07 r
  data arrival time                                                 36.07

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[26]/CLK (DFFX1_RVT)    15.35 r
  library setup time                                     -0.05      15.30
  data required time                                                15.30
  ------------------------------------------------------------------------------
  data required time                                                15.30
  data arrival time                                                -36.07
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.78


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 100.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Tue May 14 01:04:32 2019
****************************************


  Startpoint: cluster_header/I0/dbginit_repeater/syncff/i0/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: so (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  cluster_header/I0/dbginit_repeater/syncff/i0/q_reg/CLK (SDFFASRX2_RVT)
                                                          0.00       0.40 r
  cluster_header/I0/dbginit_repeater/syncff/i0/q_reg/Q (SDFFASRX2_RVT)
                                                          0.26       0.66 f
  cluster_header/I0/dbginit_repeater/syncff/i0/U4/Y (OR2X1_RVT)
                                                          0.08       0.74 f
  test_stub/U7/Y (AO22X1_RVT)                             0.16       0.90 f
  so (out)                                                0.07       0.97 f
  data arrival time                                                  0.97

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.97
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.38


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[7]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_req_cq[7]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[7]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[7]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_req_cq[7] (out)                                  0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[6]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_req_cq[6]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[6]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[6]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_req_cq[6] (out)                                  0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[5]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_req_cq[5]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[5]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[5]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_req_cq[5] (out)                                  0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[4]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_req_cq[4]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[4]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[4]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_req_cq[4] (out)                                  0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_req_cq[3]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[3]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[3]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_req_cq[3] (out)                                  0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_req_cq[2]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[2]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_req_cq[2] (out)                                  0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_req_cq[1]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[1]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[1]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_req_cq[1] (out)                                  0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_req_cq[0]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_req_cq[0] (out)                                  0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[7]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[144]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[7]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[7]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[144] (out)                               0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[6]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[143]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[6]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[6]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[143] (out)                               0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[5]/CLK
               (internal path startpoint clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[142]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[5]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[5]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[142] (out)                               0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[4]/CLK
               (internal path startpoint clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[141]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[4]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[4]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[141] (out)                               0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[3]/CLK
               (internal path startpoint clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[140]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[3]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[3]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[140] (out)                               0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[2]/CLK
               (internal path startpoint clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[136]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[2]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[136] (out)                               0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[135]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[1]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[1]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[135] (out)                               0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[134]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[134] (out)                               0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[76]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[76]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[76]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[76]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[76] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[75]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[75]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[75]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[75]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[75] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[74]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[74]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[74]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[74]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[74] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[73]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[73]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[73]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[73]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[73] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[72]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[72]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[72]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[72]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[72] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[71]/CLK
               (internal path startpoint clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[71]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[71]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[71]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[71] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[70]/CLK
               (internal path startpoint clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[70]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[70]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[70]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[70] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[69]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[69]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[69]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[69]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[69] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[68]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[68]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[68]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[68]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[68] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[67]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[67]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[67]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[67]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[67] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[66]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[66]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[66]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[66]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[66] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[65]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[65]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[65]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[65]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[65] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[64]/CLK
               (internal path startpoint clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[64]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[64]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[64]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[64] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[63]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[63]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[63]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[63]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[63] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[62]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[62]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[62]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[62]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[62] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[61]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[61]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[61]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[61]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[61] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[60]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[60]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[60]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[60]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[60] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[59]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[59]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[59]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[59]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[59] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[58]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[58]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[58]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[58]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[58] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[57]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[57]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[57]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[57]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[57] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[56]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[56]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[56]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[56]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[56] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[55]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[55]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[55]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[55]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[55] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[54]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[54]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[54]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[54]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[54] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[53]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[53]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[53]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[53]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[53] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[52]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[52]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[52]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[52]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[52] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[51]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[51]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[51]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[51]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[51] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[50]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[50]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[50]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[50]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[50] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[49]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[49]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[49]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[49]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[49] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[48]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[48]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[48]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[48]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[48] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[47]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[47]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[47]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[47]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[47] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[46]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[46]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[46]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[46]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[46] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[45]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[45]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[45]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[45] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[44]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[44]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[44]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[44]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[44] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[43]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[43]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[43]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[43]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[43] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[42]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[42]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[42]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[42]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[42] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[41]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[41]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[41]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[41]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[41] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[40]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[40]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[40]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[40]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[40] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[39]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[39]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[39]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[39] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[38]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[38]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[38]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[38]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[38] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[37]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[37]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[37]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[37]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[37] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[36]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[36]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[36]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[36]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[36] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[35]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[35]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[35]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[35]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[35] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[34]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[34]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[34]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[34]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[34] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[33]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[33]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[33]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[33]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[33] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[32]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[32]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[32]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[32]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[32] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[31]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[31]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[31]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[31]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[31] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[30]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[30]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[30]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[30]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[30] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[29]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[29]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[29]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[29]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[29] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[28]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[28]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[28]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[28]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[28] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[27]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[27]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[27]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[27]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[27] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[26]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[26]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[26]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[26]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[26] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[25]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[25]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[25]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[25]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[25] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[24]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[24]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[24]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[24]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[24] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[23]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[23]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[23]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[23]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[23] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[22]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[22]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[22]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[22]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[22] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[21]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[21]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[21]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[21]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[21] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[20]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[20]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[20]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[20]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[20] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[19]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[19]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[19]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[19]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[19] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[18]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[18]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[18]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[18] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[17]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[17]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[17]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[17]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[17] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[16]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[16]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[16]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[16]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[16] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[15]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[15]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[15]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[15]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[15] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[14]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[14]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[14]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[14]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[14] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[13]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[13]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[13]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[13]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[13] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[12]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[12]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[12]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[12]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[12] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[11]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[11]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[11]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[11]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[11] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[10]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[10]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[10]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[10]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[10] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[9]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[9]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[9]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[9]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[9] (out)                                 0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[8]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[8]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[8]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[8]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[8] (out)                                 0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[7]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[7]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[7]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[7]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[7] (out)                                 0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[6]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[6]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[6]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[6]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[6] (out)                                 0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[5]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[5]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[5]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[5]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[5] (out)                                 0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[4]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[4]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[4]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[4]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[4] (out)                                 0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[3]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[3]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[3]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[3] (out)                                 0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[2]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[2]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[2] (out)                                 0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[1]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[1]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[1]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[1] (out)                                 0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[0]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[0] (out)                                 0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  output external delay                                  -2.00      13.35
  data required time                                                13.35
  ------------------------------------------------------------------------------
  data required time                                                13.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                       12.70


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 100.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Tue May 14 01:04:32 2019
****************************************

No constrained paths.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 100.00
	-max_paths 1
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Tue May 14 01:04:32 2019
****************************************

Warning: There are 2225 invalid end points for constrained paths. (UITE-416)

  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U75/Y (IBUFFX2_RVT)                0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/p0/U5/Y (XOR2X1_RVT)
                                                         33.00      34.12 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      34.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      34.34 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      34.55 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_18_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      34.77 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_18_/U3/Y (XOR2X1_RVT)
                                                          0.20      34.97 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_18_/U2/Y (XOR2X1_RVT)
                                                          0.22      35.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U3/Y (XOR2X1_RVT)
                                                          0.20      35.39 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U2/Y (INVX0_RVT)
                                                          0.11      35.51 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U1/Y (XNOR3X2_RVT)
                                                          0.18      35.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U7/Y (INVX1_RVT)
                                                          0.12      35.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U4/Y (XNOR2X1_RVT)
                                                          0.21      36.02 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[18]/D (SDFFX1_RVT)
                                                          0.09      36.11 r
  data arrival time                                                 36.11

  clock ideal_clock1 (rise edge)                         15.00      15.00
  clock network delay (ideal)                             0.40      15.40
  clock reconvergence pessimism                           0.00      15.40
  clock uncertainty                                      -0.05      15.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[18]/CLK (SDFFX1_RVT)         15.35 r
  library setup time                                     -0.12      15.23
  data required time                                                15.23
  ------------------------------------------------------------------------------
  data required time                                                15.23
  data arrival time                                                -36.11
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                 -20.88


1
****************************************
Report : timing
	-path_type full
	-delay_type min
	-slack_lesser_than 100.00
	-max_paths 1
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Tue May 14 01:04:32 2019
****************************************

Warning: There are 2225 invalid end points for constrained paths. (UITE-416)

  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[3]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/U81/Y (AO222X1_RVT)
                                                          0.07       0.65 f
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[3]/D (DFFX1_RVT)
                                                          0.01       0.66 f
  data arrival time                                                  0.66

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock reconvergence pessimism                           0.00       0.40
  clock uncertainty                                       0.05       0.45
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[3]/CLK (DFFX1_RVT)
                                                                     0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  ------------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 -0.66
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.21


1
