# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_1_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_6_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_input_register_REG_OUT_reg_11_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_5_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_1_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_5_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_input_register_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_input_register_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_5_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_1_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_2_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_6_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_input_register_REG_OUT_reg_9_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_input_register_REG_OUT_reg_8_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_input_register_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_input_register_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_output_register_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_8_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_6_REG_OUT_reg_8_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_5_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_3_REG_OUT_reg_10_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_8_REG_OUT_reg_11_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_1_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_6_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_8_REG_OUT_reg_10_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_2_REG_OUT_reg_11_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_output_register_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_1_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_output_register_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_2_REG_OUT_reg_9_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_1_REG_OUT_reg_9_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_2_REG_OUT_reg_10_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_input_register_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_output_register_REG_OUT_reg_10_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_6_REG_OUT_reg_11_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_6_REG_OUT_reg_10_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_6_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_5_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_8_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_1_REG_OUT_reg_11_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_2_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_2_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_8_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_output_register_REG_OUT_reg_11_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_4_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_5_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_8_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_6_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_2_REG_OUT_reg_8_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_1_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_8_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_2_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_2_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_2_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_output_register_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_input_register_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_8_REG_OUT_reg_9_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_5_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_output_register_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_7_REG_OUT_reg_11_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_3_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_1_REG_OUT_reg_10_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_5_REG_OUT_reg_11_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_1_REG_OUT_reg_8_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_7_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_output_register_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_input_register_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_output_register_REG_OUT_reg_8_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_3_REG_OUT_reg_8_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_3_REG_OUT_reg_9_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_5_REG_OUT_reg_9_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_2_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_5_REG_OUT_reg_8_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_4_REG_OUT_reg_11_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_2_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_7_REG_OUT_reg_8_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_5_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.006         */-0.003        DP_i_register_7_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_input_register_REG_OUT_reg_10_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_3_REG_OUT_reg_11_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_4_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_4_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_3_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_3_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_4_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_3_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_1_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_4_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_3_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_3_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_4_REG_OUT_reg_9_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_6_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_7_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_8_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_3_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_4_REG_OUT_reg_8_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_3_REG_OUT_reg_2_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_6_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_4_REG_OUT_reg_10_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_4_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_7_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_6_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_7_REG_OUT_reg_9_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_7_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_output_register_REG_OUT_reg_4_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_4_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_input_register_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_6_REG_OUT_reg_9_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_8_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_output_register_REG_OUT_reg_3_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_output_register_REG_OUT_reg_9_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_1_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_8_REG_OUT_reg_5_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_7_REG_OUT_reg_10_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.007         */-0.003        DP_i_register_7_REG_OUT_reg_7_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.008         */-0.003        DP_i_register_8_REG_OUT_reg_8_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.008         */-0.003        DP_i_register_4_REG_OUT_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.008         */-0.003        DP_i_register_7_REG_OUT_reg_6_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.008         */-0.003        DP_i_register_5_REG_OUT_reg_10_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.008         */-0.003        DP_i_register_7_REG_OUT_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	0.076    0.031/*         -0.006/*        CU_STATE_reg_0_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.078         */-0.003        CU_STATE_reg_1_/D    1
MY_CLK(R)->MY_CLK(R)	0.073    */0.306         */-0.003        delay1_FF_OUT_reg/D    1
