$date
	Sat Aug 02 23:01:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux_Nx1_tb $end
$var wire 8 ! out [7:0] $end
$var integer 32 " i [31:0] $end
$var reg 64 # in [63:0] $end
$var reg 3 $ sel [2:0] $end
$upscope $end
$scope module mux_Nx1_tb $end
$scope module uut $end
$var wire 64 % in [63:0] $end
$var wire 3 & sel [2:0] $end
$var reg 8 ' out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
b1010101010111011110011001101110100010001001000100011001101000100 %
bx $
b1010101010111011110011001101110100010001001000100011001101000100 #
bx "
bx !
$end
#10
b1000100 '
b1000100 !
b0 $
b0 &
b0 "
#30
b110011 '
b110011 !
b1 $
b1 &
b1 "
#50
b100010 '
b100010 !
b10 $
b10 &
b10 "
#70
b10001 '
b10001 !
b11 $
b11 &
b11 "
#90
b11011101 '
b11011101 !
b100 $
b100 &
b100 "
#110
b11001100 '
b11001100 !
b101 $
b101 &
b101 "
#130
b10111011 '
b10111011 !
b110 $
b110 &
b110 "
#150
b10101010 '
b10101010 !
b111 $
b111 &
b111 "
#170
b1000 "
#190
