 
****************************************
Report : qor
Design : fifo
Version: W-2024.09-SP3
Date   : Thu Jul 17 14:47:48 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          0.20
  Critical Path Slack:           0.40
  Critical Path Clk Period:      1.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.17
  Total Hold Violation:        -23.31
  No. of Hold Violations:      140.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:         69
  Leaf Cell Count:                469
  Buf/Inv Cell Count:              42
  Buf Cell Count:                   4
  Inv Cell Count:                  39
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       329
  Sequential Cell Count:          140
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      102.208797
  Noncombinational Area:   120.767997
  Buf/Inv Area:              8.702400
  Total Buffer Area:             1.95
  Total Inverter Area:           7.90
  Macro/Black Box Area:      0.000000
  Net Area:                391.748271
  -----------------------------------
  Cell Area:               222.976795
  Design Area:             614.725065


  Design Rules
  -----------------------------------
  Total Number of Nets:           488
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: dsac123

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.09
  Logic Optimization:                  6.03
  Mapping Optimization:                0.87
  -----------------------------------------
  Overall Compile Time:                8.52
  Overall Compile Wall Clock Time:     9.13

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.17  TNS: 23.31  Number of Violating Paths: 140

  --------------------------------------------------------------------


1
