INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abhishek/Desktop/DLD Lab/Lab_1_16to1MUX/Lab_1_16to1MUX.srcs/sources_1/new/SixteenToOne.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenToOne
ERROR: [VRFC 10-1243] port a must not be declared to be an array [C:/Users/Abhishek/Desktop/DLD Lab/Lab_1_16to1MUX/Lab_1_16to1MUX.srcs/sources_1/new/SixteenToOne.v:3]
ERROR: [VRFC 10-1243] port c must not be declared to be an array [C:/Users/Abhishek/Desktop/DLD Lab/Lab_1_16to1MUX/Lab_1_16to1MUX.srcs/sources_1/new/SixteenToOne.v:4]
ERROR: [VRFC 10-2787] module SixteenToOne ignored due to previous errors [C:/Users/Abhishek/Desktop/DLD Lab/Lab_1_16to1MUX/Lab_1_16to1MUX.srcs/sources_1/new/SixteenToOne.v:2]
