-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dut_calc_svd is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    strm_in_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    strm_in_V_empty_n : IN STD_LOGIC;
    strm_in_V_read : OUT STD_LOGIC;
    strm_out_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    strm_out_V_full_n : IN STD_LOGIC;
    strm_out_V_write : OUT STD_LOGIC );
end;


architecture behav of dut_calc_svd is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    constant ap_ST_pp0_stg0_fsm_1 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000010";
    constant ap_ST_pp0_stg1_fsm_2 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000100";
    constant ap_ST_pp0_stg2_fsm_3 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000001000";
    constant ap_ST_pp0_stg3_fsm_4 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000010000";
    constant ap_ST_pp0_stg4_fsm_5 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000100000";
    constant ap_ST_pp0_stg5_fsm_6 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000001000000";
    constant ap_ST_pp0_stg6_fsm_7 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000010000000";
    constant ap_ST_pp0_stg7_fsm_8 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000100000000";
    constant ap_ST_pp0_stg8_fsm_9 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000001000000000";
    constant ap_ST_pp0_stg9_fsm_10 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000010000000000";
    constant ap_ST_pp0_stg10_fsm_11 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000100000000000";
    constant ap_ST_pp0_stg11_fsm_12 : STD_LOGIC_VECTOR (21 downto 0) := "0000000001000000000000";
    constant ap_ST_pp0_stg12_fsm_13 : STD_LOGIC_VECTOR (21 downto 0) := "0000000010000000000000";
    constant ap_ST_pp0_stg13_fsm_14 : STD_LOGIC_VECTOR (21 downto 0) := "0000000100000000000000";
    constant ap_ST_pp0_stg14_fsm_15 : STD_LOGIC_VECTOR (21 downto 0) := "0000001000000000000000";
    constant ap_ST_pp0_stg15_fsm_16 : STD_LOGIC_VECTOR (21 downto 0) := "0000010000000000000000";
    constant ap_ST_pp0_stg16_fsm_17 : STD_LOGIC_VECTOR (21 downto 0) := "0000100000000000000000";
    constant ap_ST_pp0_stg17_fsm_18 : STD_LOGIC_VECTOR (21 downto 0) := "0001000000000000000000";
    constant ap_ST_pp0_stg18_fsm_19 : STD_LOGIC_VECTOR (21 downto 0) := "0010000000000000000000";
    constant ap_ST_pp0_stg19_fsm_20 : STD_LOGIC_VECTOR (21 downto 0) := "0100000000000000000000";
    constant ap_ST_st188_fsm_21 : STD_LOGIC_VECTOR (21 downto 0) := "1000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_39 : BOOLEAN;
    signal strm_in_V_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_pp0_stg1_fsm_2 : STD_LOGIC;
    signal ap_sig_58 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it9 : STD_LOGIC := '0';
    signal exitcond_reg_454 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg2_fsm_3 : STD_LOGIC;
    signal ap_sig_90 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg3_fsm_4 : STD_LOGIC;
    signal ap_sig_100 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg4_fsm_5 : STD_LOGIC;
    signal ap_sig_110 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg13_fsm_14 : STD_LOGIC;
    signal ap_sig_120 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg14_fsm_15 : STD_LOGIC;
    signal ap_sig_130 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg15_fsm_16 : STD_LOGIC;
    signal ap_sig_140 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg16_fsm_17 : STD_LOGIC;
    signal ap_sig_150 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg17_fsm_18 : STD_LOGIC;
    signal ap_sig_160 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg18_fsm_19 : STD_LOGIC;
    signal ap_sig_170 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg19_fsm_20 : STD_LOGIC;
    signal ap_sig_180 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg0_fsm_1 : STD_LOGIC;
    signal ap_sig_190 : BOOLEAN;
    signal strm_out_V_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_pp0_stg6_fsm_7 : STD_LOGIC;
    signal ap_sig_201 : BOOLEAN;
    signal ap_reg_ppstg_exitcond_reg_454_pp0_iter8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg7_fsm_8 : STD_LOGIC;
    signal ap_sig_212 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg8_fsm_9 : STD_LOGIC;
    signal ap_sig_222 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg9_fsm_10 : STD_LOGIC;
    signal ap_sig_232 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg10_fsm_11 : STD_LOGIC;
    signal ap_sig_242 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg11_fsm_12 : STD_LOGIC;
    signal ap_sig_252 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg12_fsm_13 : STD_LOGIC;
    signal ap_sig_262 : BOOLEAN;
    signal ap_reg_ppstg_exitcond_reg_454_pp0_iter9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg5_fsm_6 : STD_LOGIC;
    signal ap_sig_310 : BOOLEAN;
    signal proc_reg_90 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_107_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_136 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_322 : BOOLEAN;
    signal ap_reg_ppstg_exitcond_reg_454_pp0_iter7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_336 : BOOLEAN;
    signal ap_sig_339 : BOOLEAN;
    signal grp_fu_111_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_143 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_149 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_115_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_156 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_exitcond_reg_454_pp0_iter6 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_119_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_161 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_167 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_174 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_180 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_186 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_192 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_198 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_204 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_209 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_214 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_219 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_224 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_fu_229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_454_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_454_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_454_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_454_pp0_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_454_pp0_iter5 : STD_LOGIC_VECTOR (0 downto 0);
    signal proc_1_fu_235_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal proc_1_reg_458 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_65_reg_463 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_65_reg_463_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_65_reg_463_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_65_reg_463_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_65_reg_463_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_65_reg_463_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_65_reg_463_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_65_reg_463_pp0_iter7 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_66_reg_470 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_66_reg_470_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_66_reg_470_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_66_reg_470_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_66_reg_470_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_66_reg_470_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_66_reg_470_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_67_reg_477 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_67_reg_477_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_67_reg_477_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_67_reg_477_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_67_reg_477_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_67_reg_477_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_67_reg_477_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_reg_484 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_68_reg_484_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_68_reg_484_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_68_reg_484_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_68_reg_484_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_68_reg_484_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_68_reg_484_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal u1_1_reg_491 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_69_reg_496 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_69_reg_496_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_69_reg_496_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_69_reg_496_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_69_reg_496_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_69_reg_496_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_69_reg_496_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_70_reg_501 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_70_reg_501_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_70_reg_501_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_70_reg_501_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_70_reg_501_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_70_reg_501_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_70_reg_501_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_71_reg_506 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_71_reg_506_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_71_reg_506_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_71_reg_506_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_71_reg_506_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_71_reg_506_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_71_reg_506_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_72_reg_511 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_72_reg_511_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_72_reg_511_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_72_reg_511_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_72_reg_511_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_72_reg_511_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_72_reg_511_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_73_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_73_reg_516_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_73_reg_516_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_73_reg_516_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_73_reg_516_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_73_reg_516_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_73_reg_516_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_73_reg_516_pp0_iter7 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_74_reg_521 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_74_reg_521_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_74_reg_521_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_74_reg_521_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_74_reg_521_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_74_reg_521_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_74_reg_521_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_74_reg_521_pp0_iter7 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_75_reg_526 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_75_reg_526_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_75_reg_526_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_75_reg_526_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_75_reg_526_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_75_reg_526_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_75_reg_526_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_75_reg_526_pp0_iter7 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_76_reg_531 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_76_reg_531_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_76_reg_531_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_76_reg_531_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_76_reg_531_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_76_reg_531_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_76_reg_531_pp0_iter7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_76_reg_531_pp0_iter8 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosA_half_reg_536 : STD_LOGIC_VECTOR (31 downto 0);
    signal sinA_half_reg_543 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosB_half_reg_550 : STD_LOGIC_VECTOR (31 downto 0);
    signal sinB_half_reg_556 : STD_LOGIC_VECTOR (31 downto 0);
    signal a2_assign_3_fu_250_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a2_assign_fu_264_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal vz_int_1_reg_572 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_vz_int_1_reg_572_pp0_iter7 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_int_1_reg_581 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_vy_int_1_reg_581_pp0_iter7 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_42_reg_589 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_589_pp0_iter8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_reg_598 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_43_reg_598_pp0_iter8 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_int_fu_278_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_int_reg_606 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_vy_int_reg_606_pp0_iter8 : STD_LOGIC_VECTOR (31 downto 0);
    signal uy_int_fu_292_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal uy_int_reg_613 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_uy_int_reg_613_pp0_iter8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i4_i_reg_620 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_i5_i_reg_625 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_out2_reg_630 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i7_i_reg_635 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_i8_i_reg_640 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_57_reg_645 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_57_reg_645_pp0_iter8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_58_reg_650 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_58_reg_650_pp0_iter8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_59_reg_655 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_59_reg_655_pp0_iter8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_reg_660 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_60_reg_660_pp0_iter8 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_665 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_670 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_675 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_out_3_fu_348_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_out_3_reg_681 : STD_LOGIC_VECTOR (31 downto 0);
    signal vw_int_3_fu_369_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal vw_int_3_reg_686 : STD_LOGIC_VECTOR (31 downto 0);
    signal vx_int_fu_376_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal vx_int_reg_692 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_out_3_fu_433_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_out_3_reg_698 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_int_2_fu_441_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_int_2_reg_703 : STD_LOGIC_VECTOR (31 downto 0);
    signal vz_int_fu_447_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal vz_int_reg_709 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_62_reg_715 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dut_calc_angle_float_float_s_fu_101_A_r : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dut_calc_angle_float_float_s_fu_101_A_i : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dut_calc_angle_float_float_s_fu_101_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dut_calc_angle_float_float_s_fu_101_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dut_calc_angle_float_float_s_fu_101_ap_ce : STD_LOGIC;
    signal proc_phi_fu_94_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_107_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_107_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_111_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_111_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_115_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_115_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_119_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_119_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_123_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_to_int_fu_241_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_neg_fu_244_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_to_int_fu_255_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_neg_fu_258_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_int_to_int_fu_269_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_int_neg_fu_272_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal uy_int_to_int_fu_283_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal uy_int_neg_fu_286_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_write_assign_17_to_int_fu_297_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_301_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_311_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs_fu_321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_fu_315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_out_neg_fu_338_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_out_fu_344_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal vw_int_to_int_fu_356_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal vw_int_neg_fu_359_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal vw_int_fu_365_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_write_assign_20_to_int_fu_382_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_386_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_39_fu_396_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs3_fu_406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs2_fu_400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal z_out_neg_fu_423_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal z_out_fu_429_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_107_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_107_ce : STD_LOGIC;
    signal grp_fu_111_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_111_ce : STD_LOGIC;
    signal grp_fu_115_ce : STD_LOGIC;
    signal grp_fu_119_ce : STD_LOGIC;
    signal ap_sig_cseq_ST_st188_fsm_21 : STD_LOGIC;
    signal ap_sig_1114 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_sig_1180 : BOOLEAN;

    component dut_calc_angle_float_float_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        A_r : IN STD_LOGIC_VECTOR (31 downto 0);
        A_i : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component dut_faddfsub_32ns_32ns_32_5_full_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dut_fmul_32ns_32ns_32_4_max_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dut_fcmp_32ns_32ns_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_dut_calc_angle_float_float_s_fu_101 : component dut_calc_angle_float_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        A_r => grp_dut_calc_angle_float_float_s_fu_101_A_r,
        A_i => grp_dut_calc_angle_float_float_s_fu_101_A_i,
        ap_return_0 => grp_dut_calc_angle_float_float_s_fu_101_ap_return_0,
        ap_return_1 => grp_dut_calc_angle_float_float_s_fu_101_ap_return_1,
        ap_ce => grp_dut_calc_angle_float_float_s_fu_101_ap_ce);

    dut_faddfsub_32ns_32ns_32_5_full_dsp_U33 : component dut_faddfsub_32ns_32ns_32_5_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_107_p0,
        din1 => grp_fu_107_p1,
        opcode => grp_fu_107_opcode,
        ce => grp_fu_107_ce,
        dout => grp_fu_107_p2);

    dut_faddfsub_32ns_32ns_32_5_full_dsp_U34 : component dut_faddfsub_32ns_32ns_32_5_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_111_p0,
        din1 => grp_fu_111_p1,
        opcode => grp_fu_111_opcode,
        ce => grp_fu_111_ce,
        dout => grp_fu_111_p2);

    dut_fmul_32ns_32ns_32_4_max_dsp_U35 : component dut_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_115_p0,
        din1 => grp_fu_115_p1,
        ce => grp_fu_115_ce,
        dout => grp_fu_115_p2);

    dut_fmul_32ns_32ns_32_4_max_dsp_U36 : component dut_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_119_p0,
        din1 => grp_fu_119_p1,
        ce => grp_fu_119_ce,
        dout => grp_fu_119_p2);

    dut_fcmp_32ns_32ns_1_1_U37 : component dut_fcmp_32ns_32ns_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => grp_fu_123_p0,
        din1 => ap_const_lv32_0,
        opcode => ap_const_lv5_4,
        dout => grp_fu_123_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_322))) and not((ap_const_lv1_0 = exitcond_fu_229_p2)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))) and not((exitcond_reg_454 = ap_const_lv1_0))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    proc_reg_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_322))))) then 
                proc_reg_90 <= proc_1_reg_458;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                proc_reg_90 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_322))))) then
                ap_reg_ppstg_exitcond_reg_454_pp0_iter1 <= exitcond_reg_454;
                ap_reg_ppstg_exitcond_reg_454_pp0_iter2 <= ap_reg_ppstg_exitcond_reg_454_pp0_iter1;
                ap_reg_ppstg_exitcond_reg_454_pp0_iter3 <= ap_reg_ppstg_exitcond_reg_454_pp0_iter2;
                ap_reg_ppstg_exitcond_reg_454_pp0_iter4 <= ap_reg_ppstg_exitcond_reg_454_pp0_iter3;
                ap_reg_ppstg_exitcond_reg_454_pp0_iter5 <= ap_reg_ppstg_exitcond_reg_454_pp0_iter4;
                ap_reg_ppstg_exitcond_reg_454_pp0_iter6 <= ap_reg_ppstg_exitcond_reg_454_pp0_iter5;
                ap_reg_ppstg_exitcond_reg_454_pp0_iter7 <= ap_reg_ppstg_exitcond_reg_454_pp0_iter6;
                ap_reg_ppstg_exitcond_reg_454_pp0_iter8 <= ap_reg_ppstg_exitcond_reg_454_pp0_iter7;
                ap_reg_ppstg_exitcond_reg_454_pp0_iter9 <= ap_reg_ppstg_exitcond_reg_454_pp0_iter8;
                ap_reg_ppstg_tmp_42_reg_589_pp0_iter8 <= tmp_42_reg_589;
                ap_reg_ppstg_tmp_43_reg_598_pp0_iter8 <= tmp_43_reg_598;
                ap_reg_ppstg_tmp_76_reg_531_pp0_iter2 <= tmp_76_reg_531;
                ap_reg_ppstg_tmp_76_reg_531_pp0_iter3 <= ap_reg_ppstg_tmp_76_reg_531_pp0_iter2;
                ap_reg_ppstg_tmp_76_reg_531_pp0_iter4 <= ap_reg_ppstg_tmp_76_reg_531_pp0_iter3;
                ap_reg_ppstg_tmp_76_reg_531_pp0_iter5 <= ap_reg_ppstg_tmp_76_reg_531_pp0_iter4;
                ap_reg_ppstg_tmp_76_reg_531_pp0_iter6 <= ap_reg_ppstg_tmp_76_reg_531_pp0_iter5;
                ap_reg_ppstg_tmp_76_reg_531_pp0_iter7 <= ap_reg_ppstg_tmp_76_reg_531_pp0_iter6;
                ap_reg_ppstg_tmp_76_reg_531_pp0_iter8 <= ap_reg_ppstg_tmp_76_reg_531_pp0_iter7;
                ap_reg_ppstg_vy_int_reg_606_pp0_iter8 <= vy_int_reg_606;
                exitcond_reg_454 <= exitcond_fu_229_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322)))) then
                ap_reg_ppstg_tmp_57_reg_645_pp0_iter8 <= tmp_57_reg_645;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then
                ap_reg_ppstg_tmp_58_reg_650_pp0_iter8 <= tmp_58_reg_650;
                ap_reg_ppstg_tmp_69_reg_496_pp0_iter1 <= tmp_69_reg_496;
                ap_reg_ppstg_tmp_69_reg_496_pp0_iter2 <= ap_reg_ppstg_tmp_69_reg_496_pp0_iter1;
                ap_reg_ppstg_tmp_69_reg_496_pp0_iter3 <= ap_reg_ppstg_tmp_69_reg_496_pp0_iter2;
                ap_reg_ppstg_tmp_69_reg_496_pp0_iter4 <= ap_reg_ppstg_tmp_69_reg_496_pp0_iter3;
                ap_reg_ppstg_tmp_69_reg_496_pp0_iter5 <= ap_reg_ppstg_tmp_69_reg_496_pp0_iter4;
                ap_reg_ppstg_tmp_69_reg_496_pp0_iter6 <= ap_reg_ppstg_tmp_69_reg_496_pp0_iter5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then
                ap_reg_ppstg_tmp_59_reg_655_pp0_iter8 <= tmp_59_reg_655;
                ap_reg_ppstg_tmp_70_reg_501_pp0_iter1 <= tmp_70_reg_501;
                ap_reg_ppstg_tmp_70_reg_501_pp0_iter2 <= ap_reg_ppstg_tmp_70_reg_501_pp0_iter1;
                ap_reg_ppstg_tmp_70_reg_501_pp0_iter3 <= ap_reg_ppstg_tmp_70_reg_501_pp0_iter2;
                ap_reg_ppstg_tmp_70_reg_501_pp0_iter4 <= ap_reg_ppstg_tmp_70_reg_501_pp0_iter3;
                ap_reg_ppstg_tmp_70_reg_501_pp0_iter5 <= ap_reg_ppstg_tmp_70_reg_501_pp0_iter4;
                ap_reg_ppstg_tmp_70_reg_501_pp0_iter6 <= ap_reg_ppstg_tmp_70_reg_501_pp0_iter5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then
                ap_reg_ppstg_tmp_60_reg_660_pp0_iter8 <= tmp_60_reg_660;
                ap_reg_ppstg_tmp_71_reg_506_pp0_iter1 <= tmp_71_reg_506;
                ap_reg_ppstg_tmp_71_reg_506_pp0_iter2 <= ap_reg_ppstg_tmp_71_reg_506_pp0_iter1;
                ap_reg_ppstg_tmp_71_reg_506_pp0_iter3 <= ap_reg_ppstg_tmp_71_reg_506_pp0_iter2;
                ap_reg_ppstg_tmp_71_reg_506_pp0_iter4 <= ap_reg_ppstg_tmp_71_reg_506_pp0_iter3;
                ap_reg_ppstg_tmp_71_reg_506_pp0_iter5 <= ap_reg_ppstg_tmp_71_reg_506_pp0_iter4;
                ap_reg_ppstg_tmp_71_reg_506_pp0_iter6 <= ap_reg_ppstg_tmp_71_reg_506_pp0_iter5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339))))) then
                ap_reg_ppstg_tmp_65_reg_463_pp0_iter1 <= tmp_65_reg_463;
                ap_reg_ppstg_tmp_65_reg_463_pp0_iter2 <= ap_reg_ppstg_tmp_65_reg_463_pp0_iter1;
                ap_reg_ppstg_tmp_65_reg_463_pp0_iter3 <= ap_reg_ppstg_tmp_65_reg_463_pp0_iter2;
                ap_reg_ppstg_tmp_65_reg_463_pp0_iter4 <= ap_reg_ppstg_tmp_65_reg_463_pp0_iter3;
                ap_reg_ppstg_tmp_65_reg_463_pp0_iter5 <= ap_reg_ppstg_tmp_65_reg_463_pp0_iter4;
                ap_reg_ppstg_tmp_65_reg_463_pp0_iter6 <= ap_reg_ppstg_tmp_65_reg_463_pp0_iter5;
                ap_reg_ppstg_tmp_65_reg_463_pp0_iter7 <= ap_reg_ppstg_tmp_65_reg_463_pp0_iter6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339))))) then
                ap_reg_ppstg_tmp_66_reg_470_pp0_iter1 <= tmp_66_reg_470;
                ap_reg_ppstg_tmp_66_reg_470_pp0_iter2 <= ap_reg_ppstg_tmp_66_reg_470_pp0_iter1;
                ap_reg_ppstg_tmp_66_reg_470_pp0_iter3 <= ap_reg_ppstg_tmp_66_reg_470_pp0_iter2;
                ap_reg_ppstg_tmp_66_reg_470_pp0_iter4 <= ap_reg_ppstg_tmp_66_reg_470_pp0_iter3;
                ap_reg_ppstg_tmp_66_reg_470_pp0_iter5 <= ap_reg_ppstg_tmp_66_reg_470_pp0_iter4;
                ap_reg_ppstg_tmp_66_reg_470_pp0_iter6 <= ap_reg_ppstg_tmp_66_reg_470_pp0_iter5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339))))) then
                ap_reg_ppstg_tmp_67_reg_477_pp0_iter1 <= tmp_67_reg_477;
                ap_reg_ppstg_tmp_67_reg_477_pp0_iter2 <= ap_reg_ppstg_tmp_67_reg_477_pp0_iter1;
                ap_reg_ppstg_tmp_67_reg_477_pp0_iter3 <= ap_reg_ppstg_tmp_67_reg_477_pp0_iter2;
                ap_reg_ppstg_tmp_67_reg_477_pp0_iter4 <= ap_reg_ppstg_tmp_67_reg_477_pp0_iter3;
                ap_reg_ppstg_tmp_67_reg_477_pp0_iter5 <= ap_reg_ppstg_tmp_67_reg_477_pp0_iter4;
                ap_reg_ppstg_tmp_67_reg_477_pp0_iter6 <= ap_reg_ppstg_tmp_67_reg_477_pp0_iter5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339))))) then
                ap_reg_ppstg_tmp_68_reg_484_pp0_iter1 <= tmp_68_reg_484;
                ap_reg_ppstg_tmp_68_reg_484_pp0_iter2 <= ap_reg_ppstg_tmp_68_reg_484_pp0_iter1;
                ap_reg_ppstg_tmp_68_reg_484_pp0_iter3 <= ap_reg_ppstg_tmp_68_reg_484_pp0_iter2;
                ap_reg_ppstg_tmp_68_reg_484_pp0_iter4 <= ap_reg_ppstg_tmp_68_reg_484_pp0_iter3;
                ap_reg_ppstg_tmp_68_reg_484_pp0_iter5 <= ap_reg_ppstg_tmp_68_reg_484_pp0_iter4;
                ap_reg_ppstg_tmp_68_reg_484_pp0_iter6 <= ap_reg_ppstg_tmp_68_reg_484_pp0_iter5;
                ap_reg_ppstg_uy_int_reg_613_pp0_iter8 <= uy_int_reg_613;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then
                ap_reg_ppstg_tmp_72_reg_511_pp0_iter1 <= tmp_72_reg_511;
                ap_reg_ppstg_tmp_72_reg_511_pp0_iter2 <= ap_reg_ppstg_tmp_72_reg_511_pp0_iter1;
                ap_reg_ppstg_tmp_72_reg_511_pp0_iter3 <= ap_reg_ppstg_tmp_72_reg_511_pp0_iter2;
                ap_reg_ppstg_tmp_72_reg_511_pp0_iter4 <= ap_reg_ppstg_tmp_72_reg_511_pp0_iter3;
                ap_reg_ppstg_tmp_72_reg_511_pp0_iter5 <= ap_reg_ppstg_tmp_72_reg_511_pp0_iter4;
                ap_reg_ppstg_tmp_72_reg_511_pp0_iter6 <= ap_reg_ppstg_tmp_72_reg_511_pp0_iter5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then
                ap_reg_ppstg_tmp_73_reg_516_pp0_iter1 <= tmp_73_reg_516;
                ap_reg_ppstg_tmp_73_reg_516_pp0_iter2 <= ap_reg_ppstg_tmp_73_reg_516_pp0_iter1;
                ap_reg_ppstg_tmp_73_reg_516_pp0_iter3 <= ap_reg_ppstg_tmp_73_reg_516_pp0_iter2;
                ap_reg_ppstg_tmp_73_reg_516_pp0_iter4 <= ap_reg_ppstg_tmp_73_reg_516_pp0_iter3;
                ap_reg_ppstg_tmp_73_reg_516_pp0_iter5 <= ap_reg_ppstg_tmp_73_reg_516_pp0_iter4;
                ap_reg_ppstg_tmp_73_reg_516_pp0_iter6 <= ap_reg_ppstg_tmp_73_reg_516_pp0_iter5;
                ap_reg_ppstg_tmp_73_reg_516_pp0_iter7 <= ap_reg_ppstg_tmp_73_reg_516_pp0_iter6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then
                ap_reg_ppstg_tmp_74_reg_521_pp0_iter1 <= tmp_74_reg_521;
                ap_reg_ppstg_tmp_74_reg_521_pp0_iter2 <= ap_reg_ppstg_tmp_74_reg_521_pp0_iter1;
                ap_reg_ppstg_tmp_74_reg_521_pp0_iter3 <= ap_reg_ppstg_tmp_74_reg_521_pp0_iter2;
                ap_reg_ppstg_tmp_74_reg_521_pp0_iter4 <= ap_reg_ppstg_tmp_74_reg_521_pp0_iter3;
                ap_reg_ppstg_tmp_74_reg_521_pp0_iter5 <= ap_reg_ppstg_tmp_74_reg_521_pp0_iter4;
                ap_reg_ppstg_tmp_74_reg_521_pp0_iter6 <= ap_reg_ppstg_tmp_74_reg_521_pp0_iter5;
                ap_reg_ppstg_tmp_74_reg_521_pp0_iter7 <= ap_reg_ppstg_tmp_74_reg_521_pp0_iter6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then
                ap_reg_ppstg_tmp_75_reg_526_pp0_iter1 <= tmp_75_reg_526;
                ap_reg_ppstg_tmp_75_reg_526_pp0_iter2 <= ap_reg_ppstg_tmp_75_reg_526_pp0_iter1;
                ap_reg_ppstg_tmp_75_reg_526_pp0_iter3 <= ap_reg_ppstg_tmp_75_reg_526_pp0_iter2;
                ap_reg_ppstg_tmp_75_reg_526_pp0_iter4 <= ap_reg_ppstg_tmp_75_reg_526_pp0_iter3;
                ap_reg_ppstg_tmp_75_reg_526_pp0_iter5 <= ap_reg_ppstg_tmp_75_reg_526_pp0_iter4;
                ap_reg_ppstg_tmp_75_reg_526_pp0_iter6 <= ap_reg_ppstg_tmp_75_reg_526_pp0_iter5;
                ap_reg_ppstg_tmp_75_reg_526_pp0_iter7 <= ap_reg_ppstg_tmp_75_reg_526_pp0_iter6;
                ap_reg_ppstg_vy_int_1_reg_581_pp0_iter7 <= vy_int_1_reg_581;
                ap_reg_ppstg_vz_int_1_reg_572_pp0_iter7 <= vz_int_1_reg_572;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter6))) then
                cosA_half_reg_536 <= grp_dut_calc_angle_float_float_s_fu_101_ap_return_0;
                sinA_half_reg_543 <= grp_dut_calc_angle_float_float_s_fu_101_ap_return_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter6))) then
                cosB_half_reg_550 <= grp_dut_calc_angle_float_float_s_fu_101_ap_return_0;
                sinB_half_reg_556 <= grp_dut_calc_angle_float_float_s_fu_101_ap_return_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_322))))) then
                proc_1_reg_458 <= proc_1_fu_235_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))))) then
                reg_136 <= grp_fu_107_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7)))) then
                reg_143 <= grp_fu_111_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))))) then
                reg_149 <= grp_fu_107_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))))) then
                reg_156 <= grp_fu_115_p2;
                reg_161 <= grp_fu_119_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))))) then
                reg_167 <= grp_fu_115_p2;
                reg_174 <= grp_fu_119_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339))))) then
                reg_180 <= grp_fu_115_p2;
                reg_186 <= grp_fu_119_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))))) then
                reg_192 <= grp_fu_115_p2;
                reg_198 <= grp_fu_119_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))))) then
                reg_204 <= grp_fu_115_p2;
                reg_209 <= grp_fu_119_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))))) then
                reg_214 <= grp_fu_115_p2;
                reg_219 <= grp_fu_119_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter9) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter9) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))))) then
                reg_224 <= grp_fu_107_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7))) then
                tmp_3_i5_i_reg_625 <= grp_fu_119_p2;
                tmp_i4_i_reg_620 <= grp_fu_115_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7))) then
                tmp_3_i8_i_reg_640 <= grp_fu_119_p2;
                tmp_i7_i_reg_635 <= grp_fu_115_p2;
                w_out2_reg_630 <= grp_fu_111_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_322))))) then
                tmp_42_reg_589 <= grp_fu_107_p2;
                tmp_43_reg_598 <= grp_fu_111_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339))))) then
                tmp_4_reg_665 <= grp_fu_123_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7))) then
                tmp_57_reg_645 <= grp_fu_107_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then
                tmp_58_reg_650 <= grp_fu_107_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then
                tmp_59_reg_655 <= grp_fu_107_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) then
                tmp_5_reg_675 <= tmp_5_fu_333_p2;
                w_out_3_reg_681 <= w_out_3_fu_348_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then
                tmp_60_reg_660 <= grp_fu_107_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then
                tmp_62_reg_715 <= grp_fu_107_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339))))) then
                tmp_65_reg_463 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339))))) then
                tmp_66_reg_470 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339))))) then
                tmp_67_reg_477 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339))))) then
                tmp_68_reg_484 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then
                tmp_69_reg_496 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then
                tmp_70_reg_501 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then
                tmp_71_reg_506 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then
                tmp_72_reg_511 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then
                tmp_73_reg_516 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then
                tmp_74_reg_521 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then
                tmp_75_reg_526 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_322))))) then
                tmp_76_reg_531 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339))))) then
                tmp_9_reg_670 <= grp_fu_123_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322)))) then
                u1_1_reg_491 <= grp_fu_111_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339))))) then
                uy_int_reg_613 <= uy_int_fu_292_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322)))) then
                vw_int_3_reg_686 <= vw_int_3_fu_369_p3;
                vx_int_reg_692 <= vx_int_fu_376_p3;
                vy_int_2_reg_703 <= vy_int_2_fu_441_p3;
                vz_int_reg_709 <= vz_int_fu_447_p3;
                z_out_3_reg_698 <= z_out_3_fu_433_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter6))) then
                vy_int_1_reg_581 <= grp_fu_111_p2;
                vz_int_1_reg_572 <= grp_fu_107_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_322))))) then
                vy_int_reg_606 <= vy_int_fu_278_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_reg_ppiten_pp0_it9, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_322, ap_sig_336, ap_sig_339, exitcond_fu_229_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_pp0_stg0_fsm_1 => 
                if ((not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_322))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_322))) and not((ap_const_lv1_0 = exitcond_fu_229_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg1_fsm_2;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_322))) and not((ap_const_lv1_0 = exitcond_fu_229_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) then
                    ap_NS_fsm <= ap_ST_st188_fsm_21;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                end if;
            when ap_ST_pp0_stg1_fsm_2 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg2_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg1_fsm_2;
                end if;
            when ap_ST_pp0_stg2_fsm_3 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg3_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg2_fsm_3;
                end if;
            when ap_ST_pp0_stg3_fsm_4 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg4_fsm_5;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg3_fsm_4;
                end if;
            when ap_ST_pp0_stg4_fsm_5 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg5_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg4_fsm_5;
                end if;
            when ap_ST_pp0_stg5_fsm_6 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it8)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg6_fsm_7;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it8)))) then
                    ap_NS_fsm <= ap_ST_st188_fsm_21;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg5_fsm_6;
                end if;
            when ap_ST_pp0_stg6_fsm_7 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) then
                    ap_NS_fsm <= ap_ST_pp0_stg7_fsm_8;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg6_fsm_7;
                end if;
            when ap_ST_pp0_stg7_fsm_8 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) then
                    ap_NS_fsm <= ap_ST_pp0_stg8_fsm_9;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg7_fsm_8;
                end if;
            when ap_ST_pp0_stg8_fsm_9 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) then
                    ap_NS_fsm <= ap_ST_pp0_stg9_fsm_10;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg8_fsm_9;
                end if;
            when ap_ST_pp0_stg9_fsm_10 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) then
                    ap_NS_fsm <= ap_ST_pp0_stg10_fsm_11;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg9_fsm_10;
                end if;
            when ap_ST_pp0_stg10_fsm_11 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) then
                    ap_NS_fsm <= ap_ST_pp0_stg11_fsm_12;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg10_fsm_11;
                end if;
            when ap_ST_pp0_stg11_fsm_12 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) then
                    ap_NS_fsm <= ap_ST_pp0_stg12_fsm_13;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg11_fsm_12;
                end if;
            when ap_ST_pp0_stg12_fsm_13 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) then
                    ap_NS_fsm <= ap_ST_pp0_stg13_fsm_14;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg12_fsm_13;
                end if;
            when ap_ST_pp0_stg13_fsm_14 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg14_fsm_15;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg13_fsm_14;
                end if;
            when ap_ST_pp0_stg14_fsm_15 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg15_fsm_16;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg14_fsm_15;
                end if;
            when ap_ST_pp0_stg15_fsm_16 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg16_fsm_17;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg15_fsm_16;
                end if;
            when ap_ST_pp0_stg16_fsm_17 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg17_fsm_18;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg16_fsm_17;
                end if;
            when ap_ST_pp0_stg17_fsm_18 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg18_fsm_19;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg17_fsm_18;
                end if;
            when ap_ST_pp0_stg18_fsm_19 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg19_fsm_20;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg18_fsm_19;
                end if;
            when ap_ST_pp0_stg19_fsm_20 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg19_fsm_20;
                end if;
            when ap_ST_st188_fsm_21 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    a2_assign_3_fu_250_p1 <= tmp_4_neg_fu_244_p2;
    a2_assign_fu_264_p1 <= tmp_neg_fu_258_p2;

    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_st188_fsm_21)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or (ap_const_logic_1 = ap_sig_cseq_ST_st188_fsm_21))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st188_fsm_21)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st188_fsm_21)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_100_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_100 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_110_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_110 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_1114_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1114 <= (ap_const_lv1_1 = ap_CS_fsm(21 downto 21));
    end process;


    ap_sig_1180_assign_proc : process(ap_reg_ppiten_pp0_it0, exitcond_reg_454)
    begin
                ap_sig_1180 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0));
    end process;


    ap_sig_120_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_120 <= (ap_const_lv1_1 = ap_CS_fsm(14 downto 14));
    end process;


    ap_sig_130_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_130 <= (ap_const_lv1_1 = ap_CS_fsm(15 downto 15));
    end process;


    ap_sig_140_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_140 <= (ap_const_lv1_1 = ap_CS_fsm(16 downto 16));
    end process;


    ap_sig_150_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_150 <= (ap_const_lv1_1 = ap_CS_fsm(17 downto 17));
    end process;


    ap_sig_160_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_160 <= (ap_const_lv1_1 = ap_CS_fsm(18 downto 18));
    end process;


    ap_sig_170_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_170 <= (ap_const_lv1_1 = ap_CS_fsm(19 downto 19));
    end process;


    ap_sig_180_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_180 <= (ap_const_lv1_1 = ap_CS_fsm(20 downto 20));
    end process;


    ap_sig_190_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_190 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_201_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_201 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    ap_sig_212_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_212 <= (ap_const_lv1_1 = ap_CS_fsm(8 downto 8));
    end process;


    ap_sig_222_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_222 <= (ap_const_lv1_1 = ap_CS_fsm(9 downto 9));
    end process;


    ap_sig_232_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_232 <= (ap_const_lv1_1 = ap_CS_fsm(10 downto 10));
    end process;


    ap_sig_242_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_242 <= (ap_const_lv1_1 = ap_CS_fsm(11 downto 11));
    end process;


    ap_sig_252_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_252 <= (ap_const_lv1_1 = ap_CS_fsm(12 downto 12));
    end process;


    ap_sig_262_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_262 <= (ap_const_lv1_1 = ap_CS_fsm(13 downto 13));
    end process;


    ap_sig_310_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_310 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_322_assign_proc : process(strm_out_V_full_n, ap_reg_ppstg_exitcond_reg_454_pp0_iter8)
    begin
                ap_sig_322 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and (strm_out_V_full_n = ap_const_logic_0));
    end process;


    ap_sig_336_assign_proc : process(strm_in_V_empty_n, exitcond_reg_454)
    begin
                ap_sig_336 <= ((exitcond_reg_454 = ap_const_lv1_0) and (strm_in_V_empty_n = ap_const_logic_0));
    end process;


    ap_sig_339_assign_proc : process(strm_out_V_full_n, ap_reg_ppstg_exitcond_reg_454_pp0_iter9)
    begin
                ap_sig_339 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter9) and (strm_out_V_full_n = ap_const_logic_0));
    end process;


    ap_sig_39_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_39 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_58_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_58 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_90_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_90 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_1_assign_proc : process(ap_sig_190)
    begin
        if (ap_sig_190) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg10_fsm_11_assign_proc : process(ap_sig_242)
    begin
        if (ap_sig_242) then 
            ap_sig_cseq_ST_pp0_stg10_fsm_11 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg10_fsm_11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg11_fsm_12_assign_proc : process(ap_sig_252)
    begin
        if (ap_sig_252) then 
            ap_sig_cseq_ST_pp0_stg11_fsm_12 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg11_fsm_12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg12_fsm_13_assign_proc : process(ap_sig_262)
    begin
        if (ap_sig_262) then 
            ap_sig_cseq_ST_pp0_stg12_fsm_13 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg12_fsm_13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg13_fsm_14_assign_proc : process(ap_sig_120)
    begin
        if (ap_sig_120) then 
            ap_sig_cseq_ST_pp0_stg13_fsm_14 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg13_fsm_14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg14_fsm_15_assign_proc : process(ap_sig_130)
    begin
        if (ap_sig_130) then 
            ap_sig_cseq_ST_pp0_stg14_fsm_15 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg14_fsm_15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg15_fsm_16_assign_proc : process(ap_sig_140)
    begin
        if (ap_sig_140) then 
            ap_sig_cseq_ST_pp0_stg15_fsm_16 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg15_fsm_16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg16_fsm_17_assign_proc : process(ap_sig_150)
    begin
        if (ap_sig_150) then 
            ap_sig_cseq_ST_pp0_stg16_fsm_17 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg16_fsm_17 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg17_fsm_18_assign_proc : process(ap_sig_160)
    begin
        if (ap_sig_160) then 
            ap_sig_cseq_ST_pp0_stg17_fsm_18 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg17_fsm_18 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg18_fsm_19_assign_proc : process(ap_sig_170)
    begin
        if (ap_sig_170) then 
            ap_sig_cseq_ST_pp0_stg18_fsm_19 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg18_fsm_19 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg19_fsm_20_assign_proc : process(ap_sig_180)
    begin
        if (ap_sig_180) then 
            ap_sig_cseq_ST_pp0_stg19_fsm_20 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg19_fsm_20 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg1_fsm_2_assign_proc : process(ap_sig_58)
    begin
        if (ap_sig_58) then 
            ap_sig_cseq_ST_pp0_stg1_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg1_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg2_fsm_3_assign_proc : process(ap_sig_90)
    begin
        if (ap_sig_90) then 
            ap_sig_cseq_ST_pp0_stg2_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg2_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg3_fsm_4_assign_proc : process(ap_sig_100)
    begin
        if (ap_sig_100) then 
            ap_sig_cseq_ST_pp0_stg3_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg3_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg4_fsm_5_assign_proc : process(ap_sig_110)
    begin
        if (ap_sig_110) then 
            ap_sig_cseq_ST_pp0_stg4_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg4_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg5_fsm_6_assign_proc : process(ap_sig_310)
    begin
        if (ap_sig_310) then 
            ap_sig_cseq_ST_pp0_stg5_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg5_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg6_fsm_7_assign_proc : process(ap_sig_201)
    begin
        if (ap_sig_201) then 
            ap_sig_cseq_ST_pp0_stg6_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg6_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg7_fsm_8_assign_proc : process(ap_sig_212)
    begin
        if (ap_sig_212) then 
            ap_sig_cseq_ST_pp0_stg7_fsm_8 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg7_fsm_8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg8_fsm_9_assign_proc : process(ap_sig_222)
    begin
        if (ap_sig_222) then 
            ap_sig_cseq_ST_pp0_stg8_fsm_9 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg8_fsm_9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg9_fsm_10_assign_proc : process(ap_sig_232)
    begin
        if (ap_sig_232) then 
            ap_sig_cseq_ST_pp0_stg9_fsm_10 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg9_fsm_10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st188_fsm_21_assign_proc : process(ap_sig_1114)
    begin
        if (ap_sig_1114) then 
            ap_sig_cseq_ST_st188_fsm_21 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st188_fsm_21 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_39)
    begin
        if (ap_sig_39) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;

    c_write_assign_17_to_int_fu_297_p1 <= reg_136;
    c_write_assign_20_to_int_fu_382_p1 <= reg_149;
    exitcond_fu_229_p2 <= "1" when (proc_phi_fu_94_p4 = ap_const_lv4_8) else "0";

    grp_dut_calc_angle_float_float_s_fu_101_A_i_assign_proc : process(ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, reg_136, reg_143, ap_sig_1180)
    begin
        if (ap_sig_1180) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12)) then 
                grp_dut_calc_angle_float_float_s_fu_101_A_i <= reg_143;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11)) then 
                grp_dut_calc_angle_float_float_s_fu_101_A_i <= reg_136;
            else 
                grp_dut_calc_angle_float_float_s_fu_101_A_i <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_dut_calc_angle_float_float_s_fu_101_A_i <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dut_calc_angle_float_float_s_fu_101_A_r_assign_proc : process(ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, reg_149, u1_1_reg_491, ap_sig_1180)
    begin
        if (ap_sig_1180) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12)) then 
                grp_dut_calc_angle_float_float_s_fu_101_A_r <= u1_1_reg_491;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11)) then 
                grp_dut_calc_angle_float_float_s_fu_101_A_r <= reg_149;
            else 
                grp_dut_calc_angle_float_float_s_fu_101_A_r <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_dut_calc_angle_float_float_s_fu_101_A_r <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dut_calc_angle_float_float_s_fu_101_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_reg_ppiten_pp0_it9, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg19_fsm_20, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_322, ap_sig_336, ap_sig_339)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_322)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))))) then 
            grp_dut_calc_angle_float_float_s_fu_101_ap_ce <= ap_const_logic_1;
        else 
            grp_dut_calc_angle_float_float_s_fu_101_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_107_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_reg_ppiten_pp0_it9, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg19_fsm_20, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_322, ap_sig_336, ap_sig_339)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_322)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))))) then 
            grp_fu_107_ce <= ap_const_logic_1;
        else 
            grp_fu_107_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_107_opcode_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_reg_ppiten_pp0_it8, ap_reg_ppiten_pp0_it9, exitcond_reg_454, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg19_fsm_20, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_reg_ppstg_exitcond_reg_454_pp0_iter8, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_322, ap_reg_ppstg_exitcond_reg_454_pp0_iter7, ap_sig_336, ap_sig_339, ap_reg_ppstg_exitcond_reg_454_pp0_iter6)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) then 
            grp_fu_107_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_322)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))))) then 
            grp_fu_107_opcode <= ap_const_lv2_0;
        else 
            grp_fu_107_opcode <= "XX";
        end if; 
    end process;


    grp_fu_107_p0_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_reg_ppiten_pp0_it8, ap_reg_ppiten_pp0_it9, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg19_fsm_20, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_sig_cseq_ST_pp0_stg5_fsm_6, reg_156, reg_167, reg_180, reg_192, reg_204, reg_214, tmp_67_reg_477, tmp_68_reg_484, tmp_i4_i_reg_620, tmp_i7_i_reg_635)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_107_p0 <= reg_167;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18)))) then 
            grp_fu_107_p0 <= reg_192;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12))) then 
            grp_fu_107_p0 <= tmp_i7_i_reg_635;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11))) then 
            grp_fu_107_p0 <= tmp_i4_i_reg_620;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10)))) then 
            grp_fu_107_p0 <= reg_214;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19)))) then 
            grp_fu_107_p0 <= reg_204;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8))) then 
            grp_fu_107_p0 <= reg_180;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17)))) then 
            grp_fu_107_p0 <= reg_156;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_107_p0 <= tmp_68_reg_484;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_107_p0 <= tmp_67_reg_477;
        else 
            grp_fu_107_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_107_p1_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_reg_ppiten_pp0_it8, ap_reg_ppiten_pp0_it9, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg19_fsm_20, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_sig_cseq_ST_pp0_stg5_fsm_6, reg_161, reg_167, reg_174, reg_180, reg_186, reg_198, reg_209, reg_219, tmp_65_reg_463, tmp_66_reg_470, tmp_3_i5_i_reg_625, tmp_3_i8_i_reg_640)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_107_p1 <= reg_174;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18)))) then 
            grp_fu_107_p1 <= reg_198;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12))) then 
            grp_fu_107_p1 <= tmp_3_i8_i_reg_640;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11))) then 
            grp_fu_107_p1 <= tmp_3_i5_i_reg_625;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10)))) then 
            grp_fu_107_p1 <= reg_219;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19)))) then 
            grp_fu_107_p1 <= reg_209;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8))) then 
            grp_fu_107_p1 <= reg_186;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            grp_fu_107_p1 <= reg_161;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17))) then 
            grp_fu_107_p1 <= reg_180;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16))) then 
            grp_fu_107_p1 <= reg_167;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_107_p1 <= tmp_65_reg_463;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_107_p1 <= tmp_66_reg_470;
        else 
            grp_fu_107_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_111_ce_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_reg_ppiten_pp0_it9, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg19_fsm_20, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_322, ap_sig_336, ap_sig_339)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_322)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))))) then 
            grp_fu_111_ce <= ap_const_logic_1;
        else 
            grp_fu_111_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_111_opcode_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_reg_ppiten_pp0_it8, ap_reg_ppiten_pp0_it9, exitcond_reg_454, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_322, ap_reg_ppstg_exitcond_reg_454_pp0_iter7, ap_sig_336, ap_sig_339, ap_reg_ppstg_exitcond_reg_454_pp0_iter6)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339))))) then 
            grp_fu_111_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339))))) then 
            grp_fu_111_opcode <= ap_const_lv2_0;
        else 
            grp_fu_111_opcode <= "XX";
        end if; 
    end process;


    grp_fu_111_p0_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg5_fsm_6, reg_161, reg_167, reg_192, tmp_67_reg_477, tmp_68_reg_484)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8))) then 
            grp_fu_111_p0 <= reg_192;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            grp_fu_111_p0 <= reg_167;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17)))) then 
            grp_fu_111_p0 <= reg_161;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_111_p0 <= tmp_68_reg_484;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_111_p0 <= tmp_67_reg_477;
        else 
            grp_fu_111_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_111_p1_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg5_fsm_6, reg_174, reg_186, reg_198, tmp_65_reg_463, tmp_66_reg_470)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8))) then 
            grp_fu_111_p1 <= reg_198;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17))) then 
            grp_fu_111_p1 <= reg_186;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)))) then 
            grp_fu_111_p1 <= reg_174;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_111_p1 <= tmp_65_reg_463;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_111_p1 <= tmp_66_reg_470;
        else 
            grp_fu_111_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_115_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_reg_ppiten_pp0_it9, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg19_fsm_20, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_322, ap_sig_336, ap_sig_339)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_322)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))))) then 
            grp_fu_115_ce <= ap_const_logic_1;
        else 
            grp_fu_115_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_115_p0_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_reg_ppiten_pp0_it8, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_reg_ppstg_tmp_65_reg_463_pp0_iter6, ap_reg_ppstg_tmp_65_reg_463_pp0_iter7, ap_reg_ppstg_tmp_67_reg_477_pp0_iter6, ap_reg_ppstg_tmp_69_reg_496_pp0_iter6, ap_reg_ppstg_tmp_71_reg_506_pp0_iter6, ap_reg_ppstg_tmp_73_reg_516_pp0_iter7, ap_reg_ppstg_tmp_75_reg_526_pp0_iter7, cosA_half_reg_536, sinA_half_reg_543, a2_assign_3_fu_250_p1, tmp_42_reg_589, tmp_43_reg_598)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17)))) then 
            grp_fu_115_p0 <= ap_reg_ppstg_tmp_75_reg_526_pp0_iter7;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10)))) then 
            grp_fu_115_p0 <= ap_reg_ppstg_tmp_73_reg_516_pp0_iter7;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15))) then 
            grp_fu_115_p0 <= tmp_43_reg_598;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14))) then 
            grp_fu_115_p0 <= tmp_42_reg_589;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8)))) then 
            grp_fu_115_p0 <= ap_reg_ppstg_tmp_71_reg_506_pp0_iter6;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)))) then 
            grp_fu_115_p0 <= ap_reg_ppstg_tmp_69_reg_496_pp0_iter6;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3))) then 
            grp_fu_115_p0 <= ap_reg_ppstg_tmp_65_reg_463_pp0_iter7;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) then 
            grp_fu_115_p0 <= ap_reg_ppstg_tmp_67_reg_477_pp0_iter6;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_115_p0 <= ap_reg_ppstg_tmp_65_reg_463_pp0_iter6;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13))) then 
            grp_fu_115_p0 <= sinA_half_reg_543;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12))) then 
            grp_fu_115_p0 <= a2_assign_3_fu_250_p1;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11))) then 
            grp_fu_115_p0 <= cosA_half_reg_536;
        else 
            grp_fu_115_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_115_p1_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_reg_ppiten_pp0_it8, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_sig_cseq_ST_pp0_stg5_fsm_6, reg_136, reg_149, cosB_half_reg_550, sinB_half_reg_556, vz_int_1_reg_572, vy_int_1_reg_581, tmp_42_reg_589, tmp_43_reg_598, vw_int_3_fu_369_p3, vw_int_3_reg_686, vy_int_2_reg_703)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16))) then 
            grp_fu_115_p1 <= vw_int_3_reg_686;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17)))) then 
            grp_fu_115_p1 <= vy_int_2_reg_703;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9))) then 
            grp_fu_115_p1 <= vw_int_3_fu_369_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15))) then 
            grp_fu_115_p1 <= reg_149;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14))) then 
            grp_fu_115_p1 <= reg_136;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8)))) then 
            grp_fu_115_p1 <= tmp_43_reg_598;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)))) then 
            grp_fu_115_p1 <= tmp_42_reg_589;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3)))) then 
            grp_fu_115_p1 <= vy_int_1_reg_581;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) then 
            grp_fu_115_p1 <= vz_int_1_reg_572;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13)))) then 
            grp_fu_115_p1 <= sinB_half_reg_556;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11))) then 
            grp_fu_115_p1 <= cosB_half_reg_550;
        else 
            grp_fu_115_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_119_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_reg_ppiten_pp0_it9, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg19_fsm_20, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_322, ap_sig_336, ap_sig_339)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_322)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))))) then 
            grp_fu_119_ce <= ap_const_logic_1;
        else 
            grp_fu_119_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_119_p0_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_reg_ppiten_pp0_it8, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_reg_ppstg_tmp_66_reg_470_pp0_iter6, ap_reg_ppstg_tmp_68_reg_484_pp0_iter6, ap_reg_ppstg_tmp_70_reg_501_pp0_iter6, ap_reg_ppstg_tmp_72_reg_511_pp0_iter6, ap_reg_ppstg_tmp_74_reg_521_pp0_iter7, ap_reg_ppstg_tmp_76_reg_531_pp0_iter8, cosA_half_reg_536, sinA_half_reg_543, a2_assign_fu_264_p1, tmp_42_reg_589, uy_int_reg_613)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17)))) then 
            grp_fu_119_p0 <= ap_reg_ppstg_tmp_76_reg_531_pp0_iter8;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10)))) then 
            grp_fu_119_p0 <= ap_reg_ppstg_tmp_74_reg_521_pp0_iter7;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15))) then 
            grp_fu_119_p0 <= tmp_42_reg_589;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14))) then 
            grp_fu_119_p0 <= uy_int_reg_613;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8)))) then 
            grp_fu_119_p0 <= ap_reg_ppstg_tmp_72_reg_511_pp0_iter6;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)))) then 
            grp_fu_119_p0 <= ap_reg_ppstg_tmp_70_reg_501_pp0_iter6;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) then 
            grp_fu_119_p0 <= ap_reg_ppstg_tmp_68_reg_484_pp0_iter6;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3)))) then 
            grp_fu_119_p0 <= ap_reg_ppstg_tmp_66_reg_470_pp0_iter6;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13))) then 
            grp_fu_119_p0 <= a2_assign_fu_264_p1;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12))) then 
            grp_fu_119_p0 <= cosA_half_reg_536;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11))) then 
            grp_fu_119_p0 <= sinA_half_reg_543;
        else 
            grp_fu_119_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_119_p1_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it7, ap_reg_ppiten_pp0_it8, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_sig_cseq_ST_pp0_stg5_fsm_6, reg_143, cosB_half_reg_550, sinB_half_reg_556, vz_int_1_reg_572, tmp_42_reg_589, vy_int_fu_278_p1, vy_int_reg_606, uy_int_fu_292_p1, uy_int_reg_613, w_out2_reg_630, vx_int_fu_376_p3, vx_int_reg_692, vz_int_reg_709)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16))) then 
            grp_fu_119_p1 <= vx_int_reg_692;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17)))) then 
            grp_fu_119_p1 <= vz_int_reg_709;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9))) then 
            grp_fu_119_p1 <= vx_int_fu_376_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15))) then 
            grp_fu_119_p1 <= reg_143;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14))) then 
            grp_fu_119_p1 <= w_out2_reg_630;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            grp_fu_119_p1 <= uy_int_reg_613;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8)))) then 
            grp_fu_119_p1 <= tmp_42_reg_589;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_119_p1 <= uy_int_fu_292_p1;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3)))) then 
            grp_fu_119_p1 <= vz_int_1_reg_572;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))) then 
            grp_fu_119_p1 <= vy_int_reg_606;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_119_p1 <= vy_int_fu_278_p1;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13)))) then 
            grp_fu_119_p1 <= sinB_half_reg_556;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11))) then 
            grp_fu_119_p1 <= cosB_half_reg_550;
        else 
            grp_fu_119_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_123_p0_assign_proc : process(ap_reg_ppiten_pp0_it8, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, reg_136, reg_149)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8)) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) then 
                grp_fu_123_p0 <= reg_149;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3)) then 
                grp_fu_123_p0 <= reg_136;
            else 
                grp_fu_123_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_123_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    notlhs2_fu_400_p2 <= "0" when (tmp_6_fu_386_p4 = ap_const_lv8_FF) else "1";
    notlhs_fu_315_p2 <= "0" when (tmp_s_fu_301_p4 = ap_const_lv8_FF) else "1";
    notrhs3_fu_406_p2 <= "1" when (tmp_39_fu_396_p1 = ap_const_lv23_0) else "0";
    notrhs_fu_321_p2 <= "1" when (tmp_fu_311_p1 = ap_const_lv23_0) else "0";
    proc_1_fu_235_p2 <= std_logic_vector(unsigned(proc_phi_fu_94_p4) + unsigned(ap_const_lv4_1));

    proc_phi_fu_94_p4_assign_proc : process(ap_reg_ppiten_pp0_it1, exitcond_reg_454, ap_sig_cseq_ST_pp0_stg0_fsm_1, proc_reg_90, proc_1_reg_458)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            proc_phi_fu_94_p4 <= proc_1_reg_458;
        else 
            proc_phi_fu_94_p4 <= proc_reg_90;
        end if; 
    end process;


    strm_in_V_blk_n_assign_proc : process(strm_in_V_empty_n, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, exitcond_reg_454, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg19_fsm_20, ap_sig_cseq_ST_pp0_stg0_fsm_1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)))) then 
            strm_in_V_blk_n <= strm_in_V_empty_n;
        else 
            strm_in_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    strm_in_V_read_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_reg_ppiten_pp0_it9, exitcond_reg_454, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg19_fsm_20, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_322, ap_sig_336, ap_sig_339)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_reg_454 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_322)))))) then 
            strm_in_V_read <= ap_const_logic_1;
        else 
            strm_in_V_read <= ap_const_logic_0;
        end if; 
    end process;


    strm_out_V_blk_n_assign_proc : process(strm_out_V_full_n, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it8, ap_reg_ppiten_pp0_it9, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg19_fsm_20, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_reg_ppstg_exitcond_reg_454_pp0_iter8, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_reg_ppstg_exitcond_reg_454_pp0_iter9, ap_sig_cseq_ST_pp0_stg5_fsm_6)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter9)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter9)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter9)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter9)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)))) then 
            strm_out_V_blk_n <= strm_out_V_full_n;
        else 
            strm_out_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    strm_out_V_din_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_reg_ppiten_pp0_it9, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg19_fsm_20, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_reg_ppstg_exitcond_reg_454_pp0_iter8, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_reg_ppstg_exitcond_reg_454_pp0_iter9, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_322, ap_sig_336, ap_sig_339, reg_224, ap_reg_ppstg_tmp_42_reg_589_pp0_iter8, ap_reg_ppstg_tmp_43_reg_598_pp0_iter8, ap_reg_ppstg_uy_int_reg_613_pp0_iter8, ap_reg_ppstg_tmp_57_reg_645_pp0_iter8, ap_reg_ppstg_tmp_58_reg_650_pp0_iter8, ap_reg_ppstg_tmp_59_reg_655_pp0_iter8, ap_reg_ppstg_tmp_60_reg_660_pp0_iter8, w_out_3_reg_681, vw_int_3_reg_686, vx_int_reg_692, z_out_3_reg_698, vy_int_2_reg_703, vz_int_reg_709, tmp_62_reg_715)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter9) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339))))) then 
            strm_out_V_din <= tmp_62_reg_715;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter9) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter9) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339))))) then 
            strm_out_V_din <= reg_224;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter9) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339))))) then 
            strm_out_V_din <= ap_reg_ppstg_tmp_60_reg_660_pp0_iter8;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_322))))) then 
            strm_out_V_din <= ap_reg_ppstg_tmp_59_reg_655_pp0_iter8;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then 
            strm_out_V_din <= ap_reg_ppstg_tmp_58_reg_650_pp0_iter8;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then 
            strm_out_V_din <= ap_reg_ppstg_tmp_57_reg_645_pp0_iter8;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then 
            strm_out_V_din <= vz_int_reg_709;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then 
            strm_out_V_din <= vx_int_reg_692;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then 
            strm_out_V_din <= vy_int_2_reg_703;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336))))) then 
            strm_out_V_din <= vw_int_3_reg_686;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322)))) then 
            strm_out_V_din <= ap_reg_ppstg_uy_int_reg_613_pp0_iter8;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322)))) then 
            strm_out_V_din <= ap_reg_ppstg_tmp_43_reg_598_pp0_iter8;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))))) then 
            strm_out_V_din <= ap_reg_ppstg_tmp_42_reg_589_pp0_iter8;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322)))) then 
            strm_out_V_din <= z_out_3_reg_698;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))))) then 
            strm_out_V_din <= ap_const_lv32_0;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322)))) then 
            strm_out_V_din <= w_out_3_reg_681;
        else 
            strm_out_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    strm_out_V_write_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it8, ap_reg_ppiten_pp0_it9, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg14_fsm_15, ap_sig_cseq_ST_pp0_stg15_fsm_16, ap_sig_cseq_ST_pp0_stg16_fsm_17, ap_sig_cseq_ST_pp0_stg17_fsm_18, ap_sig_cseq_ST_pp0_stg18_fsm_19, ap_sig_cseq_ST_pp0_stg19_fsm_20, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_reg_ppstg_exitcond_reg_454_pp0_iter8, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_reg_ppstg_exitcond_reg_454_pp0_iter9, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_322, ap_sig_336, ap_sig_339)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg19_fsm_20) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg18_fsm_19) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg16_fsm_17) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter9) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter9) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg17_fsm_18) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg14_fsm_15) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg15_fsm_16) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and ap_sig_322) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter8) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_322)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter9) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter9) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_336) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_454_pp0_iter9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and ap_sig_339))))) then 
            strm_out_V_write <= ap_const_logic_1;
        else 
            strm_out_V_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_10_fu_418_p2 <= (tmp_8_fu_412_p2 and tmp_9_reg_670);
    tmp_39_fu_396_p1 <= c_write_assign_20_to_int_fu_382_p1(23 - 1 downto 0);
    tmp_3_fu_327_p2 <= (notrhs_fu_321_p2 or notlhs_fu_315_p2);
    tmp_4_neg_fu_244_p2 <= (tmp_4_to_int_fu_241_p1 xor ap_const_lv32_80000000);
    tmp_4_to_int_fu_241_p1 <= sinA_half_reg_543;
    tmp_5_fu_333_p2 <= (tmp_3_fu_327_p2 and tmp_4_reg_665);
    tmp_6_fu_386_p4 <= c_write_assign_20_to_int_fu_382_p1(30 downto 23);
    tmp_8_fu_412_p2 <= (notrhs3_fu_406_p2 or notlhs2_fu_400_p2);
    tmp_fu_311_p1 <= c_write_assign_17_to_int_fu_297_p1(23 - 1 downto 0);
    tmp_neg_fu_258_p2 <= (tmp_to_int_fu_255_p1 xor ap_const_lv32_80000000);
    tmp_s_fu_301_p4 <= c_write_assign_17_to_int_fu_297_p1(30 downto 23);
    tmp_to_int_fu_255_p1 <= cosA_half_reg_536;
    uy_int_fu_292_p1 <= uy_int_neg_fu_286_p2;
    uy_int_neg_fu_286_p2 <= (uy_int_to_int_fu_283_p1 xor ap_const_lv32_80000000);
    uy_int_to_int_fu_283_p1 <= tmp_43_reg_598;
    vw_int_3_fu_369_p3 <= 
        vw_int_fu_365_p1 when (tmp_5_reg_675(0) = '1') else 
        ap_reg_ppstg_vz_int_1_reg_572_pp0_iter7;
    vw_int_fu_365_p1 <= vw_int_neg_fu_359_p2;
    vw_int_neg_fu_359_p2 <= (vw_int_to_int_fu_356_p1 xor ap_const_lv32_80000000);
    vw_int_to_int_fu_356_p1 <= ap_reg_ppstg_vz_int_1_reg_572_pp0_iter7;
    vx_int_fu_376_p3 <= 
        ap_reg_ppstg_vy_int_1_reg_581_pp0_iter7 when (tmp_5_reg_675(0) = '1') else 
        ap_reg_ppstg_vy_int_reg_606_pp0_iter8;
    vy_int_2_fu_441_p3 <= 
        ap_reg_ppstg_vy_int_reg_606_pp0_iter8 when (tmp_10_fu_418_p2(0) = '1') else 
        ap_reg_ppstg_vy_int_1_reg_581_pp0_iter7;
    vy_int_fu_278_p1 <= vy_int_neg_fu_272_p2;
    vy_int_neg_fu_272_p2 <= (vy_int_to_int_fu_269_p1 xor ap_const_lv32_80000000);
    vy_int_to_int_fu_269_p1 <= vy_int_1_reg_581;
    vz_int_fu_447_p3 <= 
        vw_int_fu_365_p1 when (tmp_10_fu_418_p2(0) = '1') else 
        ap_reg_ppstg_vz_int_1_reg_572_pp0_iter7;
    w_out_3_fu_348_p3 <= 
        w_out_fu_344_p1 when (tmp_5_fu_333_p2(0) = '1') else 
        reg_136;
    w_out_fu_344_p1 <= w_out_neg_fu_338_p2;
    w_out_neg_fu_338_p2 <= (c_write_assign_17_to_int_fu_297_p1 xor ap_const_lv32_80000000);
    z_out_3_fu_433_p3 <= 
        z_out_fu_429_p1 when (tmp_10_fu_418_p2(0) = '1') else 
        reg_149;
    z_out_fu_429_p1 <= z_out_neg_fu_423_p2;
    z_out_neg_fu_423_p2 <= (c_write_assign_20_to_int_fu_382_p1 xor ap_const_lv32_80000000);
end behav;
