
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.137406                       # Number of seconds simulated
sim_ticks                                137405687500                       # Number of ticks simulated
final_tick                               137405687500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1100754                       # Simulator instruction rate (inst/s)
host_op_rate                                  1170218                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3462542024                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669856                       # Number of bytes of host memory used
host_seconds                                    39.68                       # Real time elapsed on the host
sim_insts                                    43681711                       # Number of instructions simulated
sim_ops                                      46438296                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 137405687500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         117712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5242048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5359760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       117712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        117712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       355056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          355056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            7357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          327628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              334985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        22191                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              22191                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            856675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          38150153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              39006828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       856675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           856675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2583998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2583998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2583998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           856675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         38150153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             41590826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     15632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7357.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    324623.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008920170500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          882                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          882                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              713989                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              14883                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      334985                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      22191                       # Number of write requests accepted
system.mem_ctrls.readBursts                    334985                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    22191                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               21246720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  192320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  999232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5359760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               355056                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3005                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6559                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             61658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             63455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            59055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            61068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              247                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  137405609500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                334985                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                22191                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  331909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        47314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    470.167477                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   283.732683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   390.177408                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12279     25.95%     25.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8525     18.02%     43.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3171      6.70%     50.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2537      5.36%     56.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3170      6.70%     62.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2955      6.25%     68.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1733      3.66%     72.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1146      2.42%     75.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11798     24.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        47314                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     376.052154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    215.089069                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    410.985391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           329     37.30%     37.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          101     11.45%     48.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           94     10.66%     59.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          106     12.02%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           95     10.77%     82.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           64      7.26%     89.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           34      3.85%     93.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           14      1.59%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            7      0.79%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            7      0.79%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            6      0.68%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            8      0.91%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.34%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.11%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.23%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            4      0.45%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.23%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.11%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.11%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.11%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           882                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.701814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.686198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.724610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              133     15.08%     15.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.23%     15.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              743     84.24%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.34%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           882                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       117712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5193968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       249808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 856674.873811173136                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 37800240.255702659488                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1818032.459537018556                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         7357                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       327628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        22191                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    234378500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11927952500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3301702526500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31857.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36407.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 148785657.54                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   5937706000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             12162331000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1659900000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17885.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36635.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       154.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     39.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   286130                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   14144                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.48                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     384700.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                214921140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                114218115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1279309500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               77083740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         10008797760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4812067110                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            399686880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     35567143860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     14473523040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3448827540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            70404826725                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            512.386554                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         125790452250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    606845500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4233840000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  10101867750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  37691415750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    6774217750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  77997500750                       # Time in different power states
system.mem_ctrls_1.actEnergy                122936520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 65338515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1091027700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4416120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         7262586240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3325140600                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            382758240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     24983677410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     11319596160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      11907704640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            60473621715                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            440.110033                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         129098531000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    656091000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3072160000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  44831317750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  29478166250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4578863750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  54789088750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 137405687500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 137405687500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 137405687500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 137405687500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 137405687500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    137405687500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        274811375                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681711                       # Number of instructions committed
system.cpu.committedOps                      46438296                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36551152                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756863                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36551152                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405820                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331323                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328399                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215580                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199997                       # number of memory refs
system.cpu.num_load_insts                     9180679                       # Number of load instructions
system.cpu.num_store_insts                    5019318                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  274811375                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367985     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180679     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019302     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587450                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 137405687500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.986466                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14162918                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2509687                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.643301                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.986466                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999894                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         115813031                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        115813031                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 137405687500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      6695496                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6695496                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      4767275                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4767275                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     11462771                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11462771                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     11462771                       # number of overall hits
system.cpu.dcache.overall_hits::total        11462771                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2414563                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2414563                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        95124                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        95124                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data      2509687                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2509687                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2509687                       # number of overall misses
system.cpu.dcache.overall_misses::total       2509687                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  55731660500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  55731660500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1988762500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1988762500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  57720423000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  57720423000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  57720423000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  57720423000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9110059                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9110059                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     13972458                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13972458                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13972458                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13972458                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.265044                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.265044                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019563                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019563                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.179617                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.179617                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.179617                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.179617                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23081.468779                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23081.468779                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 20907.052899                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20907.052899                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22999.052471                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22999.052471                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22999.052471                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22999.052471                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1761978                       # number of writebacks
system.cpu.dcache.writebacks::total           1761978                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2414563                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2414563                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        95124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        95124                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data      2509687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2509687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2509687                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2509687                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  53317097500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  53317097500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1893638500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1893638500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  55210736000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  55210736000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  55210736000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  55210736000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.265044                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.265044                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019563                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019563                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.179617                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.179617                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.179617                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.179617                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22081.468779                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22081.468779                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 19907.052899                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19907.052899                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21999.052471                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21999.052471                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21999.052471                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21999.052471                       # average overall mshr miss latency
system.cpu.dcache.replacements                2509559                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 137405687500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.980062                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            43814015                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1978267                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.147675                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.980062                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999844                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999844                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45792282                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45792282                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 137405687500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     41835748                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        41835748                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     41835748                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         41835748                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     41835748                       # number of overall hits
system.cpu.icache.overall_hits::total        41835748                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1978267                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1978267                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst      1978267                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1978267                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1978267                       # number of overall misses
system.cpu.icache.overall_misses::total       1978267                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  26258858000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  26258858000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst  26258858000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  26258858000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  26258858000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  26258858000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     43814015                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814015                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     43814015                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814015                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.045151                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045151                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.045151                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045151                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.045151                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045151                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13273.667306                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13273.667306                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13273.667306                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13273.667306                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13273.667306                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13273.667306                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1978139                       # number of writebacks
system.cpu.icache.writebacks::total           1978139                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1978267                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1978267                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst      1978267                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1978267                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1978267                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1978267                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24280591000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24280591000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24280591000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24280591000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24280591000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24280591000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.045151                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045151                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.045151                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045151                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.045151                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045151                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12273.667306                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12273.667306                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12273.667306                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12273.667306                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12273.667306                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12273.667306                       # average overall mshr miss latency
system.cpu.icache.replacements                1978139                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 137405687500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.579705                       # Cycle average of tags in use
system.l2.tags.total_refs                     8964830                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    340131                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     26.356992                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      63.618749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        91.907709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       868.053247                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.062128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.089754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.847708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999590                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          636                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          184                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 143783459                       # Number of tag accesses
system.l2.tags.data_accesses                143783459                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 137405687500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks      1761978                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1761978                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks      1967714                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1967714                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data             89128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 89128                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst        1970910                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1970910                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data       2092931                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2092931                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst              1970910                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              2182059                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4152969                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1970910                       # number of overall hits
system.l2.overall_hits::.cpu.data             2182059                       # number of overall hits
system.l2.overall_hits::total                 4152969                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data            5996                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5996                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         7357                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7357                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data       321632                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          321632                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               7357                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             327628                       # number of demand (read+write) misses
system.l2.demand_misses::total                 334985                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              7357                       # number of overall misses
system.l2.overall_misses::.cpu.data            327628                       # number of overall misses
system.l2.overall_misses::total                334985                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data    815108500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     815108500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    608192500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    608192500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data  27719423000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  27719423000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    608192500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  28534531500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29142724000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    608192500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  28534531500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29142724000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks      1761978                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1761978                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks      1967714                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1967714                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         95124                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             95124                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst      1978267                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1978267                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data      2414563                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2414563                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst          1978267                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2509687                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4487954                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1978267                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2509687                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4487954                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.063034                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.063034                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.003719                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003719                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.133205                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.133205                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.003719                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.130545                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074641                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.003719                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.130545                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074641                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 135942.044696                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 135942.044696                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82668.546962                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82668.546962                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86183.660208                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86183.660208                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 82668.546962                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87094.300548                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86997.101363                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82668.546962                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87094.300548                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86997.101363                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               22191                       # number of writebacks
system.l2.writebacks::total                     22191                       # number of writebacks
system.l2.CleanEvict_mshr_misses::.writebacks          378                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           378                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data         5996                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5996                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7357                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7357                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       321632                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       321632                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          7357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        327628                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            334985                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         7357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       327628                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           334985                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    755148500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    755148500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    534622500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    534622500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  24503103000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  24503103000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    534622500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  25258251500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25792874000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    534622500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  25258251500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25792874000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.063034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.063034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.003719                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003719                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.133205                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.133205                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.003719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.130545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074641                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.003719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.130545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.074641                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 125942.044696                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 125942.044696                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72668.546962                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72668.546962                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76183.660208                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76183.660208                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72668.546962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77094.300548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76997.101363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72668.546962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77094.300548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76997.101363                       # average overall mshr miss latency
system.l2.replacements                         339107                       # number of replacements
system.membus.snoop_filter.tot_requests        668917                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       333932                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 137405687500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             328989                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        22191                       # Transaction distribution
system.membus.trans_dist::CleanEvict           311741                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5996                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5996                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        328989                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1003902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1003902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5714816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5714816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            334985                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  334985    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              334985                       # Request fanout histogram
system.membus.reqLayer0.occupancy           692188000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          762527000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      8975652                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4487699                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10444                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5553                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         5553                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 137405687500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4392830                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1784169                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1978139                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1064497                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            95124                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           95124                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1978267                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2414563                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      5934673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7528933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13463606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     63302496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     68346640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              131649136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          339107                       # Total snoops (count)
system.tol2bus.snoopTraffic                    355056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4827061                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003314                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057474                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4811063     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15998      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4827061                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6357884500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1978267000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2509687000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
