assign out_sop = (a & b & c & !d) | (!a & b & !c & d) | (a & b & c & d);
assign out_pos = (!a | b) & (!b | !c | d) & (!d | b | c);
endmodule