[2021-09-09 09:45:03,917]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-09-09 09:45:03,917]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:45:17,959]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; ".

Peak memory: 20672512 bytes

[2021-09-09 09:45:17,959]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:45:18,380]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.20 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39309312 bytes

[2021-09-09 09:45:18,409]mapper_test.py:156:[INFO]: area: 4461 level: 9
[2021-09-09 09:45:18,409]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:45:19,734]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :5671
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :5671
score:100
	Report mapping result:
		klut_size()     :7431
		klut.num_gates():5681
		max delay       :9
		max area        :5671
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :522
		LUT fanins:3	 numbers :285
		LUT fanins:4	 numbers :4869
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 61759488 bytes

[2021-09-09 09:45:19,735]mapper_test.py:220:[INFO]: area: 5681 level: 9
[2021-09-09 11:36:49,105]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-09-09 11:36:49,105]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:37:03,211]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; ".

Peak memory: 20111360 bytes

[2021-09-09 11:37:03,211]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:37:03,635]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.20 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39731200 bytes

[2021-09-09 11:37:03,666]mapper_test.py:156:[INFO]: area: 4461 level: 9
[2021-09-09 11:37:03,666]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:37:11,774]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:18
	current map manager:
		current min nodes:14269
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :5671
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7623
score:100
	Report mapping result:
		klut_size()     :9374
		klut.num_gates():7624
		max delay       :8
		max area        :7623
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :930
		LUT fanins:3	 numbers :451
		LUT fanins:4	 numbers :6238
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 98377728 bytes

[2021-09-09 11:37:11,774]mapper_test.py:220:[INFO]: area: 7624 level: 8
[2021-09-09 13:07:42,523]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-09-09 13:07:42,523]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:07:56,494]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; ".

Peak memory: 20729856 bytes

[2021-09-09 13:07:56,495]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:07:56,912]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.20 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39419904 bytes

[2021-09-09 13:07:56,945]mapper_test.py:156:[INFO]: area: 4461 level: 9
[2021-09-09 13:07:56,945]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:08:04,886]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:18
	current map manager:
		current min nodes:14269
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :5684
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :7682
score:100
	Report mapping result:
		klut_size()     :9437
		klut.num_gates():7687
		max delay       :8
		max area        :7682
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :947
		LUT fanins:3	 numbers :449
		LUT fanins:4	 numbers :6286
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 98353152 bytes

[2021-09-09 13:08:04,887]mapper_test.py:220:[INFO]: area: 7687 level: 8
[2021-09-09 14:57:51,353]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-09-09 14:57:51,353]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:57:51,353]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:57:51,834]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.22 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39219200 bytes

[2021-09-09 14:57:51,866]mapper_test.py:156:[INFO]: area: 4461 level: 9
[2021-09-09 14:57:51,867]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:58:00,849]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:18
	current map manager:
		current min nodes:14269
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6910
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :9074
score:100
	Report mapping result:
		klut_size()     :10820
		klut.num_gates():9070
		max delay       :8
		max area        :9074
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2587
		LUT fanins:3	 numbers :3007
		LUT fanins:4	 numbers :3471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 98349056 bytes

[2021-09-09 14:58:00,850]mapper_test.py:220:[INFO]: area: 9070 level: 8
[2021-09-09 15:26:54,881]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-09-09 15:26:54,881]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:26:54,881]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:26:55,381]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.22 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39821312 bytes

[2021-09-09 15:26:55,412]mapper_test.py:156:[INFO]: area: 4461 level: 9
[2021-09-09 15:26:55,412]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:27:04,306]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:18
	current map manager:
		current min nodes:14269
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6910
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :9074
score:100
	Report mapping result:
		klut_size()     :10820
		klut.num_gates():9070
		max delay       :8
		max area        :9074
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2587
		LUT fanins:3	 numbers :3007
		LUT fanins:4	 numbers :3471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 98381824 bytes

[2021-09-09 15:27:04,307]mapper_test.py:220:[INFO]: area: 9070 level: 8
[2021-09-09 16:04:57,347]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-09-09 16:04:57,347]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:04:57,348]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:04:57,808]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.22 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39469056 bytes

[2021-09-09 16:04:57,838]mapper_test.py:156:[INFO]: area: 4461 level: 9
[2021-09-09 16:04:57,839]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:05:06,742]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:18
	current map manager:
		current min nodes:14269
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6910
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :9074
score:100
	Report mapping result:
		klut_size()     :10820
		klut.num_gates():9070
		max delay       :8
		max area        :9074
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2587
		LUT fanins:3	 numbers :3007
		LUT fanins:4	 numbers :3471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 98394112 bytes

[2021-09-09 16:05:06,742]mapper_test.py:220:[INFO]: area: 9070 level: 8
[2021-09-09 16:39:38,610]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-09-09 16:39:38,611]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:39:38,611]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:39:39,072]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.22 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39362560 bytes

[2021-09-09 16:39:39,102]mapper_test.py:156:[INFO]: area: 4461 level: 9
[2021-09-09 16:39:39,102]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:39:47,994]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:18
	current map manager:
		current min nodes:14269
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6910
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :9074
score:100
	Report mapping result:
		klut_size()     :10820
		klut.num_gates():9070
		max delay       :8
		max area        :9074
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2587
		LUT fanins:3	 numbers :3007
		LUT fanins:4	 numbers :3471
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 98328576 bytes

[2021-09-09 16:39:47,995]mapper_test.py:220:[INFO]: area: 9070 level: 8
[2021-09-09 17:16:12,430]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-09-09 17:16:12,431]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:16:12,431]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:16:12,892]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.22 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39256064 bytes

[2021-09-09 17:16:12,925]mapper_test.py:156:[INFO]: area: 4461 level: 9
[2021-09-09 17:16:12,925]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:16:21,811]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:18
	current map manager:
		current min nodes:14269
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6911
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :9079
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():9075
		max delay       :8
		max area        :9079
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2587
		LUT fanins:3	 numbers :3008
		LUT fanins:4	 numbers :3475
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 98238464 bytes

[2021-09-09 17:16:21,812]mapper_test.py:220:[INFO]: area: 9075 level: 8
[2021-09-13 23:22:58,389]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-09-13 23:22:58,390]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:22:58,390]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:22:58,811]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39358464 bytes

[2021-09-13 23:22:58,843]mapper_test.py:156:[INFO]: area: 4461 level: 9
[2021-09-13 23:22:58,843]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:23:05,978]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:18
	current map manager:
		current min nodes:14269
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6911
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :9833
score:100
	Report mapping result:
		klut_size()     :11027
		klut.num_gates():9277
		max delay       :8
		max area        :9833
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2621
		LUT fanins:3	 numbers :3006
		LUT fanins:4	 numbers :3645
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 103624704 bytes

[2021-09-13 23:23:05,978]mapper_test.py:220:[INFO]: area: 9277 level: 8
[2021-09-13 23:40:49,245]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-09-13 23:40:49,245]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:40:49,245]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:40:49,657]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39084032 bytes

[2021-09-13 23:40:49,690]mapper_test.py:156:[INFO]: area: 4461 level: 9
[2021-09-13 23:40:49,690]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:40:50,995]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6911
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6911
score:100
	Report mapping result:
		klut_size()     :8671
		klut.num_gates():6921
		max delay       :9
		max area        :6911
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :1121
		LUT fanins:3	 numbers :2097
		LUT fanins:4	 numbers :3698
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 60370944 bytes

[2021-09-13 23:40:50,996]mapper_test.py:220:[INFO]: area: 6921 level: 9
[2021-09-14 08:52:02,829]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-09-14 08:52:02,829]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:52:02,830]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:52:03,251]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.20 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 38842368 bytes

[2021-09-14 08:52:03,284]mapper_test.py:156:[INFO]: area: 4461 level: 9
[2021-09-14 08:52:03,284]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:52:11,060]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:18
	current map manager:
		current min nodes:14269
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6911
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :9079
score:100
	Report mapping result:
		klut_size()     :10825
		klut.num_gates():9075
		max delay       :8
		max area        :9079
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2587
		LUT fanins:3	 numbers :3008
		LUT fanins:4	 numbers :3475
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 98439168 bytes

[2021-09-14 08:52:11,061]mapper_test.py:220:[INFO]: area: 9075 level: 8
[2021-09-14 09:19:45,911]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-09-14 09:19:45,911]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:19:45,911]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:19:46,329]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39047168 bytes

[2021-09-14 09:19:46,362]mapper_test.py:156:[INFO]: area: 4461 level: 9
[2021-09-14 09:19:46,362]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:19:47,732]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6911
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6911
score:100
	Report mapping result:
		klut_size()     :8671
		klut.num_gates():6921
		max delay       :9
		max area        :6911
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :1121
		LUT fanins:3	 numbers :2097
		LUT fanins:4	 numbers :3698
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 61648896 bytes

[2021-09-14 09:19:47,733]mapper_test.py:220:[INFO]: area: 6921 level: 9
[2021-09-15 15:26:48,217]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-09-15 15:26:48,218]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:26:48,218]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:26:48,590]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.17 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39124992 bytes

[2021-09-15 15:26:48,622]mapper_test.py:156:[INFO]: area: 4461 level: 9
[2021-09-15 15:26:48,622]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:26:55,401]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:21
	current map manager:
		current min nodes:14269
		current min depth:21
	current map manager:
		current min nodes:14269
		current min depth:21
	current map manager:
		current min nodes:14269
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6911
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :8920
score:100
	Report mapping result:
		klut_size()     :10678
		klut.num_gates():8928
		max delay       :8
		max area        :8920
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2299
		LUT fanins:3	 numbers :3491
		LUT fanins:4	 numbers :3133
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 91893760 bytes

[2021-09-15 15:26:55,402]mapper_test.py:220:[INFO]: area: 8928 level: 8
[2021-09-15 15:53:19,357]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-09-15 15:53:19,357]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:19,358]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:19,731]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.17 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39481344 bytes

[2021-09-15 15:53:19,765]mapper_test.py:156:[INFO]: area: 4461 level: 9
[2021-09-15 15:53:19,765]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:20,945]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6911
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6911
score:100
	Report mapping result:
		klut_size()     :8671
		klut.num_gates():6921
		max delay       :9
		max area        :6911
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :1121
		LUT fanins:3	 numbers :2097
		LUT fanins:4	 numbers :3698
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 23805952 bytes

[2021-09-15 15:53:20,945]mapper_test.py:220:[INFO]: area: 6921 level: 9
[2021-09-18 13:57:30,278]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-09-18 13:57:30,279]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:57:30,279]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:57:30,657]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.17 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39325696 bytes

[2021-09-18 13:57:30,690]mapper_test.py:156:[INFO]: area: 4461 level: 9
[2021-09-18 13:57:30,690]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:57:36,931]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:18
	current map manager:
		current min nodes:14269
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6911
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :9150
score:100
	Report mapping result:
		klut_size()     :10891
		klut.num_gates():9141
		max delay       :8
		max area        :9150
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2623
		LUT fanins:3	 numbers :3014
		LUT fanins:4	 numbers :3499
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 91049984 bytes

[2021-09-18 13:57:36,931]mapper_test.py:220:[INFO]: area: 9141 level: 8
[2021-09-18 16:22:13,373]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-09-18 16:22:13,373]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:22:13,373]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:22:13,757]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.18 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39100416 bytes

[2021-09-18 16:22:13,790]mapper_test.py:156:[INFO]: area: 4461 level: 9
[2021-09-18 16:22:13,790]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:22:19,944]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:18
	current map manager:
		current min nodes:14269
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6911
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :9131
score:100
	Report mapping result:
		klut_size()     :10871
		klut.num_gates():9121
		max delay       :8
		max area        :9131
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2594
		LUT fanins:3	 numbers :3020
		LUT fanins:4	 numbers :3502
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 74432512 bytes

[2021-09-18 16:22:19,945]mapper_test.py:220:[INFO]: area: 9121 level: 8
[2021-09-22 08:55:09,736]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-09-22 08:55:09,736]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:55:09,737]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:55:10,124]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.18 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 38965248 bytes

[2021-09-22 08:55:10,152]mapper_test.py:156:[INFO]: area: 4461 level: 9
[2021-09-22 08:55:10,152]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:55:13,748]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:20
	Report mapping result:
		klut_size()     :10091
		klut.num_gates():8341
		max delay       :9
		max area        :8323
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2286
		LUT fanins:3	 numbers :2744
		LUT fanins:4	 numbers :3306
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 65257472 bytes

[2021-09-22 08:55:13,749]mapper_test.py:220:[INFO]: area: 8341 level: 9
[2021-09-22 11:20:53,768]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-09-22 11:20:53,768]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:20:53,768]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:20:54,150]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.17 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39223296 bytes

[2021-09-22 11:20:54,182]mapper_test.py:156:[INFO]: area: 4461 level: 9
[2021-09-22 11:20:54,182]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:21:00,220]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :9131
score:100
	Report mapping result:
		klut_size()     :10876
		klut.num_gates():9126
		max delay       :8
		max area        :9131
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2526
		LUT fanins:3	 numbers :3086
		LUT fanins:4	 numbers :3509
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 76705792 bytes

[2021-09-22 11:21:00,221]mapper_test.py:220:[INFO]: area: 9126 level: 8
[2021-09-23 16:39:20,975]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-09-23 16:39:20,975]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:39:20,976]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:39:21,354]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.17 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 38944768 bytes

[2021-09-23 16:39:21,383]mapper_test.py:156:[INFO]: area: 4461 level: 9
[2021-09-23 16:39:21,383]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:39:28,340]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
balancing!
	current map manager:
		current min nodes:14269
		current min depth:20
rewriting!
	current map manager:
		current min nodes:14269
		current min depth:20
balancing!
	current map manager:
		current min nodes:14269
		current min depth:19
rewriting!
	current map manager:
		current min nodes:14269
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :9131
score:100
	Report mapping result:
		klut_size()     :10876
		klut.num_gates():9126
		max delay       :8
		max area        :9131
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2526
		LUT fanins:3	 numbers :3086
		LUT fanins:4	 numbers :3509
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 69758976 bytes

[2021-09-23 16:39:28,341]mapper_test.py:220:[INFO]: area: 9126 level: 8
[2021-09-23 17:02:55,468]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-09-23 17:02:55,469]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:02:55,469]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:02:55,845]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.18 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39165952 bytes

[2021-09-23 17:02:55,877]mapper_test.py:156:[INFO]: area: 4461 level: 9
[2021-09-23 17:02:55,878]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:03:02,046]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
balancing!
	current map manager:
		current min nodes:14269
		current min depth:20
rewriting!
	current map manager:
		current min nodes:14269
		current min depth:20
balancing!
	current map manager:
		current min nodes:14269
		current min depth:19
rewriting!
	current map manager:
		current min nodes:14269
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :9131
score:100
	Report mapping result:
		klut_size()     :10876
		klut.num_gates():9126
		max delay       :8
		max area        :9131
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2526
		LUT fanins:3	 numbers :3086
		LUT fanins:4	 numbers :3509
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 76677120 bytes

[2021-09-23 17:03:02,047]mapper_test.py:220:[INFO]: area: 9126 level: 8
[2021-09-23 18:03:59,872]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-09-23 18:03:59,872]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:03:59,872]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:04:00,244]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.17 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39038976 bytes

[2021-09-23 18:04:00,275]mapper_test.py:156:[INFO]: area: 4461 level: 9
[2021-09-23 18:04:00,275]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:04:07,149]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
balancing!
	current map manager:
		current min nodes:14269
		current min depth:20
rewriting!
	current map manager:
		current min nodes:14269
		current min depth:20
balancing!
	current map manager:
		current min nodes:14269
		current min depth:19
rewriting!
	current map manager:
		current min nodes:14269
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :9131
score:100
	Report mapping result:
		klut_size()     :10876
		klut.num_gates():9126
		max delay       :8
		max area        :9131
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2526
		LUT fanins:3	 numbers :3086
		LUT fanins:4	 numbers :3509
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 69754880 bytes

[2021-09-23 18:04:07,150]mapper_test.py:220:[INFO]: area: 9126 level: 8
[2021-09-27 16:31:16,934]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-09-27 16:31:16,935]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:31:16,935]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:31:17,358]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.18 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39206912 bytes

[2021-09-27 16:31:17,390]mapper_test.py:156:[INFO]: area: 4461 level: 9
[2021-09-27 16:31:17,390]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:31:23,787]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
balancing!
	current map manager:
		current min nodes:14269
		current min depth:20
rewriting!
	current map manager:
		current min nodes:14269
		current min depth:20
balancing!
	current map manager:
		current min nodes:14269
		current min depth:19
rewriting!
	current map manager:
		current min nodes:14269
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :9131
score:100
	Report mapping result:
		klut_size()     :10876
		klut.num_gates():9126
		max delay       :8
		max area        :9131
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2526
		LUT fanins:3	 numbers :3086
		LUT fanins:4	 numbers :3509
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 69857280 bytes

[2021-09-27 16:31:23,788]mapper_test.py:220:[INFO]: area: 9126 level: 8
[2021-09-27 17:38:04,427]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-09-27 17:38:04,427]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:38:04,427]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:38:04,858]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39124992 bytes

[2021-09-27 17:38:04,890]mapper_test.py:156:[INFO]: area: 4461 level: 9
[2021-09-27 17:38:04,890]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:38:11,402]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
balancing!
	current map manager:
		current min nodes:14269
		current min depth:20
rewriting!
	current map manager:
		current min nodes:14269
		current min depth:20
balancing!
	current map manager:
		current min nodes:14269
		current min depth:19
rewriting!
	current map manager:
		current min nodes:14269
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :9157
score:100
	Report mapping result:
		klut_size()     :10898
		klut.num_gates():9148
		max delay       :8
		max area        :9157
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2590
		LUT fanins:3	 numbers :3057
		LUT fanins:4	 numbers :3496
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 69693440 bytes

[2021-09-27 17:38:11,403]mapper_test.py:220:[INFO]: area: 9148 level: 8
[2021-09-28 02:04:18,836]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-09-28 02:04:18,836]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:04:18,837]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:04:19,223]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.18 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39170048 bytes

[2021-09-28 02:04:19,256]mapper_test.py:156:[INFO]: area: 4461 level: 9
[2021-09-28 02:04:19,256]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:04:25,822]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :9131
score:100
	Report mapping result:
		klut_size()     :10876
		klut.num_gates():9126
		max delay       :8
		max area        :9131
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2526
		LUT fanins:3	 numbers :3086
		LUT fanins:4	 numbers :3509
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 54890496 bytes

[2021-09-28 02:04:25,823]mapper_test.py:220:[INFO]: area: 9126 level: 8
[2021-09-28 16:44:02,555]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-09-28 16:44:02,555]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:44:02,556]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:44:02,947]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.18 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39038976 bytes

[2021-09-28 16:44:02,976]mapper_test.py:156:[INFO]: area: 4461 level: 9
[2021-09-28 16:44:02,976]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:44:09,239]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :9131
score:100
	Report mapping result:
		klut_size()     :10876
		klut.num_gates():9126
		max delay       :8
		max area        :9131
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2526
		LUT fanins:3	 numbers :3086
		LUT fanins:4	 numbers :3509
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 76697600 bytes

[2021-09-28 16:44:09,240]mapper_test.py:220:[INFO]: area: 9126 level: 8
[2021-09-28 17:23:01,676]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-09-28 17:23:01,676]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:23:01,676]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:23:02,062]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.18 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39034880 bytes

[2021-09-28 17:23:02,094]mapper_test.py:156:[INFO]: area: 4461 level: 9
[2021-09-28 17:23:02,094]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:23:08,476]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :9131
score:100
	Report mapping result:
		klut_size()     :10876
		klut.num_gates():9126
		max delay       :8
		max area        :9131
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2526
		LUT fanins:3	 numbers :3086
		LUT fanins:4	 numbers :3509
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 84246528 bytes

[2021-09-28 17:23:08,477]mapper_test.py:220:[INFO]: area: 9126 level: 8
[2021-10-09 10:39:25,990]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-10-09 10:39:25,991]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:25,991]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:26,365]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.18 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39350272 bytes

[2021-10-09 10:39:26,397]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-10-09 10:39:26,397]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:39:29,455]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :9240
score:100
	Report mapping result:
		klut_size()     :10993
		klut.num_gates():9243
		max delay       :7
		max area        :9240
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2608
		LUT fanins:3	 numbers :2976
		LUT fanins:4	 numbers :3654
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 29884416 bytes

[2021-10-09 10:39:29,455]mapper_test.py:224:[INFO]: area: 9243 level: 7
[2021-10-09 11:22:04,261]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-10-09 11:22:04,261]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:22:04,262]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:22:04,694]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39112704 bytes

[2021-10-09 11:22:04,726]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-10-09 11:22:04,726]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:22:07,678]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :9243
score:100
	Report mapping result:
		klut_size()     :10993
		klut.num_gates():9243
		max delay       :7
		max area        :9243
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2608
		LUT fanins:3	 numbers :2976
		LUT fanins:4	 numbers :3654
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 34836480 bytes

[2021-10-09 11:22:07,678]mapper_test.py:224:[INFO]: area: 9243 level: 7
[2021-10-09 16:29:59,309]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-10-09 16:29:59,309]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:29:59,309]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:29:59,708]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39026688 bytes

[2021-10-09 16:29:59,741]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-10-09 16:29:59,741]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:30:02,397]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
	Report mapping result:
		klut_size()     :8674
		klut.num_gates():6924
		max delay       :9
		max area        :6914
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :1124
		LUT fanins:3	 numbers :2097
		LUT fanins:4	 numbers :3698
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 30724096 bytes

[2021-10-09 16:30:02,398]mapper_test.py:224:[INFO]: area: 6924 level: 9
[2021-10-09 16:47:09,825]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-10-09 16:47:09,825]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:47:09,826]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:47:10,266]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39403520 bytes

[2021-10-09 16:47:10,298]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-10-09 16:47:10,298]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:47:12,969]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
	Report mapping result:
		klut_size()     :8674
		klut.num_gates():6924
		max delay       :9
		max area        :6914
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :1124
		LUT fanins:3	 numbers :2097
		LUT fanins:4	 numbers :3698
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 30928896 bytes

[2021-10-09 16:47:12,969]mapper_test.py:224:[INFO]: area: 6924 level: 9
[2021-10-12 10:54:00,015]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-10-12 10:54:00,015]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:54:00,016]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:54:00,414]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39321600 bytes

[2021-10-12 10:54:00,449]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-10-12 10:54:00,449]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:54:07,021]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :9161
score:100
	Report mapping result:
		klut_size()     :10901
		klut.num_gates():9151
		max delay       :8
		max area        :9161
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2587
		LUT fanins:3	 numbers :3045
		LUT fanins:4	 numbers :3514
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 39153664 bytes

[2021-10-12 10:54:07,022]mapper_test.py:224:[INFO]: area: 9151 level: 8
[2021-10-12 11:16:06,219]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-10-12 11:16:06,219]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:16:06,220]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:16:06,615]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.18 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 38998016 bytes

[2021-10-12 11:16:06,646]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-10-12 11:16:06,647]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:16:09,881]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :9240
score:100
	Report mapping result:
		klut_size()     :10993
		klut.num_gates():9243
		max delay       :7
		max area        :9240
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2608
		LUT fanins:3	 numbers :2976
		LUT fanins:4	 numbers :3654
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 29609984 bytes

[2021-10-12 11:16:09,881]mapper_test.py:224:[INFO]: area: 9243 level: 7
[2021-10-12 13:29:26,117]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-10-12 13:29:26,118]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:29:26,118]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:29:26,579]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.21 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39120896 bytes

[2021-10-12 13:29:26,610]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-10-12 13:29:26,610]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:29:33,347]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :9161
score:100
	Report mapping result:
		klut_size()     :10901
		klut.num_gates():9151
		max delay       :8
		max area        :9161
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2587
		LUT fanins:3	 numbers :3045
		LUT fanins:4	 numbers :3514
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 39161856 bytes

[2021-10-12 13:29:33,347]mapper_test.py:224:[INFO]: area: 9151 level: 8
[2021-10-12 15:00:02,946]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-10-12 15:00:02,946]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:00:02,947]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:00:03,345]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39243776 bytes

[2021-10-12 15:00:03,378]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-10-12 15:00:03,378]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:00:09,928]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :9161
score:100
	Report mapping result:
		klut_size()     :10901
		klut.num_gates():9151
		max delay       :8
		max area        :9161
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2587
		LUT fanins:3	 numbers :3045
		LUT fanins:4	 numbers :3514
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 39976960 bytes

[2021-10-12 15:00:09,929]mapper_test.py:224:[INFO]: area: 9151 level: 8
[2021-10-12 18:44:51,816]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-10-12 18:44:51,816]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:44:51,816]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:44:52,225]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 38940672 bytes

[2021-10-12 18:44:52,255]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-10-12 18:44:52,255]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:44:59,133]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :9160
score:100
	Report mapping result:
		klut_size()     :10903
		klut.num_gates():9153
		max delay       :8
		max area        :9160
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2562
		LUT fanins:3	 numbers :3057
		LUT fanins:4	 numbers :3529
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 33779712 bytes

[2021-10-12 18:44:59,134]mapper_test.py:224:[INFO]: area: 9153 level: 8
[2021-10-18 11:38:19,397]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-10-18 11:38:19,398]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:38:19,398]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:38:19,801]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 38973440 bytes

[2021-10-18 11:38:19,833]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-10-18 11:38:19,833]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:38:26,658]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :9160
score:100
	Report mapping result:
		klut_size()     :10903
		klut.num_gates():9153
		max delay       :8
		max area        :9160
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2562
		LUT fanins:3	 numbers :3057
		LUT fanins:4	 numbers :3529
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 33681408 bytes

[2021-10-18 11:38:26,659]mapper_test.py:224:[INFO]: area: 9153 level: 8
[2021-10-18 12:03:06,970]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-10-18 12:03:06,971]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:06,971]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:07,376]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.18 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39211008 bytes

[2021-10-18 12:03:07,405]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-10-18 12:03:07,405]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:08,233]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
	Report mapping result:
		klut_size()     :8674
		klut.num_gates():6924
		max delay       :9
		max area        :6914
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :1124
		LUT fanins:3	 numbers :2097
		LUT fanins:4	 numbers :3698
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 22032384 bytes

[2021-10-18 12:03:08,234]mapper_test.py:224:[INFO]: area: 6924 level: 9
[2021-10-19 14:11:04,380]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-10-19 14:11:04,380]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:04,381]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:04,775]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.18 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39010304 bytes

[2021-10-19 14:11:04,807]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-10-19 14:11:04,807]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:05,637]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
	Report mapping result:
		klut_size()     :8674
		klut.num_gates():6924
		max delay       :9
		max area        :6914
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :1124
		LUT fanins:3	 numbers :2097
		LUT fanins:4	 numbers :3698
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 21909504 bytes

[2021-10-19 14:11:05,638]mapper_test.py:224:[INFO]: area: 6924 level: 9
[2021-10-22 13:30:10,790]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-10-22 13:30:10,790]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:30:10,791]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:30:11,185]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39219200 bytes

[2021-10-22 13:30:11,217]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-10-22 13:30:11,217]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:30:14,985]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
	Report mapping result:
		klut_size()     :8674
		klut.num_gates():6924
		max delay       :9
		max area        :6914
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :1124
		LUT fanins:3	 numbers :2097
		LUT fanins:4	 numbers :3698
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 24997888 bytes

[2021-10-22 13:30:14,985]mapper_test.py:224:[INFO]: area: 6924 level: 9
[2021-10-22 13:51:04,035]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-10-22 13:51:04,035]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:51:04,035]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:51:04,429]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.18 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 38858752 bytes

[2021-10-22 13:51:04,460]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-10-22 13:51:04,460]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:51:08,201]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
	Report mapping result:
		klut_size()     :8674
		klut.num_gates():6924
		max delay       :9
		max area        :6914
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :1124
		LUT fanins:3	 numbers :2097
		LUT fanins:4	 numbers :3698
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 24788992 bytes

[2021-10-22 13:51:08,202]mapper_test.py:224:[INFO]: area: 6924 level: 9
[2021-10-22 14:01:25,370]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-10-22 14:01:25,371]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:25,371]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:25,763]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.18 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39108608 bytes

[2021-10-22 14:01:25,796]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-10-22 14:01:25,796]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:26,617]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
	Report mapping result:
		klut_size()     :8674
		klut.num_gates():6924
		max delay       :9
		max area        :6914
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :1124
		LUT fanins:3	 numbers :2097
		LUT fanins:4	 numbers :3698
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 21938176 bytes

[2021-10-22 14:01:26,618]mapper_test.py:224:[INFO]: area: 6924 level: 9
[2021-10-22 14:04:46,048]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-10-22 14:04:46,049]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:46,049]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:46,487]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39034880 bytes

[2021-10-22 14:04:46,520]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-10-22 14:04:46,520]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:47,349]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
	Report mapping result:
		klut_size()     :8674
		klut.num_gates():6924
		max delay       :9
		max area        :6914
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :1124
		LUT fanins:3	 numbers :2097
		LUT fanins:4	 numbers :3698
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 21938176 bytes

[2021-10-22 14:04:47,350]mapper_test.py:224:[INFO]: area: 6924 level: 9
[2021-10-23 13:28:13,713]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-10-23 13:28:13,714]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:28:13,714]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:28:14,107]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.18 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39124992 bytes

[2021-10-23 13:28:14,140]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-10-23 13:28:14,140]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:28:20,430]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :8866
score:100
	Report mapping result:
		klut_size()     :10617
		klut.num_gates():8867
		max delay       :8
		max area        :8866
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2788
		LUT fanins:3	 numbers :2440
		LUT fanins:4	 numbers :3634
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 33939456 bytes

[2021-10-23 13:28:20,430]mapper_test.py:224:[INFO]: area: 8867 level: 8
[2021-10-24 17:39:37,981]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-10-24 17:39:37,982]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:39:37,982]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:39:38,382]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39026688 bytes

[2021-10-24 17:39:38,413]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-10-24 17:39:38,413]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:39:45,120]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :8866
score:100
	Report mapping result:
		klut_size()     :10617
		klut.num_gates():8867
		max delay       :8
		max area        :8866
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2788
		LUT fanins:3	 numbers :2440
		LUT fanins:4	 numbers :3634
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 33767424 bytes

[2021-10-24 17:39:45,121]mapper_test.py:224:[INFO]: area: 8867 level: 8
[2021-10-24 18:00:04,589]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-10-24 18:00:04,590]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:00:04,590]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:00:04,986]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.18 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39047168 bytes

[2021-10-24 18:00:05,017]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-10-24 18:00:05,017]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:00:11,727]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:20
	current map manager:
		current min nodes:14269
		current min depth:19
	current map manager:
		current min nodes:14269
		current min depth:19
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :6914
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :9160
score:100
	Report mapping result:
		klut_size()     :10903
		klut.num_gates():9153
		max delay       :8
		max area        :9160
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2562
		LUT fanins:3	 numbers :3057
		LUT fanins:4	 numbers :3529
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 33673216 bytes

[2021-10-24 18:00:11,727]mapper_test.py:224:[INFO]: area: 9153 level: 8
[2021-10-26 10:24:46,010]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-10-26 10:24:46,011]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:46,011]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:46,419]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.18 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39030784 bytes

[2021-10-26 10:24:46,453]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-10-26 10:24:46,453]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:47,240]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	current map manager:
		current min nodes:14269
		current min depth:23
	Report mapping result:
		klut_size()     :7380
		klut.num_gates():5630
		max delay       :9
		max area        :6914
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :571
		LUT fanins:3	 numbers :2203
		LUT fanins:4	 numbers :2851
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 22020096 bytes

[2021-10-26 10:24:47,240]mapper_test.py:224:[INFO]: area: 5630 level: 9
[2021-10-26 10:57:43,467]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-10-26 10:57:43,468]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:57:43,468]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:57:43,865]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.18 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 38912000 bytes

[2021-10-26 10:57:43,899]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-10-26 10:57:43,899]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:57:50,813]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	Report mapping result:
		klut_size()     :7380
		klut.num_gates():5630
		max delay       :9
		max area        :6914
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :571
		LUT fanins:3	 numbers :2203
		LUT fanins:4	 numbers :2851
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 33492992 bytes

[2021-10-26 10:57:50,814]mapper_test.py:224:[INFO]: area: 5630 level: 9
[2021-10-26 11:18:59,428]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-10-26 11:18:59,428]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:18:59,429]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:18:59,821]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.18 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 38916096 bytes

[2021-10-26 11:18:59,854]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-10-26 11:18:59,855]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:19:06,208]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	Report mapping result:
		klut_size()     :9226
		klut.num_gates():7476
		max delay       :8
		max area        :8866
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :1168
		LUT fanins:3	 numbers :2587
		LUT fanins:4	 numbers :3716
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 33509376 bytes

[2021-10-26 11:19:06,208]mapper_test.py:224:[INFO]: area: 7476 level: 8
[2021-10-26 12:17:07,796]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-10-26 12:17:07,797]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:17:07,797]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:17:08,191]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.18 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39243776 bytes

[2021-10-26 12:17:08,223]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-10-26 12:17:08,224]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:17:14,525]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	Report mapping result:
		klut_size()     :10903
		klut.num_gates():9153
		max delay       :8
		max area        :9160
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2562
		LUT fanins:3	 numbers :3057
		LUT fanins:4	 numbers :3529
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 33398784 bytes

[2021-10-26 12:17:14,525]mapper_test.py:224:[INFO]: area: 9153 level: 8
[2021-10-26 14:12:20,724]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-10-26 14:12:20,724]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:20,724]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:21,117]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.18 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39088128 bytes

[2021-10-26 14:12:21,148]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-10-26 14:12:21,149]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:21,880]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	Report mapping result:
		klut_size()     :7380
		klut.num_gates():5630
		max delay       :9
		max area        :6914
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :571
		LUT fanins:3	 numbers :2203
		LUT fanins:4	 numbers :2851
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 22089728 bytes

[2021-10-26 14:12:21,880]mapper_test.py:224:[INFO]: area: 5630 level: 9
[2021-10-29 16:09:25,359]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-10-29 16:09:25,359]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:25,360]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:25,771]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39120896 bytes

[2021-10-29 16:09:25,804]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-10-29 16:09:25,804]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:26,539]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	Report mapping result:
		klut_size()     :10149
		klut.num_gates():8399
		max delay       :9
		max area        :8380
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :1297
		LUT fanins:3	 numbers :3358
		LUT fanins:4	 numbers :3739
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
Peak memory: 22097920 bytes

[2021-10-29 16:09:26,540]mapper_test.py:224:[INFO]: area: 8399 level: 9
[2021-11-03 09:50:45,834]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-11-03 09:50:45,834]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:50:45,835]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:50:46,232]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39137280 bytes

[2021-11-03 09:50:46,264]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-11-03 09:50:46,264]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:50:47,598]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	Report mapping result:
		klut_size()     :10149
		klut.num_gates():8399
		max delay       :9
		max area        :6914
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :1297
		LUT fanins:3	 numbers :3358
		LUT fanins:4	 numbers :3739
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig_output.v
	Peak memory: 24608768 bytes

[2021-11-03 09:50:47,599]mapper_test.py:226:[INFO]: area: 8399 level: 9
[2021-11-03 10:02:51,811]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-11-03 10:02:51,811]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:02:51,811]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:02:52,219]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39051264 bytes

[2021-11-03 10:02:52,252]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-11-03 10:02:52,252]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:02:53,649]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	Report mapping result:
		klut_size()     :10467
		klut.num_gates():8717
		max delay       :9
		max area        :6910
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :1420
		LUT fanins:3	 numbers :3207
		LUT fanins:4	 numbers :4085
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig_output.v
	Peak memory: 24739840 bytes

[2021-11-03 10:02:53,649]mapper_test.py:226:[INFO]: area: 8717 level: 9
[2021-11-03 13:42:51,190]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-11-03 13:42:51,191]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:42:51,191]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:42:51,591]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39084032 bytes

[2021-11-03 13:42:51,624]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-11-03 13:42:51,624]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:42:53,013]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	Report mapping result:
		klut_size()     :10467
		klut.num_gates():8717
		max delay       :9
		max area        :6910
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :1420
		LUT fanins:3	 numbers :3207
		LUT fanins:4	 numbers :4085
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig_output.v
	Peak memory: 24592384 bytes

[2021-11-03 13:42:53,013]mapper_test.py:226:[INFO]: area: 8717 level: 9
[2021-11-03 13:49:07,075]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-11-03 13:49:07,075]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:07,076]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:07,482]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 38993920 bytes

[2021-11-03 13:49:07,517]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-11-03 13:49:07,518]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:08,911]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	Report mapping result:
		klut_size()     :10467
		klut.num_gates():8717
		max delay       :9
		max area        :6910
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :1420
		LUT fanins:3	 numbers :3207
		LUT fanins:4	 numbers :4085
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig_output.v
	Peak memory: 24592384 bytes

[2021-11-03 13:49:08,912]mapper_test.py:226:[INFO]: area: 8717 level: 9
[2021-11-04 15:55:58,363]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-11-04 15:55:58,364]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:55:58,364]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:55:58,826]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.21 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39043072 bytes

[2021-11-04 15:55:58,857]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-11-04 15:55:58,857]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:00,359]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
	Report mapping result:
		klut_size()     :7551
		klut.num_gates():5801
		max delay       :10
		max area        :5629
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :751
		LUT fanins:3	 numbers :1804
		LUT fanins:4	 numbers :3241
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig_output.v
	Peak memory: 24162304 bytes

[2021-11-04 15:56:00,359]mapper_test.py:226:[INFO]: area: 5801 level: 10
[2021-11-16 12:27:27,253]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-11-16 12:27:27,254]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:27,254]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:27,693]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 38973440 bytes

[2021-11-16 12:27:27,724]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-11-16 12:27:27,725]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:28,473]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
Mapping time: 0.233662 secs
	Report mapping result:
		klut_size()     :7551
		klut.num_gates():5801
		max delay       :10
		max area        :5629
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :751
		LUT fanins:3	 numbers :1804
		LUT fanins:4	 numbers :3241
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
	Peak memory: 22016000 bytes

[2021-11-16 12:27:28,473]mapper_test.py:228:[INFO]: area: 5801 level: 10
[2021-11-16 14:16:22,654]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-11-16 14:16:22,655]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:22,655]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:23,106]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.20 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39170048 bytes

[2021-11-16 14:16:23,139]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-11-16 14:16:23,139]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:23,892]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
Mapping time: 0.236173 secs
	Report mapping result:
		klut_size()     :7551
		klut.num_gates():5801
		max delay       :10
		max area        :5629
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :751
		LUT fanins:3	 numbers :1804
		LUT fanins:4	 numbers :3241
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
	Peak memory: 21991424 bytes

[2021-11-16 14:16:23,893]mapper_test.py:228:[INFO]: area: 5801 level: 10
[2021-11-16 14:22:42,851]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-11-16 14:22:42,852]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:42,852]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:43,256]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 38961152 bytes

[2021-11-16 14:22:43,286]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-11-16 14:22:43,286]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:44,038]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
Mapping time: 0.238056 secs
	Report mapping result:
		klut_size()     :7551
		klut.num_gates():5801
		max delay       :10
		max area        :5629
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :751
		LUT fanins:3	 numbers :1804
		LUT fanins:4	 numbers :3241
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
	Peak memory: 22085632 bytes

[2021-11-16 14:22:44,039]mapper_test.py:228:[INFO]: area: 5801 level: 10
[2021-11-17 16:35:22,400]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-11-17 16:35:22,401]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:22,401]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:22,814]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39022592 bytes

[2021-11-17 16:35:22,848]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-11-17 16:35:22,848]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:23,584]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
Mapping time: 0.230596 secs
	Report mapping result:
		klut_size()     :7399
		klut.num_gates():5649
		max delay       :10
		max area        :5629
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :688
		LUT fanins:3	 numbers :583
		LUT fanins:4	 numbers :4373
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
	Peak memory: 22532096 bytes

[2021-11-17 16:35:23,585]mapper_test.py:228:[INFO]: area: 5649 level: 10
[2021-11-18 10:17:51,131]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-11-18 10:17:51,132]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:51,132]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:51,527]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.18 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 38895616 bytes

[2021-11-18 10:17:51,557]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-11-18 10:17:51,558]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:52,477]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
Mapping time: 0.408284 secs
	Report mapping result:
		klut_size()     :7399
		klut.num_gates():5649
		max delay       :10
		max area        :5649
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :688
		LUT fanins:3	 numbers :583
		LUT fanins:4	 numbers :4373
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
	Peak memory: 24608768 bytes

[2021-11-18 10:17:52,478]mapper_test.py:228:[INFO]: area: 5649 level: 10
[2021-11-23 16:10:41,927]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-11-23 16:10:41,928]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:41,929]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:42,337]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.18 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39096320 bytes

[2021-11-23 16:10:42,369]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-11-23 16:10:42,369]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:43,282]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
Mapping time: 0.40354 secs
	Report mapping result:
		klut_size()     :7271
		klut.num_gates():5521
		max delay       :10
		max area        :5521
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :1051
		LUT fanins:3	 numbers :1060
		LUT fanins:4	 numbers :3405
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
	Peak memory: 24428544 bytes

[2021-11-23 16:10:43,283]mapper_test.py:228:[INFO]: area: 5521 level: 10
[2021-11-23 16:41:39,915]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-11-23 16:41:39,916]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:39,916]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:40,320]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.18 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39411712 bytes

[2021-11-23 16:41:40,353]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-11-23 16:41:40,353]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:41,263]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
Mapping time: 0.402489 secs
	Report mapping result:
		klut_size()     :7271
		klut.num_gates():5521
		max delay       :10
		max area        :5521
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :1051
		LUT fanins:3	 numbers :1060
		LUT fanins:4	 numbers :3405
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
	Peak memory: 24342528 bytes

[2021-11-23 16:41:41,264]mapper_test.py:228:[INFO]: area: 5521 level: 10
[2021-11-24 11:38:15,696]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-11-24 11:38:15,696]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:15,697]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:16,146]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.20 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39124992 bytes

[2021-11-24 11:38:16,179]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-11-24 11:38:16,179]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:16,706]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
Mapping time: 0.013291 secs
	Report mapping result:
		klut_size()     :8670
		klut.num_gates():6920
		max delay       :9
		max area        :6910
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :1122
		LUT fanins:3	 numbers :2095
		LUT fanins:4	 numbers :3698
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
	Peak memory: 22024192 bytes

[2021-11-24 11:38:16,707]mapper_test.py:228:[INFO]: area: 6920 level: 9
[2021-11-24 12:01:30,193]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-11-24 12:01:30,194]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:30,194]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:30,586]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.03 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.18 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39075840 bytes

[2021-11-24 12:01:30,619]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-11-24 12:01:30,619]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:31,141]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
Mapping time: 0.012809 secs
	Report mapping result:
		klut_size()     :8670
		klut.num_gates():6920
		max delay       :9
		max area        :6910
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :1122
		LUT fanins:3	 numbers :2095
		LUT fanins:4	 numbers :3698
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
	Peak memory: 22020096 bytes

[2021-11-24 12:01:31,142]mapper_test.py:228:[INFO]: area: 6920 level: 9
[2021-11-24 12:05:04,562]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-11-24 12:05:04,562]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:04,563]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:04,998]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39084032 bytes

[2021-11-24 12:05:05,032]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-11-24 12:05:05,032]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:05,772]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
Mapping time: 0.235727 secs
	Report mapping result:
		klut_size()     :7399
		klut.num_gates():5649
		max delay       :10
		max area        :5629
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :688
		LUT fanins:3	 numbers :583
		LUT fanins:4	 numbers :4373
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
	Peak memory: 22679552 bytes

[2021-11-24 12:05:05,773]mapper_test.py:228:[INFO]: area: 5649 level: 10
[2021-11-24 12:10:50,473]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-11-24 12:10:50,474]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:50,474]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:50,908]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39456768 bytes

[2021-11-24 12:10:50,941]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-11-24 12:10:50,941]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:51,502]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
[i] total time =  0.07 secs
Mapping time: 0.07083 secs
	Report mapping result:
		klut_size()     :6150
		klut.num_gates():4400
		max delay       :13
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :331
		LUT fanins:3	 numbers :1128
		LUT fanins:4	 numbers :2936
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
	Peak memory: 52940800 bytes

[2021-11-24 12:10:51,502]mapper_test.py:228:[INFO]: area: 4400 level: 13
[2021-11-24 12:57:03,056]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-11-24 12:57:03,056]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:03,056]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:03,500]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39362560 bytes

[2021-11-24 12:57:03,532]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-11-24 12:57:03,532]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:04,264]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
Mapping time: 0.234212 secs
	Report mapping result:
		klut_size()     :7399
		klut.num_gates():5649
		max delay       :10
		max area        :5629
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :688
		LUT fanins:3	 numbers :583
		LUT fanins:4	 numbers :4373
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
	Peak memory: 22675456 bytes

[2021-11-24 12:57:04,265]mapper_test.py:228:[INFO]: area: 5649 level: 10
[2021-11-24 13:05:03,249]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-11-24 13:05:03,250]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:05:03,250]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:05:03,644]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 38957056 bytes

[2021-11-24 13:05:03,676]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-11-24 13:05:03,676]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:05:10,442]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
Mapping time: 0.232333 secs
Mapping time: 0.308609 secs
	Report mapping result:
		klut_size()     :7399
		klut.num_gates():5649
		max delay       :10
		max area        :5629
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :688
		LUT fanins:3	 numbers :583
		LUT fanins:4	 numbers :4373
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
	Peak memory: 34230272 bytes

[2021-11-24 13:05:10,442]mapper_test.py:228:[INFO]: area: 5649 level: 10
[2021-11-24 13:28:24,254]mapper_test.py:79:[INFO]: run case "usb_funct_comb"
[2021-11-24 13:28:24,255]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:28:24,255]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:28:24,651]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   12520.  Ch =     0.  Total mem =    2.17 MB. Peak cut mem =    0.28 MB.
P:  Del =    9.00.  Ar =    6892.0.  Edge =    23224.  Cut =    66233.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4908.0.  Edge =    18035.  Cut =    64938.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4551.0.  Edge =    16199.  Cut =    65869.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4526.0.  Edge =    16136.  Cut =    65869.  T =     0.01 sec
F:  Del =    9.00.  Ar =    4468.0.  Edge =    16034.  Cut =    61117.  T =     0.02 sec
E:  Del =    9.00.  Ar =    4468.0.  Edge =    16032.  Cut =    61117.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4457.0.  Edge =    15596.  Cut =    60483.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15595.  Cut =    60483.  T =     0.01 sec
A:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.04 sec
E:  Del =    9.00.  Ar =    4456.0.  Edge =    15590.  Cut =    60318.  T =     0.01 sec
Total time =     0.19 sec
Duplicated 5 gates to decouple the CO drivers.
Const        =        2      0.04 %
Buffer       =        0      0.00 %
Inverter     =        5      0.11 %
And          =      769     17.23 %
Or           =        0      0.00 %
Other        =     3687     82.61 %
TOTAL        =     4463    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =  133.     8.7 %
Level =    2.  COs =   95.    14.8 %
Level =    3.  COs =  110.    21.9 %
Level =    4.  COs =   71.    26.4 %
Level =    5.  COs =  668.    69.3 %
Level =    6.  COs =  150.    79.0 %
Level =    7.  COs =   61.    82.9 %
Level =    8.  COs =   71.    87.5 %
Level =    9.  COs =  195.   100.0 %
Peak memory: 39059456 bytes

[2021-11-24 13:28:24,684]mapper_test.py:160:[INFO]: area: 4461 level: 9
[2021-11-24 13:28:24,684]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:28:30,942]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.opt.aig
Mapping time: 0.012778 secs
Mapping time: 0.016737 secs
	Report mapping result:
		klut_size()     :10918
		klut.num_gates():9168
		max delay       :8
		max area        :9174
	LUTs statics:
		LUT fanins:1	 numbers :5
		LUT fanins:2	 numbers :2560
		LUT fanins:3	 numbers :3091
		LUT fanins:4	 numbers :3512
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/usb_funct_comb/usb_funct_comb.ifpga.v
	Peak memory: 34148352 bytes

[2021-11-24 13:28:30,942]mapper_test.py:228:[INFO]: area: 9168 level: 8
