$date
	Wed Dec  2 02:12:07 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dlock_tb $end
$var wire 1 ! L $end
$var reg 1 " C $end
$var reg 1 # O $end
$var reg 1 $ R $end
$var reg 1 % S $end
$var reg 1 & T0 $end
$var reg 1 ' T1 $end
$var reg 1 ( T2 $end
$var reg 1 ) T3 $end
$var reg 1 * T4 $end
$var reg 1 + T5 $end
$var reg 1 , T6 $end
$var reg 1 - T7 $end
$var reg 1 . T8 $end
$var reg 1 / T9 $end
$scope module d1 $end
$var wire 4 0 BCD [3:0] $end
$var wire 1 1 CLOSE $end
$var wire 1 2 EQ $end
$var wire 1 3 I0 $end
$var wire 1 4 I1 $end
$var wire 1 5 I2 $end
$var wire 1 6 I3 $end
$var wire 1 7 I4 $end
$var wire 1 8 I5 $end
$var wire 1 9 I6 $end
$var wire 1 : I7 $end
$var wire 1 ; I8 $end
$var wire 1 < I9 $end
$var wire 1 = OPEN $end
$var wire 1 > RESET $end
$var wire 1 ? SET $end
$var wire 1 @ p $end
$var wire 1 A setpassword $end
$var reg 1 B LOCK $end
$var reg 1 C address $end
$var reg 4 D digit1 [3:0] $end
$var reg 4 E digit2 [3:0] $end
$var reg 4 F pwd1 [3:0] $end
$var reg 4 G pwd2 [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 G
b0 F
bx E
bx D
0C
xB
0A
0@
0?
1>
0=
0<
0;
0:
09
08
07
06
05
04
03
x2
01
b0 0
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
1$
0#
0"
x!
$end
#20
0$
0>
#40
1C
b0 D
1@
1&
13
#60
0@
0&
03
#80
0C
b0 E
12
1@
1&
13
#100
0@
0&
03
#120
1B
1!
1#
1=
#140
0#
0=
#160
1C
b10 D
02
1@
b10 0
1(
15
#180
0@
b0 0
0(
05
#200
0C
b101 E
1@
b101 0
1+
18
#220
0@
b0 0
0+
08
#240
b101 G
12
b10 F
1A
1%
1?
#260
0A
0%
0?
#280
1C
b0 E
b0 D
02
0B
0!
1@
1"
11
#300
0@
0"
01
#320
0C
1@
1&
13
#340
0@
0&
03
#360
1C
1@
1&
13
#380
0@
0&
03
#400
1#
1=
#420
0#
0=
#440
0C
b111 E
1@
b111 0
1-
1:
#460
0@
b0 0
0-
0:
#480
1C
b111 D
1@
b111 0
1-
1:
#500
0@
b0 0
0-
0:
#520
1%
1?
#540
0%
0?
#560
0C
b0 E
b0 D
1@
1"
11
#580
0@
0"
01
#590
