	component fifo_w134d128_commonclock_sclr_showahead is
		port (
			data  : in  std_logic_vector(133 downto 0) := (others => 'X'); -- datain
			wrreq : in  std_logic                      := 'X';             -- wrreq
			rdreq : in  std_logic                      := 'X';             -- rdreq
			clock : in  std_logic                      := 'X';             -- clk
			sclr  : in  std_logic                      := 'X';             -- sclr
			q     : out std_logic_vector(133 downto 0);                    -- dataout
			usedw : out std_logic_vector(6 downto 0);                      -- usedw
			full  : out std_logic;                                         -- full
			empty : out std_logic                                          -- empty
		);
	end component fifo_w134d128_commonclock_sclr_showahead;

