
AVRASM ver. 2.1.30  C:\develop\강의 자료\work\sample_120825\List\total_test.asm Thu Sep 06 13:33:58 2012

C:\develop\강의 자료\work\sample_120825\List\total_test.asm(1074): warning: Register r5 already defined by the .DEF directive
C:\develop\강의 자료\work\sample_120825\List\total_test.asm(1075): warning: Register r6 already defined by the .DEF directive
C:\develop\강의 자료\work\sample_120825\List\total_test.asm(1076): warning: Register r4 already defined by the .DEF directive
C:\develop\강의 자료\work\sample_120825\List\total_test.asm(1077): warning: Register r8 already defined by the .DEF directive
C:\develop\강의 자료\work\sample_120825\List\total_test.asm(1078): warning: Register r11 already defined by the .DEF directive
C:\develop\강의 자료\work\sample_120825\List\total_test.asm(1079): warning: Register r10 already defined by the .DEF directive
C:\develop\강의 자료\work\sample_120825\List\total_test.asm(1080): warning: Register r13 already defined by the .DEF directive
C:\develop\강의 자료\work\sample_120825\List\total_test.asm(1081): warning: Register r12 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.05.3 Standard
                 ;(C) Copyright 1998-2011 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega128
                 ;Program type             : Application
                 ;Clock frequency          : 16.000000 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 1024 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;Global 'const' stored in FLASH     : No
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions         : On
                 ;Smart register allocation          : On
                 ;Automatic register allocation      : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega128
                 	#pragma AVRPART MEMORY PROG_FLASH 131072
                 	#pragma AVRPART MEMORY EEPROM 4096
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 4351
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU RAMPZ=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU XMCRA=0x6D
                 	.EQU XMCRB=0x6C
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x10FF
                 	.EQU __DSTACK_SIZE=0x0400
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _LedCnt=R5
                 	.DEF _Cnt=R6
                 	.DEF _TotalFlag=R4
                 	.DEF _AdcVal=R8
                 	.DEF _rx_wr_index0=R11
                 	.DEF _rx_rd_index0=R10
                 	.DEF _rx_counter0=R13
                 	.DEF _tx_wr_index0=R12
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0079 	JMP  __RESET
000002 940c 00ac 	JMP  _ext_int0_isr
000004 940c 00b2 	JMP  _ext_int1_isr
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 00fa 	JMP  _timer1_ovf_isr
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 00b7 	JMP  _usart0_rx_isr
000026 940c 0000 	JMP  0x00
000028 940c 00d6 	JMP  _usart0_tx_isr
00002a 940c 0119 	JMP  _adc_isr
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
000034 940c 0000 	JMP  0x00
000036 940c 0000 	JMP  0x00
000038 940c 0000 	JMP  0x00
00003a 940c 0000 	JMP  0x00
00003c 940c 0000 	JMP  0x00
00003e 940c 0000 	JMP  0x00
000040 940c 0000 	JMP  0x00
000042 940c 0000 	JMP  0x00
000044 940c 0000 	JMP  0x00
                 
                 _tbl10_G100:
000046 2710
000047 03e8
000048 0064
000049 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00004a 0001      	.DB  0x1,0x0
                 _tbl16_G100:
00004b 1000
00004c 0100
00004d 0010
00004e 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
00004f 0000      	.DW  0x0000
                 
                 _0x3:
000050 3f7f
000051 8f1f
000052 e3c7
000053 f8f1      	.DB  0x7F,0x3F,0x1F,0x8F,0xC7,0xE3,0xF1,0xF8
000054 fefc
000055 f8fc
000056 e3f1
000057 8fc7      	.DB  0xFC,0xFE,0xFC,0xF8,0xF1,0xE3,0xC7,0x8F
000058 3f1f
C:\develop\강의 자료\work\sample_120825\List\total_test.asm(1139): warning: .cseg .db misalignment - padding zero byte
000059 00ff      	.DB  0x1F,0x3F,0xFF
                 _0x4:
00005a 465a
00005b 2832
00005c 2828
00005d 3228      	.DB  0x5A,0x46,0x32,0x28,0x28,0x28,0x28,0x32
00005e 5a46
00005f 3246
000060 2828
000061 2828      	.DB  0x46,0x5A,0x46,0x32,0x28,0x28,0x28,0x28
000062 4632      	.DB  0x32,0x46
                 _0x5:
000063 063f
000064 4f5b
000065 6d66
000066 077d      	.DB  0x3F,0x6,0x5B,0x4F,0x66,0x6D,0x7D,0x7
000067 6f7f      	.DB  0x7F,0x6F
                 _0x42:
C:\develop\강의 자료\work\sample_120825\List\total_test.asm(1148): warning: .cseg .db misalignment - padding zero byte
000068 0000      	.DB  0x0
                 
                 __GLOBAL_INI_TBL:
000069 0001      	.DW  0x01
00006a 0002      	.DW  0x02
00006b 009e      	.DW  __REG_BIT_VARS*2
                 
00006c 0013      	.DW  0x13
00006d 0500      	.DW  _pattern_table
00006e 00a0      	.DW  _0x3*2
                 
00006f 0012      	.DW  0x12
000070 0513      	.DW  _delay_table
000071 00b4      	.DW  _0x4*2
                 
000072 000a      	.DW  0x0A
000073 0526      	.DW  _FndDef
000074 00c6      	.DW  _0x5*2
                 
000075 0001      	.DW  0x01
000076 0005      	.DW  0x05
000077 00d0      	.DW  _0x42*2
                 
                 _0xFFFFFFFF:
000078 0000      	.DW  0
                 
                 __RESET:
000079 94f8      	CLI
00007a 27ee      	CLR  R30
00007b bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00007c e0f1      	LDI  R31,1
00007d bff5      	OUT  MCUCR,R31
00007e bfe5      	OUT  MCUCR,R30
00007f 93e0 006c 	STS  XMCRB,R30
                 
                 ;DISABLE WATCHDOG
000081 e1f8      	LDI  R31,0x18
000082 bdf1      	OUT  WDTCR,R31
000083 bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
000084 e08d      	LDI  R24,(14-2)+1
000085 e0a2      	LDI  R26,2
000086 27bb      	CLR  R27
                 __CLEAR_REG:
000087 93ed      	ST   X+,R30
000088 958a      	DEC  R24
000089 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00008a e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00008b e190      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00008c e0a0      	LDI  R26,LOW(__SRAM_START)
00008d e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
00008e 93ed      	ST   X+,R30
00008f 9701      	SBIW R24,1
000090 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000091 ede2      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000092 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000093 9185      	LPM  R24,Z+
000094 9195      	LPM  R25,Z+
000095 9700      	SBIW R24,0
000096 f061      	BREQ __GLOBAL_INI_END
000097 91a5      	LPM  R26,Z+
000098 91b5      	LPM  R27,Z+
000099 9005      	LPM  R0,Z+
00009a 9015      	LPM  R1,Z+
00009b 01bf      	MOVW R22,R30
00009c 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00009d 9005      	LPM  R0,Z+
00009e 920d      	ST   X+,R0
00009f 9701      	SBIW R24,1
0000a0 f7e1      	BRNE __GLOBAL_INI_LOOP
0000a1 01fb      	MOVW R30,R22
0000a2 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
0000a3 bf8b      	OUT  RAMPZ,R24
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
0000a4 efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
0000a5 bfed      	OUT  SPL,R30
0000a6 e1e0      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
0000a7 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
0000a8 e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
0000a9 e0d5      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
0000aa 940c 0138 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x500
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.3 Standard
                 ;Automatic Program Generator
                 ; Copyright 1998-2011 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 2012-08-25
                 ;Author  : No Name
                 ;Company : No Name
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega128
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 16.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 1024
                 ;*****************************************************/
                 ;
                 ;#include <mega128.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x20
                 	.EQU __sm_mask=0x1C
                 	.EQU __sm_powerdown=0x10
                 	.EQU __sm_powersave=0x18
                 	.EQU __sm_standby=0x14
                 	.EQU __sm_ext_standby=0x1C
                 	.EQU __sm_adc_noise_red=0x08
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;
                 ;//------------------------------------------------------
                 ;// LED Control을 위한 LED Pattern Table
                 ;//
                 ;//------------------------------------------------------
                 ;unsigned char pattern_table[] = {
                 ;0x7F, /* 01111111 */
                 ;0x3F, /* 00111111 */
                 ;0x1F, /* 00011111 */
                 ;0x8F, /* 10001111 */
                 ;0xC7, /* 11000111 */
                 ;0xE3, /* 11100011 */
                 ;0xF1, /* 11110001 */
                 ;0xF8, /* 11111000 */
                 ;0xFC, /* 11111100 */
                 ;0xFE, /* 11111110 */
                 ;0xFC, /* 11111100 */
                 ;0xF8, /* 11111000 */
                 ;0xF1, /* 11110001 */
                 ;0xE3, /* 11100011 */
                 ;0xC7, /* 11000111 */
                 ;0x8F, /* 10001111 */
                 ;0x1F, /* 00011111 */
                 ;0x3F, /* 00111111 */
                 ;255};
                 
                 	.DSEG
                 ;
                 ;unsigned char delay_table[] = {
                 ;90,
                 ;70,
                 ;50,
                 ;40,
                 ;40,
                 ;40,
                 ;40,
                 ;50,
                 ;70,
                 ;90,
                 ;70,
                 ;50,
                 ;40,
                 ;40,
                 ;40,
                 ;40,
                 ;50,
                 ;70,
                 ;0};
                 ;
                 ;unsigned char LedCnt=0;
                 ;
                 ;//------------------ 7-Segment Definition
                 ;unsigned char FndDef[10] = { 0x3f, 0x06, 0x5b, 0x4f, 0x66, 0x6d, 0x7d, 0x07, 0x7f, 0x6f };
                 ;
                 ;unsigned int Cnt;
                 ;
                 ;unsigned char TotalFlag;
                 ;
                 ;unsigned int AdcVal;
                 ;
                 ;#define BIT_SET(ADDRESS,BIT)    (ADDRESS |= (1<<BIT))
                 ;#define BIT_CLR(ADDRESS,BIT)    (ADDRESS &= ~(1<<BIT))
                 ;
                 ;unsigned int adc[1];
                 ;
                 ;// External Interrupt 0 service routine
                 ;interrupt [EXT_INT0] void ext_int0_isr(void)
                 ; 0000 005C {
                 
                 	.CSEG
                 _ext_int0_isr:
0000ac 93ea      	ST   -Y,R30
0000ad b7ef      	IN   R30,SREG
                 ; 0000 005D // Place your code here
                 ; 0000 005E 	TotalFlag = 0;
0000ae 2444      	CLR  R4
                 ; 0000 005F 
                 ; 0000 0060 }
0000af bfef      	OUT  SREG,R30
0000b0 91e9      	LD   R30,Y+
0000b1 9518      	RETI
                 ;
                 ;// External Interrupt 1 service routine
                 ;interrupt [EXT_INT1] void ext_int1_isr(void)
                 ; 0000 0064 {
                 _ext_int1_isr:
0000b2 93ea      	ST   -Y,R30
                 ; 0000 0065 // Place your code here
                 ; 0000 0066 	TotalFlag = 1;
0000b3 e0e1      	LDI  R30,LOW(1)
0000b4 2e4e      	MOV  R4,R30
                 ; 0000 0067 
                 ; 0000 0068 }
0000b5 91e9      	LD   R30,Y+
0000b6 9518      	RETI
                 ;
                 ;#ifndef RXB8
                 ;#define RXB8 1
                 ;#endif
                 ;
                 ;#ifndef TXB8
                 ;#define TXB8 0
                 ;#endif
                 ;
                 ;#ifndef UPE
                 ;#define UPE 2
                 ;#endif
                 ;
                 ;#ifndef DOR
                 ;#define DOR 3
                 ;#endif
                 ;
                 ;#ifndef FE
                 ;#define FE 4
                 ;#endif
                 ;
                 ;#ifndef UDRE
                 ;#define UDRE 5
                 ;#endif
                 ;
                 ;#ifndef RXC
                 ;#define RXC 7
                 ;#endif
                 ;
                 ;#define FRAMING_ERROR (1<<FE)
                 ;#define PARITY_ERROR (1<<UPE)
                 ;#define DATA_OVERRUN (1<<DOR)
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE)
                 ;#define RX_COMPLETE (1<<RXC)
                 ;
                 ;// USART0 Receiver buffer
                 ;#define RX_BUFFER_SIZE0 8
                 ;char rx_buffer0[RX_BUFFER_SIZE0];
                 ;
                 ;#if RX_BUFFER_SIZE0 <= 256
                 ;unsigned char rx_wr_index0,rx_rd_index0,rx_counter0;
                 ;#else
                 ;unsigned int rx_wr_index0,rx_rd_index0,rx_counter0;
                 ;#endif
                 ;
                 ;// This flag is set on USART0 Receiver buffer overflow
                 ;bit rx_buffer_overflow0;
                 ;
                 ;// USART0 Receiver interrupt service routine
                 ;interrupt [USART0_RXC] void usart0_rx_isr(void)
                 ; 0000 009B {
                 _usart0_rx_isr:
0000b7 93ea      	ST   -Y,R30
0000b8 93fa      	ST   -Y,R31
0000b9 b7ef      	IN   R30,SREG
0000ba 93ea      	ST   -Y,R30
                 ; 0000 009C char status,data;
                 ; 0000 009D status=UCSR0A;
0000bb 931a      	ST   -Y,R17
0000bc 930a      	ST   -Y,R16
                 ;	status -> R17
                 ;	data -> R16
0000bd b11b      	IN   R17,11
                 ; 0000 009E data=UDR0;
0000be b10c      	IN   R16,12
                 ; 0000 009F if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
0000bf 2fe1      	MOV  R30,R17
0000c0 71ec      	ANDI R30,LOW(0x1C)
0000c1 f489      	BRNE _0x6
                 ; 0000 00A0    {
                 ; 0000 00A1    rx_buffer0[rx_wr_index0++]=data;
0000c2 2deb      	MOV  R30,R11
0000c3 94b3      	INC  R11
0000c4 e0f0      	LDI  R31,0
0000c5 5cee      	SUBI R30,LOW(-_rx_buffer0)
0000c6 4ffa      	SBCI R31,HIGH(-_rx_buffer0)
0000c7 8300      	ST   Z,R16
                 ; 0000 00A2 #if RX_BUFFER_SIZE0 == 256
                 ; 0000 00A3    // special case for receiver buffer size=256
                 ; 0000 00A4    if (++rx_counter0 == 0) rx_buffer_overflow0=1;
                 ; 0000 00A5 #else
                 ; 0000 00A6    if (rx_wr_index0 == RX_BUFFER_SIZE0) rx_wr_index0=0;
0000c8 e0e8      	LDI  R30,LOW(8)
0000c9 15eb      	CP   R30,R11
0000ca f409      	BRNE _0x7
0000cb 24bb      	CLR  R11
                 ; 0000 00A7    if (++rx_counter0 == RX_BUFFER_SIZE0)
                 _0x7:
0000cc 94d3      	INC  R13
0000cd e0e8      	LDI  R30,LOW(8)
0000ce 15ed      	CP   R30,R13
0000cf f419      	BRNE _0x8
                 ; 0000 00A8       {
                 ; 0000 00A9       rx_counter0=0;
0000d0 24dd      	CLR  R13
                 ; 0000 00AA       rx_buffer_overflow0=1;
0000d1 9468      	SET
0000d2 f820      	BLD  R2,0
                 ; 0000 00AB       }
                 ; 0000 00AC #endif
                 ; 0000 00AD    }
                 _0x8:
                 ; 0000 00AE }
                 _0x6:
0000d3 9109      	LD   R16,Y+
0000d4 9119      	LD   R17,Y+
0000d5 c03e      	RJMP _0x41
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Get a character from the USART0 Receiver buffer
                 ;#define _ALTERNATE_GETCHAR_
                 ;#pragma used+
                 ;char getchar(void)
                 ; 0000 00B5 {
                 ; 0000 00B6 char data;
                 ; 0000 00B7 while (rx_counter0==0);
                 ;	data -> R17
                 ; 0000 00B8 data=rx_buffer0[rx_rd_index0++];
                 ; 0000 00B9 #if RX_BUFFER_SIZE0 != 256
                 ; 0000 00BA if (rx_rd_index0 == RX_BUFFER_SIZE0) rx_rd_index0=0;
                 ; 0000 00BB #endif
                 ; 0000 00BC #asm("cli")
                 ; 0000 00BD --rx_counter0;
                 ; 0000 00BE #asm("sei")
                 ; 0000 00BF return data;
                 ; 0000 00C0 }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// USART0 Transmitter buffer
                 ;#define TX_BUFFER_SIZE0 8
                 ;char tx_buffer0[TX_BUFFER_SIZE0];
                 ;
                 ;#if TX_BUFFER_SIZE0 <= 256
                 ;unsigned char tx_wr_index0,tx_rd_index0,tx_counter0;
                 ;#else
                 ;unsigned int tx_wr_index0,tx_rd_index0,tx_counter0;
                 ;#endif
                 ;
                 ;// USART0 Transmitter interrupt service routine
                 ;interrupt [USART0_TXC] void usart0_tx_isr(void)
                 ; 0000 00D0 {
                 _usart0_tx_isr:
0000d6 93aa      	ST   -Y,R26
0000d7 93ea      	ST   -Y,R30
0000d8 93fa      	ST   -Y,R31
0000d9 b7ef      	IN   R30,SREG
0000da 93ea      	ST   -Y,R30
                 ; 0000 00D1 if (tx_counter0)
0000db 91e0 0543 	LDS  R30,_tx_counter0
0000dd 30e0      	CPI  R30,0
0000de f0a9      	BREQ _0xD
                 ; 0000 00D2    {
                 ; 0000 00D3    --tx_counter0;
0000df 50e1      	SUBI R30,LOW(1)
0000e0 93e0 0543 	STS  _tx_counter0,R30
                 ; 0000 00D4    UDR0=tx_buffer0[tx_rd_index0++];
0000e2 91e0 0542 	LDS  R30,_tx_rd_index0
0000e4 5fef      	SUBI R30,-LOW(1)
0000e5 93e0 0542 	STS  _tx_rd_index0,R30
0000e7 50e1      	SUBI R30,LOW(1)
0000e8 e0f0      	LDI  R31,0
0000e9 5ce6      	SUBI R30,LOW(-_tx_buffer0)
0000ea 4ffa      	SBCI R31,HIGH(-_tx_buffer0)
0000eb 81e0      	LD   R30,Z
0000ec b9ec      	OUT  0xC,R30
                 ; 0000 00D5 #if TX_BUFFER_SIZE0 != 256
                 ; 0000 00D6    if (tx_rd_index0 == TX_BUFFER_SIZE0) tx_rd_index0=0;
0000ed 91a0 0542 	LDS  R26,_tx_rd_index0
0000ef 30a8      	CPI  R26,LOW(0x8)
0000f0 f419      	BRNE _0xE
0000f1 e0e0      	LDI  R30,LOW(0)
0000f2 93e0 0542 	STS  _tx_rd_index0,R30
                 ; 0000 00D7 #endif
                 ; 0000 00D8    }
                 _0xE:
                 ; 0000 00D9 }
                 _0xD:
0000f4 91e9      	LD   R30,Y+
0000f5 bfef      	OUT  SREG,R30
0000f6 91f9      	LD   R31,Y+
0000f7 91e9      	LD   R30,Y+
0000f8 91a9      	LD   R26,Y+
0000f9 9518      	RETI
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Write a character to the USART0 Transmitter buffer
                 ;#define _ALTERNATE_PUTCHAR_
                 ;#pragma used+
                 ;void putchar(char c)
                 ; 0000 00E0 {
                 ; 0000 00E1 while (tx_counter0 == TX_BUFFER_SIZE0);
                 ;	c -> Y+0
                 ; 0000 00E2 #asm("cli")
                 ; 0000 00E3 if (tx_counter0 || ((UCSR0A & DATA_REGISTER_EMPTY)==0))
                 ; 0000 00E4    {
                 ; 0000 00E5    tx_buffer0[tx_wr_index0++]=c;
                 ; 0000 00E6 #if TX_BUFFER_SIZE0 != 256
                 ; 0000 00E7    if (tx_wr_index0 == TX_BUFFER_SIZE0) tx_wr_index0=0;
                 ; 0000 00E8 #endif
                 ; 0000 00E9    ++tx_counter0;
                 ; 0000 00EA    }
                 ; 0000 00EB else
                 ; 0000 00EC    UDR0=c;
                 ; 0000 00ED #asm("sei")
                 ; 0000 00EE }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;// Timer1 overflow interrupt service routine
                 ;interrupt [TIM1_OVF] void timer1_ovf_isr(void)
                 ; 0000 00F7 {
                 _timer1_ovf_isr:
0000fa 93ea      	ST   -Y,R30
0000fb 93fa      	ST   -Y,R31
0000fc b7ef      	IN   R30,SREG
0000fd 93ea      	ST   -Y,R30
                 ; 0000 00F8 // Place your code here
                 ; 0000 00F9 	 if(TotalFlag == 0) {
0000fe 2044      	TST  R4
0000ff f4a1      	BRNE _0x17
                 ; 0000 00FA 
                 ; 0000 00FB 	 	TCNT1 = 49911;
000100 efe7      	LDI  R30,LOW(49911)
000101 ecf2      	LDI  R31,HIGH(49911)
000102 bdfd      	OUT  0x2C+1,R31
000103 bdec      	OUT  0x2C,R30
                 ; 0000 00FC    	PORTA = ~FndDef[Cnt++];
000104 01f3      	MOVW R30,R6
000105 9631      	ADIW R30,1
000106 013f      	MOVW R6,R30
000107 9731      	SBIW R30,1
000108 5dea      	SUBI R30,LOW(-_FndDef)
000109 4ffa      	SBCI R31,HIGH(-_FndDef)
00010a 81e0      	LD   R30,Z
00010b 95e0      	COM  R30
00010c bbeb      	OUT  0x1B,R30
                 ; 0000 00FD    	if(Cnt==10) Cnt=0;
00010d e0ea      	LDI  R30,LOW(10)
00010e e0f0      	LDI  R31,HIGH(10)
00010f 15e6      	CP   R30,R6
000110 05f7      	CPC  R31,R7
000111 f411      	BRNE _0x18
000112 2466      	CLR  R6
000113 2477      	CLR  R7
                 ; 0000 00FE    }
                 _0x18:
                 ; 0000 00FF 
                 ; 0000 0100 
                 ; 0000 0101 }
                 _0x17:
                 _0x41:
000114 91e9      	LD   R30,Y+
000115 bfef      	OUT  SREG,R30
000116 91f9      	LD   R31,Y+
000117 91e9      	LD   R30,Y+
000118 9518      	RETI
                 ;
                 ;#define ADC_VREF_TYPE 0x00
                 ;
                 ;// ADC interrupt service routine
                 ;interrupt [ADC_INT] void adc_isr(void)
                 ; 0000 0107 {
                 _adc_isr:
                 ; 0000 0108 unsigned int adc_data;
                 ; 0000 0109 // Read the AD conversion result
                 ; 0000 010A adc_data=ADCW;
000119 931a      	ST   -Y,R17
00011a 930a      	ST   -Y,R16
                 ;	adc_data -> R16,R17
                +
00011b b104     +IN R16 , 4
00011c b115     +IN R17 , 4 + 1
                 	__INWR 16,17,4
                 ; 0000 010B // Place your code here
                 ; 0000 010C adc[0] = adc_data;
                +
00011d 9300 0530+STS _adc + ( 0 ) , R16
00011f 9310 0531+STS _adc + ( 0 ) + 1 , R17
                 	__PUTWMRN _adc,0,16,17
                 ; 0000 010D 
                 ; 0000 010E 
                 ; 0000 010F }
000121 9109      	LD   R16,Y+
000122 9119      	LD   R17,Y+
000123 9518      	RETI
                 ;
                 ;void MUX_input()
                 ; 0000 0112 {
                 _MUX_input:
                 ; 0000 0113     ADMUX &= 0xe0;
000124 b1e7      	IN   R30,0x7
000125 7ee0      	ANDI R30,LOW(0xE0)
000126 b9e7      	OUT  0x7,R30
                 ; 0000 0114     ADMUX = 0;
000127 e0e0      	LDI  R30,LOW(0)
000128 b9e7      	OUT  0x7,R30
                 ; 0000 0115     ADCSRA |= 0x40;
000129 9a36      	SBI  0x6,6
                 ; 0000 0116 }
00012a 9508      	RET
                 ;
                 ;void Action()
                 ; 0000 0119 {
                 _Action:
                 ; 0000 011A   unsigned char FirstData;
                 ; 0000 011B   //putch(adc[0]);
                 ; 0000 011C   FirstData = adc[0];
00012b 931a      	ST   -Y,R17
                 ;	FirstData -> R17
00012c 9110 0530 	LDS  R17,_adc
                 ; 0000 011D   delay_ms(30);
00012e e1ae      	LDI  R26,LOW(30)
00012f e0b0      	LDI  R27,0
000130 940e 0249 	CALL _delay_ms
                 ; 0000 011E   AdcVal = adc[0];
                +
000132 9080 0530+LDS R8 , 0 + ( _adc )
000134 9090 0531+LDS R9 , 0 + ( _adc ) + 1
                 	__GETWRMN 8,9,0,_adc
                 ; 0000 011F 
                 ; 0000 0120 
                 ; 0000 0121 }
000136 9119      	LD   R17,Y+
000137 9508      	RET
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 0126 {
                 _main:
                 ; 0000 0127 // Declare your local variables here
                 ; 0000 0128 
                 ; 0000 0129 // Input/Output Ports initialization
                 ; 0000 012A // Port A initialization
                 ; 0000 012B // Func7=Out Func6=Out Func5=Out Func4=Out Func3=Out Func2=Out Func1=Out Func0=Out
                 ; 0000 012C // State7=0 State6=0 State5=0 State4=0 State3=0 State2=0 State1=0 State0=0
                 ; 0000 012D PORTA=0x00;
000138 e0e0      	LDI  R30,LOW(0)
000139 bbeb      	OUT  0x1B,R30
                 ; 0000 012E DDRA=0xFF;
00013a efef      	LDI  R30,LOW(255)
00013b bbea      	OUT  0x1A,R30
                 ; 0000 012F 
                 ; 0000 0130 // Port B initialization
                 ; 0000 0131 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0132 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0133 PORTB=0x00;
00013c e0e0      	LDI  R30,LOW(0)
00013d bbe8      	OUT  0x18,R30
                 ; 0000 0134 DDRB=0x00;
00013e bbe7      	OUT  0x17,R30
                 ; 0000 0135 
                 ; 0000 0136 // Port C initialization
                 ; 0000 0137 // Func7=Out Func6=Out Func5=Out Func4=Out Func3=Out Func2=Out Func1=Out Func0=Out
                 ; 0000 0138 // State7=0 State6=0 State5=0 State4=0 State3=0 State2=0 State1=0 State0=0
                 ; 0000 0139 PORTC=0x00;
00013f bbe5      	OUT  0x15,R30
                 ; 0000 013A DDRC=0xFF;
000140 efef      	LDI  R30,LOW(255)
000141 bbe4      	OUT  0x14,R30
                 ; 0000 013B 
                 ; 0000 013C // Port D initialization
                 ; 0000 013D // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 013E // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 013F PORTD=0x00;
000142 e0e0      	LDI  R30,LOW(0)
000143 bbe2      	OUT  0x12,R30
                 ; 0000 0140 DDRD=0x00;
000144 bbe1      	OUT  0x11,R30
                 ; 0000 0141 
                 ; 0000 0142 // Port E initialization
                 ; 0000 0143 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0144 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0145 PORTE=0x00;
000145 b9e3      	OUT  0x3,R30
                 ; 0000 0146 DDRE=0x00;
000146 b9e2      	OUT  0x2,R30
                 ; 0000 0147 
                 ; 0000 0148 // Port F initialization
                 ; 0000 0149 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 014A // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 014B PORTF=0x00;
000147 93e0 0062 	STS  98,R30
                 ; 0000 014C DDRF=0x00;
000149 93e0 0061 	STS  97,R30
                 ; 0000 014D 
                 ; 0000 014E // Port G initialization
                 ; 0000 014F // Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0150 // State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0151 PORTG=0x00;
00014b 93e0 0065 	STS  101,R30
                 ; 0000 0152 DDRG=0x00;
00014d 93e0 0064 	STS  100,R30
                 ; 0000 0153 
                 ; 0000 0154 // Timer/Counter 0 initialization
                 ; 0000 0155 // Clock source: System Clock
                 ; 0000 0156 // Clock value: Timer 0 Stopped
                 ; 0000 0157 // Mode: Normal top=0xFF
                 ; 0000 0158 // OC0 output: Disconnected
                 ; 0000 0159 ASSR=0x00;
00014f bfe0      	OUT  0x30,R30
                 ; 0000 015A TCCR0=0x00;
000150 bfe3      	OUT  0x33,R30
                 ; 0000 015B TCNT0=0x00;
000151 bfe2      	OUT  0x32,R30
                 ; 0000 015C OCR0=0x00;
000152 bfe1      	OUT  0x31,R30
                 ; 0000 015D 
                 ; 0000 015E // Timer/Counter 1 initialization
                 ; 0000 015F // Clock source: System Clock
                 ; 0000 0160 // Clock value: 15.625 kHz
                 ; 0000 0161 // Mode: Normal top=0xFFFF
                 ; 0000 0162 // OC1A output: Discon.
                 ; 0000 0163 // OC1B output: Discon.
                 ; 0000 0164 // OC1C output: Discon.
                 ; 0000 0165 // Noise Canceler: Off
                 ; 0000 0166 // Input Capture on Falling Edge
                 ; 0000 0167 // Timer1 Overflow Interrupt: On
                 ; 0000 0168 // Input Capture Interrupt: Off
                 ; 0000 0169 // Compare A Match Interrupt: Off
                 ; 0000 016A // Compare B Match Interrupt: Off
                 ; 0000 016B // Compare C Match Interrupt: Off
                 ; 0000 016C TCCR1A=0x00;
000153 bdef      	OUT  0x2F,R30
                 ; 0000 016D TCCR1B=0x05;
000154 e0e5      	LDI  R30,LOW(5)
000155 bdee      	OUT  0x2E,R30
                 ; 0000 016E TCNT1H=0x00;
000156 e0e0      	LDI  R30,LOW(0)
000157 bded      	OUT  0x2D,R30
                 ; 0000 016F TCNT1L=0x00;
000158 bdec      	OUT  0x2C,R30
                 ; 0000 0170 ICR1H=0x00;
000159 bde7      	OUT  0x27,R30
                 ; 0000 0171 ICR1L=0x00;
00015a bde6      	OUT  0x26,R30
                 ; 0000 0172 OCR1AH=0x00;
00015b bdeb      	OUT  0x2B,R30
                 ; 0000 0173 OCR1AL=0x00;
00015c bdea      	OUT  0x2A,R30
                 ; 0000 0174 OCR1BH=0x00;
00015d bde9      	OUT  0x29,R30
                 ; 0000 0175 OCR1BL=0x00;
00015e bde8      	OUT  0x28,R30
                 ; 0000 0176 OCR1CH=0x00;
00015f 93e0 0079 	STS  121,R30
                 ; 0000 0177 OCR1CL=0x00;
000161 93e0 0078 	STS  120,R30
                 ; 0000 0178 
                 ; 0000 0179 // Timer/Counter 2 initialization
                 ; 0000 017A // Clock source: System Clock
                 ; 0000 017B // Clock value: Timer2 Stopped
                 ; 0000 017C // Mode: Normal top=0xFF
                 ; 0000 017D // OC2 output: Disconnected
                 ; 0000 017E TCCR2=0x00;
000163 bde5      	OUT  0x25,R30
                 ; 0000 017F TCNT2=0x00;
000164 bde4      	OUT  0x24,R30
                 ; 0000 0180 OCR2=0x00;
000165 bde3      	OUT  0x23,R30
                 ; 0000 0181 
                 ; 0000 0182 // Timer/Counter 3 initialization
                 ; 0000 0183 // Clock source: System Clock
                 ; 0000 0184 // Clock value: Timer3 Stopped
                 ; 0000 0185 // Mode: Normal top=0xFFFF
                 ; 0000 0186 // OC3A output: Discon.
                 ; 0000 0187 // OC3B output: Discon.
                 ; 0000 0188 // OC3C output: Discon.
                 ; 0000 0189 // Noise Canceler: Off
                 ; 0000 018A // Input Capture on Falling Edge
                 ; 0000 018B // Timer3 Overflow Interrupt: Off
                 ; 0000 018C // Input Capture Interrupt: Off
                 ; 0000 018D // Compare A Match Interrupt: Off
                 ; 0000 018E // Compare B Match Interrupt: Off
                 ; 0000 018F // Compare C Match Interrupt: Off
                 ; 0000 0190 TCCR3A=0x00;
000166 93e0 008b 	STS  139,R30
                 ; 0000 0191 TCCR3B=0x00;
000168 93e0 008a 	STS  138,R30
                 ; 0000 0192 TCNT3H=0x00;
00016a 93e0 0089 	STS  137,R30
                 ; 0000 0193 TCNT3L=0x00;
00016c 93e0 0088 	STS  136,R30
                 ; 0000 0194 ICR3H=0x00;
00016e 93e0 0081 	STS  129,R30
                 ; 0000 0195 ICR3L=0x00;
000170 93e0 0080 	STS  128,R30
                 ; 0000 0196 OCR3AH=0x00;
000172 93e0 0087 	STS  135,R30
                 ; 0000 0197 OCR3AL=0x00;
000174 93e0 0086 	STS  134,R30
                 ; 0000 0198 OCR3BH=0x00;
000176 93e0 0085 	STS  133,R30
                 ; 0000 0199 OCR3BL=0x00;
000178 93e0 0084 	STS  132,R30
                 ; 0000 019A OCR3CH=0x00;
00017a 93e0 0083 	STS  131,R30
                 ; 0000 019B OCR3CL=0x00;
00017c 93e0 0082 	STS  130,R30
                 ; 0000 019C 
                 ; 0000 019D // External Interrupt(s) initialization
                 ; 0000 019E // INT0: On
                 ; 0000 019F // INT0 Mode: Falling Edge
                 ; 0000 01A0 // INT1: On
                 ; 0000 01A1 // INT1 Mode: Falling Edge
                 ; 0000 01A2 // INT2: Off
                 ; 0000 01A3 // INT3: Off
                 ; 0000 01A4 // INT4: Off
                 ; 0000 01A5 // INT5: Off
                 ; 0000 01A6 // INT6: Off
                 ; 0000 01A7 // INT7: Off
                 ; 0000 01A8 EICRA=0x0A;
00017e e0ea      	LDI  R30,LOW(10)
00017f 93e0 006a 	STS  106,R30
                 ; 0000 01A9 EICRB=0x00;
000181 e0e0      	LDI  R30,LOW(0)
000182 bfea      	OUT  0x3A,R30
                 ; 0000 01AA EIMSK=0x03;
000183 e0e3      	LDI  R30,LOW(3)
000184 bfe9      	OUT  0x39,R30
                 ; 0000 01AB EIFR=0x03;
000185 bfe8      	OUT  0x38,R30
                 ; 0000 01AC 
                 ; 0000 01AD // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 01AE TIMSK=0x04;
000186 e0e4      	LDI  R30,LOW(4)
000187 bfe7      	OUT  0x37,R30
                 ; 0000 01AF 
                 ; 0000 01B0 ETIMSK=0x00;
000188 e0e0      	LDI  R30,LOW(0)
000189 93e0 007d 	STS  125,R30
                 ; 0000 01B1 
                 ; 0000 01B2 // USART0 initialization
                 ; 0000 01B3 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 01B4 // USART0 Receiver: On
                 ; 0000 01B5 // USART0 Transmitter: On
                 ; 0000 01B6 // USART0 Mode: Asynchronous
                 ; 0000 01B7 // USART0 Baud Rate: 9600
                 ; 0000 01B8 UCSR0A=0x00;
00018b b9eb      	OUT  0xB,R30
                 ; 0000 01B9 UCSR0B=0xD8;
00018c ede8      	LDI  R30,LOW(216)
00018d b9ea      	OUT  0xA,R30
                 ; 0000 01BA UCSR0C=0x06;
00018e e0e6      	LDI  R30,LOW(6)
00018f 93e0 0095 	STS  149,R30
                 ; 0000 01BB UBRR0H=0x00;
000191 e0e0      	LDI  R30,LOW(0)
000192 93e0 0090 	STS  144,R30
                 ; 0000 01BC UBRR0L=0x67;
000194 e6e7      	LDI  R30,LOW(103)
000195 b9e9      	OUT  0x9,R30
                 ; 0000 01BD 
                 ; 0000 01BE // USART1 initialization
                 ; 0000 01BF // USART1 disabled
                 ; 0000 01C0 UCSR1B=0x00;
000196 e0e0      	LDI  R30,LOW(0)
000197 93e0 009a 	STS  154,R30
                 ; 0000 01C1 
                 ; 0000 01C2 // Analog Comparator initialization
                 ; 0000 01C3 // Analog Comparator: Off
                 ; 0000 01C4 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 01C5 ACSR=0x80;
000199 e8e0      	LDI  R30,LOW(128)
00019a b9e8      	OUT  0x8,R30
                 ; 0000 01C6 SFIOR=0x00;
00019b e0e0      	LDI  R30,LOW(0)
00019c bde0      	OUT  0x20,R30
                 ; 0000 01C7 
                 ; 0000 01C8 // ADC initialization
                 ; 0000 01C9 // ADC Clock frequency: 125.000 kHz
                 ; 0000 01CA // ADC Voltage Reference: AREF pin
                 ; 0000 01CB ADMUX=ADC_VREF_TYPE & 0xff;
00019d b9e7      	OUT  0x7,R30
                 ; 0000 01CC ADCSRA=0x8F;
00019e e8ef      	LDI  R30,LOW(143)
00019f b9e6      	OUT  0x6,R30
                 ; 0000 01CD 
                 ; 0000 01CE // SPI initialization
                 ; 0000 01CF // SPI disabled
                 ; 0000 01D0 SPCR=0x00;
0001a0 e0e0      	LDI  R30,LOW(0)
0001a1 b9ed      	OUT  0xD,R30
                 ; 0000 01D1 
                 ; 0000 01D2 // TWI initialization
                 ; 0000 01D3 // TWI disabled
                 ; 0000 01D4 TWCR=0x00;
0001a2 93e0 0074 	STS  116,R30
                 ; 0000 01D5 
                 ; 0000 01D6 // Global enable interrupts
                 ; 0000 01D7 #asm("sei")
0001a4 9478      	sei
                 ; 0000 01D8 
                 ; 0000 01D9 
                 ; 0000 01DA PORTA = 0x80;
0001a5 e8e0      	LDI  R30,LOW(128)
0001a6 bbeb      	OUT  0x1B,R30
                 ; 0000 01DB delay_ms(1000);
0001a7 eea8      	LDI  R26,LOW(1000)
0001a8 e0b3      	LDI  R27,HIGH(1000)
0001a9 940e 0249 	CALL _delay_ms
                 ; 0000 01DC PORTA = 0xff;
0001ab efef      	LDI  R30,LOW(255)
0001ac bbeb      	OUT  0x1B,R30
                 ; 0000 01DD delay_ms(1000);
0001ad eea8      	LDI  R26,LOW(1000)
0001ae e0b3      	LDI  R27,HIGH(1000)
0001af 940e 0249 	CALL _delay_ms
                 ; 0000 01DE TotalFlag = 0;
0001b1 2444      	CLR  R4
                 ; 0000 01DF 
                 ; 0000 01E0 while (1)
                 _0x19:
                 ; 0000 01E1       {
                 ; 0000 01E2 
                 ; 0000 01E3       	MUX_input();
0001b2 df71      	RCALL _MUX_input
                 ; 0000 01E4         Action();
0001b3 df77      	RCALL _Action
                 ; 0000 01E5       // Place your code here
                 ; 0000 01E6 				 if (delay_table[LedCnt] > 0) {
0001b4 940e 0246 	CALL SUBOPT_0x0
0001b6 5eed      	SUBI R30,LOW(-_delay_table)
0001b7 4ffa      	SBCI R31,HIGH(-_delay_table)
0001b8 81a0      	LD   R26,Z
0001b9 30a1      	CPI  R26,LOW(0x1)
0001ba f080      	BRLO _0x1C
                 ; 0000 01E7 						PORTC = pattern_table[LedCnt];
0001bb 940e 0246 	CALL SUBOPT_0x0
0001bd 50e0      	SUBI R30,LOW(-_pattern_table)
0001be 4ffb      	SBCI R31,HIGH(-_pattern_table)
0001bf 81e0      	LD   R30,Z
0001c0 bbe5      	OUT  0x15,R30
                 ; 0000 01E8 						delay_ms(delay_table[LedCnt]);
0001c1 940e 0246 	CALL SUBOPT_0x0
0001c3 5eed      	SUBI R30,LOW(-_delay_table)
0001c4 4ffa      	SBCI R31,HIGH(-_delay_table)
0001c5 81a0      	LD   R26,Z
0001c6 e0b0      	LDI  R27,0
0001c7 940e 0249 	CALL _delay_ms
                 ; 0000 01E9 						LedCnt++;
0001c9 9453      	INC  R5
                 ; 0000 01EA 				}
                 ; 0000 01EB 				else{
0001ca c001      	RJMP _0x1D
                 _0x1C:
                 ; 0000 01EC 						LedCnt = 0;
0001cb 2455      	CLR  R5
                 ; 0000 01ED 				}
                 _0x1D:
                 ; 0000 01EE 
                 ; 0000 01EF 				if(TotalFlag == 1) {
0001cc e0e1      	LDI  R30,LOW(1)
0001cd 15e4      	CP   R30,R4
0001ce f011      	BREQ PC+3
0001cf 940c 0244 	JMP _0x1E
                 ; 0000 01F0 					if((AdcVal >0)&&(AdcVal<0x1f)) {
0001d1 2400      	CLR  R0
0001d2 1408      	CP   R0,R8
0001d3 0409      	CPC  R0,R9
0001d4 f428      	BRSH _0x20
0001d5 e1ef      	LDI  R30,LOW(31)
0001d6 e0f0      	LDI  R31,HIGH(31)
0001d7 168e      	CP   R8,R30
0001d8 069f      	CPC  R9,R31
0001d9 f008      	BRLO _0x21
                 _0x20:
0001da c003      	RJMP _0x1F
                 _0x21:
                 ; 0000 01F1 						PORTA = ~FndDef[0];
0001db 91e0 0526 	LDS  R30,_FndDef
0001dd c064      	RJMP _0x40
                 ; 0000 01F2 					}
                 ; 0000 01F3 					else if((AdcVal > 0x20)&&(AdcVal<0x3f)) {
                 _0x1F:
0001de e2e0      	LDI  R30,LOW(32)
0001df e0f0      	LDI  R31,HIGH(32)
0001e0 15e8      	CP   R30,R8
0001e1 05f9      	CPC  R31,R9
0001e2 f428      	BRSH _0x24
0001e3 e3ef      	LDI  R30,LOW(63)
0001e4 e0f0      	LDI  R31,HIGH(63)
0001e5 168e      	CP   R8,R30
0001e6 069f      	CPC  R9,R31
0001e7 f008      	BRLO _0x25
                 _0x24:
0001e8 c003      	RJMP _0x23
                 _0x25:
                 ; 0000 01F4 						PORTA = ~FndDef[1];
                +
0001e9 91e0 0527+LDS R30 , _FndDef + ( 1 )
                 	__GETB1MN _FndDef,1
0001eb c056      	RJMP _0x40
                 ; 0000 01F5 					}
                 ; 0000 01F6 					else if((AdcVal > 0x40)&&(AdcVal<0x5f)) {
                 _0x23:
0001ec e4e0      	LDI  R30,LOW(64)
0001ed e0f0      	LDI  R31,HIGH(64)
0001ee 15e8      	CP   R30,R8
0001ef 05f9      	CPC  R31,R9
0001f0 f428      	BRSH _0x28
0001f1 e5ef      	LDI  R30,LOW(95)
0001f2 e0f0      	LDI  R31,HIGH(95)
0001f3 168e      	CP   R8,R30
0001f4 069f      	CPC  R9,R31
0001f5 f008      	BRLO _0x29
                 _0x28:
0001f6 c003      	RJMP _0x27
                 _0x29:
                 ; 0000 01F7 						PORTA = ~FndDef[2];
                +
0001f7 91e0 0528+LDS R30 , _FndDef + ( 2 )
                 	__GETB1MN _FndDef,2
0001f9 c048      	RJMP _0x40
                 ; 0000 01F8 					}
                 ; 0000 01F9 					else if((AdcVal > 0x60)&&(AdcVal<0x7f)) {
                 _0x27:
0001fa e6e0      	LDI  R30,LOW(96)
0001fb e0f0      	LDI  R31,HIGH(96)
0001fc 15e8      	CP   R30,R8
0001fd 05f9      	CPC  R31,R9
0001fe f428      	BRSH _0x2C
0001ff e7ef      	LDI  R30,LOW(127)
000200 e0f0      	LDI  R31,HIGH(127)
000201 168e      	CP   R8,R30
000202 069f      	CPC  R9,R31
000203 f008      	BRLO _0x2D
                 _0x2C:
000204 c003      	RJMP _0x2B
                 _0x2D:
                 ; 0000 01FA 						PORTA = ~FndDef[3];
                +
000205 91e0 0529+LDS R30 , _FndDef + ( 3 )
                 	__GETB1MN _FndDef,3
000207 c03a      	RJMP _0x40
                 ; 0000 01FB 					}
                 ; 0000 01FC 					else if((AdcVal > 0x80)&&(AdcVal<0x9f)) {
                 _0x2B:
000208 e8e0      	LDI  R30,LOW(128)
000209 e0f0      	LDI  R31,HIGH(128)
00020a 15e8      	CP   R30,R8
00020b 05f9      	CPC  R31,R9
00020c f428      	BRSH _0x30
00020d e9ef      	LDI  R30,LOW(159)
00020e e0f0      	LDI  R31,HIGH(159)
00020f 168e      	CP   R8,R30
000210 069f      	CPC  R9,R31
000211 f008      	BRLO _0x31
                 _0x30:
000212 c003      	RJMP _0x2F
                 _0x31:
                 ; 0000 01FD 						PORTA = ~FndDef[4];
                +
000213 91e0 052a+LDS R30 , _FndDef + ( 4 )
                 	__GETB1MN _FndDef,4
000215 c02c      	RJMP _0x40
                 ; 0000 01FE 					}
                 ; 0000 01FF 					else if((AdcVal >0xa0)&&(AdcVal<0xbf)) {
                 _0x2F:
000216 eae0      	LDI  R30,LOW(160)
000217 e0f0      	LDI  R31,HIGH(160)
000218 15e8      	CP   R30,R8
000219 05f9      	CPC  R31,R9
00021a f428      	BRSH _0x34
00021b ebef      	LDI  R30,LOW(191)
00021c e0f0      	LDI  R31,HIGH(191)
00021d 168e      	CP   R8,R30
00021e 069f      	CPC  R9,R31
00021f f008      	BRLO _0x35
                 _0x34:
000220 c003      	RJMP _0x33
                 _0x35:
                 ; 0000 0200 						PORTA = ~FndDef[5];
                +
000221 91e0 052b+LDS R30 , _FndDef + ( 5 )
                 	__GETB1MN _FndDef,5
000223 c01e      	RJMP _0x40
                 ; 0000 0201 					}
                 ; 0000 0202 					else if((AdcVal >0xc0)&&(AdcVal<0xdf)) {
                 _0x33:
000224 ece0      	LDI  R30,LOW(192)
000225 e0f0      	LDI  R31,HIGH(192)
000226 15e8      	CP   R30,R8
000227 05f9      	CPC  R31,R9
000228 f428      	BRSH _0x38
000229 edef      	LDI  R30,LOW(223)
00022a e0f0      	LDI  R31,HIGH(223)
00022b 168e      	CP   R8,R30
00022c 069f      	CPC  R9,R31
00022d f008      	BRLO _0x39
                 _0x38:
00022e c003      	RJMP _0x37
                 _0x39:
                 ; 0000 0203 						PORTA = ~FndDef[6];
                +
00022f 91e0 052c+LDS R30 , _FndDef + ( 6 )
                 	__GETB1MN _FndDef,6
000231 c010      	RJMP _0x40
                 ; 0000 0204 					}
                 ; 0000 0205 					else if((AdcVal >0xe0)&&(AdcVal<0xff)) {
                 _0x37:
000232 eee0      	LDI  R30,LOW(224)
000233 e0f0      	LDI  R31,HIGH(224)
000234 15e8      	CP   R30,R8
000235 05f9      	CPC  R31,R9
000236 f428      	BRSH _0x3C
000237 efef      	LDI  R30,LOW(255)
000238 e0f0      	LDI  R31,HIGH(255)
000239 168e      	CP   R8,R30
00023a 069f      	CPC  R9,R31
00023b f008      	BRLO _0x3D
                 _0x3C:
00023c c003      	RJMP _0x3B
                 _0x3D:
                 ; 0000 0206 						PORTA = ~FndDef[7];
                +
00023d 91e0 052d+LDS R30 , _FndDef + ( 7 )
                 	__GETB1MN _FndDef,7
00023f c002      	RJMP _0x40
                 ; 0000 0207 					}
                 ; 0000 0208 					else {
                 _0x3B:
                 ; 0000 0209 						PORTA = ~FndDef[8];
                +
000240 91e0 052e+LDS R30 , _FndDef + ( 8 )
                 	__GETB1MN _FndDef,8
                 _0x40:
000242 95e0      	COM  R30
000243 bbeb      	OUT  0x1B,R30
                 ; 0000 020A 					}
                 ; 0000 020B 
                 ; 0000 020C 
                 ; 0000 020D 				}
                 ; 0000 020E 
                 ; 0000 020F 
                 ; 0000 0210       }
                 _0x1E:
000244 cf6d      	RJMP _0x19
                 ; 0000 0211 }
                 _0x3F:
000245 cfff      	RJMP _0x3F
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _pattern_table:
000500           	.BYTE 0x13
                 _delay_table:
000513           	.BYTE 0x13
                 _FndDef:
000526           	.BYTE 0xA
                 _adc:
000530           	.BYTE 0x2
                 _rx_buffer0:
000532           	.BYTE 0x8
                 _tx_buffer0:
00053a           	.BYTE 0x8
                 _tx_rd_index0:
000542           	.BYTE 0x1
                 _tx_counter0:
000543           	.BYTE 0x1
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
000246 2de5      	MOV  R30,R5
000247 e0f0      	LDI  R31,0
000248 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000249 9610      	adiw r26,0
00024a f039      	breq __delay_ms1
                 __delay_ms0:
                +
00024b ea80     +LDI R24 , LOW ( 0xFA0 )
00024c e09f     +LDI R25 , HIGH ( 0xFA0 )
                +__DELAY_USW_LOOP :
00024d 9701     +SBIW R24 , 1
00024e f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xFA0
00024f 95a8      	wdr
000250 9711      	sbiw r26,1
000251 f7c9      	brne __delay_ms0
                 __delay_ms1:
000252 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega128 register use summary:
r0 :   7 r1 :   1 r2 :   1 r3 :   0 r4 :   5 r5 :   3 r6 :   4 r7 :   2 
r8 :  17 r9 :  17 r10:   0 r11:   4 r12:   0 r13:   3 r14:   0 r15:   0 
r16:   8 r17:  11 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:  10 r25:   3 r26:  15 r27:   7 r28:   1 r29:   1 r30: 213 r31:  53 
x  :   3 y  :  31 z  :  13 
Registers used: 25 out of 35 (71.4%)

ATmega128 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   2 and   :   0 andi  :   2 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   4 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   9 
brlt  :   0 brmi  :   0 brne  :  11 brpl  :   0 brsh  :   8 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :   7 
cbi   :   0 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  10 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   2 
cp    :  20 cpc   :  17 cpi   :   3 cpse  :   0 dec   :   1 des   :   0 
elpm  :   0 eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 
ijmp  :   0 in    :   9 inc   :   3 jmp   :  37 ld    :  19 ldd   :   0 
ldi   :  89 lds   :  15 lpm   :   7 lsl   :   0 lsr   :   0 mov   :   4 
movw  :   5 mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 
or    :   0 ori   :   0 out   :  60 pop   :   0 push  :   0 rcall :   2 
ret   :   4 reti  :   5 rjmp  :  21 rol   :   0 ror   :   0 sbc   :   0 
sbci  :   6 sbi   :   1 sbic  :   0 sbis  :   0 sbiw  :   6 sbr   :   0 
sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 sei   :   1 sen   :   0 
ser   :   0 ses   :   0 set   :   1 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :  21 std   :   0 sts   :  30 sub   :   0 subi  :   9 
swap  :   0 tst   :   1 wdr   :   1 
Instructions used: 39 out of 117 (33.3%)

ATmega128 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0004a6   1088    102   1190  131072   0.9%
[.dseg] 0x000100 0x000544      0     68     68    4351   1.6%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 10 warnings
