<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>James Routley | Feed</title>
    <link
      rel="stylesheet"
      type="text/css"
      href="../styles.css"
      media="screen"
    />
  </head>
  <body>
    <a href="/index.html">Back</a>
    <a href="https://www.adiuvoengineering.com/post/the-fpga-turns-40">Original</a>
    <h1>The FPGA turns 40</h1>
    
    <div id="readability-page-1" class="page"><section data-hook="post-description"><div><div><div data-rce-version="10.134.2"><div dir="ltr" data-id="content-viewer"><div><div><p dir="auto" id="viewer-8q8lj63"><span><span><span>This year marks the 40th anniversary of one of the most exciting and interesting aspects of electronic engineering: the FPGA. The first commercially viable FPGA introduced in 1985 was the Xilinx XC2064, which provided developers with 64 configurable logic blocks, each with a three-input look-up tables.</span></span></span></p><p dir="auto" id="viewer-0p3o667"><span><span><span>From tiny acorns mighty OAK trees grow. Forty years later, the largest AMD (the successor to Xilinx) FPGA contains 8.9 million system logic cells, providing 8.2 million flip flops and 4 million look up tables, quite an increase on the original 64 LUTs.</span></span></span></p><p dir="auto" id="viewer-jurpa71"><span><span><span>It is not just the increase in CLBs and registers that distinguish modern FPGAs from their predecessors. Modern devices contain entire processing systems with a range of Arm® processing cores, multi giga bit transceivers, block memory, digital signal processing elements, memory controllers, AI acceleration capabilities and I/O cells which are exceptionally flexible and support a range of standards across single and differential interfaces.</span></span></span></p><p dir="auto" id="viewer-ew95375"><span><span><span>Let’s take a look back at some of the very early days of FPGAs.</span></span></span></p><p dir="auto" id="viewer-m3bqh79"><span><span><span>The XC2064 sold for $55, which is roughly equivalent to $165 in 2025. By the end of its commercial life 15 years later, it was available for $5 (or about $15 in today’s prices). The PCN announcing the XC2000 family discontinuation was announced in December 1996, with final deliveries in June 1999.</span></span></span></p><p dir="auto" id="viewer-asfs783"><span><span><span>The introduction of the first FPGA led to a seismic shift in how electronic designers could create digital logic solutions. Pretty quickly, designs that had required a complete circuit board could be implemented within the XC2064 and its larger brother, the XC2018 (which offered 100 CLBs). Within two years of the XC2000 family being introduced, the XC3000 (1987)  was in production, which ranged from 64 CLBs to 484 CLBs in the largest. By 1989, the first million FPGA devices had been sold. Xilinx would go for an IPO a year later in 1990, and swiftly introduce it third FPGA family, the XC4000 in 1991. The XC4000XL from this family became the first 3v3 FPGAs.</span></span></span></p><p dir="auto" id="viewer-xsu4t87"><span><span><span>The fourth generation of devices moved from numerical names to those that we are familiar with today: Virtex and Spartan, etc.</span></span></span></p><p dir="auto" id="viewer-x2g6z91"><span><span><span>Programming these original FPGAs was very different to today. High level meant the ability to enter the design using Boolean expressions, Karnaugh maps or truth tables. Using Xilinx Design Editor (XDE), this enabled the designer to work with all of the logic and routing resources within the target device.</span></span></span></p><p dir="auto" id="viewer-8flsc95"><span><span><span>XDE was very much a physical design editor. As FPGAs became more viable and grew in capability, Xilinx wanted to enable developers to be able to leverage the time to market benefit of FPGAs. As such, they worked on development of logical to physical design and automatic place and route.</span></span></span></p><p dir="auto" id="viewer-93fwa99"><span><span><span>By 1996, around the time FPGAs were brought to my attention while at university, FPGAs resembled something a modern FPGA developer might recognise. They could be developed using HDLs, and provided MAP and Place and Route with implementation engines. IP cores with Core Generator were also starting to emerge. We were really off the starting blocks.</span></span></span></p><p dir="auto" id="viewer-ombe6103"><span><span><span>My first professional interaction with FPGAs was designing a Virtex-E M, which I talked about </span></span><a target="_blank" href="https://www.adiuvoengineering.com/post/microzed-chronicles-five-of-my-most-interesting-fpga-developments" rel="noopener noreferrer" data-hook="web-link"><span><u><span>here</span></u></span></a><span><span>. Since then, I have developed FPGAs for a wide range of applications, from submarines, to nuclear reactors, aerospace, defence, data centre, automotive, robotics and space. FPGAs play a large role in these and many other applications, and will for many years to come.</span></span></span></p><p dir="auto" id="viewer-viewer-viewer-viewer-viewer-r88fj12875"><span><span><span>UK FPGA Conference</span></span></span></p><p dir="auto" id="viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-1phcb5768"><span><span><span>FPGA Horizons - October 7th 2025 - THE FPGA Conference, find out more </span></span><a target="_blank" href="https://www.fpgahorizons.com/" rel="noopener noreferrer" data-hook="web-link"><span><u><span>here</span></u></span></a><span><u><span>.</span></u></span></span></p><p dir="auto" id="viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-vgkvy3784"><span><span><span>Workshops and Webinars:</span></span></span></p><p dir="auto" id="viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-cs91k"><span><span><span>If you enjoyed the blog why not take a look at the free webinars, workshops and training courses we have created over the years. Highlights include:</span></span></span></p><p dir="auto" id="viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-fveq14202"><span><span><span>Boards</span></span></span></p><p dir="auto" id="viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-joc3k4517"><span><span><span>Get an Adiuvo development board:</span></span></span></p><div data-breakout="normal"><ul><li dir="auto" aria-level="1"><p dir="" id="viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-a132r13730"><span><a target="_blank" href="https://www.adiuvoengineering.com/product-page/leonidas-spartan-7-rpi-2040" rel="noopener noreferrer" data-hook="web-link"><span><u><span>Adiuvo </span></u></span></a><span><u><span>Embedded System Development board</span></u></span><span><span> - Embedded System Development Board</span></span></span></p></li><li dir="auto" aria-level="1"><p dir="" id="viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-l5ugw17472"><span><a target="_blank" href="https://www.adiuvoengineering.com/product-page/leonidas-spartan-7-tile" rel="noopener noreferrer" data-hook="web-link"><span><u><span>Adiuvo </span></u></span></a><span><u><span>Embedded System Tile</span></u></span><span><span> - Low Risk way to add a FPGA to your design.</span></span></span></p></li></ul></div><p dir="auto" id="viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-iojx03835"><span><span><span>Embedded System Book </span></span><span><span>  </span></span></span></p><p dir="auto" id="viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-viewer-yu2h63089"><span><span><span>Do you want to know more about designing embedded systems from scratch? Check out our book on creating embedded systems. This book will walk you through all the stages of requirements, architecture, component selection, schematics, layout, and FPGA / software design. We designed and manufactured the board at the heart of the book! The schematics and layout are available in Altium </span></span><a target="_blank" href="https://www.e3designers.com/altium-365" rel="noopener noreferrer" data-hook="web-link"><span><u><span>here</span></u></span></a><span><span>   Learn more about the board (see previous blogs on </span></span><a target="_blank" href="https://www.adiuvoengineering.com/post/microzed-chronicles-configuring-zynq-on-a-custom-board" rel="noopener noreferrer" data-hook="web-link"><span><u><span>Bring up</span></u></span></a><span><span>, </span></span><a target="_blank" href="https://www.adiuvoengineering.com/post/microzed-chronicles-validating-your-custom-zynq-board-memory" rel="noopener noreferrer" data-hook="web-link"><span><u><span>DDR validation, </span></u></span></a><a target="_blank" href="https://www.adiuvoengineering.com/post/microzed-chronicles-smart-sensor-iot-board-getting-usb-up-and-running" rel="noopener noreferrer" data-hook="web-link"><span><u><span>USB</span></u></span></a><span><span>, </span></span><a target="_blank" href="https://www.adiuvoengineering.com/post/microzed-chronicles-petalinux-i2c-in-the-ps-and-axi-iic" rel="noopener noreferrer" data-hook="web-link"><span><u><span>Sensors</span></u></span></a><span><span>) and view the schematics </span></span><a target="_blank" href="https://www.adiuvoengineering.com/post/sensorsthink-board-schematic" rel="noopener noreferrer" data-hook="web-link"><span><u><span>here</span></u></span></a><span><span>.</span></span></span></p></div></div></div></div></div></div></section></div>
  </body>
</html>
