
*** Running vivado
    with args -log design_1_auto_us_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_us_1.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_auto_us_1.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1076.562 ; gain = 146.086 ; free physical = 118 ; free virtual = 5679
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_1' [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_top' [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer' [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_w_upsizer' [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_w_upsizer' (1#1) [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer' [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (2#1) [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer' (3#1) [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_r_upsizer' [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4652]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_r_upsizer' (4#1) [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4652]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (5#1) [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' (6#1) [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' (6#1) [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' (6#1) [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' (6#1) [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (7#1) [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' (8#1) [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer__parameterized0' [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer__parameterized0' (8#1) [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (8#1) [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' (8#1) [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' (8#1) [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' (8#1) [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (8#1) [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' (8#1) [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer' (9#1) [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_top' (10#1) [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_1' (11#1) [/home/nikkatsa/Documents/Sobel_system_ddr/Sobel_system_ddr.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:01:39 ; elapsed = 00:01:43 . Memory (MB): peak = 1200.031 ; gain = 269.555 ; free physical = 2370 ; free virtual = 6256
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:40 ; elapsed = 00:01:43 . Memory (MB): peak = 1200.031 ; gain = 269.555 ; free physical = 2371 ; free virtual = 6256
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1510.906 ; gain = 0.000 ; free physical = 2096 ; free virtual = 5981
Finished Constraint Validation : Time (s): cpu = 00:01:49 ; elapsed = 00:01:52 . Memory (MB): peak = 1510.906 ; gain = 580.430 ; free physical = 2097 ; free virtual = 5983
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:49 ; elapsed = 00:01:52 . Memory (MB): peak = 1510.906 ; gain = 580.430 ; free physical = 2097 ; free virtual = 5983
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:49 ; elapsed = 00:01:52 . Memory (MB): peak = 1510.906 ; gain = 580.430 ; free physical = 2096 ; free virtual = 5983
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:50 ; elapsed = 00:01:53 . Memory (MB): peak = 1510.906 ; gain = 580.430 ; free physical = 2081 ; free virtual = 5967
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:01 . Memory (MB): peak = 1510.906 ; gain = 580.430 ; free physical = 2011 ; free virtual = 5897
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:06 ; elapsed = 00:02:10 . Memory (MB): peak = 1510.906 ; gain = 580.430 ; free physical = 1917 ; free virtual = 5804
Finished Timing Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:10 . Memory (MB): peak = 1510.906 ; gain = 580.430 ; free physical = 1863 ; free virtual = 5749
Finished Technology Mapping : Time (s): cpu = 00:02:07 ; elapsed = 00:02:11 . Memory (MB): peak = 1510.906 ; gain = 580.430 ; free physical = 1828 ; free virtual = 5714
Finished IO Insertion : Time (s): cpu = 00:02:08 ; elapsed = 00:02:11 . Memory (MB): peak = 1510.906 ; gain = 580.430 ; free physical = 1818 ; free virtual = 5704
Finished Renaming Generated Instances : Time (s): cpu = 00:02:08 ; elapsed = 00:02:11 . Memory (MB): peak = 1510.906 ; gain = 580.430 ; free physical = 1818 ; free virtual = 5704
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:08 ; elapsed = 00:02:11 . Memory (MB): peak = 1510.906 ; gain = 580.430 ; free physical = 1817 ; free virtual = 5703
Finished Renaming Generated Ports : Time (s): cpu = 00:02:08 ; elapsed = 00:02:11 . Memory (MB): peak = 1510.906 ; gain = 580.430 ; free physical = 1817 ; free virtual = 5703
Finished Handling Custom Attributes : Time (s): cpu = 00:02:08 ; elapsed = 00:02:11 . Memory (MB): peak = 1510.906 ; gain = 580.430 ; free physical = 1800 ; free virtual = 5686
Finished Renaming Generated Nets : Time (s): cpu = 00:02:08 ; elapsed = 00:02:11 . Memory (MB): peak = 1510.906 ; gain = 580.430 ; free physical = 1800 ; free virtual = 5686

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     6|
|2     |LUT2    |    33|
|3     |LUT3    |   109|
|4     |LUT4    |    40|
|5     |LUT5    |   134|
|6     |LUT6    |   213|
|7     |SRLC32E |    56|
|8     |FDRE    |   581|
|9     |FDSE    |     4|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:08 ; elapsed = 00:02:11 . Memory (MB): peak = 1510.906 ; gain = 580.430 ; free physical = 1800 ; free virtual = 5686
synth_design: Time (s): cpu = 00:02:06 ; elapsed = 00:02:09 . Memory (MB): peak = 1521.922 ; gain = 523.941 ; free physical = 1800 ; free virtual = 5686
