#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Aug 20 01:00:36 2015
# Process ID: 4848
# Log file: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.runs/impl_1/top_lvl.vdi
# Journal file: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top_lvl.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 889 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_microblaze_0_0/programator_microblaze_0_0.xdc] for cell 'PROGRAMATOR_INST/microblaze_0/U0'
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_microblaze_0_0/programator_microblaze_0_0.xdc] for cell 'PROGRAMATOR_INST/microblaze_0/U0'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_dlmb_v10_0/programator_dlmb_v10_0.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_dlmb_v10_0/programator_dlmb_v10_0.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_ilmb_v10_0/programator_ilmb_v10_0.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_ilmb_v10_0/programator_ilmb_v10_0.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_microblaze_0_axi_intc_0/programator_microblaze_0_axi_intc_0.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_microblaze_0_axi_intc_0/programator_microblaze_0_axi_intc_0.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_intc/U0'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mdm_1_0/programator_mdm_1_0.xdc] for cell 'PROGRAMATOR_INST/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mdm_1_0/programator_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1111.566 ; gain = 493.129
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mdm_1_0/programator_mdm_1_0.xdc] for cell 'PROGRAMATOR_INST/mdm_1/U0'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_clk_wiz_1_0/programator_clk_wiz_1_0_board.xdc] for cell 'PROGRAMATOR_INST/clk_wiz_1/U0'
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_clk_wiz_1_0/programator_clk_wiz_1_0_board.xdc] for cell 'PROGRAMATOR_INST/clk_wiz_1/U0'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_clk_wiz_1_0/programator_clk_wiz_1_0.xdc] for cell 'PROGRAMATOR_INST/clk_wiz_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_clk_wiz_1_0/programator_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_clk_wiz_1_0/programator_clk_wiz_1_0.xdc] for cell 'PROGRAMATOR_INST/clk_wiz_1/U0'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_rst_clk_wiz_1_100M_0/programator_rst_clk_wiz_1_100M_0_board.xdc] for cell 'PROGRAMATOR_INST/rst_clk_wiz_1_100M'
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_rst_clk_wiz_1_100M_0/programator_rst_clk_wiz_1_100M_0_board.xdc] for cell 'PROGRAMATOR_INST/rst_clk_wiz_1_100M'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_rst_clk_wiz_1_100M_0/programator_rst_clk_wiz_1_100M_0.xdc] for cell 'PROGRAMATOR_INST/rst_clk_wiz_1_100M'
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_rst_clk_wiz_1_100M_0/programator_rst_clk_wiz_1_100M_0.xdc] for cell 'PROGRAMATOR_INST/rst_clk_wiz_1_100M'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_uartlite_0_0/programator_axi_uartlite_0_0_board.xdc] for cell 'PROGRAMATOR_INST/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_uartlite_0_0/programator_axi_uartlite_0_0_board.xdc] for cell 'PROGRAMATOR_INST/axi_uartlite_0/U0'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_uartlite_0_0/programator_axi_uartlite_0_0.xdc] for cell 'PROGRAMATOR_INST/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_uartlite_0_0/programator_axi_uartlite_0_0.xdc] for cell 'PROGRAMATOR_INST/axi_uartlite_0/U0'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_quad_spi_0_0/programator_axi_quad_spi_0_0_board.xdc] for cell 'PROGRAMATOR_INST/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_quad_spi_0_0/programator_axi_quad_spi_0_0_board.xdc] for cell 'PROGRAMATOR_INST/axi_quad_spi_0/U0'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_quad_spi_0_0/programator_axi_quad_spi_0_0.xdc] for cell 'PROGRAMATOR_INST/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_quad_spi_0_0/programator_axi_quad_spi_0_0.xdc] for cell 'PROGRAMATOR_INST/axi_quad_spi_0/U0'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_gpio_0_0/programator_axi_gpio_0_0_board.xdc] for cell 'PROGRAMATOR_INST/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_gpio_0_0/programator_axi_gpio_0_0_board.xdc] for cell 'PROGRAMATOR_INST/axi_gpio_0/U0'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_gpio_0_0/programator_axi_gpio_0_0.xdc] for cell 'PROGRAMATOR_INST/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_gpio_0_0/programator_axi_gpio_0_0.xdc] for cell 'PROGRAMATOR_INST/axi_gpio_0/U0'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/programator_mig_7series_0_0/user_design/constraints/programator_mig_7series_0_0.xdc] for cell 'PROGRAMATOR_INST/mig_7series_0'
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/programator_mig_7series_0_0/user_design/constraints/programator_mig_7series_0_0.xdc] for cell 'PROGRAMATOR_INST/mig_7series_0'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/programator_mig_7series_0_0_board.xdc] for cell 'PROGRAMATOR_INST/mig_7series_0'
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/programator_mig_7series_0_0_board.xdc] for cell 'PROGRAMATOR_INST/mig_7series_0'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_rst_mig_7series_0_81M_0/programator_rst_mig_7series_0_81M_0_board.xdc] for cell 'PROGRAMATOR_INST/rst_mig_7series_0_81M'
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_rst_mig_7series_0_81M_0/programator_rst_mig_7series_0_81M_0_board.xdc] for cell 'PROGRAMATOR_INST/rst_mig_7series_0_81M'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_rst_mig_7series_0_81M_0/programator_rst_mig_7series_0_81M_0.xdc] for cell 'PROGRAMATOR_INST/rst_mig_7series_0_81M'
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_rst_mig_7series_0_81M_0/programator_rst_mig_7series_0_81M_0.xdc] for cell 'PROGRAMATOR_INST/rst_mig_7series_0_81M'
Parsing XDC File [D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_microblaze_0_axi_intc_0/programator_microblaze_0_axi_intc_0_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_microblaze_0_axi_intc_0/programator_microblaze_0_axi_intc_0_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_intc/U0'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_quad_spi_0_0/programator_axi_quad_spi_0_0_clocks.xdc] for cell 'PROGRAMATOR_INST/axi_quad_spi_0/U0'
INFO: [Timing 38-2] Deriving generated clocks [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_quad_spi_0_0/programator_axi_quad_spi_0_0_clocks.xdc:47]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1130.547 ; gain = 8.965
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_axi_quad_spi_0_0/programator_axi_quad_spi_0_0_clocks.xdc] for cell 'PROGRAMATOR_INST/axi_quad_spi_0/U0'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_ds_0/programator_auto_ds_0_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_ds_0/programator_auto_ds_0_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_ds_1/programator_auto_ds_1_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_ds_1/programator_auto_ds_1_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/m01_couplers/auto_ds/inst'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_ds_2/programator_auto_ds_2_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_ds_2/programator_auto_ds_2_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/m02_couplers/auto_ds/inst'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_ds_3/programator_auto_ds_3_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_ds_3/programator_auto_ds_3_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_cc_0/programator_auto_cc_0_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst'
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_cc_0/programator_auto_cc_0_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/m04_couplers/auto_cc/inst'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_us_0/programator_auto_us_0_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_us_0/programator_auto_us_0_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_us_1/programator_auto_us_1_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/s01_couplers/auto_us/inst'
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_us_1/programator_auto_us_1_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/s01_couplers/auto_us/inst'
Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_us_2/programator_auto_us_2_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/s02_couplers/auto_us/inst'
Finished Parsing XDC File [d:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_auto_us_2/programator_auto_us_2_clocks.xdc] for cell 'PROGRAMATOR_INST/microblaze_0_axi_periph/s02_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'top_lvl'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.sdk/programator/Debug/programator.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 446 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 88 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 250 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 22 instances

link_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1130.547 ; gain = 926.137
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.732 . Memory (MB): peak = 1130.547 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 7 inverter(s) to 16 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bd6cbd3e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1130.547 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 15 inverter(s) to 51 load pin(s).
INFO: [Opt 31-10] Eliminated 1819 cells.
Phase 2 Constant Propagation | Checksum: 195480aaf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1130.547 ; gain = 0.000

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/LO.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/LO_2.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.Native.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.Native.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/ex_Write_ICache_i_reg.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.Native.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/ex_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/ex_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/mem_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/ex_mbar_sleep_reg.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/valid_addr_strobe_q_reg.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/if_fetch_in_progress_reg.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/valid_addr_strobe_q_reg.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/if_debug_ready_i_reg.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/Carry_IN0_in.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_reg[29].
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/Carry_IN0_in.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/Performace_Debug_Control.dbg_stop_if_delay_i_reg.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_debug_ready_i_reg.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_0/Trace_Cache_Rdy_reg.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Trace_Cache_Rdy_reg.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/delay_update_idle_reg.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/mem_write_cache_miss_delayed_reg_0.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/mem_write_req_reg_0.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/Trace_Cache_Rdy_reg.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_and_I2/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_and_I2/if_fetch_in_progress_reg.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.debug_combinded_carry_or_I/Performace_Debug_Control.dbg_freeze_nohalt_reg.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.debug_combinded_carry_or_I/if_fetch_in_progress_reg.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/cache_valid_bit_detect_I1/Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/cache_valid_bit_detect_I1/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/mig_7series_0/u_programator_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_LAST_WORD.last_beat_curr_word_inst/last_beat_ii.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/mig_7series_0/u_programator_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/next_word_wrap.
WARNING: [Opt 31-6] Deleting driverless net: PROGRAMATOR_INST/mig_7series_0/u_programator_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.next_word_wrap_inst/next_word_wrap.
INFO: [Opt 31-12] Eliminated 6146 unconnected nets.
INFO: [Opt 31-11] Eliminated 8192 unconnected cells.
Phase 3 Sweep | Checksum: 16c9d2b08

Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1130.547 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1130.547 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16c9d2b08

Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1130.547 ; gain = 0.000
Implement Debug Cores | Checksum: 130c05756
Logic Optimization | Checksum: 130c05756

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 19 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 9 Total Ports: 38
Ending PowerOpt Patch Enables Task | Checksum: 1667a6472

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1277.516 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1667a6472

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1277.516 ; gain = 146.969
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 1277.516 ; gain = 146.969
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1277.516 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1277.516 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.runs/impl_1/top_lvl_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 151a48256

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.669 . Memory (MB): peak = 1277.516 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1277.516 ; gain = 0.000
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1277.516 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 4d6fcddb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1277.516 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus SW with more than one IO standard is found. Components associated with this bus are: 
	SW[15] of IOStandard LVCMOS33
	SW[14] of IOStandard LVCMOS33
	SW[13] of IOStandard LVCMOS33
	SW[12] of IOStandard LVCMOS33
	SW[11] of IOStandard LVCMOS33
	SW[10] of IOStandard LVCMOS33
	SW[9] of IOStandard LVCMOS18
	SW[8] of IOStandard LVCMOS18
	SW[7] of IOStandard LVCMOS33
	SW[6] of IOStandard LVCMOS33
	SW[5] of IOStandard LVCMOS33
	SW[4] of IOStandard LVCMOS33
	SW[3] of IOStandard LVCMOS33
	SW[2] of IOStandard LVCMOS33
	SW[1] of IOStandard LVCMOS33
	SW[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 4d6fcddb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1277.516 ; gain = 0.000

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 4d6fcddb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1277.516 ; gain = 0.000

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: d9c2cd07

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1277.516 ; gain = 0.000
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1cb5f4c38

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1277.516 ; gain = 0.000

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1c1fb050a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1277.516 ; gain = 0.000
Phase 2.2.1 Place Init Design | Checksum: 261150cce

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 1355.656 ; gain = 78.141
Phase 2.2 Build Placer Netlist Model | Checksum: 261150cce

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 1355.656 ; gain = 78.141

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 261150cce

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 1355.656 ; gain = 78.141
Phase 2.3 Constrain Clocks/Macros | Checksum: 261150cce

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 1355.656 ; gain = 78.141
Phase 2 Placer Initialization | Checksum: 261150cce

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 1355.656 ; gain = 78.141

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1d768e193

Time (s): cpu = 00:01:59 ; elapsed = 00:01:23 . Memory (MB): peak = 1395.156 ; gain = 117.641

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1d768e193

Time (s): cpu = 00:02:00 ; elapsed = 00:01:24 . Memory (MB): peak = 1395.156 ; gain = 117.641

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 199d97264

Time (s): cpu = 00:02:20 ; elapsed = 00:01:36 . Memory (MB): peak = 1395.156 ; gain = 117.641

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 227b52b47

Time (s): cpu = 00:02:20 ; elapsed = 00:01:36 . Memory (MB): peak = 1395.156 ; gain = 117.641

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 227b52b47

Time (s): cpu = 00:02:20 ; elapsed = 00:01:36 . Memory (MB): peak = 1395.156 ; gain = 117.641

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 286e66610

Time (s): cpu = 00:02:34 ; elapsed = 00:01:43 . Memory (MB): peak = 1395.156 ; gain = 117.641

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 19768d2bf

Time (s): cpu = 00:02:34 ; elapsed = 00:01:44 . Memory (MB): peak = 1395.156 ; gain = 117.641

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1885d3a88

Time (s): cpu = 00:02:47 ; elapsed = 00:01:56 . Memory (MB): peak = 1395.156 ; gain = 117.641
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1885d3a88

Time (s): cpu = 00:02:47 ; elapsed = 00:01:56 . Memory (MB): peak = 1395.156 ; gain = 117.641

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1885d3a88

Time (s): cpu = 00:02:48 ; elapsed = 00:01:56 . Memory (MB): peak = 1395.156 ; gain = 117.641

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1885d3a88

Time (s): cpu = 00:02:48 ; elapsed = 00:01:56 . Memory (MB): peak = 1395.156 ; gain = 117.641
Phase 4.6 Small Shape Detail Placement | Checksum: 1885d3a88

Time (s): cpu = 00:02:48 ; elapsed = 00:01:56 . Memory (MB): peak = 1395.156 ; gain = 117.641

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1885d3a88

Time (s): cpu = 00:02:50 ; elapsed = 00:01:58 . Memory (MB): peak = 1395.156 ; gain = 117.641
Phase 4 Detail Placement | Checksum: 1885d3a88

Time (s): cpu = 00:02:50 ; elapsed = 00:01:58 . Memory (MB): peak = 1395.156 ; gain = 117.641

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 2527aa9b2

Time (s): cpu = 00:02:50 ; elapsed = 00:01:59 . Memory (MB): peak = 1395.156 ; gain = 117.641

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 2527aa9b2

Time (s): cpu = 00:02:50 ; elapsed = 00:01:59 . Memory (MB): peak = 1395.156 ; gain = 117.641

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 202235840

Time (s): cpu = 00:06:07 ; elapsed = 00:05:10 . Memory (MB): peak = 1395.156 ; gain = 117.641
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.665. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 202235840

Time (s): cpu = 00:06:07 ; elapsed = 00:05:10 . Memory (MB): peak = 1395.156 ; gain = 117.641
Phase 5.2.2 Post Placement Optimization | Checksum: 202235840

Time (s): cpu = 00:06:07 ; elapsed = 00:05:10 . Memory (MB): peak = 1395.156 ; gain = 117.641
Phase 5.2 Post Commit Optimization | Checksum: 202235840

Time (s): cpu = 00:06:07 ; elapsed = 00:05:10 . Memory (MB): peak = 1395.156 ; gain = 117.641

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 202235840

Time (s): cpu = 00:06:07 ; elapsed = 00:05:10 . Memory (MB): peak = 1395.156 ; gain = 117.641

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 202235840

Time (s): cpu = 00:06:07 ; elapsed = 00:05:11 . Memory (MB): peak = 1395.156 ; gain = 117.641

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 202235840

Time (s): cpu = 00:06:07 ; elapsed = 00:05:11 . Memory (MB): peak = 1395.156 ; gain = 117.641
Phase 5.5 Placer Reporting | Checksum: 202235840

Time (s): cpu = 00:06:08 ; elapsed = 00:05:11 . Memory (MB): peak = 1395.156 ; gain = 117.641

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1914ac1b6

Time (s): cpu = 00:06:08 ; elapsed = 00:05:11 . Memory (MB): peak = 1395.156 ; gain = 117.641
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1914ac1b6

Time (s): cpu = 00:06:08 ; elapsed = 00:05:11 . Memory (MB): peak = 1395.156 ; gain = 117.641
Ending Placer Task | Checksum: 14bcb8790

Time (s): cpu = 00:06:08 ; elapsed = 00:05:11 . Memory (MB): peak = 1395.156 ; gain = 117.641
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:15 ; elapsed = 00:05:15 . Memory (MB): peak = 1395.156 ; gain = 117.641
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 1395.156 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1395.156 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1395.156 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.895 . Memory (MB): peak = 1395.156 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1395.156 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus SW[15:0] with more than one IO standard is found. Components associated with this bus are:  SW[15] of IOStandard LVCMOS33; SW[14] of IOStandard LVCMOS33; SW[13] of IOStandard LVCMOS33; SW[12] of IOStandard LVCMOS33; SW[11] of IOStandard LVCMOS33; SW[10] of IOStandard LVCMOS33; SW[9] of IOStandard LVCMOS18; SW[8] of IOStandard LVCMOS18; SW[7] of IOStandard LVCMOS33; SW[6] of IOStandard LVCMOS33; SW[5] of IOStandard LVCMOS33; SW[4] of IOStandard LVCMOS33; SW[3] of IOStandard LVCMOS33; SW[2] of IOStandard LVCMOS33; SW[1] of IOStandard LVCMOS33; SW[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12671f752

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 1395.156 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12671f752

Time (s): cpu = 00:01:05 ; elapsed = 00:00:53 . Memory (MB): peak = 1395.156 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12671f752

Time (s): cpu = 00:01:05 ; elapsed = 00:00:53 . Memory (MB): peak = 1395.156 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 17922c8ae

Time (s): cpu = 00:01:40 ; elapsed = 00:01:14 . Memory (MB): peak = 1428.141 ; gain = 32.984
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.325 | TNS=-684.833| WHS=-0.440 | THS=-1596.824|

Phase 2 Router Initialization | Checksum: 16ff2947a

Time (s): cpu = 00:01:59 ; elapsed = 00:01:24 . Memory (MB): peak = 1428.141 ; gain = 32.984

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 126e161b1

Time (s): cpu = 00:02:13 ; elapsed = 00:01:31 . Memory (MB): peak = 1428.141 ; gain = 32.984

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3636
 Number of Nodes with overlaps = 436
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 11088f03e

Time (s): cpu = 00:03:03 ; elapsed = 00:02:02 . Memory (MB): peak = 1433.547 ; gain = 38.391
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.843 | TNS=-1497.578| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1d648c885

Time (s): cpu = 00:03:06 ; elapsed = 00:02:04 . Memory (MB): peak = 1433.547 ; gain = 38.391

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 123469153

Time (s): cpu = 00:03:07 ; elapsed = 00:02:06 . Memory (MB): peak = 1436.777 ; gain = 41.621
Phase 4.1.2 GlobIterForTiming | Checksum: 1a0979807

Time (s): cpu = 00:03:08 ; elapsed = 00:02:06 . Memory (MB): peak = 1436.777 ; gain = 41.621
Phase 4.1 Global Iteration 0 | Checksum: 1a0979807

Time (s): cpu = 00:03:08 ; elapsed = 00:02:06 . Memory (MB): peak = 1436.777 ; gain = 41.621

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 432
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 152c63d08

Time (s): cpu = 00:03:18 ; elapsed = 00:02:13 . Memory (MB): peak = 1436.777 ; gain = 41.621
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.256 | TNS=-1504.080| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: d8833810

Time (s): cpu = 00:03:19 ; elapsed = 00:02:13 . Memory (MB): peak = 1436.777 ; gain = 41.621
Phase 4 Rip-up And Reroute | Checksum: d8833810

Time (s): cpu = 00:03:19 ; elapsed = 00:02:13 . Memory (MB): peak = 1436.777 ; gain = 41.621

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: bfec6c55

Time (s): cpu = 00:03:27 ; elapsed = 00:02:18 . Memory (MB): peak = 1436.777 ; gain = 41.621
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.843 | TNS=-1497.578| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1bcdaf749

Time (s): cpu = 00:03:29 ; elapsed = 00:02:19 . Memory (MB): peak = 1436.777 ; gain = 41.621

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bcdaf749

Time (s): cpu = 00:03:29 ; elapsed = 00:02:19 . Memory (MB): peak = 1436.777 ; gain = 41.621
Phase 5 Delay and Skew Optimization | Checksum: 1bcdaf749

Time (s): cpu = 00:03:29 ; elapsed = 00:02:19 . Memory (MB): peak = 1436.777 ; gain = 41.621

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1c589fdb4

Time (s): cpu = 00:03:44 ; elapsed = 00:02:27 . Memory (MB): peak = 1436.777 ; gain = 41.621
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.843 | TNS=-1496.109| WHS=-0.021 | THS=-0.218 |

Phase 6 Post Hold Fix | Checksum: 19c0bde36

Time (s): cpu = 00:03:45 ; elapsed = 00:02:28 . Memory (MB): peak = 1436.777 ; gain = 41.621

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.32563 %
  Global Horizontal Routing Utilization  = 6.82999 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 76.5766%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
Phase 7 Route finalize | Checksum: 24cc6acdc

Time (s): cpu = 00:03:45 ; elapsed = 00:02:28 . Memory (MB): peak = 1436.777 ; gain = 41.621

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24cc6acdc

Time (s): cpu = 00:03:45 ; elapsed = 00:02:28 . Memory (MB): peak = 1436.777 ; gain = 41.621

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1dbd9fc6e

Time (s): cpu = 00:03:48 ; elapsed = 00:02:31 . Memory (MB): peak = 1436.777 ; gain = 41.621

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1dbd9fc6e

Time (s): cpu = 00:04:02 ; elapsed = 00:02:38 . Memory (MB): peak = 1436.777 ; gain = 41.621
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.843 | TNS=-1496.109| WHS=0.017  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1dbd9fc6e

Time (s): cpu = 00:04:02 ; elapsed = 00:02:38 . Memory (MB): peak = 1436.777 ; gain = 41.621
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:02 ; elapsed = 00:02:38 . Memory (MB): peak = 1436.777 ; gain = 41.621

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:09 ; elapsed = 00:02:42 . Memory (MB): peak = 1436.777 ; gain = 41.621
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
