{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 11:16:30 2016 " "Info: Processing started: Wed May 11 11:16:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VGA -c VGA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VGA -c VGA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "segment7:ind\|indicator\[6\] " "Warning: Node \"segment7:ind\|indicator\[6\]\" is a latch" {  } { { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "segment7:ind\|indicator\[5\] " "Warning: Node \"segment7:ind\|indicator\[5\]\" is a latch" {  } { { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "segment7:ind\|indicator\[4\] " "Warning: Node \"segment7:ind\|indicator\[4\]\" is a latch" {  } { { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "segment7:ind\|indicator\[3\] " "Warning: Node \"segment7:ind\|indicator\[3\]\" is a latch" {  } { { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "segment7:ind\|indicator\[2\] " "Warning: Node \"segment7:ind\|indicator\[2\]\" is a latch" {  } { { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "segment7:ind\|indicator\[1\] " "Warning: Node \"segment7:ind\|indicator\[1\]\" is a latch" {  } { { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "mode\[2\] " "Info: Assuming node \"mode\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "VGA.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "mode\[1\] " "Info: Assuming node \"mode\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "VGA.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "mode\[0\] " "Info: Assuming node \"mode\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "VGA.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "segment7:ind\|Mux6~0 " "Info: Detected gated clock \"segment7:ind\|Mux6~0\" as buffer" {  } { { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "segment7:ind\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 register VGA_Timer:Timer_2\|column\[5\] register VGA_Video_Generator:Generator_3\|G\[1\] 3.161 ns " "Info: Slack time is 3.161 ns for clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" between source register \"VGA_Timer:Timer_2\|column\[5\]\" and destination register \"VGA_Video_Generator:Generator_3\|G\[1\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "58.68 MHz 17.041 ns " "Info: Fmax is 58.68 MHz (period= 17.041 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.959 ns + Largest register register " "Info: + Largest register to register requirement is 19.959 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.202 ns + " "Info: + Setup relationship between source and destination is 20.202 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.759 ns " "Info: + Latch edge is 17.759 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll_1\|altpll:altpll_component\|_clk0 20.202 ns -2.443 ns  50 " "Info: Clock period of Destination clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" is 20.202 ns with  offset of -2.443 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.443 ns " "Info: - Launch edge is -2.443 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll_1\|altpll:altpll_component\|_clk0 20.202 ns -2.443 ns  50 " "Info: Clock period of Source clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" is 20.202 ns with  offset of -2.443 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns + Largest " "Info: + Largest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 destination 2.502 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" to destination register is 2.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 55 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 55; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.602 ns) 2.502 ns VGA_Video_Generator:Generator_3\|G\[1\] 3 REG LCFF_X30_Y17_N27 4 " "Info: 3: + IC(0.982 ns) + CELL(0.602 ns) = 2.502 ns; Loc. = LCFF_X30_Y17_N27; Fanout = 4; REG Node = 'VGA_Video_Generator:Generator_3\|G\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:Generator_3|G[1] } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.06 % ) " "Info: Total cell delay = 0.602 ns ( 24.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.900 ns ( 75.94 % ) " "Info: Total interconnect delay = 1.900 ns ( 75.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:Generator_3|G[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.502 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:Generator_3|G[1] {} } { 0.000ns 0.918ns 0.982ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 source 2.506 ns - Longest register " "Info: - Longest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" to source register is 2.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 55 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 55; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 2.506 ns VGA_Timer:Timer_2\|column\[5\] 3 REG LCFF_X30_Y16_N21 14 " "Info: 3: + IC(0.986 ns) + CELL(0.602 ns) = 2.506 ns; Loc. = LCFF_X30_Y16_N21; Fanout = 14; REG Node = 'VGA_Timer:Timer_2\|column\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Timer:Timer_2|column[5] } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.02 % ) " "Info: Total cell delay = 0.602 ns ( 24.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.904 ns ( 75.98 % ) " "Info: Total interconnect delay = 1.904 ns ( 75.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.506 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Timer:Timer_2|column[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.506 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:Timer_2|column[5] {} } { 0.000ns 0.918ns 0.986ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:Generator_3|G[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.502 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:Generator_3|G[1] {} } { 0.000ns 0.918ns 0.982ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.506 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Timer:Timer_2|column[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.506 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:Timer_2|column[5] {} } { 0.000ns 0.918ns 0.986ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:Generator_3|G[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.502 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:Generator_3|G[1] {} } { 0.000ns 0.918ns 0.982ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.506 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Timer:Timer_2|column[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.506 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:Timer_2|column[5] {} } { 0.000ns 0.918ns 0.986ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.798 ns - Longest register register " "Info: - Longest register to register delay is 16.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Timer:Timer_2\|column\[5\] 1 REG LCFF_X30_Y16_N21 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y16_N21; Fanout = 14; REG Node = 'VGA_Timer:Timer_2\|column\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Timer:Timer_2|column[5] } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.517 ns) 1.414 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[2\]~1 2 COMB LCCOMB_X34_Y16_N0 2 " "Info: 2: + IC(0.897 ns) + CELL(0.517 ns) = 1.414 ns; Loc. = LCCOMB_X34_Y16_N0; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[2\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { VGA_Timer:Timer_2|column[5] VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.494 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[3\]~3 3 COMB LCCOMB_X34_Y16_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.494 ns; Loc. = LCCOMB_X34_Y16_N2; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[3\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[2]~1 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.574 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[4\]~5 4 COMB LCCOMB_X34_Y16_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.574 ns; Loc. = LCCOMB_X34_Y16_N4; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[4\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[3]~3 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.654 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[5\]~7 5 COMB LCCOMB_X34_Y16_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.654 ns; Loc. = LCCOMB_X34_Y16_N6; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[5\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.734 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[6\]~9 6 COMB LCCOMB_X34_Y16_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.734 ns; Loc. = LCCOMB_X34_Y16_N8; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[6\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.814 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[7\]~11 7 COMB LCCOMB_X34_Y16_N10 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.814 ns; Loc. = LCCOMB_X34_Y16_N10; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[7\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.272 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[8\]~12 8 COMB LCCOMB_X34_Y16_N12 21 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 2.272 ns; Loc. = LCCOMB_X34_Y16_N12; Fanout = 21; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_7_result_int\[8\]~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[8]~12 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.449 ns) 3.119 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|StageOut\[82\]~82 9 COMB LCCOMB_X34_Y16_N24 2 " "Info: 9: + IC(0.398 ns) + CELL(0.449 ns) = 3.119 ns; Loc. = LCCOMB_X34_Y16_N24; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|StageOut\[82\]~82'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[8]~12 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[82]~82 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 93 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.517 ns) 4.435 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_8_result_int\[6\]~9 10 COMB LCCOMB_X35_Y16_N12 2 " "Info: 10: + IC(0.799 ns) + CELL(0.517 ns) = 4.435 ns; Loc. = LCCOMB_X35_Y16_N12; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_8_result_int\[6\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[82]~82 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 4.609 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_8_result_int\[7\]~11 11 COMB LCCOMB_X35_Y16_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.174 ns) = 4.609 ns; Loc. = LCCOMB_X35_Y16_N14; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_8_result_int\[7\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.689 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_8_result_int\[8\]~13 12 COMB LCCOMB_X35_Y16_N16 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 4.689 ns; Loc. = LCCOMB_X35_Y16_N16; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_8_result_int\[8\]~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.147 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_8_result_int\[9\]~14 13 COMB LCCOMB_X35_Y16_N18 26 " "Info: 13: + IC(0.000 ns) + CELL(0.458 ns) = 5.147 ns; Loc. = LCCOMB_X35_Y16_N18; Fanout = 26; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_8_result_int\[9\]~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[8]~13 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[9]~14 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.178 ns) 6.246 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|StageOut\[91\]~322 14 COMB LCCOMB_X36_Y17_N22 4 " "Info: 14: + IC(0.921 ns) + CELL(0.178 ns) = 6.246 ns; Loc. = LCCOMB_X36_Y17_N22; Fanout = 4; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|StageOut\[91\]~322'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[9]~14 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[91]~322 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 93 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.517 ns) 7.659 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[4\]~5 15 COMB LCCOMB_X35_Y18_N8 2 " "Info: 15: + IC(0.896 ns) + CELL(0.517 ns) = 7.659 ns; Loc. = LCCOMB_X35_Y18_N8; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[4\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.413 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[91]~322 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.739 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[5\]~7 16 COMB LCCOMB_X35_Y18_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 7.739 ns; Loc. = LCCOMB_X35_Y18_N10; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[5\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.819 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[6\]~9 17 COMB LCCOMB_X35_Y18_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 7.819 ns; Loc. = LCCOMB_X35_Y18_N12; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[6\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 7.993 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[7\]~11 18 COMB LCCOMB_X35_Y18_N14 2 " "Info: 18: + IC(0.000 ns) + CELL(0.174 ns) = 7.993 ns; Loc. = LCCOMB_X35_Y18_N14; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[7\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.073 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[8\]~13 19 COMB LCCOMB_X35_Y18_N16 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 8.073 ns; Loc. = LCCOMB_X35_Y18_N16; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[8\]~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.153 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[9\]~15 20 COMB LCCOMB_X35_Y18_N18 1 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 8.153 ns; Loc. = LCCOMB_X35_Y18_N18; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[9\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[8]~13 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[9]~15 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.611 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[10\]~16 21 COMB LCCOMB_X35_Y18_N20 24 " "Info: 21: + IC(0.000 ns) + CELL(0.458 ns) = 8.611 ns; Loc. = LCCOMB_X35_Y18_N20; Fanout = 24; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_9_result_int\[10\]~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[9]~15 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[10]~16 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.178 ns) 9.421 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|StageOut\[101\]~323 22 COMB LCCOMB_X34_Y18_N18 3 " "Info: 22: + IC(0.632 ns) + CELL(0.178 ns) = 9.421 ns; Loc. = LCCOMB_X34_Y18_N18; Fanout = 3; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|StageOut\[101\]~323'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[10]~16 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[101]~323 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 93 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.517 ns) 10.792 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[3\]~3 23 COMB LCCOMB_X35_Y17_N10 2 " "Info: 23: + IC(0.854 ns) + CELL(0.517 ns) = 10.792 ns; Loc. = LCCOMB_X35_Y17_N10; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[3\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[101]~323 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.872 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[4\]~5 24 COMB LCCOMB_X35_Y17_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 10.872 ns; Loc. = LCCOMB_X35_Y17_N12; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[4\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[3]~3 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 11.046 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[5\]~7 25 COMB LCCOMB_X35_Y17_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.174 ns) = 11.046 ns; Loc. = LCCOMB_X35_Y17_N14; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[5\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.126 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[6\]~9 26 COMB LCCOMB_X35_Y17_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 11.126 ns; Loc. = LCCOMB_X35_Y17_N16; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[6\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.584 ns VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[7\]~10 27 COMB LCCOMB_X35_Y17_N18 1 " "Info: 27: + IC(0.000 ns) + CELL(0.458 ns) = 11.584 ns; Loc. = LCCOMB_X35_Y17_N18; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Mod0\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[7\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[7]~10 } "NODE_NAME" } } { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_85f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.521 ns) 12.402 ns VGA_Video_Generator:Generator_3\|WideNor1~5 28 COMB LCCOMB_X35_Y17_N4 1 " "Info: 28: + IC(0.297 ns) + CELL(0.521 ns) = 12.402 ns; Loc. = LCCOMB_X35_Y17_N4; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|WideNor1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[7]~10 VGA_Video_Generator:Generator_3|WideNor1~5 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.567 ns) + CELL(0.545 ns) 13.514 ns VGA_Video_Generator:Generator_3\|WideNor1~6 29 COMB LCCOMB_X34_Y17_N26 1 " "Info: 29: + IC(0.567 ns) + CELL(0.545 ns) = 13.514 ns; Loc. = LCCOMB_X34_Y17_N26; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|WideNor1~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { VGA_Video_Generator:Generator_3|WideNor1~5 VGA_Video_Generator:Generator_3|WideNor1~6 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 13.986 ns VGA_Video_Generator:Generator_3\|WideNor1~12 30 COMB LCCOMB_X34_Y17_N22 1 " "Info: 30: + IC(0.294 ns) + CELL(0.178 ns) = 13.986 ns; Loc. = LCCOMB_X34_Y17_N22; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|WideNor1~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { VGA_Video_Generator:Generator_3|WideNor1~6 VGA_Video_Generator:Generator_3|WideNor1~12 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.485 ns) 14.766 ns VGA_Video_Generator:Generator_3\|B\[3\]~11 31 COMB LCCOMB_X34_Y17_N10 1 " "Info: 31: + IC(0.295 ns) + CELL(0.485 ns) = 14.766 ns; Loc. = LCCOMB_X34_Y17_N10; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|B\[3\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { VGA_Video_Generator:Generator_3|WideNor1~12 VGA_Video_Generator:Generator_3|B[3]~11 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 15.240 ns VGA_Video_Generator:Generator_3\|B\[3\]~12 32 COMB LCCOMB_X34_Y17_N20 9 " "Info: 32: + IC(0.296 ns) + CELL(0.178 ns) = 15.240 ns; Loc. = LCCOMB_X34_Y17_N20; Fanout = 9; COMB Node = 'VGA_Video_Generator:Generator_3\|B\[3\]~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { VGA_Video_Generator:Generator_3|B[3]~11 VGA_Video_Generator:Generator_3|B[3]~12 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.758 ns) 16.798 ns VGA_Video_Generator:Generator_3\|G\[1\] 33 REG LCFF_X30_Y17_N27 4 " "Info: 33: + IC(0.800 ns) + CELL(0.758 ns) = 16.798 ns; Loc. = LCFF_X30_Y17_N27; Fanout = 4; REG Node = 'VGA_Video_Generator:Generator_3\|G\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { VGA_Video_Generator:Generator_3|B[3]~12 VGA_Video_Generator:Generator_3|G[1] } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.852 ns ( 52.70 % ) " "Info: Total cell delay = 8.852 ns ( 52.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.946 ns ( 47.30 % ) " "Info: Total interconnect delay = 7.946 ns ( 47.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.798 ns" { VGA_Timer:Timer_2|column[5] VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[2]~1 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[3]~3 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[8]~12 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[82]~82 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[8]~13 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[9]~14 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[91]~322 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[8]~13 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[9]~15 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[10]~16 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[101]~323 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[3]~3 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[7]~10 VGA_Video_Generator:Generator_3|WideNor1~5 VGA_Video_Generator:Generator_3|WideNor1~6 VGA_Video_Generator:Generator_3|WideNor1~12 VGA_Video_Generator:Generator_3|B[3]~11 VGA_Video_Generator:Generator_3|B[3]~12 VGA_Video_Generator:Generator_3|G[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.798 ns" { VGA_Timer:Timer_2|column[5] {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[2]~1 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[3]~3 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[4]~5 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[5]~7 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[6]~9 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[7]~11 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[8]~12 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[82]~82 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[6]~9 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[7]~11 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[8]~13 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[9]~14 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[91]~322 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[4]~5 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[5]~7 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[6]~9 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[7]~11 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[8]~13 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[9]~15 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[10]~16 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[101]~323 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[3]~3 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[4]~5 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[5]~7 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[6]~9 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[7]~10 {} VGA_Video_Generator:Generator_3|WideNor1~5 {} VGA_Video_Generator:Generator_3|WideNor1~6 {} VGA_Video_Generator:Generator_3|WideNor1~12 {} VGA_Video_Generator:Generator_3|B[3]~11 {} VGA_Video_Generator:Generator_3|B[3]~12 {} VGA_Video_Generator:Generator_3|G[1] {} } { 0.000ns 0.897ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.398ns 0.799ns 0.000ns 0.000ns 0.000ns 0.921ns 0.896ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.632ns 0.854ns 0.000ns 0.000ns 0.000ns 0.000ns 0.297ns 0.567ns 0.294ns 0.295ns 0.296ns 0.800ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.449ns 0.517ns 0.174ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.174ns 0.080ns 0.458ns 0.521ns 0.545ns 0.178ns 0.485ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:Generator_3|G[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.502 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:Generator_3|G[1] {} } { 0.000ns 0.918ns 0.982ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.506 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Timer:Timer_2|column[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.506 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:Timer_2|column[5] {} } { 0.000ns 0.918ns 0.986ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.798 ns" { VGA_Timer:Timer_2|column[5] VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[2]~1 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[3]~3 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[8]~12 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[82]~82 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[8]~13 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[9]~14 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[91]~322 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[8]~13 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[9]~15 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[10]~16 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[101]~323 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[3]~3 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[7]~10 VGA_Video_Generator:Generator_3|WideNor1~5 VGA_Video_Generator:Generator_3|WideNor1~6 VGA_Video_Generator:Generator_3|WideNor1~12 VGA_Video_Generator:Generator_3|B[3]~11 VGA_Video_Generator:Generator_3|B[3]~12 VGA_Video_Generator:Generator_3|G[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.798 ns" { VGA_Timer:Timer_2|column[5] {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[2]~1 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[3]~3 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[4]~5 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[5]~7 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[6]~9 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[7]~11 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_7_result_int[8]~12 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[82]~82 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[6]~9 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[7]~11 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[8]~13 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_8_result_int[9]~14 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[91]~322 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[4]~5 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[5]~7 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[6]~9 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[7]~11 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[8]~13 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[9]~15 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_9_result_int[10]~16 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|StageOut[101]~323 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[3]~3 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[4]~5 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[5]~7 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[6]~9 {} VGA_Video_Generator:Generator_3|lpm_divide:Mod0|lpm_divide_s7m:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider|add_sub_10_result_int[7]~10 {} VGA_Video_Generator:Generator_3|WideNor1~5 {} VGA_Video_Generator:Generator_3|WideNor1~6 {} VGA_Video_Generator:Generator_3|WideNor1~12 {} VGA_Video_Generator:Generator_3|B[3]~11 {} VGA_Video_Generator:Generator_3|B[3]~12 {} VGA_Video_Generator:Generator_3|G[1] {} } { 0.000ns 0.897ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.398ns 0.799ns 0.000ns 0.000ns 0.000ns 0.921ns 0.896ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.632ns 0.854ns 0.000ns 0.000ns 0.000ns 0.000ns 0.297ns 0.567ns 0.294ns 0.295ns 0.296ns 0.800ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.449ns 0.517ns 0.174ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.174ns 0.080ns 0.458ns 0.521ns 0.545ns 0.178ns 0.485ns 0.178ns 0.758ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 register VGA_Timer:Timer_2\|hcount\[2\] register VGA_Timer:Timer_2\|hcount\[2\] 445 ps " "Info: Minimum slack time is 445 ps for clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" between source register \"VGA_Timer:Timer_2\|hcount\[2\]\" and destination register \"VGA_Timer:Timer_2\|hcount\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Timer:Timer_2\|hcount\[2\] 1 REG LCFF_X30_Y15_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y15_N23; Fanout = 4; REG Node = 'VGA_Timer:Timer_2\|hcount\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Timer:Timer_2|hcount[2] } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns VGA_Timer:Timer_2\|hcount~61 2 COMB LCCOMB_X30_Y15_N22 2 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X30_Y15_N22; Fanout = 2; COMB Node = 'VGA_Timer:Timer_2\|hcount~61'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { VGA_Timer:Timer_2|hcount[2] VGA_Timer:Timer_2|hcount~61 } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns VGA_Timer:Timer_2\|hcount\[2\] 3 REG LCFF_X30_Y15_N23 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X30_Y15_N23; Fanout = 4; REG Node = 'VGA_Timer:Timer_2\|hcount\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { VGA_Timer:Timer_2|hcount~61 VGA_Timer:Timer_2|hcount[2] } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { VGA_Timer:Timer_2|hcount[2] VGA_Timer:Timer_2|hcount~61 VGA_Timer:Timer_2|hcount[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { VGA_Timer:Timer_2|hcount[2] {} VGA_Timer:Timer_2|hcount~61 {} VGA_Timer:Timer_2|hcount[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.443 ns " "Info: + Latch edge is -2.443 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll_1\|altpll:altpll_component\|_clk0 20.202 ns -2.443 ns  50 " "Info: Clock period of Destination clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" is 20.202 ns with  offset of -2.443 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.443 ns " "Info: - Launch edge is -2.443 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll_1\|altpll:altpll_component\|_clk0 20.202 ns -2.443 ns  50 " "Info: Clock period of Source clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" is 20.202 ns with  offset of -2.443 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 destination 2.508 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" to destination register is 2.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 55 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 55; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.508 ns VGA_Timer:Timer_2\|hcount\[2\] 3 REG LCFF_X30_Y15_N23 4 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.508 ns; Loc. = LCFF_X30_Y15_N23; Fanout = 4; REG Node = 'VGA_Timer:Timer_2\|hcount\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Timer:Timer_2|hcount[2] } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.00 % ) " "Info: Total cell delay = 0.602 ns ( 24.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.906 ns ( 76.00 % ) " "Info: Total interconnect delay = 1.906 ns ( 76.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Timer:Timer_2|hcount[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.508 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:Timer_2|hcount[2] {} } { 0.000ns 0.918ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 source 2.508 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" to source register is 2.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 55 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 55; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.508 ns VGA_Timer:Timer_2\|hcount\[2\] 3 REG LCFF_X30_Y15_N23 4 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.508 ns; Loc. = LCFF_X30_Y15_N23; Fanout = 4; REG Node = 'VGA_Timer:Timer_2\|hcount\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Timer:Timer_2|hcount[2] } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.00 % ) " "Info: Total cell delay = 0.602 ns ( 24.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.906 ns ( 76.00 % ) " "Info: Total interconnect delay = 1.906 ns ( 76.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Timer:Timer_2|hcount[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.508 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:Timer_2|hcount[2] {} } { 0.000ns 0.918ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Timer:Timer_2|hcount[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.508 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:Timer_2|hcount[2] {} } { 0.000ns 0.918ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.508 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:Timer_2|hcount[2] {} } { 0.000ns 0.918ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Timer:Timer_2|hcount[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.508 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:Timer_2|hcount[2] {} } { 0.000ns 0.918ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.508 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:Timer_2|hcount[2] {} } { 0.000ns 0.918ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { VGA_Timer:Timer_2|hcount[2] VGA_Timer:Timer_2|hcount~61 VGA_Timer:Timer_2|hcount[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { VGA_Timer:Timer_2|hcount[2] {} VGA_Timer:Timer_2|hcount~61 {} VGA_Timer:Timer_2|hcount[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Timer:Timer_2|hcount[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.508 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:Timer_2|hcount[2] {} } { 0.000ns 0.918ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.508 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:Timer_2|hcount[2] {} } { 0.000ns 0.918ns 0.988ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "VGA_Video_Generator:Generator_3\|B\[3\] mode\[2\] clock 6.159 ns register " "Info: tsu for register \"VGA_Video_Generator:Generator_3\|B\[3\]\" (data pin = \"mode\[2\]\", clock pin = \"clock\") is 6.159 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.257 ns + Longest pin register " "Info: + Longest pin to register delay is 6.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns mode\[2\] 1 CLK PIN_M22 18 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_M22; Fanout = 18; CLK Node = 'mode\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode[2] } "NODE_NAME" } } { "VGA.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.952 ns) + CELL(0.178 ns) 3.166 ns VGA_Video_Generator:Generator_3\|B\[3\]~9 2 COMB LCCOMB_X34_Y17_N14 9 " "Info: 2: + IC(1.952 ns) + CELL(0.178 ns) = 3.166 ns; Loc. = LCCOMB_X34_Y17_N14; Fanout = 9; COMB Node = 'VGA_Video_Generator:Generator_3\|B\[3\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.130 ns" { mode[2] VGA_Video_Generator:Generator_3|B[3]~9 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.322 ns) 4.782 ns VGA_Video_Generator:Generator_3\|Mux8~0 3 COMB LCCOMB_X30_Y18_N12 1 " "Info: 3: + IC(1.294 ns) + CELL(0.322 ns) = 4.782 ns; Loc. = LCCOMB_X30_Y18_N12; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|Mux8~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { VGA_Video_Generator:Generator_3|B[3]~9 VGA_Video_Generator:Generator_3|Mux8~0 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.521 ns) 6.161 ns VGA_Video_Generator:Generator_3\|Mux8~1 4 COMB LCCOMB_X31_Y17_N10 1 " "Info: 4: + IC(0.858 ns) + CELL(0.521 ns) = 6.161 ns; Loc. = LCCOMB_X31_Y17_N10; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|Mux8~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { VGA_Video_Generator:Generator_3|Mux8~0 VGA_Video_Generator:Generator_3|Mux8~1 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.257 ns VGA_Video_Generator:Generator_3\|B\[3\] 5 REG LCFF_X31_Y17_N11 3 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 6.257 ns; Loc. = LCFF_X31_Y17_N11; Fanout = 3; REG Node = 'VGA_Video_Generator:Generator_3\|B\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { VGA_Video_Generator:Generator_3|Mux8~1 VGA_Video_Generator:Generator_3|B[3] } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.153 ns ( 34.41 % ) " "Info: Total cell delay = 2.153 ns ( 34.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.104 ns ( 65.59 % ) " "Info: Total interconnect delay = 4.104 ns ( 65.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.257 ns" { mode[2] VGA_Video_Generator:Generator_3|B[3]~9 VGA_Video_Generator:Generator_3|Mux8~0 VGA_Video_Generator:Generator_3|Mux8~1 VGA_Video_Generator:Generator_3|B[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.257 ns" { mode[2] {} mode[2]~combout {} VGA_Video_Generator:Generator_3|B[3]~9 {} VGA_Video_Generator:Generator_3|Mux8~0 {} VGA_Video_Generator:Generator_3|Mux8~1 {} VGA_Video_Generator:Generator_3|B[3] {} } { 0.000ns 0.000ns 1.952ns 1.294ns 0.858ns 0.000ns } { 0.000ns 1.036ns 0.178ns 0.322ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "clock pll:pll_1\|altpll:altpll_component\|_clk0 -2.443 ns - " "Info: - Offset between input clock \"clock\" and output clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" is -2.443 ns" {  } { { "VGA.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA.vhd" 10 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 destination 2.503 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" to destination register is 2.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 55 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 55; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.503 ns VGA_Video_Generator:Generator_3\|B\[3\] 3 REG LCFF_X31_Y17_N11 3 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.503 ns; Loc. = LCFF_X31_Y17_N11; Fanout = 3; REG Node = 'VGA_Video_Generator:Generator_3\|B\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:Generator_3|B[3] } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 24.05 % ) " "Info: Total cell delay = 0.602 ns ( 24.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.901 ns ( 75.95 % ) " "Info: Total interconnect delay = 1.901 ns ( 75.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:Generator_3|B[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:Generator_3|B[3] {} } { 0.000ns 0.918ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.257 ns" { mode[2] VGA_Video_Generator:Generator_3|B[3]~9 VGA_Video_Generator:Generator_3|Mux8~0 VGA_Video_Generator:Generator_3|Mux8~1 VGA_Video_Generator:Generator_3|B[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.257 ns" { mode[2] {} mode[2]~combout {} VGA_Video_Generator:Generator_3|B[3]~9 {} VGA_Video_Generator:Generator_3|Mux8~0 {} VGA_Video_Generator:Generator_3|Mux8~1 {} VGA_Video_Generator:Generator_3|B[3] {} } { 0.000ns 0.000ns 1.952ns 1.294ns 0.858ns 0.000ns } { 0.000ns 1.036ns 0.178ns 0.322ns 0.521ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:Generator_3|B[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:Generator_3|B[3] {} } { 0.000ns 0.918ns 0.983ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "mode\[0\] indicator\[4\] segment7:ind\|indicator\[4\] 9.937 ns register " "Info: tco from clock \"mode\[0\]\" to destination pin \"indicator\[4\]\" through register \"segment7:ind\|indicator\[4\]\" is 9.937 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mode\[0\] source 4.084 ns + Longest register " "Info: + Longest clock path from clock \"mode\[0\]\" to source register is 4.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns mode\[0\] 1 CLK PIN_L22 9 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 9; CLK Node = 'mode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode[0] } "NODE_NAME" } } { "VGA.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.491 ns) 1.950 ns segment7:ind\|Mux6~0 2 COMB LCCOMB_X49_Y14_N6 1 " "Info: 2: + IC(0.433 ns) + CELL(0.491 ns) = 1.950 ns; Loc. = LCCOMB_X49_Y14_N6; Fanout = 1; COMB Node = 'segment7:ind\|Mux6~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { mode[0] segment7:ind|Mux6~0 } "NODE_NAME" } } { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.000 ns) 2.543 ns segment7:ind\|Mux6~0clkctrl 3 COMB CLKCTRL_G4 6 " "Info: 3: + IC(0.593 ns) + CELL(0.000 ns) = 2.543 ns; Loc. = CLKCTRL_G4; Fanout = 6; COMB Node = 'segment7:ind\|Mux6~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { segment7:ind|Mux6~0 segment7:ind|Mux6~0clkctrl } "NODE_NAME" } } { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.363 ns) + CELL(0.178 ns) 4.084 ns segment7:ind\|indicator\[4\] 4 REG LCCOMB_X34_Y20_N8 1 " "Info: 4: + IC(1.363 ns) + CELL(0.178 ns) = 4.084 ns; Loc. = LCCOMB_X34_Y20_N8; Fanout = 1; REG Node = 'segment7:ind\|indicator\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { segment7:ind|Mux6~0clkctrl segment7:ind|indicator[4] } "NODE_NAME" } } { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.695 ns ( 41.50 % ) " "Info: Total cell delay = 1.695 ns ( 41.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.389 ns ( 58.50 % ) " "Info: Total interconnect delay = 2.389 ns ( 58.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.084 ns" { mode[0] segment7:ind|Mux6~0 segment7:ind|Mux6~0clkctrl segment7:ind|indicator[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.084 ns" { mode[0] {} mode[0]~combout {} segment7:ind|Mux6~0 {} segment7:ind|Mux6~0clkctrl {} segment7:ind|indicator[4] {} } { 0.000ns 0.000ns 0.433ns 0.593ns 1.363ns } { 0.000ns 1.026ns 0.491ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.853 ns + Longest register pin " "Info: + Longest register to pin delay is 5.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns segment7:ind\|indicator\[4\] 1 REG LCCOMB_X34_Y20_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X34_Y20_N8; Fanout = 1; REG Node = 'segment7:ind\|indicator\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { segment7:ind|indicator[4] } "NODE_NAME" } } { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.003 ns) + CELL(2.850 ns) 5.853 ns indicator\[4\] 2 PIN PIN_F2 0 " "Info: 2: + IC(3.003 ns) + CELL(2.850 ns) = 5.853 ns; Loc. = PIN_F2; Fanout = 0; PIN Node = 'indicator\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.853 ns" { segment7:ind|indicator[4] indicator[4] } "NODE_NAME" } } { "VGA.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 48.69 % ) " "Info: Total cell delay = 2.850 ns ( 48.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.003 ns ( 51.31 % ) " "Info: Total interconnect delay = 3.003 ns ( 51.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.853 ns" { segment7:ind|indicator[4] indicator[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.853 ns" { segment7:ind|indicator[4] {} indicator[4] {} } { 0.000ns 3.003ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.084 ns" { mode[0] segment7:ind|Mux6~0 segment7:ind|Mux6~0clkctrl segment7:ind|indicator[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.084 ns" { mode[0] {} mode[0]~combout {} segment7:ind|Mux6~0 {} segment7:ind|Mux6~0clkctrl {} segment7:ind|indicator[4] {} } { 0.000ns 0.000ns 0.433ns 0.593ns 1.363ns } { 0.000ns 1.026ns 0.491ns 0.000ns 0.178ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.853 ns" { segment7:ind|indicator[4] indicator[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.853 ns" { segment7:ind|indicator[4] {} indicator[4] {} } { 0.000ns 3.003ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "segment7:ind\|indicator\[5\] mode\[2\] mode\[0\] 0.425 ns register " "Info: th for register \"segment7:ind\|indicator\[5\]\" (data pin = \"mode\[2\]\", clock pin = \"mode\[0\]\") is 0.425 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mode\[0\] destination 4.082 ns + Longest register " "Info: + Longest clock path from clock \"mode\[0\]\" to destination register is 4.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns mode\[0\] 1 CLK PIN_L22 9 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 9; CLK Node = 'mode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode[0] } "NODE_NAME" } } { "VGA.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.491 ns) 1.950 ns segment7:ind\|Mux6~0 2 COMB LCCOMB_X49_Y14_N6 1 " "Info: 2: + IC(0.433 ns) + CELL(0.491 ns) = 1.950 ns; Loc. = LCCOMB_X49_Y14_N6; Fanout = 1; COMB Node = 'segment7:ind\|Mux6~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { mode[0] segment7:ind|Mux6~0 } "NODE_NAME" } } { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.000 ns) 2.543 ns segment7:ind\|Mux6~0clkctrl 3 COMB CLKCTRL_G4 6 " "Info: 3: + IC(0.593 ns) + CELL(0.000 ns) = 2.543 ns; Loc. = CLKCTRL_G4; Fanout = 6; COMB Node = 'segment7:ind\|Mux6~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { segment7:ind|Mux6~0 segment7:ind|Mux6~0clkctrl } "NODE_NAME" } } { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.178 ns) 4.082 ns segment7:ind\|indicator\[5\] 4 REG LCCOMB_X23_Y20_N16 1 " "Info: 4: + IC(1.361 ns) + CELL(0.178 ns) = 4.082 ns; Loc. = LCCOMB_X23_Y20_N16; Fanout = 1; REG Node = 'segment7:ind\|indicator\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { segment7:ind|Mux6~0clkctrl segment7:ind|indicator[5] } "NODE_NAME" } } { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.695 ns ( 41.52 % ) " "Info: Total cell delay = 1.695 ns ( 41.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.387 ns ( 58.48 % ) " "Info: Total interconnect delay = 2.387 ns ( 58.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.082 ns" { mode[0] segment7:ind|Mux6~0 segment7:ind|Mux6~0clkctrl segment7:ind|indicator[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.082 ns" { mode[0] {} mode[0]~combout {} segment7:ind|Mux6~0 {} segment7:ind|Mux6~0clkctrl {} segment7:ind|indicator[5] {} } { 0.000ns 0.000ns 0.433ns 0.593ns 1.361ns } { 0.000ns 1.026ns 0.491ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.657 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns mode\[2\] 1 CLK PIN_M22 18 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_M22; Fanout = 18; CLK Node = 'mode\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode[2] } "NODE_NAME" } } { "VGA.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.130 ns) + CELL(0.491 ns) 3.657 ns segment7:ind\|indicator\[5\] 2 REG LCCOMB_X23_Y20_N16 1 " "Info: 2: + IC(2.130 ns) + CELL(0.491 ns) = 3.657 ns; Loc. = LCCOMB_X23_Y20_N16; Fanout = 1; REG Node = 'segment7:ind\|indicator\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { mode[2] segment7:ind|indicator[5] } "NODE_NAME" } } { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.527 ns ( 41.76 % ) " "Info: Total cell delay = 1.527 ns ( 41.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.130 ns ( 58.24 % ) " "Info: Total interconnect delay = 2.130 ns ( 58.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.657 ns" { mode[2] segment7:ind|indicator[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.657 ns" { mode[2] {} mode[2]~combout {} segment7:ind|indicator[5] {} } { 0.000ns 0.000ns 2.130ns } { 0.000ns 1.036ns 0.491ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.082 ns" { mode[0] segment7:ind|Mux6~0 segment7:ind|Mux6~0clkctrl segment7:ind|indicator[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.082 ns" { mode[0] {} mode[0]~combout {} segment7:ind|Mux6~0 {} segment7:ind|Mux6~0clkctrl {} segment7:ind|indicator[5] {} } { 0.000ns 0.000ns 0.433ns 0.593ns 1.361ns } { 0.000ns 1.026ns 0.491ns 0.000ns 0.178ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.657 ns" { mode[2] segment7:ind|indicator[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.657 ns" { mode[2] {} mode[2]~combout {} segment7:ind|indicator[5] {} } { 0.000ns 0.000ns 2.130ns } { 0.000ns 1.036ns 0.491ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 11:16:31 2016 " "Info: Processing ended: Wed May 11 11:16:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
