{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603798818615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603798818615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 19:40:18 2020 " "Processing started: Tue Oct 27 19:40:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603798818615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603798818615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i281 -c i281 " "Command: quartus_map --read_settings_files=on --write_settings_files=off i281 -c i281" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603798818615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603798818876 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603798818876 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "2-to-1-mux.v " "Can't analyze file -- file 2-to-1-mux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603798823897 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "2to1mux.v " "Can't analyze file -- file 2to1mux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603798823900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_2to1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _2to1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _2to1mux " "Found entity 1: _2to1mux" {  } { { "_2to1mux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_2to1mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603798823902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603798823902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file _programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 _programCounter " "Found entity 1: _programCounter" {  } { { "_programCounter.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603798823903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603798823903 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ProgramCounter_Stoyt.v " "Can't analyze file -- file ProgramCounter_Stoyt.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603798823905 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "_programCounterMultiplexer.v " "Can't analyze file -- file _programCounterMultiplexer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603798823908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_6widebusmux.v 1 1 " "Found 1 design units, including 1 entities, in source file _6widebusmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _6WideBusMux " "Found entity 1: _6WideBusMux" {  } { { "_6WideBusMux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_6WideBusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603798823909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603798823909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file _control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 _Control_FSM " "Found entity 1: _Control_FSM" {  } { { "_Control_FSM.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Control_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603798823910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603798823910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_1to2decoderwithenable.v 1 1 " "Found 1 design units, including 1 entities, in source file _1to2decoderwithenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 _1to2DecoderWithEnable " "Found entity 1: _1to2DecoderWithEnable" {  } { { "_1to2DecoderWithEnable.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_1to2DecoderWithEnable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603798823910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603798823910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_2to4decoderwithenable.v 1 1 " "Found 1 design units, including 1 entities, in source file _2to4decoderwithenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 _2to4DecoderWithEnable " "Found entity 1: _2to4DecoderWithEnable" {  } { { "_2to4DecoderWithEnable.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_2to4DecoderWithEnable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603798823911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603798823911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_3to8decoderwithenable.v 1 1 " "Found 1 design units, including 1 entities, in source file _3to8decoderwithenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 _3to8DecoderWithEnable " "Found entity 1: _3to8DecoderWithEnable" {  } { { "_3to8DecoderWithEnable.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_3to8DecoderWithEnable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603798823912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603798823912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_4to16decoderwithenable.v 1 1 " "Found 1 design units, including 1 entities, in source file _4to16decoderwithenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 _4to16DecoderWithEnable " "Found entity 1: _4to16DecoderWithEnable" {  } { { "_4to16DecoderWithEnable.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_4to16DecoderWithEnable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603798823913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603798823913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_opcode_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file _opcode_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 _Opcode_Decoder " "Found entity 1: _Opcode_Decoder" {  } { { "_Opcode_Decoder.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Opcode_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603798823913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603798823913 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "_OpcodeDecoder_TB.v " "Can't analyze file -- file _OpcodeDecoder_TB.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603798823917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i281.bdf 1 1 " "Found 1 design units, including 1 entities, in source file i281.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 i281 " "Found entity 1: i281" {  } { { "i281.bdf" "" { Schematic "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/i281.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603798823918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603798823918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file _fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 _FullAdder " "Found entity 1: _FullAdder" {  } { { "_FullAdder.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603798823919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603798823919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_6bitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file _6bitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 _6BitAdder " "Found entity 1: _6BitAdder" {  } { { "_6BitAdder.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_6BitAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603798823919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603798823919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_sixteenwidebusmux.v 1 1 " "Found 1 design units, including 1 entities, in source file _sixteenwidebusmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _SixteenWideBusMux " "Found entity 1: _SixteenWideBusMux" {  } { { "_SixteenWideBusMux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_SixteenWideBusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603798823920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603798823920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_registers16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file _registers16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 _Registers16bit " "Found entity 1: _Registers16bit" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603798823921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603798823921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_c16to1busmux.v 1 1 " "Found 1 design units, including 1 entities, in source file _c16to1busmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _C16to1BusMux " "Found entity 1: _C16to1BusMux" {  } { { "_C16to1BusMux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_C16to1BusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603798823922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603798823922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_readonly_16x16_register_file_low.v 1 1 " "Found 1 design units, including 1 entities, in source file _readonly_16x16_register_file_low.v" { { "Info" "ISGN_ENTITY_NAME" "1 _ReadOnly_16x16_Register_File_Low " "Found entity 1: _ReadOnly_16x16_Register_File_Low" {  } { { "_ReadOnly_16x16_Register_File_Low.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_ReadOnly_16x16_Register_File_Low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603798823924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603798823924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_imem_high.v 1 1 " "Found 1 design units, including 1 entities, in source file _imem_high.v" { { "Info" "ISGN_ENTITY_NAME" "1 _IMEM_high " "Found entity 1: _IMEM_high" {  } { { "_IMEM_high.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_IMEM_high.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603798823925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603798823925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_imem_low.v 1 1 " "Found 1 design units, including 1 entities, in source file _imem_low.v" { { "Info" "ISGN_ENTITY_NAME" "1 _IMEM_low " "Found entity 1: _IMEM_low" {  } { { "_IMEM_low.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_IMEM_low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603798823926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603798823926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_16wide4to1busmux.v 1 1 " "Found 1 design units, including 1 entities, in source file _16wide4to1busmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _16Wide4To1BusMux " "Found entity 1: _16Wide4To1BusMux" {  } { { "_16Wide4To1BusMux.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_16Wide4To1BusMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603798823927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603798823927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_imem.v 1 1 " "Found 1 design units, including 1 entities, in source file _imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 _IMEM " "Found entity 1: _IMEM" {  } { { "_IMEM.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_IMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603798823927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603798823927 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc_signal _programCounter.v(13) " "Verilog HDL Implicit Net warning at _programCounter.v(13): created implicit net for \"vcc_signal\"" {  } { { "_programCounter.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_programCounter.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603798823928 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vcc_signal _Registers16bit.v(11) " "Verilog HDL Implicit Net warning at _Registers16bit.v(11): created implicit net for \"vcc_signal\"" {  } { { "_Registers16bit.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_Registers16bit.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603798823928 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_GND _IMEM.v(9) " "Verilog HDL Implicit Net warning at _IMEM.v(9): created implicit net for \"_GND\"" {  } { { "_IMEM.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_IMEM.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603798823928 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RO_WE_LOW _IMEM.v(14) " "Verilog HDL Implicit Net warning at _IMEM.v(14): created implicit net for \"RO_WE_LOW\"" {  } { { "_IMEM.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_IMEM.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603798823928 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RO_WE_HIGH _IMEM.v(15) " "Verilog HDL Implicit Net warning at _IMEM.v(15): created implicit net for \"RO_WE_HIGH\"" {  } { { "_IMEM.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_IMEM.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603798823928 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "_IMEM " "Elaborating entity \"_IMEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603798823958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2to4DecoderWithEnable _2to4DecoderWithEnable:IMEMDecoder " "Elaborating entity \"_2to4DecoderWithEnable\" for hierarchy \"_2to4DecoderWithEnable:IMEMDecoder\"" {  } { { "_IMEM.v" "IMEMDecoder" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_IMEM.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603798823974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_ReadOnly_16x16_Register_File_Low _ReadOnly_16x16_Register_File_Low:RO_Low " "Elaborating entity \"_ReadOnly_16x16_Register_File_Low\" for hierarchy \"_ReadOnly_16x16_Register_File_Low:RO_Low\"" {  } { { "_IMEM.v" "RO_Low" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_IMEM.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603798823974 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_ones.v 1 1 " "Using design file _ones.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _ONES " "Found entity 1: _ONES" {  } { { "_ones.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_ones.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603798823986 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603798823986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_ONES _ReadOnly_16x16_Register_File_Low:RO_Low\|_ONES:one " "Elaborating entity \"_ONES\" for hierarchy \"_ReadOnly_16x16_Register_File_Low:RO_Low\|_ONES:one\"" {  } { { "_ReadOnly_16x16_Register_File_Low.v" "one" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_ReadOnly_16x16_Register_File_Low.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603798823986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4to16DecoderWithEnable _ReadOnly_16x16_Register_File_Low:RO_Low\|_4to16DecoderWithEnable:_4to16Inst37 " "Elaborating entity \"_4to16DecoderWithEnable\" for hierarchy \"_ReadOnly_16x16_Register_File_Low:RO_Low\|_4to16DecoderWithEnable:_4to16Inst37\"" {  } { { "_ReadOnly_16x16_Register_File_Low.v" "_4to16Inst37" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_ReadOnly_16x16_Register_File_Low.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603798823987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_3to8DecoderWithEnable _ReadOnly_16x16_Register_File_Low:RO_Low\|_4to16DecoderWithEnable:_4to16Inst37\|_3to8DecoderWithEnable:firstDecoder " "Elaborating entity \"_3to8DecoderWithEnable\" for hierarchy \"_ReadOnly_16x16_Register_File_Low:RO_Low\|_4to16DecoderWithEnable:_4to16Inst37\|_3to8DecoderWithEnable:firstDecoder\"" {  } { { "_4to16DecoderWithEnable.v" "firstDecoder" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_4to16DecoderWithEnable.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603798823987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_SixteenWideBusMux _ReadOnly_16x16_Register_File_Low:RO_Low\|_SixteenWideBusMux:WideBusMuxInst4 " "Elaborating entity \"_SixteenWideBusMux\" for hierarchy \"_ReadOnly_16x16_Register_File_Low:RO_Low\|_SixteenWideBusMux:WideBusMuxInst4\"" {  } { { "_ReadOnly_16x16_Register_File_Low.v" "WideBusMuxInst4" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_ReadOnly_16x16_Register_File_Low.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603798823990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2to1mux _ReadOnly_16x16_Register_File_Low:RO_Low\|_SixteenWideBusMux:WideBusMuxInst4\|_2to1mux:BusMux\[0\].mux1 " "Elaborating entity \"_2to1mux\" for hierarchy \"_ReadOnly_16x16_Register_File_Low:RO_Low\|_SixteenWideBusMux:WideBusMuxInst4\|_2to1mux:BusMux\[0\].mux1\"" {  } { { "_SixteenWideBusMux.v" "BusMux\[0\].mux1" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_SixteenWideBusMux.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603798823990 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_bios_hardcoded_low.v 1 1 " "Using design file _bios_hardcoded_low.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _BIOS_Hardcoded_Low " "Found entity 1: _BIOS_Hardcoded_Low" {  } { { "_bios_hardcoded_low.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_bios_hardcoded_low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603798824003 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603798824003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_BIOS_Hardcoded_Low _ReadOnly_16x16_Register_File_Low:RO_Low\|_BIOS_Hardcoded_Low:BiosLow " "Elaborating entity \"_BIOS_Hardcoded_Low\" for hierarchy \"_ReadOnly_16x16_Register_File_Low:RO_Low\|_BIOS_Hardcoded_Low:BiosLow\"" {  } { { "_ReadOnly_16x16_Register_File_Low.v" "BiosLow" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_ReadOnly_16x16_Register_File_Low.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603798824003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_Registers16bit _ReadOnly_16x16_Register_File_Low:RO_Low\|_Registers16bit:reg16_0 " "Elaborating entity \"_Registers16bit\" for hierarchy \"_ReadOnly_16x16_Register_File_Low:RO_Low\|_Registers16bit:reg16_0\"" {  } { { "_ReadOnly_16x16_Register_File_Low.v" "reg16_0" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_ReadOnly_16x16_Register_File_Low.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603798824065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_C16to1BusMux _ReadOnly_16x16_Register_File_Low:RO_Low\|_C16to1BusMux:busMux " "Elaborating entity \"_C16to1BusMux\" for hierarchy \"_ReadOnly_16x16_Register_File_Low:RO_Low\|_C16to1BusMux:busMux\"" {  } { { "_ReadOnly_16x16_Register_File_Low.v" "busMux" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_ReadOnly_16x16_Register_File_Low.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603798824127 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_readonly_16x16_register_file_high.v 1 1 " "Using design file _readonly_16x16_register_file_high.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _ReadOnly_16x16_Register_File_High " "Found entity 1: _ReadOnly_16x16_Register_File_High" {  } { { "_readonly_16x16_register_file_high.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_readonly_16x16_register_file_high.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603798824203 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603798824203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_ReadOnly_16x16_Register_File_High _ReadOnly_16x16_Register_File_High:RO_High " "Elaborating entity \"_ReadOnly_16x16_Register_File_High\" for hierarchy \"_ReadOnly_16x16_Register_File_High:RO_High\"" {  } { { "_IMEM.v" "RO_High" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_IMEM.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603798824203 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_bios_hardcoded_high.v 1 1 " "Using design file _bios_hardcoded_high.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _BIOS_Hardcoded_High " "Found entity 1: _BIOS_Hardcoded_High" {  } { { "_bios_hardcoded_high.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_bios_hardcoded_high.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603798824222 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603798824222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_BIOS_Hardcoded_High _ReadOnly_16x16_Register_File_High:RO_High\|_BIOS_Hardcoded_High:BiosHigh " "Elaborating entity \"_BIOS_Hardcoded_High\" for hierarchy \"_ReadOnly_16x16_Register_File_High:RO_High\|_BIOS_Hardcoded_High:BiosHigh\"" {  } { { "_readonly_16x16_register_file_high.v" "BiosHigh" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_readonly_16x16_register_file_high.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603798824222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_IMEM_low _IMEM_low:IMEMLow " "Elaborating entity \"_IMEM_low\" for hierarchy \"_IMEM_low:IMEMLow\"" {  } { { "_IMEM.v" "IMEMLow" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_IMEM.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603798824406 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_user_code_low.v 1 1 " "Using design file _user_code_low.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _User_Code_Low " "Found entity 1: _User_Code_Low" {  } { { "_user_code_low.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_user_code_low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603798824420 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603798824420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_User_Code_Low _IMEM_low:IMEMLow\|_User_Code_Low:UserCodeLow " "Elaborating entity \"_User_Code_Low\" for hierarchy \"_IMEM_low:IMEMLow\|_User_Code_Low:UserCodeLow\"" {  } { { "_IMEM_low.v" "UserCodeLow" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_IMEM_low.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603798824421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_IMEM_high _IMEM_high:IMEMHigh " "Elaborating entity \"_IMEM_high\" for hierarchy \"_IMEM_high:IMEMHigh\"" {  } { { "_IMEM.v" "IMEMHigh" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_IMEM.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603798824597 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_user_code_high.v 1 1 " "Using design file _user_code_high.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _User_Code_High " "Found entity 1: _User_Code_High" {  } { { "_user_code_high.v" "" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_user_code_high.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603798824611 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603798824611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_User_Code_High _IMEM_high:IMEMHigh\|_User_Code_High:UserCodeHigh " "Elaborating entity \"_User_Code_High\" for hierarchy \"_IMEM_high:IMEMHigh\|_User_Code_High:UserCodeHigh\"" {  } { { "_IMEM_high.v" "UserCodeHigh" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_IMEM_high.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603798824612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_16Wide4To1BusMux _16Wide4To1BusMux:IMEMBuxMux " "Elaborating entity \"_16Wide4To1BusMux\" for hierarchy \"_16Wide4To1BusMux:IMEMBuxMux\"" {  } { { "_IMEM.v" "IMEMBuxMux" { Text "D:/school_stuff/sdmay21-38/VerilogConversion/i281Verilog/_IMEM.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603798824792 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603798826888 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603798827697 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603798827697 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "982 " "Implemented 982 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603798827795 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603798827795 ""} { "Info" "ICUT_CUT_TM_LCELLS" "935 " "Implemented 935 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603798827795 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603798827795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603798827831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 19:40:27 2020 " "Processing ended: Tue Oct 27 19:40:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603798827831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603798827831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603798827831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603798827831 ""}
