m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/InstructionMemory/simulation/modelsim
vinstructionmemory
Z1 !s110 1658198850
!i10b 1
!s100 2WKnDKK3^bU]LWG9hMYJi3
I]T2O5La8nZQh6PP6d^bBb0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1658197917
8D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/InstructionMemory/instructionmemory.v
FD:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/InstructionMemory/instructionmemory.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1658198850.000000
!s107 D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/InstructionMemory/instructionmemory.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/InstructionMemory|D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/InstructionMemory/instructionmemory.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work {+incdir+D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/InstructionMemory}
Z7 tCvgOpt 0
vinstructionmemory_TB
R1
!i10b 1
!s100 mJ8kFbWKJJ[h`Y:lT9bfU3
I[H5X^_f]ze;i[mEVXL;PY0
R2
R0
w1658198511
8D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/InstructionMemory/instructionmemory_TB.v
FD:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/InstructionMemory/instructionmemory_TB.v
L0 3
R3
r1
!s85 0
31
R4
!s107 D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/InstructionMemory/instructionmemory_TB.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/InstructionMemory|D:/QuartusLite/Projeto de Sistemas Digitais/MIPS_CPU/InstructionMemory/instructionmemory_TB.v|
!i113 1
R5
R6
R7
ninstructionmemory_@t@b
