module Mux_PC(input_1, input_2, flag, mux_output);
	input [31:0] input_1, input_2;
	input flag;
	output reg [31:0] mux_output;
	
	always @ (flag) begin
		if (flag) begin 
			mux_output <= input_1;
		end
		else begin
			mux_output <= input_2;
		end
	end 
endmodule	