INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Ex_Files_Learning_Verilog_FPGA_Development/Exercise Files/Ch05/05_05/sequential_ch/sequential_ch.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Ex_Files_Learning_Verilog_FPGA_Development/Exercise Files/Ch05/05_05/sequential_ch/sequential_ch.srcs/sim_1/new/clock_divider_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider_TB
