# VHDL Implementation of a 32-RISC Processor
VHDL implementation of a 32-bit RISC processor based on the Beta ISA, proposed by the MIT's Computer Science Department.
