/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [18:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [7:0] celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  reg [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = celloutsig_0_5z ? in_data[64] : celloutsig_0_1z;
  assign celloutsig_1_5z = !(celloutsig_1_1z ? celloutsig_1_1z : celloutsig_1_1z);
  assign celloutsig_1_19z = ~((celloutsig_1_8z[3] | celloutsig_1_3z) & celloutsig_1_12z);
  assign celloutsig_0_5z = ~((celloutsig_0_3z[8] | celloutsig_0_3z[9]) & celloutsig_0_4z[3]);
  assign celloutsig_0_1z = celloutsig_0_0z[12] | in_data[49];
  assign celloutsig_0_6z = { celloutsig_0_3z[9:7], celloutsig_0_5z } / { 1'h1, celloutsig_0_3z[7:6], celloutsig_0_1z };
  assign celloutsig_0_7z = { in_data[33:24], celloutsig_0_2z } / { 1'h1, celloutsig_0_3z[9], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_2z = in_data[128:126] / { 1'h1, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_17z = in_data[8:6] == { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[167:164] == in_data[159:156];
  assign celloutsig_1_1z = { in_data[122:105], celloutsig_1_0z } == in_data[149:131];
  assign celloutsig_1_3z = { in_data[107], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z } > in_data[144:126];
  assign celloutsig_0_8z = celloutsig_0_6z % { 1'h1, celloutsig_0_6z[2:1], in_data[0] };
  assign celloutsig_1_9z = { in_data[132:129], celloutsig_1_1z } % { 1'h1, in_data[151:148] };
  assign celloutsig_0_3z = in_data[26:16] % { 1'h1, celloutsig_0_0z[12:5], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_13z = { in_data[84], celloutsig_0_3z, celloutsig_0_12z } % { 1'h1, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_9z = celloutsig_0_7z[9:0] != { celloutsig_0_0z[18:11], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_10z = celloutsig_0_6z != celloutsig_0_8z;
  assign celloutsig_0_15z = in_data[3:0] != celloutsig_0_7z[8:5];
  assign celloutsig_0_19z = { celloutsig_0_13z[8], celloutsig_0_3z } != { celloutsig_0_0z[17:9], celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_1z };
  assign celloutsig_0_4z = - { celloutsig_0_0z[11:9], celloutsig_0_1z };
  assign celloutsig_1_4z = - { celloutsig_1_2z[2:1], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_12z = in_data[132:130] !== { celloutsig_1_9z[1], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_2z = in_data[12:2] !== celloutsig_0_0z[15:5];
  assign celloutsig_0_11z = celloutsig_0_0z[9] & celloutsig_0_9z;
  assign celloutsig_1_11z = in_data[149:141] >> { in_data[152:151], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_1_8z = { in_data[169:165], celloutsig_1_3z } << { celloutsig_1_4z[3:1], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[34:16] ~^ in_data[36:18];
  always_latch
    if (!clkin_data[128]) celloutsig_1_18z = 7'h00;
    else if (!clkin_data[64]) celloutsig_1_18z = celloutsig_1_11z[7:1];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_20z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_20z = { celloutsig_0_0z[7:1], celloutsig_0_19z };
  assign { out_data[134:128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
