INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/Synthesized_Starter_Code/Synthesized_Starter_Code.srcs/sources_1/new/blink_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blink_led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/Synthesized_Starter_Code/Synthesized_Starter_Code.srcs/sim_1/new/sim_blink_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_blink_led
