

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Tue Sep 12 23:35:56 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    11   000000                     
    12                           ; Generated 23/03/2023 GMT
    13                           ; 
    14                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    15                           ; All rights reserved.
    16                           ; 
    17                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    18                           ; 
    19                           ; Redistribution and use in source and binary forms, with or without modification, are
    20                           ; permitted provided that the following conditions are met:
    21                           ; 
    22                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    23                           ;        conditions and the following disclaimer.
    24                           ; 
    25                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    26                           ;        of conditions and the following disclaimer in the documentation and/or other
    27                           ;        materials provided with the distribution. Publication is not required when
    28                           ;        this file is used in an embedded application.
    29                           ; 
    30                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    31                           ;        software without specific prior written permission.
    32                           ; 
    33                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    34                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    35                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    36                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    37                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    38                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    39                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    40                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    41                           ; 
    42                           ; 
    43                           ; Code-generator required, PIC18F4550 Definitions
    44                           ; 
    45                           ; SFR Addresses
    46   000000                     _TRISA	set	3986
    47   000000                     _ADCON1	set	4033
    48   000000                     _OSCCON	set	4051
    49                           
    50                           ; #config settings
    51                           
    52                           	psect	cinit
    53   007FF2                     __pcinit:
    54                           	callstack 0
    55   007FF2                     start_initialization:
    56                           	callstack 0
    57   007FF2                     __initialization:
    58                           	callstack 0
    59   007FF2                     end_of_initialization:
    60                           	callstack 0
    61   007FF2                     __end_of__initialization:
    62                           	callstack 0
    63   007FF2  0100               	movlb	0
    64   007FF4  EFFC  F03F         	goto	_main	;jump to C main() function
    65                           
    66                           	psect	cstackCOMRAM
    67   000000                     __pcstackCOMRAM:
    68                           	callstack 0
    69   000000                     
    70                           ; 1 bytes @ 0x0
    71 ;;
    72 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    73 ;;
    74 ;; *************** function _main *****************
    75 ;; Defined at:
    76 ;;		line 17 in file "main.c"
    77 ;; Parameters:    Size  Location     Type
    78 ;;		None
    79 ;; Auto vars:     Size  Location     Type
    80 ;;		None
    81 ;; Return value:  Size  Location     Type
    82 ;;                  1    wreg      void 
    83 ;; Registers used:
    84 ;;		None
    85 ;; Tracked objects:
    86 ;;		On entry : 0/0
    87 ;;		On exit  : 0/0
    88 ;;		Unchanged: 0/0
    89 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    90 ;;      Params:         0       0       0       0       0       0       0       0       0
    91 ;;      Locals:         0       0       0       0       0       0       0       0       0
    92 ;;      Temps:          0       0       0       0       0       0       0       0       0
    93 ;;      Totals:         0       0       0       0       0       0       0       0       0
    94 ;;Total ram usage:        0 bytes
    95 ;; This function calls:
    96 ;;		Nothing
    97 ;; This function is called by:
    98 ;;		Startup code after reset
    99 ;; This function uses a non-reentrant model
   100 ;;
   101                           
   102                           	psect	text0
   103   007FF8                     __ptext0:
   104                           	callstack 0
   105   007FF8                     _main:
   106                           	callstack 31
   107   007FF8                     l11:
   108   007FF8  EFFC  F03F         	goto	l11
   109   007FFC  EF00  F000         	goto	start
   110   008000                     __end_of_main:
   111                           	callstack 0
   112   000000                     
   113                           	psect	rparam
   114   000000                     
   115                           	psect	config
   116                           
   117                           ;Config register CONFIG1L @ 0x300000
   118                           ;	PLL Prescaler Selection bits
   119                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   120                           ;	System Clock Postscaler Selection bits
   121                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   122                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   123                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   124   300000                     	org	3145728
   125   300000  00                 	db	0
   126                           
   127                           ;Config register CONFIG1H @ 0x300001
   128                           ;	Oscillator Selection bits
   129                           ;	FOSC = INTOSC_HS, Internal oscillator, HS oscillator used by USB (INTHS)
   130                           ;	Fail-Safe Clock Monitor Enable bit
   131                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   132                           ;	Internal/External Oscillator Switchover bit
   133                           ;	IESO = OFF, Oscillator Switchover mode disabled
   134   300001                     	org	3145729
   135   300001  0B                 	db	11
   136                           
   137                           ;Config register CONFIG2L @ 0x300002
   138                           ;	Power-up Timer Enable bit
   139                           ;	PWRT = OFF, PWRT disabled
   140                           ;	Brown-out Reset Enable bits
   141                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   142                           ;	Brown-out Reset Voltage bits
   143                           ;	BORV = 3, Minimum setting 2.05V
   144                           ;	USB Voltage Regulator Enable bit
   145                           ;	VREGEN = OFF, USB voltage regulator disabled
   146   300002                     	org	3145730
   147   300002  19                 	db	25
   148                           
   149                           ;Config register CONFIG2H @ 0x300003
   150                           ;	Watchdog Timer Enable bit
   151                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   152                           ;	Watchdog Timer Postscale Select bits
   153                           ;	WDTPS = 32768, 1:32768
   154   300003                     	org	3145731
   155   300003  1E                 	db	30
   156                           
   157                           ; Padding undefined space
   158   300004                     	org	3145732
   159   300004  FF                 	db	255
   160                           
   161                           ;Config register CONFIG3H @ 0x300005
   162                           ;	CCP2 MUX bit
   163                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   164                           ;	PORTB A/D Enable bit
   165                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   166                           ;	Low-Power Timer 1 Oscillator Enable bit
   167                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   168                           ;	MCLR Pin Enable bit
   169                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   170   300005                     	org	3145733
   171   300005  83                 	db	131
   172                           
   173                           ;Config register CONFIG4L @ 0x300006
   174                           ;	Stack Full/Underflow Reset Enable bit
   175                           ;	STVREN = ON, Stack full/underflow will cause Reset
   176                           ;	Single-Supply ICSP Enable bit
   177                           ;	LVP = OFF, Single-Supply ICSP disabled
   178                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   179                           ;	ICPRT = OFF, ICPORT disabled
   180                           ;	Extended Instruction Set Enable bit
   181                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   182                           ;	Background Debugger Enable bit
   183                           ;	DEBUG = 0x1, unprogrammed default
   184   300006                     	org	3145734
   185   300006  81                 	db	129
   186                           
   187                           ; Padding undefined space
   188   300007                     	org	3145735
   189   300007  FF                 	db	255
   190                           
   191                           ;Config register CONFIG5L @ 0x300008
   192                           ;	Code Protection bit
   193                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   194                           ;	Code Protection bit
   195                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   196                           ;	Code Protection bit
   197                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   198                           ;	Code Protection bit
   199                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   200   300008                     	org	3145736
   201   300008  0F                 	db	15
   202                           
   203                           ;Config register CONFIG5H @ 0x300009
   204                           ;	Boot Block Code Protection bit
   205                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   206                           ;	Data EEPROM Code Protection bit
   207                           ;	CPD = OFF, Data EEPROM is not code-protected
   208   300009                     	org	3145737
   209   300009  C0                 	db	192
   210                           
   211                           ;Config register CONFIG6L @ 0x30000A
   212                           ;	Write Protection bit
   213                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   214                           ;	Write Protection bit
   215                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   216                           ;	Write Protection bit
   217                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   218                           ;	Write Protection bit
   219                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   220   30000A                     	org	3145738
   221   30000A  0F                 	db	15
   222                           
   223                           ;Config register CONFIG6H @ 0x30000B
   224                           ;	Configuration Register Write Protection bit
   225                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   226                           ;	Boot Block Write Protection bit
   227                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   228                           ;	Data EEPROM Write Protection bit
   229                           ;	WRTD = OFF, Data EEPROM is not write-protected
   230   30000B                     	org	3145739
   231   30000B  E0                 	db	224
   232                           
   233                           ;Config register CONFIG7L @ 0x30000C
   234                           ;	Table Read Protection bit
   235                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   236                           ;	Table Read Protection bit
   237                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   238                           ;	Table Read Protection bit
   239                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   240                           ;	Table Read Protection bit
   241                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   242   30000C                     	org	3145740
   243   30000C  0F                 	db	15
   244                           
   245                           ;Config register CONFIG7H @ 0x30000D
   246                           ;	Boot Block Table Read Protection bit
   247                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   248   30000D                     	org	3145741
   249   30000D  40                 	db	64
   250                           tosu	equ	0xFFF
   251                           tosh	equ	0xFFE
   252                           tosl	equ	0xFFD
   253                           stkptr	equ	0xFFC
   254                           pclatu	equ	0xFFB
   255                           pclath	equ	0xFFA
   256                           pcl	equ	0xFF9
   257                           tblptru	equ	0xFF8
   258                           tblptrh	equ	0xFF7
   259                           tblptrl	equ	0xFF6
   260                           tablat	equ	0xFF5
   261                           prodh	equ	0xFF4
   262                           prodl	equ	0xFF3
   263                           indf0	equ	0xFEF
   264                           postinc0	equ	0xFEE
   265                           postdec0	equ	0xFED
   266                           preinc0	equ	0xFEC
   267                           plusw0	equ	0xFEB
   268                           fsr0h	equ	0xFEA
   269                           fsr0l	equ	0xFE9
   270                           wreg	equ	0xFE8
   271                           indf1	equ	0xFE7
   272                           postinc1	equ	0xFE6
   273                           postdec1	equ	0xFE5
   274                           preinc1	equ	0xFE4
   275                           plusw1	equ	0xFE3
   276                           fsr1h	equ	0xFE2
   277                           fsr1l	equ	0xFE1
   278                           bsr	equ	0xFE0
   279                           indf2	equ	0xFDF
   280                           postinc2	equ	0xFDE
   281                           postdec2	equ	0xFDD
   282                           preinc2	equ	0xFDC
   283                           plusw2	equ	0xFDB
   284                           fsr2h	equ	0xFDA
   285                           fsr2l	equ	0xFD9
   286                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRh          2C      0       0      20        0.0%
BITBIGSFRlh         11      0       0      21        0.0%
BITBIGSFRllh        2E      0       0      22        0.0%
BITBIGSFRlll        32      0       0      23        0.0%
ABS                  0      0       0      24        0.0%
BIGRAM             7FF      0       0      25        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Tue Sep 12 23:35:56 2023

                     l11 7FF8                       l12 7FF8                     _main 7FF8  
                   start 0000             ___param_bank 0000                    ?_main 0000  
                  _TRISA 0F92          __initialization 7FF2             __end_of_main 8000  
                 ??_main 0000            __activetblptr 0000                   _ADCON1 0FC1  
                 _OSCCON 0FD3                   isa$std 0001               __accesstop 0060  
__end_of__initialization 7FF2            ___rparam_used 0001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FF2  
                __ramtop 0800                  __ptext0 7FF8     end_of_initialization 7FF2  
    start_initialization 7FF2                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
