// Seed: 3360615011
module module_0 (
    input wire id_0,
    output tri1 id_1,
    output tri0 id_2,
    output tri id_3,
    input tri void id_4,
    output wire id_5,
    input uwire id_6,
    output wor id_7,
    input wand id_8,
    input wire id_9,
    input tri id_10,
    input tri0 id_11,
    output tri id_12,
    output uwire id_13,
    input tri1 id_14,
    output supply1 id_15,
    output tri0 id_16,
    input wor id_17
);
  assign id_16 = id_10;
  integer id_19 = id_10;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input wire id_2,
    input tri0 id_3,
    output tri1 id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri1 id_7,
    output tri0 id_8,
    output supply0 id_9,
    input tri1 id_10,
    input wor id_11,
    input tri0 id_12,
    output supply1 id_13,
    output tri id_14,
    input tri0 id_15,
    output wor id_16,
    input supply0 id_17,
    output tri id_18,
    input tri0 id_19,
    input supply1 id_20,
    input tri0 id_21,
    input supply0 id_22,
    input supply1 id_23,
    input wor id_24,
    input tri1 id_25,
    input supply1 id_26,
    input wand id_27
);
  assign id_16 = 1;
  module_0(
      id_3,
      id_13,
      id_16,
      id_1,
      id_6,
      id_18,
      id_3,
      id_1,
      id_5,
      id_26,
      id_17,
      id_23,
      id_8,
      id_9,
      id_2,
      id_14,
      id_1,
      id_20
  );
endmodule
