$date
	Sat Sep 05 18:41:19 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! O3 $end
$var wire 1 " O2 $end
$var wire 1 # O1 $end
$var reg 1 $ RST $end
$var reg 1 % clock $end
$var reg 1 & p3 $end
$scope module U4 $end
$var wire 1 & P $end
$var wire 1 ' S0F $end
$var wire 1 ( S1F $end
$var wire 1 ) S2F $end
$var wire 1 # Y0 $end
$var wire 1 " Y1 $end
$var wire 1 ! Y2 $end
$var wire 1 % clock $end
$var wire 1 $ reset $end
$var wire 1 * S2 $end
$var wire 1 + S1 $end
$var wire 1 , S0 $end
$scope module E5 $end
$var wire 1 ) D $end
$var wire 1 % clock $end
$var wire 1 $ reset $end
$var reg 1 * Q $end
$upscope $end
$scope module E6 $end
$var wire 1 ( D $end
$var wire 1 % clock $end
$var wire 1 $ reset $end
$var reg 1 + Q $end
$upscope $end
$scope module E7 $end
$var wire 1 ' D $end
$var wire 1 % clock $end
$var wire 1 $ reset $end
$var reg 1 , Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
0(
1'
1&
0%
1$
0#
0"
0!
$end
#1
1(
1#
0'
1,
1%
0$
#2
0%
#3
1"
1'
1+
0,
1%
#4
0%
#5
0(
1)
0#
0'
1,
1%
#6
0%
#7
1'
1!
1*
0+
0,
1%
#8
0%
#9
1(
1#
0'
1,
1%
#10
0%
0(
0&
#11
1(
0)
0#
1'
0,
1%
#12
0%
#13
0#
0'
1,
1+
0!
0*
1%
#14
0%
#15
0(
1#
1'
0,
1%
#16
0%
#17
0"
0'
1,
0+
1%
#18
0%
