var group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s =
[
    [ "Register : fpga2sdram2_axi64_I_main_QosGenerator_Id_CoreId", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s___c_o_r_e_i_d.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s___c_o_r_e_i_d" ],
    [ "Register : fpga2sdram2_axi64_I_main_QosGenerator_Id_RevisionId", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s___r_e_v_i_d.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s___r_e_v_i_d" ],
    [ "Register : fpga2sdram2_axi64_I_main_QosGenerator_Priority", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s___p_r_i.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s___p_r_i" ],
    [ "Register : fpga2sdram2_axi64_I_main_QosGenerator_Mode", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s___m_o_d.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s___m_o_d" ],
    [ "Register : fpga2sdram2_axi64_I_main_QosGenerator_Bandwidth", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s___b_w_d_t_h.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s___b_w_d_t_h" ],
    [ "Register : fpga2sdram2_axi64_I_main_QosGenerator_Saturation", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s___s_a_t.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s___s_a_t" ],
    [ "Register : fpga2sdram2_axi64_I_main_QosGenerator_ExtControl", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s___e_x_t_c_t_l.html", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s___e_x_t_c_t_l" ],
    [ "ALT_NOC_MPU_F2SDR2_AXI64_QOS_s", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s.html#struct_a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s__s", [
      [ "fpga2sdram2_axi64_I_main_QosGenerator_Id_CoreId", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s.html#a33a7e254ac018163c19df3ba9ef3b407", null ],
      [ "fpga2sdram2_axi64_I_main_QosGenerator_Id_RevisionId", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s.html#a2b236548b44ae7ccbaa028a69f6cab94", null ],
      [ "fpga2sdram2_axi64_I_main_QosGenerator_Priority", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s.html#a324f7e8d62fabfef85ad7176a8066279", null ],
      [ "fpga2sdram2_axi64_I_main_QosGenerator_Mode", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s.html#a2ae827142370ea6f739b7f2e490a20d0", null ],
      [ "fpga2sdram2_axi64_I_main_QosGenerator_Bandwidth", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s.html#aa4d5113480aa1c04195b610859bedb37", null ],
      [ "fpga2sdram2_axi64_I_main_QosGenerator_Saturation", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s.html#ad27fe0e4429d60f23608e7d42e7a7be0", null ],
      [ "fpga2sdram2_axi64_I_main_QosGenerator_ExtControl", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s.html#aefc9003c251eae69b861a22ce03161c4", null ],
      [ "_pad_0x1c_0x80", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s.html#a150ef5d8f5dcc699f8b278570ff0fc3c", null ]
    ] ],
    [ "ALT_NOC_MPU_F2SDR2_AXI64_QOS_raw_s", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s.html#struct_a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s__raw__s", [
      [ "fpga2sdram2_axi64_I_main_QosGenerator_Id_CoreId", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s.html#abe8c70f5edc101454091ee01593127d0", null ],
      [ "fpga2sdram2_axi64_I_main_QosGenerator_Id_RevisionId", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s.html#a1199402734caad5c1b1524e120666924", null ],
      [ "fpga2sdram2_axi64_I_main_QosGenerator_Priority", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s.html#af38c3da61705c69c0bdc2c6fac0c29c5", null ],
      [ "fpga2sdram2_axi64_I_main_QosGenerator_Mode", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s.html#abe70925f32fd0c20fdc4b722ebc85d3d", null ],
      [ "fpga2sdram2_axi64_I_main_QosGenerator_Bandwidth", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s.html#a1a39eaeb616a2577ad355c6c7f96a44f", null ],
      [ "fpga2sdram2_axi64_I_main_QosGenerator_Saturation", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s.html#ae7363ffef8021e7d2ee1196918c9a6e5", null ],
      [ "fpga2sdram2_axi64_I_main_QosGenerator_ExtControl", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s.html#afcad63447d5e0b4d0a85483d15b054b7", null ],
      [ "_pad_0x1c_0x80", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s.html#a8859972b66eea4f86e04b0122b50cf15", null ]
    ] ],
    [ "ALT_NOC_MPU_F2SDR2_AXI64_QOS_t", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s.html#ga0c8f3399c2c3dc38695406d7d02ca5c0", null ],
    [ "ALT_NOC_MPU_F2SDR2_AXI64_QOS_raw_t", "group___a_l_t___n_o_c___m_p_u___f2_s_d_r2___a_x_i64___q_o_s.html#ga276cecd20312800ee0a4a67c23d20d9f", null ]
];