
LPS22HH_Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000234  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000088f8  08000234  08000234  00010234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000448  08008b2c  08008b2c  00018b2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008f74  08008f74  00018f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008f7c  08008f7c  00018f7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08008f80  08008f80  00018f80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000084  20000000  08008f84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000032c  20000084  08009008  00020084  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200003b0  08009008  000203b0  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 10 .debug_info   00016aa2  00000000  00000000  000200ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003012  00000000  00000000  00036b5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000010a0  00000000  00000000  00039b70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000f48  00000000  00000000  0003ac10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000347ca  00000000  00000000  0003bb58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00017368  00000000  00000000  00070322  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0013d9ef  00000000  00000000  0008768a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  001c5079  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004cd8  00000000  00000000  001c50cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000234 <__do_global_dtors_aux>:
 8000234:	b510      	push	{r4, lr}
 8000236:	4c05      	ldr	r4, [pc, #20]	; (800024c <__do_global_dtors_aux+0x18>)
 8000238:	7823      	ldrb	r3, [r4, #0]
 800023a:	b933      	cbnz	r3, 800024a <__do_global_dtors_aux+0x16>
 800023c:	4b04      	ldr	r3, [pc, #16]	; (8000250 <__do_global_dtors_aux+0x1c>)
 800023e:	b113      	cbz	r3, 8000246 <__do_global_dtors_aux+0x12>
 8000240:	4804      	ldr	r0, [pc, #16]	; (8000254 <__do_global_dtors_aux+0x20>)
 8000242:	e000      	b.n	8000246 <__do_global_dtors_aux+0x12>
 8000244:	bf00      	nop
 8000246:	2301      	movs	r3, #1
 8000248:	7023      	strb	r3, [r4, #0]
 800024a:	bd10      	pop	{r4, pc}
 800024c:	20000084 	.word	0x20000084
 8000250:	00000000 	.word	0x00000000
 8000254:	08008b14 	.word	0x08008b14

08000258 <frame_dummy>:
 8000258:	b508      	push	{r3, lr}
 800025a:	4b03      	ldr	r3, [pc, #12]	; (8000268 <frame_dummy+0x10>)
 800025c:	b11b      	cbz	r3, 8000266 <frame_dummy+0xe>
 800025e:	4903      	ldr	r1, [pc, #12]	; (800026c <frame_dummy+0x14>)
 8000260:	4803      	ldr	r0, [pc, #12]	; (8000270 <frame_dummy+0x18>)
 8000262:	e000      	b.n	8000266 <frame_dummy+0xe>
 8000264:	bf00      	nop
 8000266:	bd08      	pop	{r3, pc}
 8000268:	00000000 	.word	0x00000000
 800026c:	20000088 	.word	0x20000088
 8000270:	08008b14 	.word	0x08008b14

08000274 <__aeabi_drsub>:
 8000274:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000278:	e002      	b.n	8000280 <__adddf3>
 800027a:	bf00      	nop

0800027c <__aeabi_dsub>:
 800027c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000280 <__adddf3>:
 8000280:	b530      	push	{r4, r5, lr}
 8000282:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000286:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800028a:	ea94 0f05 	teq	r4, r5
 800028e:	bf08      	it	eq
 8000290:	ea90 0f02 	teqeq	r0, r2
 8000294:	bf1f      	itttt	ne
 8000296:	ea54 0c00 	orrsne.w	ip, r4, r0
 800029a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a6:	f000 80e2 	beq.w	800046e <__adddf3+0x1ee>
 80002aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002b2:	bfb8      	it	lt
 80002b4:	426d      	neglt	r5, r5
 80002b6:	dd0c      	ble.n	80002d2 <__adddf3+0x52>
 80002b8:	442c      	add	r4, r5
 80002ba:	ea80 0202 	eor.w	r2, r0, r2
 80002be:	ea81 0303 	eor.w	r3, r1, r3
 80002c2:	ea82 0000 	eor.w	r0, r2, r0
 80002c6:	ea83 0101 	eor.w	r1, r3, r1
 80002ca:	ea80 0202 	eor.w	r2, r0, r2
 80002ce:	ea81 0303 	eor.w	r3, r1, r3
 80002d2:	2d36      	cmp	r5, #54	; 0x36
 80002d4:	bf88      	it	hi
 80002d6:	bd30      	pophi	{r4, r5, pc}
 80002d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e8:	d002      	beq.n	80002f0 <__adddf3+0x70>
 80002ea:	4240      	negs	r0, r0
 80002ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002fc:	d002      	beq.n	8000304 <__adddf3+0x84>
 80002fe:	4252      	negs	r2, r2
 8000300:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000304:	ea94 0f05 	teq	r4, r5
 8000308:	f000 80a7 	beq.w	800045a <__adddf3+0x1da>
 800030c:	f1a4 0401 	sub.w	r4, r4, #1
 8000310:	f1d5 0e20 	rsbs	lr, r5, #32
 8000314:	db0d      	blt.n	8000332 <__adddf3+0xb2>
 8000316:	fa02 fc0e 	lsl.w	ip, r2, lr
 800031a:	fa22 f205 	lsr.w	r2, r2, r5
 800031e:	1880      	adds	r0, r0, r2
 8000320:	f141 0100 	adc.w	r1, r1, #0
 8000324:	fa03 f20e 	lsl.w	r2, r3, lr
 8000328:	1880      	adds	r0, r0, r2
 800032a:	fa43 f305 	asr.w	r3, r3, r5
 800032e:	4159      	adcs	r1, r3
 8000330:	e00e      	b.n	8000350 <__adddf3+0xd0>
 8000332:	f1a5 0520 	sub.w	r5, r5, #32
 8000336:	f10e 0e20 	add.w	lr, lr, #32
 800033a:	2a01      	cmp	r2, #1
 800033c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000340:	bf28      	it	cs
 8000342:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	18c0      	adds	r0, r0, r3
 800034c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000350:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000354:	d507      	bpl.n	8000366 <__adddf3+0xe6>
 8000356:	f04f 0e00 	mov.w	lr, #0
 800035a:	f1dc 0c00 	rsbs	ip, ip, #0
 800035e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000362:	eb6e 0101 	sbc.w	r1, lr, r1
 8000366:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800036a:	d31b      	bcc.n	80003a4 <__adddf3+0x124>
 800036c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000370:	d30c      	bcc.n	800038c <__adddf3+0x10c>
 8000372:	0849      	lsrs	r1, r1, #1
 8000374:	ea5f 0030 	movs.w	r0, r0, rrx
 8000378:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800037c:	f104 0401 	add.w	r4, r4, #1
 8000380:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000384:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000388:	f080 809a 	bcs.w	80004c0 <__adddf3+0x240>
 800038c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000390:	bf08      	it	eq
 8000392:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000396:	f150 0000 	adcs.w	r0, r0, #0
 800039a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039e:	ea41 0105 	orr.w	r1, r1, r5
 80003a2:	bd30      	pop	{r4, r5, pc}
 80003a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a8:	4140      	adcs	r0, r0
 80003aa:	eb41 0101 	adc.w	r1, r1, r1
 80003ae:	3c01      	subs	r4, #1
 80003b0:	bf28      	it	cs
 80003b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b6:	d2e9      	bcs.n	800038c <__adddf3+0x10c>
 80003b8:	f091 0f00 	teq	r1, #0
 80003bc:	bf04      	itt	eq
 80003be:	4601      	moveq	r1, r0
 80003c0:	2000      	moveq	r0, #0
 80003c2:	fab1 f381 	clz	r3, r1
 80003c6:	bf08      	it	eq
 80003c8:	3320      	addeq	r3, #32
 80003ca:	f1a3 030b 	sub.w	r3, r3, #11
 80003ce:	f1b3 0220 	subs.w	r2, r3, #32
 80003d2:	da0c      	bge.n	80003ee <__adddf3+0x16e>
 80003d4:	320c      	adds	r2, #12
 80003d6:	dd08      	ble.n	80003ea <__adddf3+0x16a>
 80003d8:	f102 0c14 	add.w	ip, r2, #20
 80003dc:	f1c2 020c 	rsb	r2, r2, #12
 80003e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e4:	fa21 f102 	lsr.w	r1, r1, r2
 80003e8:	e00c      	b.n	8000404 <__adddf3+0x184>
 80003ea:	f102 0214 	add.w	r2, r2, #20
 80003ee:	bfd8      	it	le
 80003f0:	f1c2 0c20 	rsble	ip, r2, #32
 80003f4:	fa01 f102 	lsl.w	r1, r1, r2
 80003f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003fc:	bfdc      	itt	le
 80003fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000402:	4090      	lslle	r0, r2
 8000404:	1ae4      	subs	r4, r4, r3
 8000406:	bfa2      	ittt	ge
 8000408:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800040c:	4329      	orrge	r1, r5
 800040e:	bd30      	popge	{r4, r5, pc}
 8000410:	ea6f 0404 	mvn.w	r4, r4
 8000414:	3c1f      	subs	r4, #31
 8000416:	da1c      	bge.n	8000452 <__adddf3+0x1d2>
 8000418:	340c      	adds	r4, #12
 800041a:	dc0e      	bgt.n	800043a <__adddf3+0x1ba>
 800041c:	f104 0414 	add.w	r4, r4, #20
 8000420:	f1c4 0220 	rsb	r2, r4, #32
 8000424:	fa20 f004 	lsr.w	r0, r0, r4
 8000428:	fa01 f302 	lsl.w	r3, r1, r2
 800042c:	ea40 0003 	orr.w	r0, r0, r3
 8000430:	fa21 f304 	lsr.w	r3, r1, r4
 8000434:	ea45 0103 	orr.w	r1, r5, r3
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	f1c4 040c 	rsb	r4, r4, #12
 800043e:	f1c4 0220 	rsb	r2, r4, #32
 8000442:	fa20 f002 	lsr.w	r0, r0, r2
 8000446:	fa01 f304 	lsl.w	r3, r1, r4
 800044a:	ea40 0003 	orr.w	r0, r0, r3
 800044e:	4629      	mov	r1, r5
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	fa21 f004 	lsr.w	r0, r1, r4
 8000456:	4629      	mov	r1, r5
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	f094 0f00 	teq	r4, #0
 800045e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000462:	bf06      	itte	eq
 8000464:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000468:	3401      	addeq	r4, #1
 800046a:	3d01      	subne	r5, #1
 800046c:	e74e      	b.n	800030c <__adddf3+0x8c>
 800046e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000472:	bf18      	it	ne
 8000474:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000478:	d029      	beq.n	80004ce <__adddf3+0x24e>
 800047a:	ea94 0f05 	teq	r4, r5
 800047e:	bf08      	it	eq
 8000480:	ea90 0f02 	teqeq	r0, r2
 8000484:	d005      	beq.n	8000492 <__adddf3+0x212>
 8000486:	ea54 0c00 	orrs.w	ip, r4, r0
 800048a:	bf04      	itt	eq
 800048c:	4619      	moveq	r1, r3
 800048e:	4610      	moveq	r0, r2
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea91 0f03 	teq	r1, r3
 8000496:	bf1e      	ittt	ne
 8000498:	2100      	movne	r1, #0
 800049a:	2000      	movne	r0, #0
 800049c:	bd30      	popne	{r4, r5, pc}
 800049e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004a2:	d105      	bne.n	80004b0 <__adddf3+0x230>
 80004a4:	0040      	lsls	r0, r0, #1
 80004a6:	4149      	adcs	r1, r1
 80004a8:	bf28      	it	cs
 80004aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ae:	bd30      	pop	{r4, r5, pc}
 80004b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b4:	bf3c      	itt	cc
 80004b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004ba:	bd30      	popcc	{r4, r5, pc}
 80004bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c8:	f04f 0000 	mov.w	r0, #0
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004d2:	bf1a      	itte	ne
 80004d4:	4619      	movne	r1, r3
 80004d6:	4610      	movne	r0, r2
 80004d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004dc:	bf1c      	itt	ne
 80004de:	460b      	movne	r3, r1
 80004e0:	4602      	movne	r2, r0
 80004e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e6:	bf06      	itte	eq
 80004e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004ec:	ea91 0f03 	teqeq	r1, r3
 80004f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	bf00      	nop

080004f8 <__aeabi_ui2d>:
 80004f8:	f090 0f00 	teq	r0, #0
 80004fc:	bf04      	itt	eq
 80004fe:	2100      	moveq	r1, #0
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000508:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050c:	f04f 0500 	mov.w	r5, #0
 8000510:	f04f 0100 	mov.w	r1, #0
 8000514:	e750      	b.n	80003b8 <__adddf3+0x138>
 8000516:	bf00      	nop

08000518 <__aeabi_i2d>:
 8000518:	f090 0f00 	teq	r0, #0
 800051c:	bf04      	itt	eq
 800051e:	2100      	moveq	r1, #0
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000528:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000530:	bf48      	it	mi
 8000532:	4240      	negmi	r0, r0
 8000534:	f04f 0100 	mov.w	r1, #0
 8000538:	e73e      	b.n	80003b8 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_f2d>:
 800053c:	0042      	lsls	r2, r0, #1
 800053e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000542:	ea4f 0131 	mov.w	r1, r1, rrx
 8000546:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800054a:	bf1f      	itttt	ne
 800054c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000550:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000554:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000558:	4770      	bxne	lr
 800055a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055e:	bf08      	it	eq
 8000560:	4770      	bxeq	lr
 8000562:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000566:	bf04      	itt	eq
 8000568:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000574:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000578:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800057c:	e71c      	b.n	80003b8 <__adddf3+0x138>
 800057e:	bf00      	nop

08000580 <__aeabi_ul2d>:
 8000580:	ea50 0201 	orrs.w	r2, r0, r1
 8000584:	bf08      	it	eq
 8000586:	4770      	bxeq	lr
 8000588:	b530      	push	{r4, r5, lr}
 800058a:	f04f 0500 	mov.w	r5, #0
 800058e:	e00a      	b.n	80005a6 <__aeabi_l2d+0x16>

08000590 <__aeabi_l2d>:
 8000590:	ea50 0201 	orrs.w	r2, r0, r1
 8000594:	bf08      	it	eq
 8000596:	4770      	bxeq	lr
 8000598:	b530      	push	{r4, r5, lr}
 800059a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059e:	d502      	bpl.n	80005a6 <__aeabi_l2d+0x16>
 80005a0:	4240      	negs	r0, r0
 80005a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b2:	f43f aed8 	beq.w	8000366 <__adddf3+0xe6>
 80005b6:	f04f 0203 	mov.w	r2, #3
 80005ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005be:	bf18      	it	ne
 80005c0:	3203      	addne	r2, #3
 80005c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c6:	bf18      	it	ne
 80005c8:	3203      	addne	r2, #3
 80005ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ce:	f1c2 0320 	rsb	r3, r2, #32
 80005d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d6:	fa20 f002 	lsr.w	r0, r0, r2
 80005da:	fa01 fe03 	lsl.w	lr, r1, r3
 80005de:	ea40 000e 	orr.w	r0, r0, lr
 80005e2:	fa21 f102 	lsr.w	r1, r1, r2
 80005e6:	4414      	add	r4, r2
 80005e8:	e6bd      	b.n	8000366 <__adddf3+0xe6>
 80005ea:	bf00      	nop

080005ec <__aeabi_dmul>:
 80005ec:	b570      	push	{r4, r5, r6, lr}
 80005ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fa:	bf1d      	ittte	ne
 80005fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000600:	ea94 0f0c 	teqne	r4, ip
 8000604:	ea95 0f0c 	teqne	r5, ip
 8000608:	f000 f8de 	bleq	80007c8 <__aeabi_dmul+0x1dc>
 800060c:	442c      	add	r4, r5
 800060e:	ea81 0603 	eor.w	r6, r1, r3
 8000612:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000616:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061e:	bf18      	it	ne
 8000620:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800062c:	d038      	beq.n	80006a0 <__aeabi_dmul+0xb4>
 800062e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000632:	f04f 0500 	mov.w	r5, #0
 8000636:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000642:	f04f 0600 	mov.w	r6, #0
 8000646:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064a:	f09c 0f00 	teq	ip, #0
 800064e:	bf18      	it	ne
 8000650:	f04e 0e01 	orrne.w	lr, lr, #1
 8000654:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000658:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800065c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000660:	d204      	bcs.n	800066c <__aeabi_dmul+0x80>
 8000662:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000666:	416d      	adcs	r5, r5
 8000668:	eb46 0606 	adc.w	r6, r6, r6
 800066c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000670:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000674:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000678:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800067c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000680:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000684:	bf88      	it	hi
 8000686:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068a:	d81e      	bhi.n	80006ca <__aeabi_dmul+0xde>
 800068c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000690:	bf08      	it	eq
 8000692:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000696:	f150 0000 	adcs.w	r0, r0, #0
 800069a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069e:	bd70      	pop	{r4, r5, r6, pc}
 80006a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a4:	ea46 0101 	orr.w	r1, r6, r1
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	ea81 0103 	eor.w	r1, r1, r3
 80006b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b4:	bfc2      	ittt	gt
 80006b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006be:	bd70      	popgt	{r4, r5, r6, pc}
 80006c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c4:	f04f 0e00 	mov.w	lr, #0
 80006c8:	3c01      	subs	r4, #1
 80006ca:	f300 80ab 	bgt.w	8000824 <__aeabi_dmul+0x238>
 80006ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d2:	bfde      	ittt	le
 80006d4:	2000      	movle	r0, #0
 80006d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006da:	bd70      	pople	{r4, r5, r6, pc}
 80006dc:	f1c4 0400 	rsb	r4, r4, #0
 80006e0:	3c20      	subs	r4, #32
 80006e2:	da35      	bge.n	8000750 <__aeabi_dmul+0x164>
 80006e4:	340c      	adds	r4, #12
 80006e6:	dc1b      	bgt.n	8000720 <__aeabi_dmul+0x134>
 80006e8:	f104 0414 	add.w	r4, r4, #20
 80006ec:	f1c4 0520 	rsb	r5, r4, #32
 80006f0:	fa00 f305 	lsl.w	r3, r0, r5
 80006f4:	fa20 f004 	lsr.w	r0, r0, r4
 80006f8:	fa01 f205 	lsl.w	r2, r1, r5
 80006fc:	ea40 0002 	orr.w	r0, r0, r2
 8000700:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000704:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	fa21 f604 	lsr.w	r6, r1, r4
 8000710:	eb42 0106 	adc.w	r1, r2, r6
 8000714:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000718:	bf08      	it	eq
 800071a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071e:	bd70      	pop	{r4, r5, r6, pc}
 8000720:	f1c4 040c 	rsb	r4, r4, #12
 8000724:	f1c4 0520 	rsb	r5, r4, #32
 8000728:	fa00 f304 	lsl.w	r3, r0, r4
 800072c:	fa20 f005 	lsr.w	r0, r0, r5
 8000730:	fa01 f204 	lsl.w	r2, r1, r4
 8000734:	ea40 0002 	orr.w	r0, r0, r2
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000740:	f141 0100 	adc.w	r1, r1, #0
 8000744:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000748:	bf08      	it	eq
 800074a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074e:	bd70      	pop	{r4, r5, r6, pc}
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f205 	lsl.w	r2, r0, r5
 8000758:	ea4e 0e02 	orr.w	lr, lr, r2
 800075c:	fa20 f304 	lsr.w	r3, r0, r4
 8000760:	fa01 f205 	lsl.w	r2, r1, r5
 8000764:	ea43 0302 	orr.w	r3, r3, r2
 8000768:	fa21 f004 	lsr.w	r0, r1, r4
 800076c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000770:	fa21 f204 	lsr.w	r2, r1, r4
 8000774:	ea20 0002 	bic.w	r0, r0, r2
 8000778:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800077c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000780:	bf08      	it	eq
 8000782:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000786:	bd70      	pop	{r4, r5, r6, pc}
 8000788:	f094 0f00 	teq	r4, #0
 800078c:	d10f      	bne.n	80007ae <__aeabi_dmul+0x1c2>
 800078e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000792:	0040      	lsls	r0, r0, #1
 8000794:	eb41 0101 	adc.w	r1, r1, r1
 8000798:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800079c:	bf08      	it	eq
 800079e:	3c01      	subeq	r4, #1
 80007a0:	d0f7      	beq.n	8000792 <__aeabi_dmul+0x1a6>
 80007a2:	ea41 0106 	orr.w	r1, r1, r6
 80007a6:	f095 0f00 	teq	r5, #0
 80007aa:	bf18      	it	ne
 80007ac:	4770      	bxne	lr
 80007ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b2:	0052      	lsls	r2, r2, #1
 80007b4:	eb43 0303 	adc.w	r3, r3, r3
 80007b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007bc:	bf08      	it	eq
 80007be:	3d01      	subeq	r5, #1
 80007c0:	d0f7      	beq.n	80007b2 <__aeabi_dmul+0x1c6>
 80007c2:	ea43 0306 	orr.w	r3, r3, r6
 80007c6:	4770      	bx	lr
 80007c8:	ea94 0f0c 	teq	r4, ip
 80007cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d0:	bf18      	it	ne
 80007d2:	ea95 0f0c 	teqne	r5, ip
 80007d6:	d00c      	beq.n	80007f2 <__aeabi_dmul+0x206>
 80007d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007dc:	bf18      	it	ne
 80007de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e2:	d1d1      	bne.n	8000788 <__aeabi_dmul+0x19c>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f6:	bf06      	itte	eq
 80007f8:	4610      	moveq	r0, r2
 80007fa:	4619      	moveq	r1, r3
 80007fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000800:	d019      	beq.n	8000836 <__aeabi_dmul+0x24a>
 8000802:	ea94 0f0c 	teq	r4, ip
 8000806:	d102      	bne.n	800080e <__aeabi_dmul+0x222>
 8000808:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800080c:	d113      	bne.n	8000836 <__aeabi_dmul+0x24a>
 800080e:	ea95 0f0c 	teq	r5, ip
 8000812:	d105      	bne.n	8000820 <__aeabi_dmul+0x234>
 8000814:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000818:	bf1c      	itt	ne
 800081a:	4610      	movne	r0, r2
 800081c:	4619      	movne	r1, r3
 800081e:	d10a      	bne.n	8000836 <__aeabi_dmul+0x24a>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800082c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083e:	bd70      	pop	{r4, r5, r6, pc}

08000840 <__aeabi_ddiv>:
 8000840:	b570      	push	{r4, r5, r6, lr}
 8000842:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000846:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084e:	bf1d      	ittte	ne
 8000850:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000854:	ea94 0f0c 	teqne	r4, ip
 8000858:	ea95 0f0c 	teqne	r5, ip
 800085c:	f000 f8a7 	bleq	80009ae <__aeabi_ddiv+0x16e>
 8000860:	eba4 0405 	sub.w	r4, r4, r5
 8000864:	ea81 0e03 	eor.w	lr, r1, r3
 8000868:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800086c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000870:	f000 8088 	beq.w	8000984 <__aeabi_ddiv+0x144>
 8000874:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000878:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800087c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000880:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000884:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000888:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800088c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000890:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000894:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000898:	429d      	cmp	r5, r3
 800089a:	bf08      	it	eq
 800089c:	4296      	cmpeq	r6, r2
 800089e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a6:	d202      	bcs.n	80008ae <__aeabi_ddiv+0x6e>
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	1ab6      	subs	r6, r6, r2
 80008b0:	eb65 0503 	sbc.w	r5, r5, r3
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ca:	bf22      	ittt	cs
 80008cc:	1ab6      	subcs	r6, r6, r2
 80008ce:	4675      	movcs	r5, lr
 80008d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	ebb6 0e02 	subs.w	lr, r6, r2
 80008de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e2:	bf22      	ittt	cs
 80008e4:	1ab6      	subcs	r6, r6, r2
 80008e6:	4675      	movcs	r5, lr
 80008e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fa:	bf22      	ittt	cs
 80008fc:	1ab6      	subcs	r6, r6, r2
 80008fe:	4675      	movcs	r5, lr
 8000900:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	ebb6 0e02 	subs.w	lr, r6, r2
 800090e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000912:	bf22      	ittt	cs
 8000914:	1ab6      	subcs	r6, r6, r2
 8000916:	4675      	movcs	r5, lr
 8000918:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800091c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000920:	d018      	beq.n	8000954 <__aeabi_ddiv+0x114>
 8000922:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000926:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000932:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000936:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093e:	d1c0      	bne.n	80008c2 <__aeabi_ddiv+0x82>
 8000940:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000944:	d10b      	bne.n	800095e <__aeabi_ddiv+0x11e>
 8000946:	ea41 0100 	orr.w	r1, r1, r0
 800094a:	f04f 0000 	mov.w	r0, #0
 800094e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000952:	e7b6      	b.n	80008c2 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000958:	bf04      	itt	eq
 800095a:	4301      	orreq	r1, r0
 800095c:	2000      	moveq	r0, #0
 800095e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000962:	bf88      	it	hi
 8000964:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000968:	f63f aeaf 	bhi.w	80006ca <__aeabi_dmul+0xde>
 800096c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000970:	bf04      	itt	eq
 8000972:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000976:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097a:	f150 0000 	adcs.w	r0, r0, #0
 800097e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000982:	bd70      	pop	{r4, r5, r6, pc}
 8000984:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000988:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800098c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000990:	bfc2      	ittt	gt
 8000992:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000996:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099a:	bd70      	popgt	{r4, r5, r6, pc}
 800099c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a0:	f04f 0e00 	mov.w	lr, #0
 80009a4:	3c01      	subs	r4, #1
 80009a6:	e690      	b.n	80006ca <__aeabi_dmul+0xde>
 80009a8:	ea45 0e06 	orr.w	lr, r5, r6
 80009ac:	e68d      	b.n	80006ca <__aeabi_dmul+0xde>
 80009ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b2:	ea94 0f0c 	teq	r4, ip
 80009b6:	bf08      	it	eq
 80009b8:	ea95 0f0c 	teqeq	r5, ip
 80009bc:	f43f af3b 	beq.w	8000836 <__aeabi_dmul+0x24a>
 80009c0:	ea94 0f0c 	teq	r4, ip
 80009c4:	d10a      	bne.n	80009dc <__aeabi_ddiv+0x19c>
 80009c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ca:	f47f af34 	bne.w	8000836 <__aeabi_dmul+0x24a>
 80009ce:	ea95 0f0c 	teq	r5, ip
 80009d2:	f47f af25 	bne.w	8000820 <__aeabi_dmul+0x234>
 80009d6:	4610      	mov	r0, r2
 80009d8:	4619      	mov	r1, r3
 80009da:	e72c      	b.n	8000836 <__aeabi_dmul+0x24a>
 80009dc:	ea95 0f0c 	teq	r5, ip
 80009e0:	d106      	bne.n	80009f0 <__aeabi_ddiv+0x1b0>
 80009e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e6:	f43f aefd 	beq.w	80007e4 <__aeabi_dmul+0x1f8>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e722      	b.n	8000836 <__aeabi_dmul+0x24a>
 80009f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f4:	bf18      	it	ne
 80009f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fa:	f47f aec5 	bne.w	8000788 <__aeabi_dmul+0x19c>
 80009fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a02:	f47f af0d 	bne.w	8000820 <__aeabi_dmul+0x234>
 8000a06:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0a:	f47f aeeb 	bne.w	80007e4 <__aeabi_dmul+0x1f8>
 8000a0e:	e712      	b.n	8000836 <__aeabi_dmul+0x24a>

08000a10 <__aeabi_d2f>:
 8000a10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a14:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a18:	bf24      	itt	cs
 8000a1a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a1e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a22:	d90d      	bls.n	8000a40 <__aeabi_d2f+0x30>
 8000a24:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a28:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a2c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a30:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a34:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a38:	bf08      	it	eq
 8000a3a:	f020 0001 	biceq.w	r0, r0, #1
 8000a3e:	4770      	bx	lr
 8000a40:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a44:	d121      	bne.n	8000a8a <__aeabi_d2f+0x7a>
 8000a46:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a4a:	bfbc      	itt	lt
 8000a4c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a50:	4770      	bxlt	lr
 8000a52:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a56:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a5a:	f1c2 0218 	rsb	r2, r2, #24
 8000a5e:	f1c2 0c20 	rsb	ip, r2, #32
 8000a62:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a66:	fa20 f002 	lsr.w	r0, r0, r2
 8000a6a:	bf18      	it	ne
 8000a6c:	f040 0001 	orrne.w	r0, r0, #1
 8000a70:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a74:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a78:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a7c:	ea40 000c 	orr.w	r0, r0, ip
 8000a80:	fa23 f302 	lsr.w	r3, r3, r2
 8000a84:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a88:	e7cc      	b.n	8000a24 <__aeabi_d2f+0x14>
 8000a8a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a8e:	d107      	bne.n	8000aa0 <__aeabi_d2f+0x90>
 8000a90:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a94:	bf1e      	ittt	ne
 8000a96:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a9a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a9e:	4770      	bxne	lr
 8000aa0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000aa4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000aa8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_uldivmod>:
 8000ab0:	b953      	cbnz	r3, 8000ac8 <__aeabi_uldivmod+0x18>
 8000ab2:	b94a      	cbnz	r2, 8000ac8 <__aeabi_uldivmod+0x18>
 8000ab4:	2900      	cmp	r1, #0
 8000ab6:	bf08      	it	eq
 8000ab8:	2800      	cmpeq	r0, #0
 8000aba:	bf1c      	itt	ne
 8000abc:	f04f 31ff 	movne.w	r1, #4294967295
 8000ac0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ac4:	f000 b982 	b.w	8000dcc <__aeabi_idiv0>
 8000ac8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000acc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ad0:	f000 f806 	bl	8000ae0 <__udivmoddi4>
 8000ad4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ad8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000adc:	b004      	add	sp, #16
 8000ade:	4770      	bx	lr

08000ae0 <__udivmoddi4>:
 8000ae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ae4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8000ae6:	4604      	mov	r4, r0
 8000ae8:	460f      	mov	r7, r1
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d148      	bne.n	8000b80 <__udivmoddi4+0xa0>
 8000aee:	428a      	cmp	r2, r1
 8000af0:	4694      	mov	ip, r2
 8000af2:	d961      	bls.n	8000bb8 <__udivmoddi4+0xd8>
 8000af4:	fab2 f382 	clz	r3, r2
 8000af8:	b143      	cbz	r3, 8000b0c <__udivmoddi4+0x2c>
 8000afa:	f1c3 0120 	rsb	r1, r3, #32
 8000afe:	409f      	lsls	r7, r3
 8000b00:	fa02 fc03 	lsl.w	ip, r2, r3
 8000b04:	409c      	lsls	r4, r3
 8000b06:	fa20 f101 	lsr.w	r1, r0, r1
 8000b0a:	430f      	orrs	r7, r1
 8000b0c:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000b10:	fa1f fe8c 	uxth.w	lr, ip
 8000b14:	0c22      	lsrs	r2, r4, #16
 8000b16:	fbb7 f6f1 	udiv	r6, r7, r1
 8000b1a:	fb01 7716 	mls	r7, r1, r6, r7
 8000b1e:	fb06 f00e 	mul.w	r0, r6, lr
 8000b22:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000b26:	4290      	cmp	r0, r2
 8000b28:	d908      	bls.n	8000b3c <__udivmoddi4+0x5c>
 8000b2a:	eb1c 0202 	adds.w	r2, ip, r2
 8000b2e:	f106 37ff 	add.w	r7, r6, #4294967295
 8000b32:	d202      	bcs.n	8000b3a <__udivmoddi4+0x5a>
 8000b34:	4290      	cmp	r0, r2
 8000b36:	f200 8137 	bhi.w	8000da8 <__udivmoddi4+0x2c8>
 8000b3a:	463e      	mov	r6, r7
 8000b3c:	1a12      	subs	r2, r2, r0
 8000b3e:	b2a4      	uxth	r4, r4
 8000b40:	fbb2 f0f1 	udiv	r0, r2, r1
 8000b44:	fb01 2210 	mls	r2, r1, r0, r2
 8000b48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b4c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b50:	45a6      	cmp	lr, r4
 8000b52:	d908      	bls.n	8000b66 <__udivmoddi4+0x86>
 8000b54:	eb1c 0404 	adds.w	r4, ip, r4
 8000b58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b5c:	d202      	bcs.n	8000b64 <__udivmoddi4+0x84>
 8000b5e:	45a6      	cmp	lr, r4
 8000b60:	f200 811c 	bhi.w	8000d9c <__udivmoddi4+0x2bc>
 8000b64:	4610      	mov	r0, r2
 8000b66:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b6a:	eba4 040e 	sub.w	r4, r4, lr
 8000b6e:	2600      	movs	r6, #0
 8000b70:	b11d      	cbz	r5, 8000b7a <__udivmoddi4+0x9a>
 8000b72:	40dc      	lsrs	r4, r3
 8000b74:	2300      	movs	r3, #0
 8000b76:	e9c5 4300 	strd	r4, r3, [r5]
 8000b7a:	4631      	mov	r1, r6
 8000b7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000b80:	428b      	cmp	r3, r1
 8000b82:	d909      	bls.n	8000b98 <__udivmoddi4+0xb8>
 8000b84:	2d00      	cmp	r5, #0
 8000b86:	f000 80fd 	beq.w	8000d84 <__udivmoddi4+0x2a4>
 8000b8a:	2600      	movs	r6, #0
 8000b8c:	e9c5 0100 	strd	r0, r1, [r5]
 8000b90:	4630      	mov	r0, r6
 8000b92:	4631      	mov	r1, r6
 8000b94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000b98:	fab3 f683 	clz	r6, r3
 8000b9c:	2e00      	cmp	r6, #0
 8000b9e:	d14b      	bne.n	8000c38 <__udivmoddi4+0x158>
 8000ba0:	428b      	cmp	r3, r1
 8000ba2:	f0c0 80f2 	bcc.w	8000d8a <__udivmoddi4+0x2aa>
 8000ba6:	4282      	cmp	r2, r0
 8000ba8:	f240 80ef 	bls.w	8000d8a <__udivmoddi4+0x2aa>
 8000bac:	4630      	mov	r0, r6
 8000bae:	2d00      	cmp	r5, #0
 8000bb0:	d0e3      	beq.n	8000b7a <__udivmoddi4+0x9a>
 8000bb2:	e9c5 4700 	strd	r4, r7, [r5]
 8000bb6:	e7e0      	b.n	8000b7a <__udivmoddi4+0x9a>
 8000bb8:	b902      	cbnz	r2, 8000bbc <__udivmoddi4+0xdc>
 8000bba:	deff      	udf	#255	; 0xff
 8000bbc:	fab2 f382 	clz	r3, r2
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	f040 809d 	bne.w	8000d00 <__udivmoddi4+0x220>
 8000bc6:	1a89      	subs	r1, r1, r2
 8000bc8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000bcc:	b297      	uxth	r7, r2
 8000bce:	2601      	movs	r6, #1
 8000bd0:	0c20      	lsrs	r0, r4, #16
 8000bd2:	fbb1 f2fe 	udiv	r2, r1, lr
 8000bd6:	fb0e 1112 	mls	r1, lr, r2, r1
 8000bda:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bde:	fb07 f002 	mul.w	r0, r7, r2
 8000be2:	4288      	cmp	r0, r1
 8000be4:	d90f      	bls.n	8000c06 <__udivmoddi4+0x126>
 8000be6:	eb1c 0101 	adds.w	r1, ip, r1
 8000bea:	f102 38ff 	add.w	r8, r2, #4294967295
 8000bee:	bf2c      	ite	cs
 8000bf0:	f04f 0901 	movcs.w	r9, #1
 8000bf4:	f04f 0900 	movcc.w	r9, #0
 8000bf8:	4288      	cmp	r0, r1
 8000bfa:	d903      	bls.n	8000c04 <__udivmoddi4+0x124>
 8000bfc:	f1b9 0f00 	cmp.w	r9, #0
 8000c00:	f000 80cf 	beq.w	8000da2 <__udivmoddi4+0x2c2>
 8000c04:	4642      	mov	r2, r8
 8000c06:	1a09      	subs	r1, r1, r0
 8000c08:	b2a4      	uxth	r4, r4
 8000c0a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c0e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c12:	fb00 f707 	mul.w	r7, r0, r7
 8000c16:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000c1a:	42a7      	cmp	r7, r4
 8000c1c:	d908      	bls.n	8000c30 <__udivmoddi4+0x150>
 8000c1e:	eb1c 0404 	adds.w	r4, ip, r4
 8000c22:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c26:	d202      	bcs.n	8000c2e <__udivmoddi4+0x14e>
 8000c28:	42a7      	cmp	r7, r4
 8000c2a:	f200 80b4 	bhi.w	8000d96 <__udivmoddi4+0x2b6>
 8000c2e:	4608      	mov	r0, r1
 8000c30:	1be4      	subs	r4, r4, r7
 8000c32:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000c36:	e79b      	b.n	8000b70 <__udivmoddi4+0x90>
 8000c38:	f1c6 0720 	rsb	r7, r6, #32
 8000c3c:	40b3      	lsls	r3, r6
 8000c3e:	fa01 f406 	lsl.w	r4, r1, r6
 8000c42:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c46:	40f9      	lsrs	r1, r7
 8000c48:	40b2      	lsls	r2, r6
 8000c4a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c4e:	fa20 f307 	lsr.w	r3, r0, r7
 8000c52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c56:	431c      	orrs	r4, r3
 8000c58:	fa1f fe8c 	uxth.w	lr, ip
 8000c5c:	fa00 f306 	lsl.w	r3, r0, r6
 8000c60:	0c20      	lsrs	r0, r4, #16
 8000c62:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c66:	fb09 1118 	mls	r1, r9, r8, r1
 8000c6a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c6e:	fb08 f00e 	mul.w	r0, r8, lr
 8000c72:	4288      	cmp	r0, r1
 8000c74:	d90f      	bls.n	8000c96 <__udivmoddi4+0x1b6>
 8000c76:	eb1c 0101 	adds.w	r1, ip, r1
 8000c7a:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c7e:	bf2c      	ite	cs
 8000c80:	f04f 0b01 	movcs.w	fp, #1
 8000c84:	f04f 0b00 	movcc.w	fp, #0
 8000c88:	4288      	cmp	r0, r1
 8000c8a:	d903      	bls.n	8000c94 <__udivmoddi4+0x1b4>
 8000c8c:	f1bb 0f00 	cmp.w	fp, #0
 8000c90:	f000 808d 	beq.w	8000dae <__udivmoddi4+0x2ce>
 8000c94:	46d0      	mov	r8, sl
 8000c96:	1a09      	subs	r1, r1, r0
 8000c98:	b2a4      	uxth	r4, r4
 8000c9a:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c9e:	fb09 1110 	mls	r1, r9, r0, r1
 8000ca2:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ca6:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000caa:	458e      	cmp	lr, r1
 8000cac:	d907      	bls.n	8000cbe <__udivmoddi4+0x1de>
 8000cae:	eb1c 0101 	adds.w	r1, ip, r1
 8000cb2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000cb6:	d201      	bcs.n	8000cbc <__udivmoddi4+0x1dc>
 8000cb8:	458e      	cmp	lr, r1
 8000cba:	d87f      	bhi.n	8000dbc <__udivmoddi4+0x2dc>
 8000cbc:	4620      	mov	r0, r4
 8000cbe:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000cc2:	eba1 010e 	sub.w	r1, r1, lr
 8000cc6:	fba0 9802 	umull	r9, r8, r0, r2
 8000cca:	4541      	cmp	r1, r8
 8000ccc:	464c      	mov	r4, r9
 8000cce:	46c6      	mov	lr, r8
 8000cd0:	d302      	bcc.n	8000cd8 <__udivmoddi4+0x1f8>
 8000cd2:	d106      	bne.n	8000ce2 <__udivmoddi4+0x202>
 8000cd4:	454b      	cmp	r3, r9
 8000cd6:	d204      	bcs.n	8000ce2 <__udivmoddi4+0x202>
 8000cd8:	3801      	subs	r0, #1
 8000cda:	ebb9 0402 	subs.w	r4, r9, r2
 8000cde:	eb68 0e0c 	sbc.w	lr, r8, ip
 8000ce2:	2d00      	cmp	r5, #0
 8000ce4:	d070      	beq.n	8000dc8 <__udivmoddi4+0x2e8>
 8000ce6:	1b1a      	subs	r2, r3, r4
 8000ce8:	eb61 010e 	sbc.w	r1, r1, lr
 8000cec:	fa22 f306 	lsr.w	r3, r2, r6
 8000cf0:	fa01 f707 	lsl.w	r7, r1, r7
 8000cf4:	40f1      	lsrs	r1, r6
 8000cf6:	2600      	movs	r6, #0
 8000cf8:	431f      	orrs	r7, r3
 8000cfa:	e9c5 7100 	strd	r7, r1, [r5]
 8000cfe:	e73c      	b.n	8000b7a <__udivmoddi4+0x9a>
 8000d00:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d04:	f1c3 0020 	rsb	r0, r3, #32
 8000d08:	fa01 f203 	lsl.w	r2, r1, r3
 8000d0c:	fa21 f600 	lsr.w	r6, r1, r0
 8000d10:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d14:	fa24 f100 	lsr.w	r1, r4, r0
 8000d18:	fa1f f78c 	uxth.w	r7, ip
 8000d1c:	409c      	lsls	r4, r3
 8000d1e:	4311      	orrs	r1, r2
 8000d20:	fbb6 f0fe 	udiv	r0, r6, lr
 8000d24:	0c0a      	lsrs	r2, r1, #16
 8000d26:	fb0e 6610 	mls	r6, lr, r0, r6
 8000d2a:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 8000d2e:	fb00 f607 	mul.w	r6, r0, r7
 8000d32:	4296      	cmp	r6, r2
 8000d34:	d90e      	bls.n	8000d54 <__udivmoddi4+0x274>
 8000d36:	eb1c 0202 	adds.w	r2, ip, r2
 8000d3a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d3e:	bf2c      	ite	cs
 8000d40:	f04f 0901 	movcs.w	r9, #1
 8000d44:	f04f 0900 	movcc.w	r9, #0
 8000d48:	4296      	cmp	r6, r2
 8000d4a:	d902      	bls.n	8000d52 <__udivmoddi4+0x272>
 8000d4c:	f1b9 0f00 	cmp.w	r9, #0
 8000d50:	d031      	beq.n	8000db6 <__udivmoddi4+0x2d6>
 8000d52:	4640      	mov	r0, r8
 8000d54:	1b92      	subs	r2, r2, r6
 8000d56:	b289      	uxth	r1, r1
 8000d58:	fbb2 f6fe 	udiv	r6, r2, lr
 8000d5c:	fb0e 2216 	mls	r2, lr, r6, r2
 8000d60:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000d64:	fb06 f207 	mul.w	r2, r6, r7
 8000d68:	428a      	cmp	r2, r1
 8000d6a:	d907      	bls.n	8000d7c <__udivmoddi4+0x29c>
 8000d6c:	eb1c 0101 	adds.w	r1, ip, r1
 8000d70:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d74:	d201      	bcs.n	8000d7a <__udivmoddi4+0x29a>
 8000d76:	428a      	cmp	r2, r1
 8000d78:	d823      	bhi.n	8000dc2 <__udivmoddi4+0x2e2>
 8000d7a:	4646      	mov	r6, r8
 8000d7c:	1a89      	subs	r1, r1, r2
 8000d7e:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d82:	e725      	b.n	8000bd0 <__udivmoddi4+0xf0>
 8000d84:	462e      	mov	r6, r5
 8000d86:	4628      	mov	r0, r5
 8000d88:	e6f7      	b.n	8000b7a <__udivmoddi4+0x9a>
 8000d8a:	1a84      	subs	r4, r0, r2
 8000d8c:	eb61 0303 	sbc.w	r3, r1, r3
 8000d90:	2001      	movs	r0, #1
 8000d92:	461f      	mov	r7, r3
 8000d94:	e70b      	b.n	8000bae <__udivmoddi4+0xce>
 8000d96:	4464      	add	r4, ip
 8000d98:	3802      	subs	r0, #2
 8000d9a:	e749      	b.n	8000c30 <__udivmoddi4+0x150>
 8000d9c:	4464      	add	r4, ip
 8000d9e:	3802      	subs	r0, #2
 8000da0:	e6e1      	b.n	8000b66 <__udivmoddi4+0x86>
 8000da2:	3a02      	subs	r2, #2
 8000da4:	4461      	add	r1, ip
 8000da6:	e72e      	b.n	8000c06 <__udivmoddi4+0x126>
 8000da8:	3e02      	subs	r6, #2
 8000daa:	4462      	add	r2, ip
 8000dac:	e6c6      	b.n	8000b3c <__udivmoddi4+0x5c>
 8000dae:	f1a8 0802 	sub.w	r8, r8, #2
 8000db2:	4461      	add	r1, ip
 8000db4:	e76f      	b.n	8000c96 <__udivmoddi4+0x1b6>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4462      	add	r2, ip
 8000dba:	e7cb      	b.n	8000d54 <__udivmoddi4+0x274>
 8000dbc:	3802      	subs	r0, #2
 8000dbe:	4461      	add	r1, ip
 8000dc0:	e77d      	b.n	8000cbe <__udivmoddi4+0x1de>
 8000dc2:	3e02      	subs	r6, #2
 8000dc4:	4461      	add	r1, ip
 8000dc6:	e7d9      	b.n	8000d7c <__udivmoddi4+0x29c>
 8000dc8:	462e      	mov	r6, r5
 8000dca:	e6d6      	b.n	8000b7a <__udivmoddi4+0x9a>

08000dcc <__aeabi_idiv0>:
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop

08000dd0 <LPS22HH_Init>:
 *@Params: Initialization structure with desired params, Device handle pointer, and a structure of low level drivers (see LPS22HH_Hardware.h)
 *@Return: None
 *@Precondition: None
 *@Postcondition: GPIO, and  Communication Interface will be modified and enabled. Device will be initialized with desired settings.
 **************************************//**************************************/
void LPS22HH_Init(LPS22HH_Init_Struct_t Settings, LPS22HH_Handle_t *Dev, LPS22HH_IO_Drv_t LowLevelDrivers){
 8000dd0:	b590      	push	{r4, r7, lr}
 8000dd2:	b087      	sub	sp, #28
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	1d3c      	adds	r4, r7, #4
 8000dd8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000ddc:	603b      	str	r3, [r7, #0]
	Dev->LPS22HH_IO.Init = LowLevelDrivers.Init;
 8000dde:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	609a      	str	r2, [r3, #8]
	Dev->LPS22HH_IO.DeInit = LowLevelDrivers.DeInit;
 8000de4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	60da      	str	r2, [r3, #12]
	Dev->LPS22HH_IO.WriteReg = LowLevelDrivers.WriteReg;
 8000dea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	611a      	str	r2, [r3, #16]
	Dev->LPS22HH_IO.ReadReg = LowLevelDrivers.ReadReg;
 8000df0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	615a      	str	r2, [r3, #20]
	Dev->LPS22HH_IO.ioctl = LowLevelDrivers.ioctl;
 8000df6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	619a      	str	r2, [r3, #24]

	Dev->LPS22HH_IO.Init();
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	689b      	ldr	r3, [r3, #8]
 8000e00:	4798      	blx	r3
	Dev->LPS22HH_IO.ioctl(LPS22HH_IRQDisable);
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	699b      	ldr	r3, [r3, #24]
 8000e06:	2001      	movs	r0, #1
 8000e08:	4798      	blx	r3
	uint8_t buffer8;
	uint16_t buffer16;

	/*************WHO_AM_I*****************/
	//Verify device ID
	Dev->LPS22HH_IO.ReadReg(LPS22HH_REG_WHO_AM_I, &buffer8,1);
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	695b      	ldr	r3, [r3, #20]
 8000e0e:	f107 0116 	add.w	r1, r7, #22
 8000e12:	2201      	movs	r2, #1
 8000e14:	200f      	movs	r0, #15
 8000e16:	4798      	blx	r3
	if(buffer8 != LPS22HH_DEVICE_ID){
 8000e18:	7dbb      	ldrb	r3, [r7, #22]
 8000e1a:	2bb3      	cmp	r3, #179	; 0xb3
 8000e1c:	d003      	beq.n	8000e26 <LPS22HH_Init+0x56>
		_log(log_lps22hh,"Device ID does not match");
 8000e1e:	4966      	ldr	r1, [pc, #408]	; (8000fb8 <LPS22HH_Init+0x1e8>)
 8000e20:	2001      	movs	r0, #1
 8000e22:	f000 fb63 	bl	80014ec <_log>
	}
	/**************************************/

	/*************CTRL_REG2****************/
	//Set up Int pin polarity, I2C Auto-Increment, and Low Noise/Low Current mode
	settings = (Settings.IRQPolarity  << 6) | (1 << 4) | (Settings.LowNoiseLowCurrent << 1);
 8000e26:	7a7b      	ldrb	r3, [r7, #9]
 8000e28:	019b      	lsls	r3, r3, #6
 8000e2a:	b25b      	sxtb	r3, r3
 8000e2c:	f043 0310 	orr.w	r3, r3, #16
 8000e30:	b25a      	sxtb	r2, r3
 8000e32:	7abb      	ldrb	r3, [r7, #10]
 8000e34:	005b      	lsls	r3, r3, #1
 8000e36:	b25b      	sxtb	r3, r3
 8000e38:	4313      	orrs	r3, r2
 8000e3a:	b25b      	sxtb	r3, r3
 8000e3c:	b2db      	uxtb	r3, r3
 8000e3e:	75fb      	strb	r3, [r7, #23]
	Dev->LPS22HH_IO.WriteReg(LPS22HH_REG_CTRL_REG2,&settings,1);
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	691b      	ldr	r3, [r3, #16]
 8000e44:	f107 0117 	add.w	r1, r7, #23
 8000e48:	2201      	movs	r2, #1
 8000e4a:	2011      	movs	r0, #17
 8000e4c:	4798      	blx	r3
	Dev->LPS22HH_IO.ReadReg(LPS22HH_REG_CTRL_REG2,&buffer8,1);
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	695b      	ldr	r3, [r3, #20]
 8000e52:	f107 0116 	add.w	r1, r7, #22
 8000e56:	2201      	movs	r2, #1
 8000e58:	2011      	movs	r0, #17
 8000e5a:	4798      	blx	r3
	if(settings != buffer8){
 8000e5c:	7dfa      	ldrb	r2, [r7, #23]
 8000e5e:	7dbb      	ldrb	r3, [r7, #22]
 8000e60:	429a      	cmp	r2, r3
 8000e62:	d003      	beq.n	8000e6c <LPS22HH_Init+0x9c>
		_log(log_lps22hh,"CTRL2 Reg Readback does not match settings");
 8000e64:	4955      	ldr	r1, [pc, #340]	; (8000fbc <LPS22HH_Init+0x1ec>)
 8000e66:	2001      	movs	r0, #1
 8000e68:	f000 fb40 	bl	80014ec <_log>
	}
	/**************************************/

	/************CTRL_REG_1****************/
	//Setup Output data rate, Lowpass filter mode, and enable BDU
	settings = (Settings.OutputDataRate << 4) | (Settings.LowPassFilterMode << 2) | (1 << 1);
 8000e6c:	7a3b      	ldrb	r3, [r7, #8]
 8000e6e:	011b      	lsls	r3, r3, #4
 8000e70:	b25a      	sxtb	r2, r3
 8000e72:	7afb      	ldrb	r3, [r7, #11]
 8000e74:	009b      	lsls	r3, r3, #2
 8000e76:	b25b      	sxtb	r3, r3
 8000e78:	4313      	orrs	r3, r2
 8000e7a:	b25b      	sxtb	r3, r3
 8000e7c:	f043 0302 	orr.w	r3, r3, #2
 8000e80:	b25b      	sxtb	r3, r3
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	75fb      	strb	r3, [r7, #23]
	Dev->LPS22HH_IO.WriteReg(LPS22HH_REG_CTRL_REG1, &settings, 1);
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	691b      	ldr	r3, [r3, #16]
 8000e8a:	f107 0117 	add.w	r1, r7, #23
 8000e8e:	2201      	movs	r2, #1
 8000e90:	2010      	movs	r0, #16
 8000e92:	4798      	blx	r3
	Dev->LPS22HH_IO.ReadReg(LPS22HH_REG_CTRL_REG1, &buffer8, 1);
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	695b      	ldr	r3, [r3, #20]
 8000e98:	f107 0116 	add.w	r1, r7, #22
 8000e9c:	2201      	movs	r2, #1
 8000e9e:	2010      	movs	r0, #16
 8000ea0:	4798      	blx	r3
	if(settings != buffer8){
 8000ea2:	7dfa      	ldrb	r2, [r7, #23]
 8000ea4:	7dbb      	ldrb	r3, [r7, #22]
 8000ea6:	429a      	cmp	r2, r3
 8000ea8:	d003      	beq.n	8000eb2 <LPS22HH_Init+0xe2>
		_log(log_lps22hh,"CTRL1 Reg Readback does not match settings");
 8000eaa:	4945      	ldr	r1, [pc, #276]	; (8000fc0 <LPS22HH_Init+0x1f0>)
 8000eac:	2001      	movs	r0, #1
 8000eae:	f000 fb1d 	bl	80014ec <_log>
	}
	/**************************************/

	/************IRQ_CFG*******************/

	settings = 0;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	75fb      	strb	r3, [r7, #23]
	if(Settings.IRQMode != 0 && Settings.IRQMode != LPS22HH_LatchIRQMode){ 	//Set the Differential Enable bit if any bit other than the Latch bit is set (all other IRQs require this bit)
 8000eb6:	7b3b      	ldrb	r3, [r7, #12]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d004      	beq.n	8000ec6 <LPS22HH_Init+0xf6>
 8000ebc:	7b3b      	ldrb	r3, [r7, #12]
 8000ebe:	2b04      	cmp	r3, #4
 8000ec0:	d001      	beq.n	8000ec6 <LPS22HH_Init+0xf6>
		settings = 1 << 3;
 8000ec2:	2308      	movs	r3, #8
 8000ec4:	75fb      	strb	r3, [r7, #23]
	}
	settings |= Settings.IRQMode;
 8000ec6:	7b3a      	ldrb	r2, [r7, #12]
 8000ec8:	7dfb      	ldrb	r3, [r7, #23]
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	75fb      	strb	r3, [r7, #23]
	Dev->LPS22HH_IO.WriteReg(LPS22HH_REG_INTERRUPT_CFG,&settings,1);
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	691b      	ldr	r3, [r3, #16]
 8000ed4:	f107 0117 	add.w	r1, r7, #23
 8000ed8:	2201      	movs	r2, #1
 8000eda:	200b      	movs	r0, #11
 8000edc:	4798      	blx	r3
	Dev->LPS22HH_IO.ReadReg(LPS22HH_REG_INTERRUPT_CFG,&buffer8,1);
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	695b      	ldr	r3, [r3, #20]
 8000ee2:	f107 0116 	add.w	r1, r7, #22
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	200b      	movs	r0, #11
 8000eea:	4798      	blx	r3
	if(settings != buffer8){
 8000eec:	7dfa      	ldrb	r2, [r7, #23]
 8000eee:	7dbb      	ldrb	r3, [r7, #22]
 8000ef0:	429a      	cmp	r2, r3
 8000ef2:	d003      	beq.n	8000efc <LPS22HH_Init+0x12c>
		_log(log_lps22hh,"IRQ Config Reg Readback does not match settings");
 8000ef4:	4933      	ldr	r1, [pc, #204]	; (8000fc4 <LPS22HH_Init+0x1f4>)
 8000ef6:	2001      	movs	r0, #1
 8000ef8:	f000 faf8 	bl	80014ec <_log>
	}
	/**************************************/

	/***************THS_P******************/
	/*Configure IRQ Threshold Pressure*/
	Dev->LPS22HH_IO.WriteReg(LPS22HH_REG_THS_P_L,(uint8_t*)&Settings.PresThreshold,2);
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	691b      	ldr	r3, [r3, #16]
 8000f00:	1d39      	adds	r1, r7, #4
 8000f02:	2202      	movs	r2, #2
 8000f04:	200c      	movs	r0, #12
 8000f06:	4798      	blx	r3
	Dev->LPS22HH_IO.ReadReg(LPS22HH_REG_THS_P_L,(uint8_t*)&buffer16,2);
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	695b      	ldr	r3, [r3, #20]
 8000f0c:	f107 0114 	add.w	r1, r7, #20
 8000f10:	2202      	movs	r2, #2
 8000f12:	200c      	movs	r0, #12
 8000f14:	4798      	blx	r3
	if(Settings.PresThreshold != buffer16){
 8000f16:	88ba      	ldrh	r2, [r7, #4]
 8000f18:	8abb      	ldrh	r3, [r7, #20]
 8000f1a:	429a      	cmp	r2, r3
 8000f1c:	d003      	beq.n	8000f26 <LPS22HH_Init+0x156>
		_log(log_lps22hh,"Threshold pressure does not match settings");
 8000f1e:	492a      	ldr	r1, [pc, #168]	; (8000fc8 <LPS22HH_Init+0x1f8>)
 8000f20:	2001      	movs	r0, #1
 8000f22:	f000 fae3 	bl	80014ec <_log>
	}
	/**************************************/

	/**************CTRL_REG3***************/
	if(Settings.DataReadyPinCtrl == LPS22HH_IRQPinDisabled){ //Set to 0 if pin is disabled
 8000f26:	7b7b      	ldrb	r3, [r7, #13]
 8000f28:	2b04      	cmp	r3, #4
 8000f2a:	d109      	bne.n	8000f40 <LPS22HH_Init+0x170>
		settings = 0;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	75fb      	strb	r3, [r7, #23]
		Dev->LPS22HH_IO.WriteReg(LPS22HH_REG_CTRL_REG3, &settings,1);
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	691b      	ldr	r3, [r3, #16]
 8000f34:	f107 0117 	add.w	r1, r7, #23
 8000f38:	2201      	movs	r2, #1
 8000f3a:	2012      	movs	r0, #18
 8000f3c:	4798      	blx	r3
 8000f3e:	e00b      	b.n	8000f58 <LPS22HH_Init+0x188>
	} else {
		settings = ( 1 << 2 )| (Settings.DataReadyPinCtrl << 0);
 8000f40:	7b7b      	ldrb	r3, [r7, #13]
 8000f42:	f043 0304 	orr.w	r3, r3, #4
 8000f46:	b2db      	uxtb	r3, r3
 8000f48:	75fb      	strb	r3, [r7, #23]
		Dev->LPS22HH_IO.WriteReg(LPS22HH_REG_CTRL_REG3, &settings,1);
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	691b      	ldr	r3, [r3, #16]
 8000f4e:	f107 0117 	add.w	r1, r7, #23
 8000f52:	2201      	movs	r2, #1
 8000f54:	2012      	movs	r0, #18
 8000f56:	4798      	blx	r3
	}
	Dev->LPS22HH_IO.ReadReg(LPS22HH_REG_CTRL_REG3, &buffer8,1);
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	695b      	ldr	r3, [r3, #20]
 8000f5c:	f107 0116 	add.w	r1, r7, #22
 8000f60:	2201      	movs	r2, #1
 8000f62:	2012      	movs	r0, #18
 8000f64:	4798      	blx	r3
	if(settings != buffer8){
 8000f66:	7dfa      	ldrb	r2, [r7, #23]
 8000f68:	7dbb      	ldrb	r3, [r7, #22]
 8000f6a:	429a      	cmp	r2, r3
 8000f6c:	d003      	beq.n	8000f76 <LPS22HH_Init+0x1a6>
		_log(log_lps22hh,"Ctrl Reg3 Readback does not match settings");
 8000f6e:	4917      	ldr	r1, [pc, #92]	; (8000fcc <LPS22HH_Init+0x1fc>)
 8000f70:	2001      	movs	r0, #1
 8000f72:	f000 fabb 	bl	80014ec <_log>
	}
	/**************************************/

	/**************REFP*******************/
	Dev->LPS22HH_IO.WriteReg(LPS22HH_REG_RPDS_L,(uint8_t*)&Settings.ReferencePressure, 2);
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	691b      	ldr	r3, [r3, #16]
 8000f7a:	1d3a      	adds	r2, r7, #4
 8000f7c:	1c91      	adds	r1, r2, #2
 8000f7e:	2202      	movs	r2, #2
 8000f80:	2018      	movs	r0, #24
 8000f82:	4798      	blx	r3
	Dev->LPS22HH_IO.ReadReg(LPS22HH_REG_RPDS_L,(uint8_t*)&buffer16, 2);
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	695b      	ldr	r3, [r3, #20]
 8000f88:	f107 0114 	add.w	r1, r7, #20
 8000f8c:	2202      	movs	r2, #2
 8000f8e:	2018      	movs	r0, #24
 8000f90:	4798      	blx	r3
	if(Settings.ReferencePressure != (int16_t)buffer16){
 8000f92:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000f96:	8abb      	ldrh	r3, [r7, #20]
 8000f98:	b21b      	sxth	r3, r3
 8000f9a:	429a      	cmp	r2, r3
 8000f9c:	d003      	beq.n	8000fa6 <LPS22HH_Init+0x1d6>
		_log(log_lps22hh,"Reference pressure does not match settings");
 8000f9e:	490c      	ldr	r1, [pc, #48]	; (8000fd0 <LPS22HH_Init+0x200>)
 8000fa0:	2001      	movs	r0, #1
 8000fa2:	f000 faa3 	bl	80014ec <_log>
	}
	Dev->LPS22HH_IO.ioctl(LPS22HH_IRQEnable);
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	699b      	ldr	r3, [r3, #24]
 8000faa:	2000      	movs	r0, #0
 8000fac:	4798      	blx	r3
}
 8000fae:	bf00      	nop
 8000fb0:	371c      	adds	r7, #28
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd90      	pop	{r4, r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	08008b2c 	.word	0x08008b2c
 8000fbc:	08008b48 	.word	0x08008b48
 8000fc0:	08008b74 	.word	0x08008b74
 8000fc4:	08008ba0 	.word	0x08008ba0
 8000fc8:	08008bd0 	.word	0x08008bd0
 8000fcc:	08008bfc 	.word	0x08008bfc
 8000fd0:	08008c28 	.word	0x08008c28

08000fd4 <LPS22HH_ReadPressure>:
 *@Return: Dataready flag indication whether new data was retrieved or not.
 *@Precondition: Device is initialized. If in one-shot mode, "StartConversion" function should be called first.
 *@Postcondition: If data is read successfully: LPS22HH StatusReg PA_d bit will be cleared, New data will be
 *............... in the device handle, and the DataReady flag will be reset to 0.
 **************************************//**************************************/
LPS22HH_DataReadyFlag_t LPS22HH_ReadPressure(LPS22HH_Handle_t *Dev){
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b084      	sub	sp, #16
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
	uint8_t status;
	uint8_t buffer[3];
	if(Dev->LPS22HH_IO.ReadReg(LPS22HH_REG_STATUS, &status,1) == LPS22HH_Ok){
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	695b      	ldr	r3, [r3, #20]
 8000fe0:	f107 010f 	add.w	r1, r7, #15
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	2027      	movs	r0, #39	; 0x27
 8000fe8:	4798      	blx	r3
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d129      	bne.n	8001044 <LPS22HH_ReadPressure+0x70>
		if((status & 0x01) == 0x01){ // new data is available
 8000ff0:	7bfb      	ldrb	r3, [r7, #15]
 8000ff2:	f003 0301 	and.w	r3, r3, #1
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d022      	beq.n	8001040 <LPS22HH_ReadPressure+0x6c>
			Dev->LPS22HH_IO.ReadReg(LPS22HH_REG_PRESSURE_OUT_XL, buffer,3);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	695b      	ldr	r3, [r3, #20]
 8000ffe:	f107 010c 	add.w	r1, r7, #12
 8001002:	2203      	movs	r2, #3
 8001004:	2028      	movs	r0, #40	; 0x28
 8001006:	4798      	blx	r3
			Dev->DataReadyFlag = LPS22HH_DataNotReady;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2201      	movs	r2, #1
 800100c:	711a      	strb	r2, [r3, #4]
			Dev->Pressure = ConvertPressure(buffer) / 4096.0; //Convert to hPA (1 atm = 1013 hPa)
 800100e:	f107 030c 	add.w	r3, r7, #12
 8001012:	4618      	mov	r0, r3
 8001014:	f000 f824 	bl	8001060 <ConvertPressure>
 8001018:	4603      	mov	r3, r0
 800101a:	4618      	mov	r0, r3
 800101c:	f7ff fa7c 	bl	8000518 <__aeabi_i2d>
 8001020:	f04f 0200 	mov.w	r2, #0
 8001024:	4b0c      	ldr	r3, [pc, #48]	; (8001058 <LPS22HH_ReadPressure+0x84>)
 8001026:	f7ff fc0b 	bl	8000840 <__aeabi_ddiv>
 800102a:	4602      	mov	r2, r0
 800102c:	460b      	mov	r3, r1
 800102e:	4610      	mov	r0, r2
 8001030:	4619      	mov	r1, r3
 8001032:	f7ff fced 	bl	8000a10 <__aeabi_d2f>
 8001036:	4602      	mov	r2, r0
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	601a      	str	r2, [r3, #0]
			return LPS22HH_DataReady;
 800103c:	2300      	movs	r3, #0
 800103e:	e006      	b.n	800104e <LPS22HH_ReadPressure+0x7a>
		} else {
			return LPS22HH_DataNotReady;
 8001040:	2301      	movs	r3, #1
 8001042:	e004      	b.n	800104e <LPS22HH_ReadPressure+0x7a>
		}
	} else {
		_log(log_lps22hh, "Reading Pressure failed. Try to read again.");
 8001044:	4905      	ldr	r1, [pc, #20]	; (800105c <LPS22HH_ReadPressure+0x88>)
 8001046:	2001      	movs	r0, #1
 8001048:	f000 fa50 	bl	80014ec <_log>
			return LPS22HH_DataNotReady;
 800104c:	2301      	movs	r3, #1
	}
}
 800104e:	4618      	mov	r0, r3
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	40b00000 	.word	0x40b00000
 800105c:	08008c54 	.word	0x08008c54

08001060 <ConvertPressure>:
 *@Params: pointer to data buffer containing the XL, L, and H registers (in that order)
 *@Return: Pressure data as a signed 32 bit integer. (Pressure in hPa * 4096)
 *@Precondition: None
 *@Postcondition: None
 **************************************//**************************************/
static int32_t ConvertPressure(uint8_t* pdata){
 8001060:	b480      	push	{r7}
 8001062:	b085      	sub	sp, #20
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
	int8_t sign = (int8_t)pdata[2]; //Read MSB pdata[0] = XL, pdata[1] = L, pdata[2] = H
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	3302      	adds	r3, #2
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	72fb      	strb	r3, [r7, #11]
 	int32_t pressure;
	if (sign < 0){
 8001070:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001074:	2b00      	cmp	r3, #0
 8001076:	da0f      	bge.n	8001098 <ConvertPressure+0x38>
		pressure = 0xFF000000 | (sign << 16) | pdata[1] << 8 | pdata[0];
 8001078:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800107c:	041b      	lsls	r3, r3, #16
 800107e:	461a      	mov	r2, r3
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	3301      	adds	r3, #1
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	021b      	lsls	r3, r3, #8
 8001088:	4313      	orrs	r3, r2
 800108a:	687a      	ldr	r2, [r7, #4]
 800108c:	7812      	ldrb	r2, [r2, #0]
 800108e:	4313      	orrs	r3, r2
 8001090:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001094:	60fb      	str	r3, [r7, #12]
 8001096:	e00b      	b.n	80010b0 <ConvertPressure+0x50>
	} else {
		pressure = 0x00000000 | (sign << 16) | pdata[1] << 8 | pdata[0];
 8001098:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800109c:	041a      	lsls	r2, r3, #16
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	3301      	adds	r3, #1
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	021b      	lsls	r3, r3, #8
 80010a6:	4313      	orrs	r3, r2
 80010a8:	687a      	ldr	r2, [r7, #4]
 80010aa:	7812      	ldrb	r2, [r2, #0]
 80010ac:	4313      	orrs	r3, r2
 80010ae:	60fb      	str	r3, [r7, #12]
	}
	return pressure;
 80010b0:	68fb      	ldr	r3, [r7, #12]
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3714      	adds	r7, #20
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
	...

080010c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	4603      	mov	r3, r0
 80010c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	db0b      	blt.n	80010ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010d2:	79fb      	ldrb	r3, [r7, #7]
 80010d4:	f003 021f 	and.w	r2, r3, #31
 80010d8:	4907      	ldr	r1, [pc, #28]	; (80010f8 <__NVIC_EnableIRQ+0x38>)
 80010da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010de:	095b      	lsrs	r3, r3, #5
 80010e0:	2001      	movs	r0, #1
 80010e2:	fa00 f202 	lsl.w	r2, r0, r2
 80010e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80010ea:	bf00      	nop
 80010ec:	370c      	adds	r7, #12
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	e000e100 	.word	0xe000e100

080010fc <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	4603      	mov	r3, r0
 8001104:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800110a:	2b00      	cmp	r3, #0
 800110c:	db12      	blt.n	8001134 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800110e:	79fb      	ldrb	r3, [r7, #7]
 8001110:	f003 021f 	and.w	r2, r3, #31
 8001114:	490a      	ldr	r1, [pc, #40]	; (8001140 <__NVIC_DisableIRQ+0x44>)
 8001116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800111a:	095b      	lsrs	r3, r3, #5
 800111c:	2001      	movs	r0, #1
 800111e:	fa00 f202 	lsl.w	r2, r0, r2
 8001122:	3320      	adds	r3, #32
 8001124:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001128:	f3bf 8f4f 	dsb	sy
}
 800112c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800112e:	f3bf 8f6f 	isb	sy
}
 8001132:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001134:	bf00      	nop
 8001136:	370c      	adds	r7, #12
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr
 8001140:	e000e100 	.word	0xe000e100

08001144 <LPS22HH_Init>:
/**************************************//**************************************//**************************************
 * Private Function Definitions
 **************************************//**************************************//**************************************/

/*Initializes low level IO*/
static void LPS22HH_Init(){
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
	HAL_Delay(5); //Device takes 4.5 ms to boot.
 8001148:	2005      	movs	r0, #5
 800114a:	f000 fd67 	bl	8001c1c <HAL_Delay>
	MX_GPIO_Init();
 800114e:	f000 f895 	bl	800127c <MX_GPIO_Init>
	MX_I2C2_Init();
 8001152:	f000 f8f9 	bl	8001348 <MX_I2C2_Init>
}
 8001156:	bf00      	nop
 8001158:	bd80      	pop	{r7, pc}
	...

0800115c <LPS22HH_DeInit>:

/*DeInitializes low level IO.*/
static void LPS22HH_DeInit(){
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
	//Do Not De-Init I2C Peripheral as other devices may be using it.
	HAL_GPIO_DeInit(LPS22HH_Int_GPIO_Port, LPS22HH_Int_Pin);
 8001160:	2104      	movs	r1, #4
 8001162:	4802      	ldr	r0, [pc, #8]	; (800116c <LPS22HH_DeInit+0x10>)
 8001164:	f001 f866 	bl	8002234 <HAL_GPIO_DeInit>
}
 8001168:	bf00      	nop
 800116a:	bd80      	pop	{r7, pc}
 800116c:	42021800 	.word	0x42021800

08001170 <LPS22HH_WriteReg>:

/*Sends data to register over I2C2 Bus*/
static LPS22HH_Status_t LPS22HH_WriteReg(uint8_t reg, uint8_t *pdata, uint8_t length){
 8001170:	b580      	push	{r7, lr}
 8001172:	b086      	sub	sp, #24
 8001174:	af04      	add	r7, sp, #16
 8001176:	4603      	mov	r3, r0
 8001178:	6039      	str	r1, [r7, #0]
 800117a:	71fb      	strb	r3, [r7, #7]
 800117c:	4613      	mov	r3, r2
 800117e:	71bb      	strb	r3, [r7, #6]
	if(HAL_I2C_Mem_Write(&hi2c2, LPS22HH_DEVICE_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, pdata , length, 5000) != HAL_OK){
 8001180:	79fb      	ldrb	r3, [r7, #7]
 8001182:	b29a      	uxth	r2, r3
 8001184:	79bb      	ldrb	r3, [r7, #6]
 8001186:	b29b      	uxth	r3, r3
 8001188:	f241 3188 	movw	r1, #5000	; 0x1388
 800118c:	9102      	str	r1, [sp, #8]
 800118e:	9301      	str	r3, [sp, #4]
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	2301      	movs	r3, #1
 8001196:	21ba      	movs	r1, #186	; 0xba
 8001198:	4809      	ldr	r0, [pc, #36]	; (80011c0 <LPS22HH_WriteReg+0x50>)
 800119a:	f001 fa01 	bl	80025a0 <HAL_I2C_Mem_Write>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d007      	beq.n	80011b4 <LPS22HH_WriteReg+0x44>
		_log(log_i2c,"Write Reg address %x failed.",reg);
 80011a4:	79fb      	ldrb	r3, [r7, #7]
 80011a6:	461a      	mov	r2, r3
 80011a8:	4906      	ldr	r1, [pc, #24]	; (80011c4 <LPS22HH_WriteReg+0x54>)
 80011aa:	2000      	movs	r0, #0
 80011ac:	f000 f99e 	bl	80014ec <_log>
		return LPS22HH_Error;
 80011b0:	2301      	movs	r3, #1
 80011b2:	e000      	b.n	80011b6 <LPS22HH_WriteReg+0x46>
	}
	return LPS22HH_Ok;
 80011b4:	2300      	movs	r3, #0
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	200000a0 	.word	0x200000a0
 80011c4:	08008d44 	.word	0x08008d44

080011c8 <LPS22HH_ReadReg>:

/*Reads data from register over I2C2 Bus*/
static LPS22HH_Status_t LPS22HH_ReadReg(uint8_t reg, uint8_t *pdata, uint8_t length){
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b086      	sub	sp, #24
 80011cc:	af04      	add	r7, sp, #16
 80011ce:	4603      	mov	r3, r0
 80011d0:	6039      	str	r1, [r7, #0]
 80011d2:	71fb      	strb	r3, [r7, #7]
 80011d4:	4613      	mov	r3, r2
 80011d6:	71bb      	strb	r3, [r7, #6]
	if(HAL_I2C_Mem_Read(&hi2c2, LPS22HH_DEVICE_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, pdata , length, 5000) != HAL_OK){
 80011d8:	79fb      	ldrb	r3, [r7, #7]
 80011da:	b29a      	uxth	r2, r3
 80011dc:	79bb      	ldrb	r3, [r7, #6]
 80011de:	b29b      	uxth	r3, r3
 80011e0:	f241 3188 	movw	r1, #5000	; 0x1388
 80011e4:	9102      	str	r1, [sp, #8]
 80011e6:	9301      	str	r3, [sp, #4]
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	2301      	movs	r3, #1
 80011ee:	21ba      	movs	r1, #186	; 0xba
 80011f0:	4809      	ldr	r0, [pc, #36]	; (8001218 <LPS22HH_ReadReg+0x50>)
 80011f2:	f001 fae9 	bl	80027c8 <HAL_I2C_Mem_Read>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d007      	beq.n	800120c <LPS22HH_ReadReg+0x44>
		_log(log_i2c,"Read Reg address %x failed.", reg);
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	461a      	mov	r2, r3
 8001200:	4906      	ldr	r1, [pc, #24]	; (800121c <LPS22HH_ReadReg+0x54>)
 8001202:	2000      	movs	r0, #0
 8001204:	f000 f972 	bl	80014ec <_log>
		return LPS22HH_Error;
 8001208:	2301      	movs	r3, #1
 800120a:	e000      	b.n	800120e <LPS22HH_ReadReg+0x46>
	}
	return LPS22HH_Ok;
 800120c:	2300      	movs	r3, #0
}
 800120e:	4618      	mov	r0, r3
 8001210:	3708      	adds	r7, #8
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	200000a0 	.word	0x200000a0
 800121c:	08008d64 	.word	0x08008d64

08001220 <LPS22HH_ioctl>:

/*Performs any other needed functions for the driver.*/
static uint8_t LPS22HH_ioctl(LPS22HH_Cmd_t command){
 8001220:	b580      	push	{r7, lr}
 8001222:	b084      	sub	sp, #16
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	71fb      	strb	r3, [r7, #7]
	uint8_t PinStatus;
	switch(command){
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	2b02      	cmp	r3, #2
 800122e:	d010      	beq.n	8001252 <LPS22HH_ioctl+0x32>
 8001230:	2b02      	cmp	r3, #2
 8001232:	dc1b      	bgt.n	800126c <LPS22HH_ioctl+0x4c>
 8001234:	2b00      	cmp	r3, #0
 8001236:	d002      	beq.n	800123e <LPS22HH_ioctl+0x1e>
 8001238:	2b01      	cmp	r3, #1
 800123a:	d005      	beq.n	8001248 <LPS22HH_ioctl+0x28>
			return 1;
		} else {
			return 0;
		}
	default:
		break;
 800123c:	e016      	b.n	800126c <LPS22HH_ioctl+0x4c>
		NVIC_EnableIRQ(LPS22HH_Int_EXTI_IRQn);
 800123e:	200d      	movs	r0, #13
 8001240:	f7ff ff3e 	bl	80010c0 <__NVIC_EnableIRQ>
		return LPS22HH_Ok;
 8001244:	2300      	movs	r3, #0
 8001246:	e013      	b.n	8001270 <LPS22HH_ioctl+0x50>
		NVIC_DisableIRQ(LPS22HH_Int_EXTI_IRQn);
 8001248:	200d      	movs	r0, #13
 800124a:	f7ff ff57 	bl	80010fc <__NVIC_DisableIRQ>
		return LPS22HH_Ok;
 800124e:	2300      	movs	r3, #0
 8001250:	e00e      	b.n	8001270 <LPS22HH_ioctl+0x50>
		PinStatus = HAL_GPIO_ReadPin(LPS22HH_Int_GPIO_Port, LPS22HH_Int_Pin);
 8001252:	2104      	movs	r1, #4
 8001254:	4808      	ldr	r0, [pc, #32]	; (8001278 <LPS22HH_ioctl+0x58>)
 8001256:	f001 f8cb 	bl	80023f0 <HAL_GPIO_ReadPin>
 800125a:	4603      	mov	r3, r0
 800125c:	73fb      	strb	r3, [r7, #15]
		if(PinStatus == GPIO_PIN_SET){
 800125e:	7bfb      	ldrb	r3, [r7, #15]
 8001260:	2b01      	cmp	r3, #1
 8001262:	d101      	bne.n	8001268 <LPS22HH_ioctl+0x48>
			return 1;
 8001264:	2301      	movs	r3, #1
 8001266:	e003      	b.n	8001270 <LPS22HH_ioctl+0x50>
			return 0;
 8001268:	2300      	movs	r3, #0
 800126a:	e001      	b.n	8001270 <LPS22HH_ioctl+0x50>
		break;
 800126c:	bf00      	nop

	}
	return 0;
 800126e:	2300      	movs	r3, #0
}
 8001270:	4618      	mov	r0, r3
 8001272:	3710      	adds	r7, #16
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	42021800 	.word	0x42021800

0800127c <MX_GPIO_Init>:
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
     PB3 (JTDO/TRACESWO)   ------> DEBUG_JTDO-SWO
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
*/
void MX_GPIO_Init(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b08a      	sub	sp, #40	; 0x28
 8001280:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001282:	f107 0314 	add.w	r3, r7, #20
 8001286:	2200      	movs	r2, #0
 8001288:	601a      	str	r2, [r3, #0]
 800128a:	605a      	str	r2, [r3, #4]
 800128c:	609a      	str	r2, [r3, #8]
 800128e:	60da      	str	r2, [r3, #12]
 8001290:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001292:	4b2a      	ldr	r3, [pc, #168]	; (800133c <MX_GPIO_Init+0xc0>)
 8001294:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001298:	4a28      	ldr	r2, [pc, #160]	; (800133c <MX_GPIO_Init+0xc0>)
 800129a:	f043 0301 	orr.w	r3, r3, #1
 800129e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80012a2:	4b26      	ldr	r3, [pc, #152]	; (800133c <MX_GPIO_Init+0xc0>)
 80012a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80012a8:	f003 0301 	and.w	r3, r3, #1
 80012ac:	613b      	str	r3, [r7, #16]
 80012ae:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b0:	4b22      	ldr	r3, [pc, #136]	; (800133c <MX_GPIO_Init+0xc0>)
 80012b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80012b6:	4a21      	ldr	r2, [pc, #132]	; (800133c <MX_GPIO_Init+0xc0>)
 80012b8:	f043 0302 	orr.w	r3, r3, #2
 80012bc:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80012c0:	4b1e      	ldr	r3, [pc, #120]	; (800133c <MX_GPIO_Init+0xc0>)
 80012c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80012c6:	f003 0302 	and.w	r3, r3, #2
 80012ca:	60fb      	str	r3, [r7, #12]
 80012cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012ce:	4b1b      	ldr	r3, [pc, #108]	; (800133c <MX_GPIO_Init+0xc0>)
 80012d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80012d4:	4a19      	ldr	r2, [pc, #100]	; (800133c <MX_GPIO_Init+0xc0>)
 80012d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012da:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80012de:	4b17      	ldr	r3, [pc, #92]	; (800133c <MX_GPIO_Init+0xc0>)
 80012e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80012e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012e8:	60bb      	str	r3, [r7, #8]
 80012ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80012ec:	4b13      	ldr	r3, [pc, #76]	; (800133c <MX_GPIO_Init+0xc0>)
 80012ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80012f2:	4a12      	ldr	r2, [pc, #72]	; (800133c <MX_GPIO_Init+0xc0>)
 80012f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012f8:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80012fc:	4b0f      	ldr	r3, [pc, #60]	; (800133c <MX_GPIO_Init+0xc0>)
 80012fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001302:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001306:	607b      	str	r3, [r7, #4]
 8001308:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LPS22HH_Int_Pin;
 800130a:	2304      	movs	r3, #4
 800130c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800130e:	4b0c      	ldr	r3, [pc, #48]	; (8001340 <MX_GPIO_Init+0xc4>)
 8001310:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001312:	2300      	movs	r3, #0
 8001314:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LPS22HH_Int_GPIO_Port, &GPIO_InitStruct);
 8001316:	f107 0314 	add.w	r3, r7, #20
 800131a:	4619      	mov	r1, r3
 800131c:	4809      	ldr	r0, [pc, #36]	; (8001344 <MX_GPIO_Init+0xc8>)
 800131e:	f000 fdb1 	bl	8001e84 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001322:	2200      	movs	r2, #0
 8001324:	2100      	movs	r1, #0
 8001326:	200d      	movs	r0, #13
 8001328:	f000 fd77 	bl	8001e1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800132c:	200d      	movs	r0, #13
 800132e:	f000 fd8e 	bl	8001e4e <HAL_NVIC_EnableIRQ>

}
 8001332:	bf00      	nop
 8001334:	3728      	adds	r7, #40	; 0x28
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	46020c00 	.word	0x46020c00
 8001340:	10110000 	.word	0x10110000
 8001344:	42021800 	.word	0x42021800

08001348 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800134c:	4b1b      	ldr	r3, [pc, #108]	; (80013bc <MX_I2C2_Init+0x74>)
 800134e:	4a1c      	ldr	r2, [pc, #112]	; (80013c0 <MX_I2C2_Init+0x78>)
 8001350:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30909DEC;
 8001352:	4b1a      	ldr	r3, [pc, #104]	; (80013bc <MX_I2C2_Init+0x74>)
 8001354:	4a1b      	ldr	r2, [pc, #108]	; (80013c4 <MX_I2C2_Init+0x7c>)
 8001356:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001358:	4b18      	ldr	r3, [pc, #96]	; (80013bc <MX_I2C2_Init+0x74>)
 800135a:	2200      	movs	r2, #0
 800135c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800135e:	4b17      	ldr	r3, [pc, #92]	; (80013bc <MX_I2C2_Init+0x74>)
 8001360:	2201      	movs	r2, #1
 8001362:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001364:	4b15      	ldr	r3, [pc, #84]	; (80013bc <MX_I2C2_Init+0x74>)
 8001366:	2200      	movs	r2, #0
 8001368:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800136a:	4b14      	ldr	r3, [pc, #80]	; (80013bc <MX_I2C2_Init+0x74>)
 800136c:	2200      	movs	r2, #0
 800136e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001370:	4b12      	ldr	r3, [pc, #72]	; (80013bc <MX_I2C2_Init+0x74>)
 8001372:	2200      	movs	r2, #0
 8001374:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001376:	4b11      	ldr	r3, [pc, #68]	; (80013bc <MX_I2C2_Init+0x74>)
 8001378:	2200      	movs	r2, #0
 800137a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800137c:	4b0f      	ldr	r3, [pc, #60]	; (80013bc <MX_I2C2_Init+0x74>)
 800137e:	2200      	movs	r2, #0
 8001380:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001382:	480e      	ldr	r0, [pc, #56]	; (80013bc <MX_I2C2_Init+0x74>)
 8001384:	f001 f87d 	bl	8002482 <HAL_I2C_Init>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800138e:	f000 f9a5 	bl	80016dc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001392:	2100      	movs	r1, #0
 8001394:	4809      	ldr	r0, [pc, #36]	; (80013bc <MX_I2C2_Init+0x74>)
 8001396:	f001 fdd7 	bl	8002f48 <HAL_I2CEx_ConfigAnalogFilter>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80013a0:	f000 f99c 	bl	80016dc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80013a4:	2100      	movs	r1, #0
 80013a6:	4805      	ldr	r0, [pc, #20]	; (80013bc <MX_I2C2_Init+0x74>)
 80013a8:	f001 fe19 	bl	8002fde <HAL_I2CEx_ConfigDigitalFilter>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80013b2:	f000 f993 	bl	80016dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80013b6:	bf00      	nop
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	200000a0 	.word	0x200000a0
 80013c0:	40005800 	.word	0x40005800
 80013c4:	30909dec 	.word	0x30909dec

080013c8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b0bc      	sub	sp, #240	; 0xf0
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80013d4:	2200      	movs	r2, #0
 80013d6:	601a      	str	r2, [r3, #0]
 80013d8:	605a      	str	r2, [r3, #4]
 80013da:	609a      	str	r2, [r3, #8]
 80013dc:	60da      	str	r2, [r3, #12]
 80013de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013e0:	f107 0310 	add.w	r3, r7, #16
 80013e4:	22c8      	movs	r2, #200	; 0xc8
 80013e6:	2100      	movs	r1, #0
 80013e8:	4618      	mov	r0, r3
 80013ea:	f006 fb87 	bl	8007afc <memset>
  if(i2cHandle->Instance==I2C2)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4a26      	ldr	r2, [pc, #152]	; (800148c <HAL_I2C_MspInit+0xc4>)
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d144      	bne.n	8001482 <HAL_I2C_MspInit+0xba>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80013f8:	f04f 0280 	mov.w	r2, #128	; 0x80
 80013fc:	f04f 0300 	mov.w	r3, #0
 8001400:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001404:	2300      	movs	r3, #0
 8001406:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001408:	f107 0310 	add.w	r3, r7, #16
 800140c:	4618      	mov	r0, r3
 800140e:	f003 f9b1 	bl	8004774 <HAL_RCCEx_PeriphCLKConfig>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 8001418:	f000 f960 	bl	80016dc <Error_Handler>
    }

    __HAL_RCC_GPIOH_CLK_ENABLE();
 800141c:	4b1c      	ldr	r3, [pc, #112]	; (8001490 <HAL_I2C_MspInit+0xc8>)
 800141e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001422:	4a1b      	ldr	r2, [pc, #108]	; (8001490 <HAL_I2C_MspInit+0xc8>)
 8001424:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001428:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800142c:	4b18      	ldr	r3, [pc, #96]	; (8001490 <HAL_I2C_MspInit+0xc8>)
 800142e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001432:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001436:	60fb      	str	r3, [r7, #12]
 8001438:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PH4     ------> I2C2_SCL
    PH5     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = LPS22HH_SCL_Pin|LPS22HH_SDA_Pin;
 800143a:	2330      	movs	r3, #48	; 0x30
 800143c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001440:	2312      	movs	r3, #18
 8001442:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001446:	2300      	movs	r3, #0
 8001448:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800144c:	2300      	movs	r3, #0
 800144e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001452:	2304      	movs	r3, #4
 8001454:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001458:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800145c:	4619      	mov	r1, r3
 800145e:	480d      	ldr	r0, [pc, #52]	; (8001494 <HAL_I2C_MspInit+0xcc>)
 8001460:	f000 fd10 	bl	8001e84 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001464:	4b0a      	ldr	r3, [pc, #40]	; (8001490 <HAL_I2C_MspInit+0xc8>)
 8001466:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800146a:	4a09      	ldr	r2, [pc, #36]	; (8001490 <HAL_I2C_MspInit+0xc8>)
 800146c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001470:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8001474:	4b06      	ldr	r3, [pc, #24]	; (8001490 <HAL_I2C_MspInit+0xc8>)
 8001476:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800147a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800147e:	60bb      	str	r3, [r7, #8]
 8001480:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001482:	bf00      	nop
 8001484:	37f0      	adds	r7, #240	; 0xf0
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	40005800 	.word	0x40005800
 8001490:	46020c00 	.word	0x46020c00
 8001494:	42021c00 	.word	0x42021c00

08001498 <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 800149c:	2000      	movs	r0, #0
 800149e:	f001 fdeb 	bl	8003078 <HAL_ICACHE_ConfigAssociativityMode>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 80014a8:	f000 f918 	bl	80016dc <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 80014ac:	f001 fe04 	bl	80030b8 <HAL_ICACHE_Enable>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 80014b6:	f000 f911 	bl	80016dc <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80014ba:	bf00      	nop
 80014bc:	bd80      	pop	{r7, pc}
	...

080014c0 <__io_putchar>:
#include "stm32u5xx_hal.h"
#include "usart.h"
#include <stdio.h>
#include <stdarg.h>

int __io_putchar(int ch){
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
	uint8_t pchar = ch;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart1, &pchar, 1, HAL_MAX_DELAY);
 80014ce:	f107 010f 	add.w	r1, r7, #15
 80014d2:	f04f 33ff 	mov.w	r3, #4294967295
 80014d6:	2201      	movs	r2, #1
 80014d8:	4803      	ldr	r0, [pc, #12]	; (80014e8 <__io_putchar+0x28>)
 80014da:	f005 fde5 	bl	80070a8 <HAL_UART_Transmit>
	return ch;
 80014de:	687b      	ldr	r3, [r7, #4]
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3710      	adds	r7, #16
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	2000030c 	.word	0x2000030c

080014ec <_log>:

void _log(Log_Subsystem_t subsystem, const char* msg, ...){
 80014ec:	b40e      	push	{r1, r2, r3}
 80014ee:	b580      	push	{r7, lr}
 80014f0:	b085      	sub	sp, #20
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	4603      	mov	r3, r0
 80014f6:	71fb      	strb	r3, [r7, #7]
    va_list args;
	va_start(args, msg);
 80014f8:	f107 0320 	add.w	r3, r7, #32
 80014fc:	60fb      	str	r3, [r7, #12]
	switch(subsystem){
 80014fe:	79fb      	ldrb	r3, [r7, #7]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d002      	beq.n	800150a <_log+0x1e>
 8001504:	2b01      	cmp	r3, #1
 8001506:	d004      	beq.n	8001512 <_log+0x26>
 8001508:	e007      	b.n	800151a <_log+0x2e>
		case(log_i2c):
		printf("Debug Subsystem I2C: ");
 800150a:	480e      	ldr	r0, [pc, #56]	; (8001544 <_log+0x58>)
 800150c:	f006 fdf8 	bl	8008100 <iprintf>
				break;
 8001510:	e006      	b.n	8001520 <_log+0x34>
		case(log_lps22hh):
			printf("Debug Subsystem LPS22HH: ");
 8001512:	480d      	ldr	r0, [pc, #52]	; (8001548 <_log+0x5c>)
 8001514:	f006 fdf4 	bl	8008100 <iprintf>
				break;
 8001518:	e002      	b.n	8001520 <_log+0x34>
		default:
			printf("Unknown Debug Subsystem: ");
 800151a:	480c      	ldr	r0, [pc, #48]	; (800154c <_log+0x60>)
 800151c:	f006 fdf0 	bl	8008100 <iprintf>
	}
	vfprintf(stdout, msg, args);
 8001520:	4b0b      	ldr	r3, [pc, #44]	; (8001550 <_log+0x64>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	68fa      	ldr	r2, [r7, #12]
 8001528:	69f9      	ldr	r1, [r7, #28]
 800152a:	4618      	mov	r0, r3
 800152c:	f006 fc48 	bl	8007dc0 <vfiprintf>
	printf("\n");
 8001530:	200a      	movs	r0, #10
 8001532:	f006 fdfd 	bl	8008130 <putchar>
	va_end(args);
}
 8001536:	bf00      	nop
 8001538:	3714      	adds	r7, #20
 800153a:	46bd      	mov	sp, r7
 800153c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001540:	b003      	add	sp, #12
 8001542:	4770      	bx	lr
 8001544:	08008d80 	.word	0x08008d80
 8001548:	08008d98 	.word	0x08008d98
 800154c:	08008db4 	.word	0x08008db4
 8001550:	20000020 	.word	0x20000020

08001554 <log_init>:

void log_init(){
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
	  MX_USART1_UART_Init();
 8001558:	f000 f9fe 	bl	8001958 <MX_USART1_UART_Init>
}
 800155c:	bf00      	nop
 800155e:	bd80      	pop	{r7, pc}

08001560 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001560:	b5b0      	push	{r4, r5, r7, lr}
 8001562:	b08e      	sub	sp, #56	; 0x38
 8001564:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN 1 */
  LPS22HH_Init_Struct_t PressureSensor_Init = {
 8001566:	4a28      	ldr	r2, [pc, #160]	; (8001608 <main+0xa8>)
 8001568:	1d3b      	adds	r3, r7, #4
 800156a:	ca07      	ldmia	r2, {r0, r1, r2}
 800156c:	c303      	stmia	r3!, {r0, r1}
 800156e:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001570:	f000 fad0 	bl	8001b14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001574:	f000 f850 	bl	8001618 <SystemClock_Config>

  /* Configure the System Power */
  SystemPower_Config();
 8001578:	f000 f8a8 	bl	80016cc <SystemPower_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800157c:	f7ff fe7e 	bl	800127c <MX_GPIO_Init>
  MX_I2C2_Init();
 8001580:	f7ff fee2 	bl	8001348 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8001584:	f000 f9e8 	bl	8001958 <MX_USART1_UART_Init>
  MX_ICACHE_Init();
 8001588:	f7ff ff86 	bl	8001498 <MX_ICACHE_Init>
  /* USER CODE BEGIN 2 */
  log_init();
 800158c:	f7ff ffe2 	bl	8001554 <log_init>
  LPS22HH_Init(PressureSensor_Init, &PressureSensor, LPS22HH_Hardware_Drv);
 8001590:	4b1e      	ldr	r3, [pc, #120]	; (800160c <main+0xac>)
 8001592:	466c      	mov	r4, sp
 8001594:	461d      	mov	r5, r3
 8001596:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001598:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800159a:	682b      	ldr	r3, [r5, #0]
 800159c:	6023      	str	r3, [r4, #0]
 800159e:	4b1c      	ldr	r3, [pc, #112]	; (8001610 <main+0xb0>)
 80015a0:	1d3a      	adds	r2, r7, #4
 80015a2:	ca07      	ldmia	r2, {r0, r1, r2}
 80015a4:	f7ff fc14 	bl	8000dd0 <LPS22HH_Init>
  uint32_t stop_time;
  uint32_t samples;
  uint32_t current_time = HAL_GetTick();
 80015a8:	f000 fb2c 	bl	8001c04 <HAL_GetTick>
 80015ac:	61b8      	str	r0, [r7, #24]
  stop_time = current_time + 5000;
 80015ae:	69bb      	ldr	r3, [r7, #24]
 80015b0:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 80015b4:	3308      	adds	r3, #8
 80015b6:	613b      	str	r3, [r7, #16]
  uint32_t profiler = 0;
 80015b8:	2300      	movs	r3, #0
 80015ba:	617b      	str	r3, [r7, #20]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  samples = 0;
 80015bc:	2300      	movs	r3, #0
 80015be:	61fb      	str	r3, [r7, #28]
	  while(current_time < stop_time){
 80015c0:	e01a      	b.n	80015f8 <main+0x98>
		  if(PressureSensor.DataReadyFlag == LPS22HH_DataReady || PressureSensor.LPS22HH_IO.ioctl(LPS22HH_ReadIntPin) == 1){
 80015c2:	4b13      	ldr	r3, [pc, #76]	; (8001610 <main+0xb0>)
 80015c4:	791b      	ldrb	r3, [r3, #4]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d006      	beq.n	80015d8 <main+0x78>
 80015ca:	4b11      	ldr	r3, [pc, #68]	; (8001610 <main+0xb0>)
 80015cc:	699b      	ldr	r3, [r3, #24]
 80015ce:	2002      	movs	r0, #2
 80015d0:	4798      	blx	r3
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b01      	cmp	r3, #1
 80015d6:	d10c      	bne.n	80015f2 <main+0x92>
			  LPS22HH_ReadPressure(&PressureSensor);
 80015d8:	480d      	ldr	r0, [pc, #52]	; (8001610 <main+0xb0>)
 80015da:	f7ff fcfb 	bl	8000fd4 <LPS22HH_ReadPressure>
			  pressure_log[samples] = PressureSensor.Pressure;
 80015de:	4b0c      	ldr	r3, [pc, #48]	; (8001610 <main+0xb0>)
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	490c      	ldr	r1, [pc, #48]	; (8001614 <main+0xb4>)
 80015e4:	69fb      	ldr	r3, [r7, #28]
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	440b      	add	r3, r1
 80015ea:	601a      	str	r2, [r3, #0]
			  samples++;
 80015ec:	69fb      	ldr	r3, [r7, #28]
 80015ee:	3301      	adds	r3, #1
 80015f0:	61fb      	str	r3, [r7, #28]
		  }
		  current_time = HAL_GetTick();
 80015f2:	f000 fb07 	bl	8001c04 <HAL_GetTick>
 80015f6:	61b8      	str	r0, [r7, #24]
	  while(current_time < stop_time){
 80015f8:	69ba      	ldr	r2, [r7, #24]
 80015fa:	693b      	ldr	r3, [r7, #16]
 80015fc:	429a      	cmp	r2, r3
 80015fe:	d3e0      	bcc.n	80015c2 <main+0x62>
	  }
	  profiler++;
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	3301      	adds	r3, #1
 8001604:	617b      	str	r3, [r7, #20]
	  samples = 0;
 8001606:	e7d9      	b.n	80015bc <main+0x5c>
 8001608:	08008dd0 	.word	0x08008dd0
 800160c:	20000000 	.word	0x20000000
 8001610:	200000ec 	.word	0x200000ec
 8001614:	20000108 	.word	0x20000108

08001618 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b09e      	sub	sp, #120	; 0x78
 800161c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800161e:	f107 0318 	add.w	r3, r7, #24
 8001622:	2260      	movs	r2, #96	; 0x60
 8001624:	2100      	movs	r1, #0
 8001626:	4618      	mov	r0, r3
 8001628:	f006 fa68 	bl	8007afc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800162c:	463b      	mov	r3, r7
 800162e:	2200      	movs	r2, #0
 8001630:	601a      	str	r2, [r3, #0]
 8001632:	605a      	str	r2, [r3, #4]
 8001634:	609a      	str	r2, [r3, #8]
 8001636:	60da      	str	r2, [r3, #12]
 8001638:	611a      	str	r2, [r3, #16]
 800163a:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800163c:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8001640:	f001 fd4a 	bl	80030d8 <HAL_PWREx_ControlVoltageScaling>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <SystemClock_Config+0x36>
  {
    Error_Handler();
 800164a:	f000 f847 	bl	80016dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800164e:	2302      	movs	r3, #2
 8001650:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001652:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001656:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001658:	2310      	movs	r3, #16
 800165a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800165c:	2302      	movs	r3, #2
 800165e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001660:	2302      	movs	r3, #2
 8001662:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 8001664:	2300      	movs	r3, #0
 8001666:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001668:	2301      	movs	r3, #1
 800166a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 10;
 800166c:	230a      	movs	r3, #10
 800166e:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001670:	2302      	movs	r3, #2
 8001672:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001674:	2302      	movs	r3, #2
 8001676:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLR = 1;
 8001678:	2301      	movs	r3, #1
 800167a:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 800167c:	230c      	movs	r3, #12
 800167e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001680:	2300      	movs	r3, #0
 8001682:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001684:	f107 0318 	add.w	r3, r7, #24
 8001688:	4618      	mov	r0, r3
 800168a:	f001 fdc7 	bl	800321c <HAL_RCC_OscConfig>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d001      	beq.n	8001698 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001694:	f000 f822 	bl	80016dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001698:	231f      	movs	r3, #31
 800169a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800169c:	2303      	movs	r3, #3
 800169e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016a0:	2300      	movs	r3, #0
 80016a2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016a4:	2300      	movs	r3, #0
 80016a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016a8:	2300      	movs	r3, #0
 80016aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80016ac:	2300      	movs	r3, #0
 80016ae:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80016b0:	463b      	mov	r3, r7
 80016b2:	2104      	movs	r1, #4
 80016b4:	4618      	mov	r0, r3
 80016b6:	f002 fc87 	bl	8003fc8 <HAL_RCC_ClockConfig>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80016c0:	f000 f80c 	bl	80016dc <Error_Handler>
  }
}
 80016c4:	bf00      	nop
 80016c6:	3778      	adds	r7, #120	; 0x78
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}

080016cc <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  HAL_PWREx_EnableVddIO2();
 80016d0:	f001 fd84 	bl	80031dc <HAL_PWREx_EnableVddIO2>

  /*
   * Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
   */
  HAL_PWREx_DisableUCPDDeadBattery();
 80016d4:	f001 fd92 	bl	80031fc <HAL_PWREx_DisableUCPDDeadBattery>
}
 80016d8:	bf00      	nop
 80016da:	bd80      	pop	{r7, pc}

080016dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80016e0:	b672      	cpsid	i
}
 80016e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016e4:	e7fe      	b.n	80016e4 <Error_Handler+0x8>
	...

080016e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80016ee:	4b0a      	ldr	r3, [pc, #40]	; (8001718 <HAL_MspInit+0x30>)
 80016f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016f4:	4a08      	ldr	r2, [pc, #32]	; (8001718 <HAL_MspInit+0x30>)
 80016f6:	f043 0304 	orr.w	r3, r3, #4
 80016fa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 80016fe:	4b06      	ldr	r3, [pc, #24]	; (8001718 <HAL_MspInit+0x30>)
 8001700:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001704:	f003 0304 	and.w	r3, r3, #4
 8001708:	607b      	str	r3, [r7, #4]
 800170a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800170c:	bf00      	nop
 800170e:	370c      	adds	r7, #12
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr
 8001718:	46020c00 	.word	0x46020c00

0800171c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001720:	e7fe      	b.n	8001720 <NMI_Handler+0x4>

08001722 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001722:	b480      	push	{r7}
 8001724:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001726:	e7fe      	b.n	8001726 <HardFault_Handler+0x4>

08001728 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800172c:	e7fe      	b.n	800172c <MemManage_Handler+0x4>

0800172e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800172e:	b480      	push	{r7}
 8001730:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001732:	e7fe      	b.n	8001732 <BusFault_Handler+0x4>

08001734 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001738:	e7fe      	b.n	8001738 <UsageFault_Handler+0x4>

0800173a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800173a:	b480      	push	{r7}
 800173c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800173e:	bf00      	nop
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr

08001748 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800174c:	bf00      	nop
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr

08001756 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001756:	b480      	push	{r7}
 8001758:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800175a:	bf00      	nop
 800175c:	46bd      	mov	sp, r7
 800175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001762:	4770      	bx	lr

08001764 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001768:	f000 fa38 	bl	8001bdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800176c:	bf00      	nop
 800176e:	bd80      	pop	{r7, pc}

08001770 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI Line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HH_Int_Pin);
 8001774:	2004      	movs	r0, #4
 8001776:	f000 fe53 	bl	8002420 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800177a:	bf00      	nop
 800177c:	bd80      	pop	{r7, pc}
	...

08001780 <HAL_GPIO_EXTI_Rising_Callback>:

/* USER CODE BEGIN 1 */
void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0
 8001786:	4603      	mov	r3, r0
 8001788:	80fb      	strh	r3, [r7, #6]
	//printf("IRQ Entered\n");
	PressureSensor.DataReadyFlag = LPS22HH_DataReady;
 800178a:	4b04      	ldr	r3, [pc, #16]	; (800179c <HAL_GPIO_EXTI_Rising_Callback+0x1c>)
 800178c:	2200      	movs	r2, #0
 800178e:	711a      	strb	r2, [r3, #4]
}
 8001790:	bf00      	nop
 8001792:	370c      	adds	r7, #12
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr
 800179c:	200000ec 	.word	0x200000ec

080017a0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b086      	sub	sp, #24
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	60f8      	str	r0, [r7, #12]
 80017a8:	60b9      	str	r1, [r7, #8]
 80017aa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ac:	2300      	movs	r3, #0
 80017ae:	617b      	str	r3, [r7, #20]
 80017b0:	e00a      	b.n	80017c8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80017b2:	e000      	b.n	80017b6 <_read+0x16>
 80017b4:	bf00      	nop
 80017b6:	4601      	mov	r1, r0
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	1c5a      	adds	r2, r3, #1
 80017bc:	60ba      	str	r2, [r7, #8]
 80017be:	b2ca      	uxtb	r2, r1
 80017c0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	3301      	adds	r3, #1
 80017c6:	617b      	str	r3, [r7, #20]
 80017c8:	697a      	ldr	r2, [r7, #20]
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	429a      	cmp	r2, r3
 80017ce:	dbf0      	blt.n	80017b2 <_read+0x12>
	}

return len;
 80017d0:	687b      	ldr	r3, [r7, #4]
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3718      	adds	r7, #24
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}

080017da <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017da:	b580      	push	{r7, lr}
 80017dc:	b086      	sub	sp, #24
 80017de:	af00      	add	r7, sp, #0
 80017e0:	60f8      	str	r0, [r7, #12]
 80017e2:	60b9      	str	r1, [r7, #8]
 80017e4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017e6:	2300      	movs	r3, #0
 80017e8:	617b      	str	r3, [r7, #20]
 80017ea:	e009      	b.n	8001800 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	1c5a      	adds	r2, r3, #1
 80017f0:	60ba      	str	r2, [r7, #8]
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7ff fe63 	bl	80014c0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	3301      	adds	r3, #1
 80017fe:	617b      	str	r3, [r7, #20]
 8001800:	697a      	ldr	r2, [r7, #20]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	429a      	cmp	r2, r3
 8001806:	dbf1      	blt.n	80017ec <_write+0x12>
	}
	return len;
 8001808:	687b      	ldr	r3, [r7, #4]
}
 800180a:	4618      	mov	r0, r3
 800180c:	3718      	adds	r7, #24
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}

08001812 <_close>:

int _close(int file)
{
 8001812:	b480      	push	{r7}
 8001814:	b083      	sub	sp, #12
 8001816:	af00      	add	r7, sp, #0
 8001818:	6078      	str	r0, [r7, #4]
	return -1;
 800181a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800181e:	4618      	mov	r0, r3
 8001820:	370c      	adds	r7, #12
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr

0800182a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800182a:	b480      	push	{r7}
 800182c:	b083      	sub	sp, #12
 800182e:	af00      	add	r7, sp, #0
 8001830:	6078      	str	r0, [r7, #4]
 8001832:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800183a:	605a      	str	r2, [r3, #4]
	return 0;
 800183c:	2300      	movs	r3, #0
}
 800183e:	4618      	mov	r0, r3
 8001840:	370c      	adds	r7, #12
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr

0800184a <_isatty>:

int _isatty(int file)
{
 800184a:	b480      	push	{r7}
 800184c:	b083      	sub	sp, #12
 800184e:	af00      	add	r7, sp, #0
 8001850:	6078      	str	r0, [r7, #4]
	return 1;
 8001852:	2301      	movs	r3, #1
}
 8001854:	4618      	mov	r0, r3
 8001856:	370c      	adds	r7, #12
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr

08001860 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001860:	b480      	push	{r7}
 8001862:	b085      	sub	sp, #20
 8001864:	af00      	add	r7, sp, #0
 8001866:	60f8      	str	r0, [r7, #12]
 8001868:	60b9      	str	r1, [r7, #8]
 800186a:	607a      	str	r2, [r7, #4]
	return 0;
 800186c:	2300      	movs	r3, #0
}
 800186e:	4618      	mov	r0, r3
 8001870:	3714      	adds	r7, #20
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
	...

0800187c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b086      	sub	sp, #24
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001884:	4a14      	ldr	r2, [pc, #80]	; (80018d8 <_sbrk+0x5c>)
 8001886:	4b15      	ldr	r3, [pc, #84]	; (80018dc <_sbrk+0x60>)
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001890:	4b13      	ldr	r3, [pc, #76]	; (80018e0 <_sbrk+0x64>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d102      	bne.n	800189e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001898:	4b11      	ldr	r3, [pc, #68]	; (80018e0 <_sbrk+0x64>)
 800189a:	4a12      	ldr	r2, [pc, #72]	; (80018e4 <_sbrk+0x68>)
 800189c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800189e:	4b10      	ldr	r3, [pc, #64]	; (80018e0 <_sbrk+0x64>)
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	4413      	add	r3, r2
 80018a6:	693a      	ldr	r2, [r7, #16]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d207      	bcs.n	80018bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018ac:	f006 f8fc 	bl	8007aa8 <__errno>
 80018b0:	4603      	mov	r3, r0
 80018b2:	220c      	movs	r2, #12
 80018b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018b6:	f04f 33ff 	mov.w	r3, #4294967295
 80018ba:	e009      	b.n	80018d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018bc:	4b08      	ldr	r3, [pc, #32]	; (80018e0 <_sbrk+0x64>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018c2:	4b07      	ldr	r3, [pc, #28]	; (80018e0 <_sbrk+0x64>)
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4413      	add	r3, r2
 80018ca:	4a05      	ldr	r2, [pc, #20]	; (80018e0 <_sbrk+0x64>)
 80018cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018ce:	68fb      	ldr	r3, [r7, #12]
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3718      	adds	r7, #24
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	200c0000 	.word	0x200c0000
 80018dc:	00000400 	.word	0x00000400
 80018e0:	20000308 	.word	0x20000308
 80018e4:	200003b0 	.word	0x200003b0

080018e8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80018ec:	4b18      	ldr	r3, [pc, #96]	; (8001950 <SystemInit+0x68>)
 80018ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018f2:	4a17      	ldr	r2, [pc, #92]	; (8001950 <SystemInit+0x68>)
 80018f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80018f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80018fc:	4b15      	ldr	r3, [pc, #84]	; (8001954 <SystemInit+0x6c>)
 80018fe:	2201      	movs	r2, #1
 8001900:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8001902:	4b14      	ldr	r3, [pc, #80]	; (8001954 <SystemInit+0x6c>)
 8001904:	2200      	movs	r2, #0
 8001906:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001908:	4b12      	ldr	r3, [pc, #72]	; (8001954 <SystemInit+0x6c>)
 800190a:	2200      	movs	r2, #0
 800190c:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 800190e:	4b11      	ldr	r3, [pc, #68]	; (8001954 <SystemInit+0x6c>)
 8001910:	2200      	movs	r2, #0
 8001912:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8001914:	4b0f      	ldr	r3, [pc, #60]	; (8001954 <SystemInit+0x6c>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a0e      	ldr	r2, [pc, #56]	; (8001954 <SystemInit+0x6c>)
 800191a:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800191e:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001922:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8001924:	4b0b      	ldr	r3, [pc, #44]	; (8001954 <SystemInit+0x6c>)
 8001926:	2200      	movs	r2, #0
 8001928:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800192a:	4b0a      	ldr	r3, [pc, #40]	; (8001954 <SystemInit+0x6c>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a09      	ldr	r2, [pc, #36]	; (8001954 <SystemInit+0x6c>)
 8001930:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001934:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8001936:	4b07      	ldr	r3, [pc, #28]	; (8001954 <SystemInit+0x6c>)
 8001938:	2200      	movs	r2, #0
 800193a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800193c:	4b04      	ldr	r3, [pc, #16]	; (8001950 <SystemInit+0x68>)
 800193e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001942:	609a      	str	r2, [r3, #8]
  #endif
}
 8001944:	bf00      	nop
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	e000ed00 	.word	0xe000ed00
 8001954:	46020c00 	.word	0x46020c00

08001958 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800195c:	4b22      	ldr	r3, [pc, #136]	; (80019e8 <MX_USART1_UART_Init+0x90>)
 800195e:	4a23      	ldr	r2, [pc, #140]	; (80019ec <MX_USART1_UART_Init+0x94>)
 8001960:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001962:	4b21      	ldr	r3, [pc, #132]	; (80019e8 <MX_USART1_UART_Init+0x90>)
 8001964:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001968:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800196a:	4b1f      	ldr	r3, [pc, #124]	; (80019e8 <MX_USART1_UART_Init+0x90>)
 800196c:	2200      	movs	r2, #0
 800196e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001970:	4b1d      	ldr	r3, [pc, #116]	; (80019e8 <MX_USART1_UART_Init+0x90>)
 8001972:	2200      	movs	r2, #0
 8001974:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001976:	4b1c      	ldr	r3, [pc, #112]	; (80019e8 <MX_USART1_UART_Init+0x90>)
 8001978:	2200      	movs	r2, #0
 800197a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800197c:	4b1a      	ldr	r3, [pc, #104]	; (80019e8 <MX_USART1_UART_Init+0x90>)
 800197e:	220c      	movs	r2, #12
 8001980:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001982:	4b19      	ldr	r3, [pc, #100]	; (80019e8 <MX_USART1_UART_Init+0x90>)
 8001984:	2200      	movs	r2, #0
 8001986:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001988:	4b17      	ldr	r3, [pc, #92]	; (80019e8 <MX_USART1_UART_Init+0x90>)
 800198a:	2200      	movs	r2, #0
 800198c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800198e:	4b16      	ldr	r3, [pc, #88]	; (80019e8 <MX_USART1_UART_Init+0x90>)
 8001990:	2200      	movs	r2, #0
 8001992:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001994:	4b14      	ldr	r3, [pc, #80]	; (80019e8 <MX_USART1_UART_Init+0x90>)
 8001996:	2200      	movs	r2, #0
 8001998:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800199a:	4b13      	ldr	r3, [pc, #76]	; (80019e8 <MX_USART1_UART_Init+0x90>)
 800199c:	2200      	movs	r2, #0
 800199e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80019a0:	4811      	ldr	r0, [pc, #68]	; (80019e8 <MX_USART1_UART_Init+0x90>)
 80019a2:	f005 fb31 	bl	8007008 <HAL_UART_Init>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80019ac:	f7ff fe96 	bl	80016dc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019b0:	2100      	movs	r1, #0
 80019b2:	480d      	ldr	r0, [pc, #52]	; (80019e8 <MX_USART1_UART_Init+0x90>)
 80019b4:	f005 ffae 	bl	8007914 <HAL_UARTEx_SetTxFifoThreshold>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d001      	beq.n	80019c2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80019be:	f7ff fe8d 	bl	80016dc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019c2:	2100      	movs	r1, #0
 80019c4:	4808      	ldr	r0, [pc, #32]	; (80019e8 <MX_USART1_UART_Init+0x90>)
 80019c6:	f005 ffe3 	bl	8007990 <HAL_UARTEx_SetRxFifoThreshold>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d001      	beq.n	80019d4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80019d0:	f7ff fe84 	bl	80016dc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80019d4:	4804      	ldr	r0, [pc, #16]	; (80019e8 <MX_USART1_UART_Init+0x90>)
 80019d6:	f005 ff64 	bl	80078a2 <HAL_UARTEx_DisableFifoMode>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80019e0:	f7ff fe7c 	bl	80016dc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019e4:	bf00      	nop
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	2000030c 	.word	0x2000030c
 80019ec:	40013800 	.word	0x40013800

080019f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b0bc      	sub	sp, #240	; 0xf0
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80019fc:	2200      	movs	r2, #0
 80019fe:	601a      	str	r2, [r3, #0]
 8001a00:	605a      	str	r2, [r3, #4]
 8001a02:	609a      	str	r2, [r3, #8]
 8001a04:	60da      	str	r2, [r3, #12]
 8001a06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a08:	f107 0310 	add.w	r3, r7, #16
 8001a0c:	22c8      	movs	r2, #200	; 0xc8
 8001a0e:	2100      	movs	r1, #0
 8001a10:	4618      	mov	r0, r3
 8001a12:	f006 f873 	bl	8007afc <memset>
  if(uartHandle->Instance==USART1)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a26      	ldr	r2, [pc, #152]	; (8001ab4 <HAL_UART_MspInit+0xc4>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d145      	bne.n	8001aac <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001a20:	f04f 0201 	mov.w	r2, #1
 8001a24:	f04f 0300 	mov.w	r3, #0
 8001a28:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a30:	f107 0310 	add.w	r3, r7, #16
 8001a34:	4618      	mov	r0, r3
 8001a36:	f002 fe9d 	bl	8004774 <HAL_RCCEx_PeriphCLKConfig>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8001a40:	f7ff fe4c 	bl	80016dc <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a44:	4b1c      	ldr	r3, [pc, #112]	; (8001ab8 <HAL_UART_MspInit+0xc8>)
 8001a46:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8001a4a:	4a1b      	ldr	r2, [pc, #108]	; (8001ab8 <HAL_UART_MspInit+0xc8>)
 8001a4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a50:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
 8001a54:	4b18      	ldr	r3, [pc, #96]	; (8001ab8 <HAL_UART_MspInit+0xc8>)
 8001a56:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8001a5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a5e:	60fb      	str	r3, [r7, #12]
 8001a60:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a62:	4b15      	ldr	r3, [pc, #84]	; (8001ab8 <HAL_UART_MspInit+0xc8>)
 8001a64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001a68:	4a13      	ldr	r2, [pc, #76]	; (8001ab8 <HAL_UART_MspInit+0xc8>)
 8001a6a:	f043 0301 	orr.w	r3, r3, #1
 8001a6e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001a72:	4b11      	ldr	r3, [pc, #68]	; (8001ab8 <HAL_UART_MspInit+0xc8>)
 8001a74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001a78:	f003 0301 	and.w	r3, r3, #1
 8001a7c:	60bb      	str	r3, [r7, #8]
 8001a7e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = DEBUG_UART_RX_Pin|DEBUG_UART_TX_Pin;
 8001a80:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001a84:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a88:	2302      	movs	r3, #2
 8001a8a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a94:	2300      	movs	r3, #0
 8001a96:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a9a:	2307      	movs	r3, #7
 8001a9c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	4805      	ldr	r0, [pc, #20]	; (8001abc <HAL_UART_MspInit+0xcc>)
 8001aa8:	f000 f9ec 	bl	8001e84 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001aac:	bf00      	nop
 8001aae:	37f0      	adds	r7, #240	; 0xf0
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	40013800 	.word	0x40013800
 8001ab8:	46020c00 	.word	0x46020c00
 8001abc:	42020000 	.word	0x42020000

08001ac0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8001ac0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001af8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001ac4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001ac6:	e003      	b.n	8001ad0 <LoopCopyDataInit>

08001ac8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001ac8:	4b0c      	ldr	r3, [pc, #48]	; (8001afc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001aca:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001acc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001ace:	3104      	adds	r1, #4

08001ad0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001ad0:	480b      	ldr	r0, [pc, #44]	; (8001b00 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001ad2:	4b0c      	ldr	r3, [pc, #48]	; (8001b04 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001ad4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001ad6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001ad8:	d3f6      	bcc.n	8001ac8 <CopyDataInit>
	ldr	r2, =_sbss
 8001ada:	4a0b      	ldr	r2, [pc, #44]	; (8001b08 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001adc:	e002      	b.n	8001ae4 <LoopFillZerobss>

08001ade <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001ade:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001ae0:	f842 3b04 	str.w	r3, [r2], #4

08001ae4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001ae4:	4b09      	ldr	r3, [pc, #36]	; (8001b0c <LoopForever+0x16>)
	cmp	r2, r3
 8001ae6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001ae8:	d3f9      	bcc.n	8001ade <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001aea:	f7ff fefd 	bl	80018e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001aee:	f005 ffe1 	bl	8007ab4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001af2:	f7ff fd35 	bl	8001560 <main>

08001af6 <LoopForever>:

LoopForever:
    b LoopForever
 8001af6:	e7fe      	b.n	8001af6 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8001af8:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8001afc:	08008f84 	.word	0x08008f84
	ldr	r0, =_sdata
 8001b00:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001b04:	20000084 	.word	0x20000084
	ldr	r2, =_sbss
 8001b08:	20000084 	.word	0x20000084
	ldr	r3, = _ebss
 8001b0c:	200003b0 	.word	0x200003b0

08001b10 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b10:	e7fe      	b.n	8001b10 <ADC1_IRQHandler>
	...

08001b14 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b18:	4b11      	ldr	r3, [pc, #68]	; (8001b60 <HAL_Init+0x4c>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a10      	ldr	r2, [pc, #64]	; (8001b60 <HAL_Init+0x4c>)
 8001b1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b24:	2003      	movs	r0, #3
 8001b26:	f000 f96d 	bl	8001e04 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001b2a:	f002 fc3f 	bl	80043ac <HAL_RCC_GetSysClockFreq>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	4b0c      	ldr	r3, [pc, #48]	; (8001b64 <HAL_Init+0x50>)
 8001b32:	6a1b      	ldr	r3, [r3, #32]
 8001b34:	f003 030f 	and.w	r3, r3, #15
 8001b38:	490b      	ldr	r1, [pc, #44]	; (8001b68 <HAL_Init+0x54>)
 8001b3a:	5ccb      	ldrb	r3, [r1, r3]
 8001b3c:	fa22 f303 	lsr.w	r3, r2, r3
 8001b40:	4a0a      	ldr	r2, [pc, #40]	; (8001b6c <HAL_Init+0x58>)
 8001b42:	6013      	str	r3, [r2, #0]

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b44:	200f      	movs	r0, #15
 8001b46:	f000 f813 	bl	8001b70 <HAL_InitTick>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d001      	beq.n	8001b54 <HAL_Init+0x40>
  {
    return HAL_ERROR;
 8001b50:	2301      	movs	r3, #1
 8001b52:	e002      	b.n	8001b5a <HAL_Init+0x46>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001b54:	f7ff fdc8 	bl	80016e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b58:	2300      	movs	r3, #0
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	40022000 	.word	0x40022000
 8001b64:	46020c00 	.word	0x46020c00
 8001b68:	08008ddc 	.word	0x08008ddc
 8001b6c:	20000014 	.word	0x20000014

08001b70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8001b78:	4b15      	ldr	r3, [pc, #84]	; (8001bd0 <HAL_InitTick+0x60>)
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d101      	bne.n	8001b84 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001b80:	2301      	movs	r3, #1
 8001b82:	e021      	b.n	8001bc8 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001b84:	4b13      	ldr	r3, [pc, #76]	; (8001bd4 <HAL_InitTick+0x64>)
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	4b11      	ldr	r3, [pc, #68]	; (8001bd0 <HAL_InitTick+0x60>)
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b92:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b96:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f000 f965 	bl	8001e6a <HAL_SYSTICK_Config>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e00e      	b.n	8001bc8 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2b0f      	cmp	r3, #15
 8001bae:	d80a      	bhi.n	8001bc6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	6879      	ldr	r1, [r7, #4]
 8001bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8001bb8:	f000 f92f 	bl	8001e1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bbc:	4a06      	ldr	r2, [pc, #24]	; (8001bd8 <HAL_InitTick+0x68>)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	e000      	b.n	8001bc8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3708      	adds	r7, #8
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	2000001c 	.word	0x2000001c
 8001bd4:	20000014 	.word	0x20000014
 8001bd8:	20000018 	.word	0x20000018

08001bdc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001be0:	4b06      	ldr	r3, [pc, #24]	; (8001bfc <HAL_IncTick+0x20>)
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	461a      	mov	r2, r3
 8001be6:	4b06      	ldr	r3, [pc, #24]	; (8001c00 <HAL_IncTick+0x24>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4413      	add	r3, r2
 8001bec:	4a04      	ldr	r2, [pc, #16]	; (8001c00 <HAL_IncTick+0x24>)
 8001bee:	6013      	str	r3, [r2, #0]
}
 8001bf0:	bf00      	nop
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop
 8001bfc:	2000001c 	.word	0x2000001c
 8001c00:	2000039c 	.word	0x2000039c

08001c04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  return uwTick;
 8001c08:	4b03      	ldr	r3, [pc, #12]	; (8001c18 <HAL_GetTick+0x14>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	2000039c 	.word	0x2000039c

08001c1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b084      	sub	sp, #16
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c24:	f7ff ffee 	bl	8001c04 <HAL_GetTick>
 8001c28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c34:	d005      	beq.n	8001c42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c36:	4b0a      	ldr	r3, [pc, #40]	; (8001c60 <HAL_Delay+0x44>)
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	461a      	mov	r2, r3
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	4413      	add	r3, r2
 8001c40:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c42:	bf00      	nop
 8001c44:	f7ff ffde 	bl	8001c04 <HAL_GetTick>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	68fa      	ldr	r2, [r7, #12]
 8001c50:	429a      	cmp	r2, r3
 8001c52:	d8f7      	bhi.n	8001c44 <HAL_Delay+0x28>
  {
  }
}
 8001c54:	bf00      	nop
 8001c56:	bf00      	nop
 8001c58:	3710      	adds	r7, #16
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	2000001c 	.word	0x2000001c

08001c64 <__NVIC_SetPriorityGrouping>:
{
 8001c64:	b480      	push	{r7}
 8001c66:	b085      	sub	sp, #20
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	f003 0307 	and.w	r3, r3, #7
 8001c72:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c74:	4b0c      	ldr	r3, [pc, #48]	; (8001ca8 <__NVIC_SetPriorityGrouping+0x44>)
 8001c76:	68db      	ldr	r3, [r3, #12]
 8001c78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c7a:	68ba      	ldr	r2, [r7, #8]
 8001c7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c80:	4013      	ands	r3, r2
 8001c82:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c96:	4a04      	ldr	r2, [pc, #16]	; (8001ca8 <__NVIC_SetPriorityGrouping+0x44>)
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	60d3      	str	r3, [r2, #12]
}
 8001c9c:	bf00      	nop
 8001c9e:	3714      	adds	r7, #20
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr
 8001ca8:	e000ed00 	.word	0xe000ed00

08001cac <__NVIC_GetPriorityGrouping>:
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cb0:	4b04      	ldr	r3, [pc, #16]	; (8001cc4 <__NVIC_GetPriorityGrouping+0x18>)
 8001cb2:	68db      	ldr	r3, [r3, #12]
 8001cb4:	0a1b      	lsrs	r3, r3, #8
 8001cb6:	f003 0307 	and.w	r3, r3, #7
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc2:	4770      	bx	lr
 8001cc4:	e000ed00 	.word	0xe000ed00

08001cc8 <__NVIC_EnableIRQ>:
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	4603      	mov	r3, r0
 8001cd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	db0b      	blt.n	8001cf2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cda:	79fb      	ldrb	r3, [r7, #7]
 8001cdc:	f003 021f 	and.w	r2, r3, #31
 8001ce0:	4907      	ldr	r1, [pc, #28]	; (8001d00 <__NVIC_EnableIRQ+0x38>)
 8001ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce6:	095b      	lsrs	r3, r3, #5
 8001ce8:	2001      	movs	r0, #1
 8001cea:	fa00 f202 	lsl.w	r2, r0, r2
 8001cee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001cf2:	bf00      	nop
 8001cf4:	370c      	adds	r7, #12
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	e000e100 	.word	0xe000e100

08001d04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	6039      	str	r1, [r7, #0]
 8001d0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	db0a      	blt.n	8001d2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	b2da      	uxtb	r2, r3
 8001d1c:	490c      	ldr	r1, [pc, #48]	; (8001d50 <__NVIC_SetPriority+0x4c>)
 8001d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d22:	0112      	lsls	r2, r2, #4
 8001d24:	b2d2      	uxtb	r2, r2
 8001d26:	440b      	add	r3, r1
 8001d28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d2c:	e00a      	b.n	8001d44 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	b2da      	uxtb	r2, r3
 8001d32:	4908      	ldr	r1, [pc, #32]	; (8001d54 <__NVIC_SetPriority+0x50>)
 8001d34:	79fb      	ldrb	r3, [r7, #7]
 8001d36:	f003 030f 	and.w	r3, r3, #15
 8001d3a:	3b04      	subs	r3, #4
 8001d3c:	0112      	lsls	r2, r2, #4
 8001d3e:	b2d2      	uxtb	r2, r2
 8001d40:	440b      	add	r3, r1
 8001d42:	761a      	strb	r2, [r3, #24]
}
 8001d44:	bf00      	nop
 8001d46:	370c      	adds	r7, #12
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4e:	4770      	bx	lr
 8001d50:	e000e100 	.word	0xe000e100
 8001d54:	e000ed00 	.word	0xe000ed00

08001d58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b089      	sub	sp, #36	; 0x24
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	60f8      	str	r0, [r7, #12]
 8001d60:	60b9      	str	r1, [r7, #8]
 8001d62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	f003 0307 	and.w	r3, r3, #7
 8001d6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d6c:	69fb      	ldr	r3, [r7, #28]
 8001d6e:	f1c3 0307 	rsb	r3, r3, #7
 8001d72:	2b04      	cmp	r3, #4
 8001d74:	bf28      	it	cs
 8001d76:	2304      	movcs	r3, #4
 8001d78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d7a:	69fb      	ldr	r3, [r7, #28]
 8001d7c:	3304      	adds	r3, #4
 8001d7e:	2b06      	cmp	r3, #6
 8001d80:	d902      	bls.n	8001d88 <NVIC_EncodePriority+0x30>
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	3b03      	subs	r3, #3
 8001d86:	e000      	b.n	8001d8a <NVIC_EncodePriority+0x32>
 8001d88:	2300      	movs	r3, #0
 8001d8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d90:	69bb      	ldr	r3, [r7, #24]
 8001d92:	fa02 f303 	lsl.w	r3, r2, r3
 8001d96:	43da      	mvns	r2, r3
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	401a      	ands	r2, r3
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001da0:	f04f 31ff 	mov.w	r1, #4294967295
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	fa01 f303 	lsl.w	r3, r1, r3
 8001daa:	43d9      	mvns	r1, r3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001db0:	4313      	orrs	r3, r2
         );
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3724      	adds	r7, #36	; 0x24
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
	...

08001dc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	3b01      	subs	r3, #1
 8001dcc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001dd0:	d301      	bcc.n	8001dd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e00f      	b.n	8001df6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dd6:	4a0a      	ldr	r2, [pc, #40]	; (8001e00 <SysTick_Config+0x40>)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	3b01      	subs	r3, #1
 8001ddc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dde:	210f      	movs	r1, #15
 8001de0:	f04f 30ff 	mov.w	r0, #4294967295
 8001de4:	f7ff ff8e 	bl	8001d04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001de8:	4b05      	ldr	r3, [pc, #20]	; (8001e00 <SysTick_Config+0x40>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dee:	4b04      	ldr	r3, [pc, #16]	; (8001e00 <SysTick_Config+0x40>)
 8001df0:	2207      	movs	r2, #7
 8001df2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001df4:	2300      	movs	r3, #0
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	3708      	adds	r7, #8
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	e000e010 	.word	0xe000e010

08001e04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e0c:	6878      	ldr	r0, [r7, #4]
 8001e0e:	f7ff ff29 	bl	8001c64 <__NVIC_SetPriorityGrouping>
}
 8001e12:	bf00      	nop
 8001e14:	3708      	adds	r7, #8
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}

08001e1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	b086      	sub	sp, #24
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	4603      	mov	r3, r0
 8001e22:	60b9      	str	r1, [r7, #8]
 8001e24:	607a      	str	r2, [r7, #4]
 8001e26:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e28:	f7ff ff40 	bl	8001cac <__NVIC_GetPriorityGrouping>
 8001e2c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e2e:	687a      	ldr	r2, [r7, #4]
 8001e30:	68b9      	ldr	r1, [r7, #8]
 8001e32:	6978      	ldr	r0, [r7, #20]
 8001e34:	f7ff ff90 	bl	8001d58 <NVIC_EncodePriority>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e3e:	4611      	mov	r1, r2
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7ff ff5f 	bl	8001d04 <__NVIC_SetPriority>
}
 8001e46:	bf00      	nop
 8001e48:	3718      	adds	r7, #24
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}

08001e4e <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e4e:	b580      	push	{r7, lr}
 8001e50:	b082      	sub	sp, #8
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	4603      	mov	r3, r0
 8001e56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f7ff ff33 	bl	8001cc8 <__NVIC_EnableIRQ>
}
 8001e62:	bf00      	nop
 8001e64:	3708      	adds	r7, #8
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}

08001e6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e6a:	b580      	push	{r7, lr}
 8001e6c:	b082      	sub	sp, #8
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f7ff ffa4 	bl	8001dc0 <SysTick_Config>
 8001e78:	4603      	mov	r3, r0
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3708      	adds	r7, #8
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
	...

08001e84 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b089      	sub	sp, #36	; 0x24
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
 8001e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001e96:	e1ba      	b.n	800220e <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	2101      	movs	r1, #1
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	f000 81aa 	beq.w	8002208 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	4a55      	ldr	r2, [pc, #340]	; (800200c <HAL_GPIO_Init+0x188>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d15d      	bne.n	8001f78 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eca:	43db      	mvns	r3, r3
 8001ecc:	69fa      	ldr	r2, [r7, #28]
 8001ece:	4013      	ands	r3, r2
 8001ed0:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	f003 0201 	and.w	r2, r3, #1
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee0:	69fa      	ldr	r2, [r7, #28]
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	69fa      	ldr	r2, [r7, #28]
 8001eea:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8001eec:	4a48      	ldr	r2, [pc, #288]	; (8002010 <HAL_GPIO_Init+0x18c>)
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001ef4:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8001ef6:	4a46      	ldr	r2, [pc, #280]	; (8002010 <HAL_GPIO_Init+0x18c>)
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	00db      	lsls	r3, r3, #3
 8001efc:	4413      	add	r3, r2
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8001f02:	69bb      	ldr	r3, [r7, #24]
 8001f04:	08da      	lsrs	r2, r3, #3
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	3208      	adds	r2, #8
 8001f0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f0e:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8001f10:	69bb      	ldr	r3, [r7, #24]
 8001f12:	f003 0307 	and.w	r3, r3, #7
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	220f      	movs	r2, #15
 8001f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1e:	43db      	mvns	r3, r3
 8001f20:	69fa      	ldr	r2, [r7, #28]
 8001f22:	4013      	ands	r3, r2
 8001f24:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8001f26:	69bb      	ldr	r3, [r7, #24]
 8001f28:	f003 0307 	and.w	r3, r3, #7
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	220b      	movs	r2, #11
 8001f30:	fa02 f303 	lsl.w	r3, r2, r3
 8001f34:	69fa      	ldr	r2, [r7, #28]
 8001f36:	4313      	orrs	r3, r2
 8001f38:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8001f3a:	69bb      	ldr	r3, [r7, #24]
 8001f3c:	08da      	lsrs	r2, r3, #3
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	3208      	adds	r2, #8
 8001f42:	69f9      	ldr	r1, [r7, #28]
 8001f44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 8001f4e:	69bb      	ldr	r3, [r7, #24]
 8001f50:	005b      	lsls	r3, r3, #1
 8001f52:	2203      	movs	r2, #3
 8001f54:	fa02 f303 	lsl.w	r3, r2, r3
 8001f58:	43db      	mvns	r3, r3
 8001f5a:	69fa      	ldr	r2, [r7, #28]
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * 2U));
 8001f60:	69bb      	ldr	r3, [r7, #24]
 8001f62:	005b      	lsls	r3, r3, #1
 8001f64:	2202      	movs	r2, #2
 8001f66:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6a:	69fa      	ldr	r2, [r7, #28]
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	69fa      	ldr	r2, [r7, #28]
 8001f74:	601a      	str	r2, [r3, #0]
 8001f76:	e067      	b.n	8002048 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	2b02      	cmp	r3, #2
 8001f7e:	d003      	beq.n	8001f88 <HAL_GPIO_Init+0x104>
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	2b12      	cmp	r3, #18
 8001f86:	d145      	bne.n	8002014 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	08da      	lsrs	r2, r3, #3
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	3208      	adds	r2, #8
 8001f90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f94:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * 4U));
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	f003 0307 	and.w	r3, r3, #7
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	220f      	movs	r2, #15
 8001fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa4:	43db      	mvns	r3, r3
 8001fa6:	69fa      	ldr	r2, [r7, #28]
 8001fa8:	4013      	ands	r3, r2
 8001faa:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	691b      	ldr	r3, [r3, #16]
 8001fb0:	f003 020f 	and.w	r2, r3, #15
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	f003 0307 	and.w	r3, r3, #7
 8001fba:	009b      	lsls	r3, r3, #2
 8001fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc0:	69fa      	ldr	r2, [r7, #28]
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	08da      	lsrs	r2, r3, #3
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	3208      	adds	r2, #8
 8001fce:	69f9      	ldr	r1, [r7, #28]
 8001fd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8001fd4:	693b      	ldr	r3, [r7, #16]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 8001fda:	69bb      	ldr	r3, [r7, #24]
 8001fdc:	005b      	lsls	r3, r3, #1
 8001fde:	2203      	movs	r2, #3
 8001fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe4:	43db      	mvns	r3, r3
 8001fe6:	69fa      	ldr	r2, [r7, #28]
 8001fe8:	4013      	ands	r3, r2
 8001fea:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	f003 0203 	and.w	r2, r3, #3
 8001ff4:	69bb      	ldr	r3, [r7, #24]
 8001ff6:	005b      	lsls	r3, r3, #1
 8001ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffc:	69fa      	ldr	r2, [r7, #28]
 8001ffe:	4313      	orrs	r3, r2
 8002000:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	69fa      	ldr	r2, [r7, #28]
 8002006:	601a      	str	r2, [r3, #0]
 8002008:	e01e      	b.n	8002048 <HAL_GPIO_Init+0x1c4>
 800200a:	bf00      	nop
 800200c:	46020000 	.word	0x46020000
 8002010:	08008e34 	.word	0x08008e34
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 800201a:	69bb      	ldr	r3, [r7, #24]
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	2203      	movs	r2, #3
 8002020:	fa02 f303 	lsl.w	r3, r2, r3
 8002024:	43db      	mvns	r3, r3
 8002026:	69fa      	ldr	r2, [r7, #28]
 8002028:	4013      	ands	r3, r2
 800202a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	f003 0203 	and.w	r2, r3, #3
 8002034:	69bb      	ldr	r3, [r7, #24]
 8002036:	005b      	lsls	r3, r3, #1
 8002038:	fa02 f303 	lsl.w	r3, r2, r3
 800203c:	69fa      	ldr	r2, [r7, #28]
 800203e:	4313      	orrs	r3, r2
 8002040:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002042:	693b      	ldr	r3, [r7, #16]
 8002044:	69fa      	ldr	r2, [r7, #28]
 8002046:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	2b01      	cmp	r3, #1
 800204e:	d00b      	beq.n	8002068 <HAL_GPIO_Init+0x1e4>
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	2b02      	cmp	r3, #2
 8002056:	d007      	beq.n	8002068 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800205c:	2b11      	cmp	r3, #17
 800205e:	d003      	beq.n	8002068 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	2b12      	cmp	r3, #18
 8002066:	d130      	bne.n	80020ca <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * 2U));
 800206e:	69bb      	ldr	r3, [r7, #24]
 8002070:	005b      	lsls	r3, r3, #1
 8002072:	2203      	movs	r2, #3
 8002074:	fa02 f303 	lsl.w	r3, r2, r3
 8002078:	43db      	mvns	r3, r3
 800207a:	69fa      	ldr	r2, [r7, #28]
 800207c:	4013      	ands	r3, r2
 800207e:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * 2U));
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	68da      	ldr	r2, [r3, #12]
 8002084:	69bb      	ldr	r3, [r7, #24]
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	fa02 f303 	lsl.w	r3, r2, r3
 800208c:	69fa      	ldr	r2, [r7, #28]
 800208e:	4313      	orrs	r3, r2
 8002090:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	69fa      	ldr	r2, [r7, #28]
 8002096:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 800209e:	2201      	movs	r2, #1
 80020a0:	69bb      	ldr	r3, [r7, #24]
 80020a2:	fa02 f303 	lsl.w	r3, r2, r3
 80020a6:	43db      	mvns	r3, r3
 80020a8:	69fa      	ldr	r2, [r7, #28]
 80020aa:	4013      	ands	r3, r2
 80020ac:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	091b      	lsrs	r3, r3, #4
 80020b4:	f003 0201 	and.w	r2, r3, #1
 80020b8:	69bb      	ldr	r3, [r7, #24]
 80020ba:	fa02 f303 	lsl.w	r3, r2, r3
 80020be:	69fa      	ldr	r2, [r7, #28]
 80020c0:	4313      	orrs	r3, r2
 80020c2:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	69fa      	ldr	r2, [r7, #28]
 80020c8:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	2b03      	cmp	r3, #3
 80020d0:	d017      	beq.n	8002102 <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	68db      	ldr	r3, [r3, #12]
 80020d6:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * 2U));
 80020d8:	69bb      	ldr	r3, [r7, #24]
 80020da:	005b      	lsls	r3, r3, #1
 80020dc:	2203      	movs	r2, #3
 80020de:	fa02 f303 	lsl.w	r3, r2, r3
 80020e2:	43db      	mvns	r3, r3
 80020e4:	69fa      	ldr	r2, [r7, #28]
 80020e6:	4013      	ands	r3, r2
 80020e8:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * 2U));
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	689a      	ldr	r2, [r3, #8]
 80020ee:	69bb      	ldr	r3, [r7, #24]
 80020f0:	005b      	lsls	r3, r3, #1
 80020f2:	fa02 f303 	lsl.w	r3, r2, r3
 80020f6:	69fa      	ldr	r2, [r7, #28]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	69fa      	ldr	r2, [r7, #28]
 8002100:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800210a:	2b00      	cmp	r3, #0
 800210c:	d07c      	beq.n	8002208 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800210e:	4a47      	ldr	r2, [pc, #284]	; (800222c <HAL_GPIO_Init+0x3a8>)
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	089b      	lsrs	r3, r3, #2
 8002114:	3318      	adds	r3, #24
 8002116:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800211a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	f003 0303 	and.w	r3, r3, #3
 8002122:	00db      	lsls	r3, r3, #3
 8002124:	220f      	movs	r2, #15
 8002126:	fa02 f303 	lsl.w	r3, r2, r3
 800212a:	43db      	mvns	r3, r3
 800212c:	69fa      	ldr	r2, [r7, #28]
 800212e:	4013      	ands	r3, r2
 8002130:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	0a9a      	lsrs	r2, r3, #10
 8002136:	4b3e      	ldr	r3, [pc, #248]	; (8002230 <HAL_GPIO_Init+0x3ac>)
 8002138:	4013      	ands	r3, r2
 800213a:	697a      	ldr	r2, [r7, #20]
 800213c:	f002 0203 	and.w	r2, r2, #3
 8002140:	00d2      	lsls	r2, r2, #3
 8002142:	4093      	lsls	r3, r2
 8002144:	69fa      	ldr	r2, [r7, #28]
 8002146:	4313      	orrs	r3, r2
 8002148:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 800214a:	4938      	ldr	r1, [pc, #224]	; (800222c <HAL_GPIO_Init+0x3a8>)
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	089b      	lsrs	r3, r3, #2
 8002150:	3318      	adds	r3, #24
 8002152:	69fa      	ldr	r2, [r7, #28]
 8002154:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002158:	4b34      	ldr	r3, [pc, #208]	; (800222c <HAL_GPIO_Init+0x3a8>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	43db      	mvns	r3, r3
 8002162:	69fa      	ldr	r2, [r7, #28]
 8002164:	4013      	ands	r3, r2
 8002166:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002170:	2b00      	cmp	r3, #0
 8002172:	d003      	beq.n	800217c <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 8002174:	69fa      	ldr	r2, [r7, #28]
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	4313      	orrs	r3, r2
 800217a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 800217c:	4a2b      	ldr	r2, [pc, #172]	; (800222c <HAL_GPIO_Init+0x3a8>)
 800217e:	69fb      	ldr	r3, [r7, #28]
 8002180:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8002182:	4b2a      	ldr	r3, [pc, #168]	; (800222c <HAL_GPIO_Init+0x3a8>)
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	43db      	mvns	r3, r3
 800218c:	69fa      	ldr	r2, [r7, #28]
 800218e:	4013      	ands	r3, r2
 8002190:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800219a:	2b00      	cmp	r3, #0
 800219c:	d003      	beq.n	80021a6 <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 800219e:	69fa      	ldr	r2, [r7, #28]
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	4313      	orrs	r3, r2
 80021a4:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 80021a6:	4a21      	ldr	r2, [pc, #132]	; (800222c <HAL_GPIO_Init+0x3a8>)
 80021a8:	69fb      	ldr	r3, [r7, #28]
 80021aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80021ac:	4b1f      	ldr	r3, [pc, #124]	; (800222c <HAL_GPIO_Init+0x3a8>)
 80021ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80021b2:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	43db      	mvns	r3, r3
 80021b8:	69fa      	ldr	r2, [r7, #28]
 80021ba:	4013      	ands	r3, r2
 80021bc:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d003      	beq.n	80021d2 <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 80021ca:	69fa      	ldr	r2, [r7, #28]
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 80021d2:	4a16      	ldr	r2, [pc, #88]	; (800222c <HAL_GPIO_Init+0x3a8>)
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        tmp = EXTI->IMR1;
 80021da:	4b14      	ldr	r3, [pc, #80]	; (800222c <HAL_GPIO_Init+0x3a8>)
 80021dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80021e0:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	43db      	mvns	r3, r3
 80021e6:	69fa      	ldr	r2, [r7, #28]
 80021e8:	4013      	ands	r3, r2
 80021ea:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d003      	beq.n	8002200 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 80021f8:	69fa      	ldr	r2, [r7, #28]
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	4313      	orrs	r3, r2
 80021fe:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8002200:	4a0a      	ldr	r2, [pc, #40]	; (800222c <HAL_GPIO_Init+0x3a8>)
 8002202:	69fb      	ldr	r3, [r7, #28]
 8002204:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      }
    }
    position++;
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	3301      	adds	r3, #1
 800220c:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	fa22 f303 	lsr.w	r3, r2, r3
 8002218:	2b00      	cmp	r3, #0
 800221a:	f47f ae3d 	bne.w	8001e98 <HAL_GPIO_Init+0x14>
  }
}
 800221e:	bf00      	nop
 8002220:	bf00      	nop
 8002222:	3724      	adds	r7, #36	; 0x24
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr
 800222c:	46022000 	.word	0x46022000
 8002230:	002f7f7f 	.word	0x002f7f7f

08002234 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002234:	b480      	push	{r7}
 8002236:	b089      	sub	sp, #36	; 0x24
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 800223e:	2300      	movs	r3, #0
 8002240:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8002246:	e0bc      	b.n	80023c2 <HAL_GPIO_DeInit+0x18e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8002248:	2201      	movs	r2, #1
 800224a:	69bb      	ldr	r3, [r7, #24]
 800224c:	fa02 f303 	lsl.w	r3, r2, r3
 8002250:	683a      	ldr	r2, [r7, #0]
 8002252:	4013      	ands	r3, r2
 8002254:	613b      	str	r3, [r7, #16]

    /*Save Pin Position */
    pin_position = position;
 8002256:	69bb      	ldr	r3, [r7, #24]
 8002258:	61fb      	str	r3, [r7, #28]

    if (iocurrent != 0U)
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	2b00      	cmp	r3, #0
 800225e:	f000 80ad 	beq.w	80023bc <HAL_GPIO_DeInit+0x188>
    {
      /* In case of LPGPIO port selected */
      if (GPIOx == LPGPIO1)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a5e      	ldr	r2, [pc, #376]	; (80023e0 <HAL_GPIO_DeInit+0x1ac>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d115      	bne.n	8002296 <HAL_GPIO_DeInit+0x62>
      {
        /* Configure LP/IO in Input Mode */
        p_gpio  = LPGPIO_Map[pin_position].GPIO_PORT;
 800226a:	4a5e      	ldr	r2, [pc, #376]	; (80023e4 <HAL_GPIO_DeInit+0x1b0>)
 800226c:	69fb      	ldr	r3, [r7, #28]
 800226e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002272:	617b      	str	r3, [r7, #20]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8002274:	4a5b      	ldr	r2, [pc, #364]	; (80023e4 <HAL_GPIO_DeInit+0x1b0>)
 8002276:	69bb      	ldr	r3, [r7, #24]
 8002278:	00db      	lsls	r3, r3, #3
 800227a:	4413      	add	r3, r2
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	61fb      	str	r3, [r7, #28]
        LPGPIO1->MODER &= ~(1U << pin_position);
 8002280:	4b57      	ldr	r3, [pc, #348]	; (80023e0 <HAL_GPIO_DeInit+0x1ac>)
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	2101      	movs	r1, #1
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	fa01 f303 	lsl.w	r3, r1, r3
 800228c:	43db      	mvns	r3, r3
 800228e:	4954      	ldr	r1, [pc, #336]	; (80023e0 <HAL_GPIO_DeInit+0x1ac>)
 8002290:	4013      	ands	r3, r2
 8002292:	600b      	str	r3, [r1, #0]
 8002294:	e053      	b.n	800233e <HAL_GPIO_DeInit+0x10a>
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /*------------------------- EXTI Mode Configuration --------------------*/
        /* Clear the External Interrupt or Event for the current IO */
        tmp = EXTI->EXTICR[position >> 2U];
 8002296:	4a54      	ldr	r2, [pc, #336]	; (80023e8 <HAL_GPIO_DeInit+0x1b4>)
 8002298:	69bb      	ldr	r3, [r7, #24]
 800229a:	089b      	lsrs	r3, r3, #2
 800229c:	3318      	adds	r3, #24
 800229e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022a2:	60fb      	str	r3, [r7, #12]
        tmp &= ((0x0FUL) << (8U * (position & 0x03U)));
 80022a4:	69bb      	ldr	r3, [r7, #24]
 80022a6:	f003 0303 	and.w	r3, r3, #3
 80022aa:	00db      	lsls	r3, r3, #3
 80022ac:	220f      	movs	r2, #15
 80022ae:	fa02 f303 	lsl.w	r3, r2, r3
 80022b2:	68fa      	ldr	r2, [r7, #12]
 80022b4:	4013      	ands	r3, r2
 80022b6:	60fb      	str	r3, [r7, #12]
        if (tmp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	0a9a      	lsrs	r2, r3, #10
 80022bc:	4b4b      	ldr	r3, [pc, #300]	; (80023ec <HAL_GPIO_DeInit+0x1b8>)
 80022be:	4013      	ands	r3, r2
 80022c0:	69ba      	ldr	r2, [r7, #24]
 80022c2:	f002 0203 	and.w	r2, r2, #3
 80022c6:	00d2      	lsls	r2, r2, #3
 80022c8:	4093      	lsls	r3, r2
 80022ca:	68fa      	ldr	r2, [r7, #12]
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d136      	bne.n	800233e <HAL_GPIO_DeInit+0x10a>
        {
          /* Clear EXTI line configuration */
          EXTI->IMR1 &= ~(iocurrent);
 80022d0:	4b45      	ldr	r3, [pc, #276]	; (80023e8 <HAL_GPIO_DeInit+0x1b4>)
 80022d2:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	43db      	mvns	r3, r3
 80022da:	4943      	ldr	r1, [pc, #268]	; (80023e8 <HAL_GPIO_DeInit+0x1b4>)
 80022dc:	4013      	ands	r3, r2
 80022de:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
          EXTI->EMR1 &= ~(iocurrent);
 80022e2:	4b41      	ldr	r3, [pc, #260]	; (80023e8 <HAL_GPIO_DeInit+0x1b4>)
 80022e4:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	43db      	mvns	r3, r3
 80022ec:	493e      	ldr	r1, [pc, #248]	; (80023e8 <HAL_GPIO_DeInit+0x1b4>)
 80022ee:	4013      	ands	r3, r2
 80022f0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

          /* Clear Rising Falling edge configuration */
          EXTI->RTSR1 &= ~(iocurrent);
 80022f4:	4b3c      	ldr	r3, [pc, #240]	; (80023e8 <HAL_GPIO_DeInit+0x1b4>)
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	43db      	mvns	r3, r3
 80022fc:	493a      	ldr	r1, [pc, #232]	; (80023e8 <HAL_GPIO_DeInit+0x1b4>)
 80022fe:	4013      	ands	r3, r2
 8002300:	600b      	str	r3, [r1, #0]
          EXTI->FTSR1 &= ~(iocurrent);
 8002302:	4b39      	ldr	r3, [pc, #228]	; (80023e8 <HAL_GPIO_DeInit+0x1b4>)
 8002304:	685a      	ldr	r2, [r3, #4]
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	43db      	mvns	r3, r3
 800230a:	4937      	ldr	r1, [pc, #220]	; (80023e8 <HAL_GPIO_DeInit+0x1b4>)
 800230c:	4013      	ands	r3, r2
 800230e:	604b      	str	r3, [r1, #4]

          tmp = (0x0FUL) << (8U * (position & 0x03U));
 8002310:	69bb      	ldr	r3, [r7, #24]
 8002312:	f003 0303 	and.w	r3, r3, #3
 8002316:	00db      	lsls	r3, r3, #3
 8002318:	220f      	movs	r2, #15
 800231a:	fa02 f303 	lsl.w	r3, r2, r3
 800231e:	60fb      	str	r3, [r7, #12]
          EXTI->EXTICR[position >> 2U] &= ~tmp;
 8002320:	4a31      	ldr	r2, [pc, #196]	; (80023e8 <HAL_GPIO_DeInit+0x1b4>)
 8002322:	69bb      	ldr	r3, [r7, #24]
 8002324:	089b      	lsrs	r3, r3, #2
 8002326:	3318      	adds	r3, #24
 8002328:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	43da      	mvns	r2, r3
 8002330:	482d      	ldr	r0, [pc, #180]	; (80023e8 <HAL_GPIO_DeInit+0x1b4>)
 8002332:	69bb      	ldr	r3, [r7, #24]
 8002334:	089b      	lsrs	r3, r3, #2
 8002336:	400a      	ands	r2, r1
 8002338:	3318      	adds	r3, #24
 800233a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        }
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      p_gpio->MODER |= (GPIO_MODER_MODE0 << (pin_position * 2U));
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	69fb      	ldr	r3, [r7, #28]
 8002344:	005b      	lsls	r3, r3, #1
 8002346:	2103      	movs	r1, #3
 8002348:	fa01 f303 	lsl.w	r3, r1, r3
 800234c:	431a      	orrs	r2, r3
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      p_gpio->AFR[pin_position >> 3U] &= ~(0x0FUL << ((pin_position & 0x07U) * 4U));
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	08da      	lsrs	r2, r3, #3
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	3208      	adds	r2, #8
 800235a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	f003 0307 	and.w	r3, r3, #7
 8002364:	009b      	lsls	r3, r3, #2
 8002366:	220f      	movs	r2, #15
 8002368:	fa02 f303 	lsl.w	r3, r2, r3
 800236c:	43db      	mvns	r3, r3
 800236e:	69fa      	ldr	r2, [r7, #28]
 8002370:	08d2      	lsrs	r2, r2, #3
 8002372:	4019      	ands	r1, r3
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	3208      	adds	r2, #8
 8002378:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      p_gpio->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * 2U));
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	689a      	ldr	r2, [r3, #8]
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	005b      	lsls	r3, r3, #1
 8002384:	2103      	movs	r1, #3
 8002386:	fa01 f303 	lsl.w	r3, r1, r3
 800238a:	43db      	mvns	r3, r3
 800238c:	401a      	ands	r2, r3
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      p_gpio->OTYPER  &= ~(GPIO_OTYPER_OT0 << pin_position);
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	685a      	ldr	r2, [r3, #4]
 8002396:	2101      	movs	r1, #1
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	fa01 f303 	lsl.w	r3, r1, r3
 800239e:	43db      	mvns	r3, r3
 80023a0:	401a      	ands	r2, r3
 80023a2:	697b      	ldr	r3, [r7, #20]
 80023a4:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      p_gpio->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (pin_position * 2U));
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	68da      	ldr	r2, [r3, #12]
 80023aa:	69fb      	ldr	r3, [r7, #28]
 80023ac:	005b      	lsls	r3, r3, #1
 80023ae:	2103      	movs	r1, #3
 80023b0:	fa01 f303 	lsl.w	r3, r1, r3
 80023b4:	43db      	mvns	r3, r3
 80023b6:	401a      	ands	r2, r3
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	60da      	str	r2, [r3, #12]
    }

    position++;
 80023bc:	69bb      	ldr	r3, [r7, #24]
 80023be:	3301      	adds	r3, #1
 80023c0:	61bb      	str	r3, [r7, #24]
  while ((GPIO_Pin >> position) != 0U)
 80023c2:	683a      	ldr	r2, [r7, #0]
 80023c4:	69bb      	ldr	r3, [r7, #24]
 80023c6:	fa22 f303 	lsr.w	r3, r2, r3
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	f47f af3c 	bne.w	8002248 <HAL_GPIO_DeInit+0x14>
  }
}
 80023d0:	bf00      	nop
 80023d2:	bf00      	nop
 80023d4:	3724      	adds	r7, #36	; 0x24
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
 80023de:	bf00      	nop
 80023e0:	46020000 	.word	0x46020000
 80023e4:	08008e34 	.word	0x08008e34
 80023e8:	46022000 	.word	0x46022000
 80023ec:	002f7f7f 	.word	0x002f7f7f

080023f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b085      	sub	sp, #20
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
 80023f8:	460b      	mov	r3, r1
 80023fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	691a      	ldr	r2, [r3, #16]
 8002400:	887b      	ldrh	r3, [r7, #2]
 8002402:	4013      	ands	r3, r2
 8002404:	2b00      	cmp	r3, #0
 8002406:	d002      	beq.n	800240e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002408:	2301      	movs	r3, #1
 800240a:	73fb      	strb	r3, [r7, #15]
 800240c:	e001      	b.n	8002412 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800240e:	2300      	movs	r3, #0
 8002410:	73fb      	strb	r3, [r7, #15]
  }

  return bitstatus;
 8002412:	7bfb      	ldrb	r3, [r7, #15]
}
 8002414:	4618      	mov	r0, r3
 8002416:	3714      	adds	r7, #20
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr

08002420 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	4603      	mov	r3, r0
 8002428:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 800242a:	4b0f      	ldr	r3, [pc, #60]	; (8002468 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 800242c:	68da      	ldr	r2, [r3, #12]
 800242e:	88fb      	ldrh	r3, [r7, #6]
 8002430:	4013      	ands	r3, r2
 8002432:	2b00      	cmp	r3, #0
 8002434:	d006      	beq.n	8002444 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002436:	4a0c      	ldr	r2, [pc, #48]	; (8002468 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8002438:	88fb      	ldrh	r3, [r7, #6]
 800243a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 800243c:	88fb      	ldrh	r3, [r7, #6]
 800243e:	4618      	mov	r0, r3
 8002440:	f7ff f99e 	bl	8001780 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8002444:	4b08      	ldr	r3, [pc, #32]	; (8002468 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8002446:	691a      	ldr	r2, [r3, #16]
 8002448:	88fb      	ldrh	r3, [r7, #6]
 800244a:	4013      	ands	r3, r2
 800244c:	2b00      	cmp	r3, #0
 800244e:	d006      	beq.n	800245e <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8002450:	4a05      	ldr	r2, [pc, #20]	; (8002468 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8002452:	88fb      	ldrh	r3, [r7, #6]
 8002454:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002456:	88fb      	ldrh	r3, [r7, #6]
 8002458:	4618      	mov	r0, r3
 800245a:	f000 f807 	bl	800246c <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 800245e:	bf00      	nop
 8002460:	3708      	adds	r7, #8
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	46022000 	.word	0x46022000

0800246c <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 800246c:	b480      	push	{r7}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0
 8002472:	4603      	mov	r3, r0
 8002474:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8002476:	bf00      	nop
 8002478:	370c      	adds	r7, #12
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr

08002482 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002482:	b580      	push	{r7, lr}
 8002484:	b082      	sub	sp, #8
 8002486:	af00      	add	r7, sp, #0
 8002488:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d101      	bne.n	8002494 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002490:	2301      	movs	r3, #1
 8002492:	e081      	b.n	8002598 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800249a:	b2db      	uxtb	r3, r3
 800249c:	2b00      	cmp	r3, #0
 800249e:	d106      	bne.n	80024ae <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2200      	movs	r2, #0
 80024a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f7fe ff8d 	bl	80013c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2224      	movs	r2, #36	; 0x24
 80024b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f022 0201 	bic.w	r2, r2, #1
 80024c4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	685a      	ldr	r2, [r3, #4]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80024d2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	689a      	ldr	r2, [r3, #8]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80024e2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	2b01      	cmp	r3, #1
 80024ea:	d107      	bne.n	80024fc <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	689a      	ldr	r2, [r3, #8]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80024f8:	609a      	str	r2, [r3, #8]
 80024fa:	e006      	b.n	800250a <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	689a      	ldr	r2, [r3, #8]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002508:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	68db      	ldr	r3, [r3, #12]
 800250e:	2b02      	cmp	r3, #2
 8002510:	d104      	bne.n	800251c <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800251a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	687a      	ldr	r2, [r7, #4]
 8002524:	6812      	ldr	r2, [r2, #0]
 8002526:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800252a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800252e:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	68da      	ldr	r2, [r3, #12]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800253e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	691a      	ldr	r2, [r3, #16]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	695b      	ldr	r3, [r3, #20]
 8002548:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	699b      	ldr	r3, [r3, #24]
 8002550:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	430a      	orrs	r2, r1
 8002558:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	69d9      	ldr	r1, [r3, #28]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6a1a      	ldr	r2, [r3, #32]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	430a      	orrs	r2, r1
 8002568:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f042 0201 	orr.w	r2, r2, #1
 8002578:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2200      	movs	r2, #0
 800257e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2220      	movs	r2, #32
 8002584:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2200      	movs	r2, #0
 800258c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2200      	movs	r2, #0
 8002592:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002596:	2300      	movs	r3, #0
}
 8002598:	4618      	mov	r0, r3
 800259a:	3708      	adds	r7, #8
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}

080025a0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b088      	sub	sp, #32
 80025a4:	af02      	add	r7, sp, #8
 80025a6:	60f8      	str	r0, [r7, #12]
 80025a8:	4608      	mov	r0, r1
 80025aa:	4611      	mov	r1, r2
 80025ac:	461a      	mov	r2, r3
 80025ae:	4603      	mov	r3, r0
 80025b0:	817b      	strh	r3, [r7, #10]
 80025b2:	460b      	mov	r3, r1
 80025b4:	813b      	strh	r3, [r7, #8]
 80025b6:	4613      	mov	r3, r2
 80025b8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	2b20      	cmp	r3, #32
 80025c4:	f040 80f9 	bne.w	80027ba <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80025c8:	6a3b      	ldr	r3, [r7, #32]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d002      	beq.n	80025d4 <HAL_I2C_Mem_Write+0x34>
 80025ce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d105      	bne.n	80025e0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025da:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e0ed      	b.n	80027bc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d101      	bne.n	80025ee <HAL_I2C_Mem_Write+0x4e>
 80025ea:	2302      	movs	r3, #2
 80025ec:	e0e6      	b.n	80027bc <HAL_I2C_Mem_Write+0x21c>
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2201      	movs	r2, #1
 80025f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80025f6:	f7ff fb05 	bl	8001c04 <HAL_GetTick>
 80025fa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	9300      	str	r3, [sp, #0]
 8002600:	2319      	movs	r3, #25
 8002602:	2201      	movs	r2, #1
 8002604:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002608:	68f8      	ldr	r0, [r7, #12]
 800260a:	f000 fac3 	bl	8002b94 <I2C_WaitOnFlagUntilTimeout>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d001      	beq.n	8002618 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	e0d1      	b.n	80027bc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2221      	movs	r2, #33	; 0x21
 800261c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	2240      	movs	r2, #64	; 0x40
 8002624:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2200      	movs	r2, #0
 800262c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	6a3a      	ldr	r2, [r7, #32]
 8002632:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002638:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	2200      	movs	r2, #0
 800263e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002640:	88f8      	ldrh	r0, [r7, #6]
 8002642:	893a      	ldrh	r2, [r7, #8]
 8002644:	8979      	ldrh	r1, [r7, #10]
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	9301      	str	r3, [sp, #4]
 800264a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800264c:	9300      	str	r3, [sp, #0]
 800264e:	4603      	mov	r3, r0
 8002650:	68f8      	ldr	r0, [r7, #12]
 8002652:	f000 f9d3 	bl	80029fc <I2C_RequestMemoryWrite>
 8002656:	4603      	mov	r3, r0
 8002658:	2b00      	cmp	r3, #0
 800265a:	d005      	beq.n	8002668 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	2200      	movs	r2, #0
 8002660:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e0a9      	b.n	80027bc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800266c:	b29b      	uxth	r3, r3
 800266e:	2bff      	cmp	r3, #255	; 0xff
 8002670:	d90e      	bls.n	8002690 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	22ff      	movs	r2, #255	; 0xff
 8002676:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800267c:	b2da      	uxtb	r2, r3
 800267e:	8979      	ldrh	r1, [r7, #10]
 8002680:	2300      	movs	r3, #0
 8002682:	9300      	str	r3, [sp, #0]
 8002684:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002688:	68f8      	ldr	r0, [r7, #12]
 800268a:	f000 fc2b 	bl	8002ee4 <I2C_TransferConfig>
 800268e:	e00f      	b.n	80026b0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002694:	b29a      	uxth	r2, r3
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800269e:	b2da      	uxtb	r2, r3
 80026a0:	8979      	ldrh	r1, [r7, #10]
 80026a2:	2300      	movs	r3, #0
 80026a4:	9300      	str	r3, [sp, #0]
 80026a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80026aa:	68f8      	ldr	r0, [r7, #12]
 80026ac:	f000 fc1a 	bl	8002ee4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026b0:	697a      	ldr	r2, [r7, #20]
 80026b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80026b4:	68f8      	ldr	r0, [r7, #12]
 80026b6:	f000 faad 	bl	8002c14 <I2C_WaitOnTXISFlagUntilTimeout>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d001      	beq.n	80026c4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80026c0:	2301      	movs	r3, #1
 80026c2:	e07b      	b.n	80027bc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c8:	781a      	ldrb	r2, [r3, #0]
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d4:	1c5a      	adds	r2, r3, #1
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026de:	b29b      	uxth	r3, r3
 80026e0:	3b01      	subs	r3, #1
 80026e2:	b29a      	uxth	r2, r3
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026ec:	3b01      	subs	r3, #1
 80026ee:	b29a      	uxth	r2, r3
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026f8:	b29b      	uxth	r3, r3
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d034      	beq.n	8002768 <HAL_I2C_Mem_Write+0x1c8>
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002702:	2b00      	cmp	r3, #0
 8002704:	d130      	bne.n	8002768 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	9300      	str	r3, [sp, #0]
 800270a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800270c:	2200      	movs	r2, #0
 800270e:	2180      	movs	r1, #128	; 0x80
 8002710:	68f8      	ldr	r0, [r7, #12]
 8002712:	f000 fa3f 	bl	8002b94 <I2C_WaitOnFlagUntilTimeout>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d001      	beq.n	8002720 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800271c:	2301      	movs	r3, #1
 800271e:	e04d      	b.n	80027bc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002724:	b29b      	uxth	r3, r3
 8002726:	2bff      	cmp	r3, #255	; 0xff
 8002728:	d90e      	bls.n	8002748 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	22ff      	movs	r2, #255	; 0xff
 800272e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002734:	b2da      	uxtb	r2, r3
 8002736:	8979      	ldrh	r1, [r7, #10]
 8002738:	2300      	movs	r3, #0
 800273a:	9300      	str	r3, [sp, #0]
 800273c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002740:	68f8      	ldr	r0, [r7, #12]
 8002742:	f000 fbcf 	bl	8002ee4 <I2C_TransferConfig>
 8002746:	e00f      	b.n	8002768 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800274c:	b29a      	uxth	r2, r3
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002756:	b2da      	uxtb	r2, r3
 8002758:	8979      	ldrh	r1, [r7, #10]
 800275a:	2300      	movs	r3, #0
 800275c:	9300      	str	r3, [sp, #0]
 800275e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002762:	68f8      	ldr	r0, [r7, #12]
 8002764:	f000 fbbe 	bl	8002ee4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800276c:	b29b      	uxth	r3, r3
 800276e:	2b00      	cmp	r3, #0
 8002770:	d19e      	bne.n	80026b0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002772:	697a      	ldr	r2, [r7, #20]
 8002774:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002776:	68f8      	ldr	r0, [r7, #12]
 8002778:	f000 fa8c 	bl	8002c94 <I2C_WaitOnSTOPFlagUntilTimeout>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e01a      	b.n	80027bc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	2220      	movs	r2, #32
 800278c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	6859      	ldr	r1, [r3, #4]
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	4b0a      	ldr	r3, [pc, #40]	; (80027c4 <HAL_I2C_Mem_Write+0x224>)
 800279a:	400b      	ands	r3, r1
 800279c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	2220      	movs	r2, #32
 80027a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2200      	movs	r2, #0
 80027aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2200      	movs	r2, #0
 80027b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80027b6:	2300      	movs	r3, #0
 80027b8:	e000      	b.n	80027bc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80027ba:	2302      	movs	r3, #2
  }
}
 80027bc:	4618      	mov	r0, r3
 80027be:	3718      	adds	r7, #24
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	fe00e800 	.word	0xfe00e800

080027c8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b088      	sub	sp, #32
 80027cc:	af02      	add	r7, sp, #8
 80027ce:	60f8      	str	r0, [r7, #12]
 80027d0:	4608      	mov	r0, r1
 80027d2:	4611      	mov	r1, r2
 80027d4:	461a      	mov	r2, r3
 80027d6:	4603      	mov	r3, r0
 80027d8:	817b      	strh	r3, [r7, #10]
 80027da:	460b      	mov	r3, r1
 80027dc:	813b      	strh	r3, [r7, #8]
 80027de:	4613      	mov	r3, r2
 80027e0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	2b20      	cmp	r3, #32
 80027ec:	f040 80fd 	bne.w	80029ea <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80027f0:	6a3b      	ldr	r3, [r7, #32]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d002      	beq.n	80027fc <HAL_I2C_Mem_Read+0x34>
 80027f6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d105      	bne.n	8002808 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002802:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	e0f1      	b.n	80029ec <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800280e:	2b01      	cmp	r3, #1
 8002810:	d101      	bne.n	8002816 <HAL_I2C_Mem_Read+0x4e>
 8002812:	2302      	movs	r3, #2
 8002814:	e0ea      	b.n	80029ec <HAL_I2C_Mem_Read+0x224>
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	2201      	movs	r2, #1
 800281a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800281e:	f7ff f9f1 	bl	8001c04 <HAL_GetTick>
 8002822:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	9300      	str	r3, [sp, #0]
 8002828:	2319      	movs	r3, #25
 800282a:	2201      	movs	r2, #1
 800282c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002830:	68f8      	ldr	r0, [r7, #12]
 8002832:	f000 f9af 	bl	8002b94 <I2C_WaitOnFlagUntilTimeout>
 8002836:	4603      	mov	r3, r0
 8002838:	2b00      	cmp	r3, #0
 800283a:	d001      	beq.n	8002840 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800283c:	2301      	movs	r3, #1
 800283e:	e0d5      	b.n	80029ec <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2222      	movs	r2, #34	; 0x22
 8002844:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2240      	movs	r2, #64	; 0x40
 800284c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2200      	movs	r2, #0
 8002854:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	6a3a      	ldr	r2, [r7, #32]
 800285a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002860:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2200      	movs	r2, #0
 8002866:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002868:	88f8      	ldrh	r0, [r7, #6]
 800286a:	893a      	ldrh	r2, [r7, #8]
 800286c:	8979      	ldrh	r1, [r7, #10]
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	9301      	str	r3, [sp, #4]
 8002872:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002874:	9300      	str	r3, [sp, #0]
 8002876:	4603      	mov	r3, r0
 8002878:	68f8      	ldr	r0, [r7, #12]
 800287a:	f000 f913 	bl	8002aa4 <I2C_RequestMemoryRead>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d005      	beq.n	8002890 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	2200      	movs	r2, #0
 8002888:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	e0ad      	b.n	80029ec <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002894:	b29b      	uxth	r3, r3
 8002896:	2bff      	cmp	r3, #255	; 0xff
 8002898:	d90e      	bls.n	80028b8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	22ff      	movs	r2, #255	; 0xff
 800289e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028a4:	b2da      	uxtb	r2, r3
 80028a6:	8979      	ldrh	r1, [r7, #10]
 80028a8:	4b52      	ldr	r3, [pc, #328]	; (80029f4 <HAL_I2C_Mem_Read+0x22c>)
 80028aa:	9300      	str	r3, [sp, #0]
 80028ac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80028b0:	68f8      	ldr	r0, [r7, #12]
 80028b2:	f000 fb17 	bl	8002ee4 <I2C_TransferConfig>
 80028b6:	e00f      	b.n	80028d8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028bc:	b29a      	uxth	r2, r3
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028c6:	b2da      	uxtb	r2, r3
 80028c8:	8979      	ldrh	r1, [r7, #10]
 80028ca:	4b4a      	ldr	r3, [pc, #296]	; (80029f4 <HAL_I2C_Mem_Read+0x22c>)
 80028cc:	9300      	str	r3, [sp, #0]
 80028ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028d2:	68f8      	ldr	r0, [r7, #12]
 80028d4:	f000 fb06 	bl	8002ee4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	9300      	str	r3, [sp, #0]
 80028dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028de:	2200      	movs	r2, #0
 80028e0:	2104      	movs	r1, #4
 80028e2:	68f8      	ldr	r0, [r7, #12]
 80028e4:	f000 f956 	bl	8002b94 <I2C_WaitOnFlagUntilTimeout>
 80028e8:	4603      	mov	r3, r0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d001      	beq.n	80028f2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e07c      	b.n	80029ec <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028fc:	b2d2      	uxtb	r2, r2
 80028fe:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002904:	1c5a      	adds	r2, r3, #1
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800290e:	3b01      	subs	r3, #1
 8002910:	b29a      	uxth	r2, r3
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800291a:	b29b      	uxth	r3, r3
 800291c:	3b01      	subs	r3, #1
 800291e:	b29a      	uxth	r2, r3
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002928:	b29b      	uxth	r3, r3
 800292a:	2b00      	cmp	r3, #0
 800292c:	d034      	beq.n	8002998 <HAL_I2C_Mem_Read+0x1d0>
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002932:	2b00      	cmp	r3, #0
 8002934:	d130      	bne.n	8002998 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	9300      	str	r3, [sp, #0]
 800293a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800293c:	2200      	movs	r2, #0
 800293e:	2180      	movs	r1, #128	; 0x80
 8002940:	68f8      	ldr	r0, [r7, #12]
 8002942:	f000 f927 	bl	8002b94 <I2C_WaitOnFlagUntilTimeout>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d001      	beq.n	8002950 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800294c:	2301      	movs	r3, #1
 800294e:	e04d      	b.n	80029ec <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002954:	b29b      	uxth	r3, r3
 8002956:	2bff      	cmp	r3, #255	; 0xff
 8002958:	d90e      	bls.n	8002978 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	22ff      	movs	r2, #255	; 0xff
 800295e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002964:	b2da      	uxtb	r2, r3
 8002966:	8979      	ldrh	r1, [r7, #10]
 8002968:	2300      	movs	r3, #0
 800296a:	9300      	str	r3, [sp, #0]
 800296c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002970:	68f8      	ldr	r0, [r7, #12]
 8002972:	f000 fab7 	bl	8002ee4 <I2C_TransferConfig>
 8002976:	e00f      	b.n	8002998 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800297c:	b29a      	uxth	r2, r3
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002986:	b2da      	uxtb	r2, r3
 8002988:	8979      	ldrh	r1, [r7, #10]
 800298a:	2300      	movs	r3, #0
 800298c:	9300      	str	r3, [sp, #0]
 800298e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002992:	68f8      	ldr	r0, [r7, #12]
 8002994:	f000 faa6 	bl	8002ee4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800299c:	b29b      	uxth	r3, r3
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d19a      	bne.n	80028d8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029a2:	697a      	ldr	r2, [r7, #20]
 80029a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80029a6:	68f8      	ldr	r0, [r7, #12]
 80029a8:	f000 f974 	bl	8002c94 <I2C_WaitOnSTOPFlagUntilTimeout>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d001      	beq.n	80029b6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e01a      	b.n	80029ec <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	2220      	movs	r2, #32
 80029bc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	6859      	ldr	r1, [r3, #4]
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	4b0b      	ldr	r3, [pc, #44]	; (80029f8 <HAL_I2C_Mem_Read+0x230>)
 80029ca:	400b      	ands	r3, r1
 80029cc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	2220      	movs	r2, #32
 80029d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	2200      	movs	r2, #0
 80029da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	2200      	movs	r2, #0
 80029e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80029e6:	2300      	movs	r3, #0
 80029e8:	e000      	b.n	80029ec <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80029ea:	2302      	movs	r3, #2
  }
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3718      	adds	r7, #24
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	80002400 	.word	0x80002400
 80029f8:	fe00e800 	.word	0xfe00e800

080029fc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b086      	sub	sp, #24
 8002a00:	af02      	add	r7, sp, #8
 8002a02:	60f8      	str	r0, [r7, #12]
 8002a04:	4608      	mov	r0, r1
 8002a06:	4611      	mov	r1, r2
 8002a08:	461a      	mov	r2, r3
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	817b      	strh	r3, [r7, #10]
 8002a0e:	460b      	mov	r3, r1
 8002a10:	813b      	strh	r3, [r7, #8]
 8002a12:	4613      	mov	r3, r2
 8002a14:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002a16:	88fb      	ldrh	r3, [r7, #6]
 8002a18:	b2da      	uxtb	r2, r3
 8002a1a:	8979      	ldrh	r1, [r7, #10]
 8002a1c:	4b20      	ldr	r3, [pc, #128]	; (8002aa0 <I2C_RequestMemoryWrite+0xa4>)
 8002a1e:	9300      	str	r3, [sp, #0]
 8002a20:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a24:	68f8      	ldr	r0, [r7, #12]
 8002a26:	f000 fa5d 	bl	8002ee4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a2a:	69fa      	ldr	r2, [r7, #28]
 8002a2c:	69b9      	ldr	r1, [r7, #24]
 8002a2e:	68f8      	ldr	r0, [r7, #12]
 8002a30:	f000 f8f0 	bl	8002c14 <I2C_WaitOnTXISFlagUntilTimeout>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d001      	beq.n	8002a3e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e02c      	b.n	8002a98 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002a3e:	88fb      	ldrh	r3, [r7, #6]
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d105      	bne.n	8002a50 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a44:	893b      	ldrh	r3, [r7, #8]
 8002a46:	b2da      	uxtb	r2, r3
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	629a      	str	r2, [r3, #40]	; 0x28
 8002a4e:	e015      	b.n	8002a7c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002a50:	893b      	ldrh	r3, [r7, #8]
 8002a52:	0a1b      	lsrs	r3, r3, #8
 8002a54:	b29b      	uxth	r3, r3
 8002a56:	b2da      	uxtb	r2, r3
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a5e:	69fa      	ldr	r2, [r7, #28]
 8002a60:	69b9      	ldr	r1, [r7, #24]
 8002a62:	68f8      	ldr	r0, [r7, #12]
 8002a64:	f000 f8d6 	bl	8002c14 <I2C_WaitOnTXISFlagUntilTimeout>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d001      	beq.n	8002a72 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e012      	b.n	8002a98 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a72:	893b      	ldrh	r3, [r7, #8]
 8002a74:	b2da      	uxtb	r2, r3
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	9300      	str	r3, [sp, #0]
 8002a80:	69bb      	ldr	r3, [r7, #24]
 8002a82:	2200      	movs	r2, #0
 8002a84:	2180      	movs	r1, #128	; 0x80
 8002a86:	68f8      	ldr	r0, [r7, #12]
 8002a88:	f000 f884 	bl	8002b94 <I2C_WaitOnFlagUntilTimeout>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d001      	beq.n	8002a96 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e000      	b.n	8002a98 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002a96:	2300      	movs	r3, #0
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3710      	adds	r7, #16
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	80002000 	.word	0x80002000

08002aa4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b086      	sub	sp, #24
 8002aa8:	af02      	add	r7, sp, #8
 8002aaa:	60f8      	str	r0, [r7, #12]
 8002aac:	4608      	mov	r0, r1
 8002aae:	4611      	mov	r1, r2
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	817b      	strh	r3, [r7, #10]
 8002ab6:	460b      	mov	r3, r1
 8002ab8:	813b      	strh	r3, [r7, #8]
 8002aba:	4613      	mov	r3, r2
 8002abc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002abe:	88fb      	ldrh	r3, [r7, #6]
 8002ac0:	b2da      	uxtb	r2, r3
 8002ac2:	8979      	ldrh	r1, [r7, #10]
 8002ac4:	4b20      	ldr	r3, [pc, #128]	; (8002b48 <I2C_RequestMemoryRead+0xa4>)
 8002ac6:	9300      	str	r3, [sp, #0]
 8002ac8:	2300      	movs	r3, #0
 8002aca:	68f8      	ldr	r0, [r7, #12]
 8002acc:	f000 fa0a 	bl	8002ee4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ad0:	69fa      	ldr	r2, [r7, #28]
 8002ad2:	69b9      	ldr	r1, [r7, #24]
 8002ad4:	68f8      	ldr	r0, [r7, #12]
 8002ad6:	f000 f89d 	bl	8002c14 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d001      	beq.n	8002ae4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e02c      	b.n	8002b3e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002ae4:	88fb      	ldrh	r3, [r7, #6]
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d105      	bne.n	8002af6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002aea:	893b      	ldrh	r3, [r7, #8]
 8002aec:	b2da      	uxtb	r2, r3
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	629a      	str	r2, [r3, #40]	; 0x28
 8002af4:	e015      	b.n	8002b22 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002af6:	893b      	ldrh	r3, [r7, #8]
 8002af8:	0a1b      	lsrs	r3, r3, #8
 8002afa:	b29b      	uxth	r3, r3
 8002afc:	b2da      	uxtb	r2, r3
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b04:	69fa      	ldr	r2, [r7, #28]
 8002b06:	69b9      	ldr	r1, [r7, #24]
 8002b08:	68f8      	ldr	r0, [r7, #12]
 8002b0a:	f000 f883 	bl	8002c14 <I2C_WaitOnTXISFlagUntilTimeout>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d001      	beq.n	8002b18 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	e012      	b.n	8002b3e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002b18:	893b      	ldrh	r3, [r7, #8]
 8002b1a:	b2da      	uxtb	r2, r3
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	9300      	str	r3, [sp, #0]
 8002b26:	69bb      	ldr	r3, [r7, #24]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	2140      	movs	r1, #64	; 0x40
 8002b2c:	68f8      	ldr	r0, [r7, #12]
 8002b2e:	f000 f831 	bl	8002b94 <I2C_WaitOnFlagUntilTimeout>
 8002b32:	4603      	mov	r3, r0
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d001      	beq.n	8002b3c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e000      	b.n	8002b3e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002b3c:	2300      	movs	r3, #0
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	3710      	adds	r7, #16
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	80002000 	.word	0x80002000

08002b4c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	699b      	ldr	r3, [r3, #24]
 8002b5a:	f003 0302 	and.w	r3, r3, #2
 8002b5e:	2b02      	cmp	r3, #2
 8002b60:	d103      	bne.n	8002b6a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	2200      	movs	r2, #0
 8002b68:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	699b      	ldr	r3, [r3, #24]
 8002b70:	f003 0301 	and.w	r3, r3, #1
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d007      	beq.n	8002b88 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	699a      	ldr	r2, [r3, #24]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f042 0201 	orr.w	r2, r2, #1
 8002b86:	619a      	str	r2, [r3, #24]
  }
}
 8002b88:	bf00      	nop
 8002b8a:	370c      	adds	r7, #12
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr

08002b94 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b084      	sub	sp, #16
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	603b      	str	r3, [r7, #0]
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ba4:	e022      	b.n	8002bec <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bac:	d01e      	beq.n	8002bec <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bae:	f7ff f829 	bl	8001c04 <HAL_GetTick>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	69bb      	ldr	r3, [r7, #24]
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	683a      	ldr	r2, [r7, #0]
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d302      	bcc.n	8002bc4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d113      	bne.n	8002bec <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bc8:	f043 0220 	orr.w	r2, r3, #32
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	2220      	movs	r2, #32
 8002bd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2200      	movs	r2, #0
 8002be4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	e00f      	b.n	8002c0c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	699a      	ldr	r2, [r3, #24]
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	68ba      	ldr	r2, [r7, #8]
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	bf0c      	ite	eq
 8002bfc:	2301      	moveq	r3, #1
 8002bfe:	2300      	movne	r3, #0
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	461a      	mov	r2, r3
 8002c04:	79fb      	ldrb	r3, [r7, #7]
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d0cd      	beq.n	8002ba6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002c0a:	2300      	movs	r3, #0
}
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	3710      	adds	r7, #16
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}

08002c14 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b084      	sub	sp, #16
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	60b9      	str	r1, [r7, #8]
 8002c1e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002c20:	e02c      	b.n	8002c7c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c22:	687a      	ldr	r2, [r7, #4]
 8002c24:	68b9      	ldr	r1, [r7, #8]
 8002c26:	68f8      	ldr	r0, [r7, #12]
 8002c28:	f000 f870 	bl	8002d0c <I2C_IsErrorOccurred>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d001      	beq.n	8002c36 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e02a      	b.n	8002c8c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c3c:	d01e      	beq.n	8002c7c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c3e:	f7fe ffe1 	bl	8001c04 <HAL_GetTick>
 8002c42:	4602      	mov	r2, r0
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	1ad3      	subs	r3, r2, r3
 8002c48:	68ba      	ldr	r2, [r7, #8]
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d302      	bcc.n	8002c54 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d113      	bne.n	8002c7c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c58:	f043 0220 	orr.w	r2, r3, #32
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2220      	movs	r2, #32
 8002c64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2200      	movs	r2, #0
 8002c74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	e007      	b.n	8002c8c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	699b      	ldr	r3, [r3, #24]
 8002c82:	f003 0302 	and.w	r3, r3, #2
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d1cb      	bne.n	8002c22 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002c8a:	2300      	movs	r3, #0
}
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	3710      	adds	r7, #16
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}

08002c94 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b084      	sub	sp, #16
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	60f8      	str	r0, [r7, #12]
 8002c9c:	60b9      	str	r1, [r7, #8]
 8002c9e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ca0:	e028      	b.n	8002cf4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	68b9      	ldr	r1, [r7, #8]
 8002ca6:	68f8      	ldr	r0, [r7, #12]
 8002ca8:	f000 f830 	bl	8002d0c <I2C_IsErrorOccurred>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d001      	beq.n	8002cb6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e026      	b.n	8002d04 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cb6:	f7fe ffa5 	bl	8001c04 <HAL_GetTick>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	1ad3      	subs	r3, r2, r3
 8002cc0:	68ba      	ldr	r2, [r7, #8]
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d302      	bcc.n	8002ccc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d113      	bne.n	8002cf4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cd0:	f043 0220 	orr.w	r2, r3, #32
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2220      	movs	r2, #32
 8002cdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2200      	movs	r2, #0
 8002cec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	e007      	b.n	8002d04 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	699b      	ldr	r3, [r3, #24]
 8002cfa:	f003 0320 	and.w	r3, r3, #32
 8002cfe:	2b20      	cmp	r3, #32
 8002d00:	d1cf      	bne.n	8002ca2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002d02:	2300      	movs	r3, #0
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3710      	adds	r7, #16
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}

08002d0c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b08a      	sub	sp, #40	; 0x28
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	60f8      	str	r0, [r7, #12]
 8002d14:	60b9      	str	r1, [r7, #8]
 8002d16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	699b      	ldr	r3, [r3, #24]
 8002d24:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002d26:	2300      	movs	r3, #0
 8002d28:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	f003 0310 	and.w	r3, r3, #16
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d075      	beq.n	8002e24 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	2210      	movs	r2, #16
 8002d3e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002d40:	e056      	b.n	8002df0 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d48:	d052      	beq.n	8002df0 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002d4a:	f7fe ff5b 	bl	8001c04 <HAL_GetTick>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	69fb      	ldr	r3, [r7, #28]
 8002d52:	1ad3      	subs	r3, r2, r3
 8002d54:	68ba      	ldr	r2, [r7, #8]
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d302      	bcc.n	8002d60 <I2C_IsErrorOccurred+0x54>
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d147      	bne.n	8002df0 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d6a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002d72:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	699b      	ldr	r3, [r3, #24]
 8002d7a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d7e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d82:	d12e      	bne.n	8002de2 <I2C_IsErrorOccurred+0xd6>
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002d8a:	d02a      	beq.n	8002de2 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8002d8c:	7cfb      	ldrb	r3, [r7, #19]
 8002d8e:	2b20      	cmp	r3, #32
 8002d90:	d027      	beq.n	8002de2 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	685a      	ldr	r2, [r3, #4]
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002da0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002da2:	f7fe ff2f 	bl	8001c04 <HAL_GetTick>
 8002da6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002da8:	e01b      	b.n	8002de2 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002daa:	f7fe ff2b 	bl	8001c04 <HAL_GetTick>
 8002dae:	4602      	mov	r2, r0
 8002db0:	69fb      	ldr	r3, [r7, #28]
 8002db2:	1ad3      	subs	r3, r2, r3
 8002db4:	2b19      	cmp	r3, #25
 8002db6:	d914      	bls.n	8002de2 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dbc:	f043 0220 	orr.w	r2, r3, #32
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2220      	movs	r2, #32
 8002dc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	699b      	ldr	r3, [r3, #24]
 8002de8:	f003 0320 	and.w	r3, r3, #32
 8002dec:	2b20      	cmp	r3, #32
 8002dee:	d1dc      	bne.n	8002daa <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	699b      	ldr	r3, [r3, #24]
 8002df6:	f003 0320 	and.w	r3, r3, #32
 8002dfa:	2b20      	cmp	r3, #32
 8002dfc:	d003      	beq.n	8002e06 <I2C_IsErrorOccurred+0xfa>
 8002dfe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d09d      	beq.n	8002d42 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002e06:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d103      	bne.n	8002e16 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	2220      	movs	r2, #32
 8002e14:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002e16:	6a3b      	ldr	r3, [r7, #32]
 8002e18:	f043 0304 	orr.w	r3, r3, #4
 8002e1c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	699b      	ldr	r3, [r3, #24]
 8002e2a:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002e2c:	69bb      	ldr	r3, [r7, #24]
 8002e2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d00b      	beq.n	8002e4e <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002e36:	6a3b      	ldr	r3, [r7, #32]
 8002e38:	f043 0301 	orr.w	r3, r3, #1
 8002e3c:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e46:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002e4e:	69bb      	ldr	r3, [r7, #24]
 8002e50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d00b      	beq.n	8002e70 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002e58:	6a3b      	ldr	r3, [r7, #32]
 8002e5a:	f043 0308 	orr.w	r3, r3, #8
 8002e5e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e68:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d00b      	beq.n	8002e92 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002e7a:	6a3b      	ldr	r3, [r7, #32]
 8002e7c:	f043 0302 	orr.w	r3, r3, #2
 8002e80:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e8a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002e92:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d01c      	beq.n	8002ed4 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002e9a:	68f8      	ldr	r0, [r7, #12]
 8002e9c:	f7ff fe56 	bl	8002b4c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	6859      	ldr	r1, [r3, #4]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	4b0d      	ldr	r3, [pc, #52]	; (8002ee0 <I2C_IsErrorOccurred+0x1d4>)
 8002eac:	400b      	ands	r3, r1
 8002eae:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002eb4:	6a3b      	ldr	r3, [r7, #32]
 8002eb6:	431a      	orrs	r2, r3
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2220      	movs	r2, #32
 8002ec0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002ed4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	3728      	adds	r7, #40	; 0x28
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	fe00e800 	.word	0xfe00e800

08002ee4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b087      	sub	sp, #28
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	60f8      	str	r0, [r7, #12]
 8002eec:	607b      	str	r3, [r7, #4]
 8002eee:	460b      	mov	r3, r1
 8002ef0:	817b      	strh	r3, [r7, #10]
 8002ef2:	4613      	mov	r3, r2
 8002ef4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002ef6:	897b      	ldrh	r3, [r7, #10]
 8002ef8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002efc:	7a7b      	ldrb	r3, [r7, #9]
 8002efe:	041b      	lsls	r3, r3, #16
 8002f00:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f04:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002f0a:	6a3b      	ldr	r3, [r7, #32]
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002f12:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	685a      	ldr	r2, [r3, #4]
 8002f1a:	6a3b      	ldr	r3, [r7, #32]
 8002f1c:	0d5b      	lsrs	r3, r3, #21
 8002f1e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002f22:	4b08      	ldr	r3, [pc, #32]	; (8002f44 <I2C_TransferConfig+0x60>)
 8002f24:	430b      	orrs	r3, r1
 8002f26:	43db      	mvns	r3, r3
 8002f28:	ea02 0103 	and.w	r1, r2, r3
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	697a      	ldr	r2, [r7, #20]
 8002f32:	430a      	orrs	r2, r1
 8002f34:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002f36:	bf00      	nop
 8002f38:	371c      	adds	r7, #28
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	03ff63ff 	.word	0x03ff63ff

08002f48 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	2b20      	cmp	r3, #32
 8002f5c:	d138      	bne.n	8002fd0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d101      	bne.n	8002f6c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002f68:	2302      	movs	r3, #2
 8002f6a:	e032      	b.n	8002fd2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2201      	movs	r2, #1
 8002f70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2224      	movs	r2, #36	; 0x24
 8002f78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f022 0201 	bic.w	r2, r2, #1
 8002f8a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002f9a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	6819      	ldr	r1, [r3, #0]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	683a      	ldr	r2, [r7, #0]
 8002fa8:	430a      	orrs	r2, r1
 8002faa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f042 0201 	orr.w	r2, r2, #1
 8002fba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2220      	movs	r2, #32
 8002fc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	e000      	b.n	8002fd2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002fd0:	2302      	movs	r3, #2
  }
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	370c      	adds	r7, #12
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr

08002fde <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002fde:	b480      	push	{r7}
 8002fe0:	b085      	sub	sp, #20
 8002fe2:	af00      	add	r7, sp, #0
 8002fe4:	6078      	str	r0, [r7, #4]
 8002fe6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fee:	b2db      	uxtb	r3, r3
 8002ff0:	2b20      	cmp	r3, #32
 8002ff2:	d139      	bne.n	8003068 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d101      	bne.n	8003002 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002ffe:	2302      	movs	r3, #2
 8003000:	e033      	b.n	800306a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2201      	movs	r2, #1
 8003006:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2224      	movs	r2, #36	; 0x24
 800300e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f022 0201 	bic.w	r2, r2, #1
 8003020:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003030:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	021b      	lsls	r3, r3, #8
 8003036:	68fa      	ldr	r2, [r7, #12]
 8003038:	4313      	orrs	r3, r2
 800303a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	68fa      	ldr	r2, [r7, #12]
 8003042:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f042 0201 	orr.w	r2, r2, #1
 8003052:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2220      	movs	r2, #32
 8003058:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2200      	movs	r2, #0
 8003060:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003064:	2300      	movs	r3, #0
 8003066:	e000      	b.n	800306a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003068:	2302      	movs	r3, #2
  }
}
 800306a:	4618      	mov	r0, r3
 800306c:	3714      	adds	r7, #20
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
	...

08003078 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8003078:	b480      	push	{r7}
 800307a:	b085      	sub	sp, #20
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003080:	2300      	movs	r3, #0
 8003082:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8003084:	4b0b      	ldr	r3, [pc, #44]	; (80030b4 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 0301 	and.w	r3, r3, #1
 800308c:	2b00      	cmp	r3, #0
 800308e:	d002      	beq.n	8003096 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	73fb      	strb	r3, [r7, #15]
 8003094:	e007      	b.n	80030a6 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8003096:	4b07      	ldr	r3, [pc, #28]	; (80030b4 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f023 0204 	bic.w	r2, r3, #4
 800309e:	4905      	ldr	r1, [pc, #20]	; (80030b4 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	4313      	orrs	r3, r2
 80030a4:	600b      	str	r3, [r1, #0]
  }

  return status;
 80030a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	3714      	adds	r7, #20
 80030ac:	46bd      	mov	sp, r7
 80030ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b2:	4770      	bx	lr
 80030b4:	40030400 	.word	0x40030400

080030b8 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 80030b8:	b480      	push	{r7}
 80030ba:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80030bc:	4b05      	ldr	r3, [pc, #20]	; (80030d4 <HAL_ICACHE_Enable+0x1c>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a04      	ldr	r2, [pc, #16]	; (80030d4 <HAL_ICACHE_Enable+0x1c>)
 80030c2:	f043 0301 	orr.w	r3, r3, #1
 80030c6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80030c8:	2300      	movs	r3, #0
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr
 80030d4:	40030400 	.word	0x40030400

080030d8 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80030d8:	b480      	push	{r7}
 80030da:	b085      	sub	sp, #20
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 80030e0:	4b34      	ldr	r3, [pc, #208]	; (80031b4 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 80030e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030e4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80030e8:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 80030ea:	68ba      	ldr	r2, [r7, #8]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d101      	bne.n	80030f6 <HAL_PWREx_ControlVoltageScaling+0x1e>
  {
    return HAL_OK;
 80030f2:	2300      	movs	r3, #0
 80030f4:	e057      	b.n	80031a6 <HAL_PWREx_ControlVoltageScaling+0xce>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030fc:	d90a      	bls.n	8003114 <HAL_PWREx_ControlVoltageScaling+0x3c>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 80030fe:	4b2d      	ldr	r3, [pc, #180]	; (80031b4 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8003100:	68db      	ldr	r3, [r3, #12]
 8003102:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	4313      	orrs	r3, r2
 800310a:	4a2a      	ldr	r2, [pc, #168]	; (80031b4 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 800310c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003110:	60d3      	str	r3, [r2, #12]
 8003112:	e007      	b.n	8003124 <HAL_PWREx_ControlVoltageScaling+0x4c>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8003114:	4b27      	ldr	r3, [pc, #156]	; (80031b4 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8003116:	68db      	ldr	r3, [r3, #12]
 8003118:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800311c:	4925      	ldr	r1, [pc, #148]	; (80031b4 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	4313      	orrs	r3, r2
 8003122:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003124:	4b24      	ldr	r3, [pc, #144]	; (80031b8 <HAL_PWREx_ControlVoltageScaling+0xe0>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a24      	ldr	r2, [pc, #144]	; (80031bc <HAL_PWREx_ControlVoltageScaling+0xe4>)
 800312a:	fba2 2303 	umull	r2, r3, r2, r3
 800312e:	099b      	lsrs	r3, r3, #6
 8003130:	2232      	movs	r2, #50	; 0x32
 8003132:	fb02 f303 	mul.w	r3, r2, r3
 8003136:	4a21      	ldr	r2, [pc, #132]	; (80031bc <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8003138:	fba2 2303 	umull	r2, r3, r2, r3
 800313c:	099b      	lsrs	r3, r3, #6
 800313e:	3301      	adds	r3, #1
 8003140:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8003142:	e002      	b.n	800314a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    timeout--;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	3b01      	subs	r3, #1
 8003148:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800314a:	4b1a      	ldr	r3, [pc, #104]	; (80031b4 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003152:	2b00      	cmp	r3, #0
 8003154:	d102      	bne.n	800315c <HAL_PWREx_ControlVoltageScaling+0x84>
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d1f3      	bne.n	8003144 <HAL_PWREx_ControlVoltageScaling+0x6c>
  }

  /* Check time out */
  if (timeout != 0U)
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d01b      	beq.n	800319a <HAL_PWREx_ControlVoltageScaling+0xc2>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003162:	4b15      	ldr	r3, [pc, #84]	; (80031b8 <HAL_PWREx_ControlVoltageScaling+0xe0>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a15      	ldr	r2, [pc, #84]	; (80031bc <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8003168:	fba2 2303 	umull	r2, r3, r2, r3
 800316c:	099b      	lsrs	r3, r3, #6
 800316e:	2232      	movs	r2, #50	; 0x32
 8003170:	fb02 f303 	mul.w	r3, r2, r3
 8003174:	4a11      	ldr	r2, [pc, #68]	; (80031bc <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8003176:	fba2 2303 	umull	r2, r3, r2, r3
 800317a:	099b      	lsrs	r3, r3, #6
 800317c:	3301      	adds	r3, #1
 800317e:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8003180:	e002      	b.n	8003188 <HAL_PWREx_ControlVoltageScaling+0xb0>
    {
      timeout--;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	3b01      	subs	r3, #1
 8003186:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8003188:	4b0a      	ldr	r3, [pc, #40]	; (80031b4 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 800318a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800318c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003190:	2b00      	cmp	r3, #0
 8003192:	d102      	bne.n	800319a <HAL_PWREx_ControlVoltageScaling+0xc2>
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d1f3      	bne.n	8003182 <HAL_PWREx_ControlVoltageScaling+0xaa>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d101      	bne.n	80031a4 <HAL_PWREx_ControlVoltageScaling+0xcc>
  {
    return HAL_TIMEOUT;
 80031a0:	2303      	movs	r3, #3
 80031a2:	e000      	b.n	80031a6 <HAL_PWREx_ControlVoltageScaling+0xce>
  }

  return HAL_OK;
 80031a4:	2300      	movs	r3, #0
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	3714      	adds	r7, #20
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr
 80031b2:	bf00      	nop
 80031b4:	46020800 	.word	0x46020800
 80031b8:	20000014 	.word	0x20000014
 80031bc:	10624dd3 	.word	0x10624dd3

080031c0 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80031c0:	b480      	push	{r7}
 80031c2:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 80031c4:	4b04      	ldr	r3, [pc, #16]	; (80031d8 <HAL_PWREx_GetVoltageRange+0x18>)
 80031c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr
 80031d6:	bf00      	nop
 80031d8:	46020800 	.word	0x46020800

080031dc <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80031dc:	b480      	push	{r7}
 80031de:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 80031e0:	4b05      	ldr	r3, [pc, #20]	; (80031f8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80031e2:	691b      	ldr	r3, [r3, #16]
 80031e4:	4a04      	ldr	r2, [pc, #16]	; (80031f8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80031e6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80031ea:	6113      	str	r3, [r2, #16]
}
 80031ec:	bf00      	nop
 80031ee:	46bd      	mov	sp, r7
 80031f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f4:	4770      	bx	lr
 80031f6:	bf00      	nop
 80031f8:	46020800 	.word	0x46020800

080031fc <HAL_PWREx_DisableUCPDDeadBattery>:
  *         pull-down or to handover control to the UCPD (the UCPD must be
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80031fc:	b480      	push	{r7}
 80031fe:	af00      	add	r7, sp, #0
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
 8003200:	4b05      	ldr	r3, [pc, #20]	; (8003218 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003204:	4a04      	ldr	r2, [pc, #16]	; (8003218 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003206:	f043 0301 	orr.w	r3, r3, #1
 800320a:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 800320c:	bf00      	nop
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr
 8003216:	bf00      	nop
 8003218:	46020800 	.word	0x46020800

0800321c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b08e      	sub	sp, #56	; 0x38
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8003224:	2300      	movs	r3, #0
 8003226:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d102      	bne.n	8003236 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	f000 bec3 	b.w	8003fbc <HAL_RCC_OscConfig+0xda0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003236:	4b9c      	ldr	r3, [pc, #624]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 8003238:	69db      	ldr	r3, [r3, #28]
 800323a:	f003 030c 	and.w	r3, r3, #12
 800323e:	633b      	str	r3, [r7, #48]	; 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003240:	4b99      	ldr	r3, [pc, #612]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 8003242:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003244:	f003 0303 	and.w	r3, r3, #3
 8003248:	62fb      	str	r3, [r7, #44]	; 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 0310 	and.w	r3, r3, #16
 8003252:	2b00      	cmp	r3, #0
 8003254:	f000 8172 	beq.w	800353c <HAL_RCC_OscConfig+0x320>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800325a:	2b00      	cmp	r3, #0
 800325c:	d007      	beq.n	800326e <HAL_RCC_OscConfig+0x52>
 800325e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003260:	2b0c      	cmp	r3, #12
 8003262:	f040 80e4 	bne.w	800342e <HAL_RCC_OscConfig+0x212>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003268:	2b01      	cmp	r3, #1
 800326a:	f040 80e0 	bne.w	800342e <HAL_RCC_OscConfig+0x212>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U) && (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800326e:	4b8e      	ldr	r3, [pc, #568]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 0304 	and.w	r3, r3, #4
 8003276:	2b00      	cmp	r3, #0
 8003278:	d006      	beq.n	8003288 <HAL_RCC_OscConfig+0x6c>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	69db      	ldr	r3, [r3, #28]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d102      	bne.n	8003288 <HAL_RCC_OscConfig+0x6c>
      {
        return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	f000 be9a 	b.w	8003fbc <HAL_RCC_OscConfig+0xda0>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800328c:	4b86      	ldr	r3, [pc, #536]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003294:	2b00      	cmp	r3, #0
 8003296:	d004      	beq.n	80032a2 <HAL_RCC_OscConfig+0x86>
 8003298:	4b83      	ldr	r3, [pc, #524]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80032a0:	e005      	b.n	80032ae <HAL_RCC_OscConfig+0x92>
 80032a2:	4b81      	ldr	r3, [pc, #516]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 80032a4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80032a8:	041b      	lsls	r3, r3, #16
 80032aa:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d255      	bcs.n	800335e <HAL_RCC_OscConfig+0x142>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80032b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d10a      	bne.n	80032ce <HAL_RCC_OscConfig+0xb2>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032bc:	4618      	mov	r0, r3
 80032be:	f001 f9d3 	bl	8004668 <RCC_SetFlashLatencyFromMSIRange>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d002      	beq.n	80032ce <HAL_RCC_OscConfig+0xb2>
            {
              return HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	f000 be77 	b.w	8003fbc <HAL_RCC_OscConfig+0xda0>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80032ce:	4b76      	ldr	r3, [pc, #472]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	4a75      	ldr	r2, [pc, #468]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 80032d4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80032d8:	6093      	str	r3, [r2, #8]
 80032da:	4b73      	ldr	r3, [pc, #460]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e6:	4970      	ldr	r1, [pc, #448]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 80032e8:	4313      	orrs	r3, r2
 80032ea:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f0:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 80032f4:	d309      	bcc.n	800330a <HAL_RCC_OscConfig+0xee>
 80032f6:	4b6c      	ldr	r3, [pc, #432]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 80032f8:	68db      	ldr	r3, [r3, #12]
 80032fa:	f023 021f 	bic.w	r2, r3, #31
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6a1b      	ldr	r3, [r3, #32]
 8003302:	4969      	ldr	r1, [pc, #420]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 8003304:	4313      	orrs	r3, r2
 8003306:	60cb      	str	r3, [r1, #12]
 8003308:	e07e      	b.n	8003408 <HAL_RCC_OscConfig+0x1ec>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800330e:	2b00      	cmp	r3, #0
 8003310:	da0a      	bge.n	8003328 <HAL_RCC_OscConfig+0x10c>
 8003312:	4b65      	ldr	r3, [pc, #404]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 8003314:	68db      	ldr	r3, [r3, #12]
 8003316:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6a1b      	ldr	r3, [r3, #32]
 800331e:	015b      	lsls	r3, r3, #5
 8003320:	4961      	ldr	r1, [pc, #388]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 8003322:	4313      	orrs	r3, r2
 8003324:	60cb      	str	r3, [r1, #12]
 8003326:	e06f      	b.n	8003408 <HAL_RCC_OscConfig+0x1ec>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800332c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003330:	d30a      	bcc.n	8003348 <HAL_RCC_OscConfig+0x12c>
 8003332:	4b5d      	ldr	r3, [pc, #372]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 8003334:	68db      	ldr	r3, [r3, #12]
 8003336:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6a1b      	ldr	r3, [r3, #32]
 800333e:	029b      	lsls	r3, r3, #10
 8003340:	4959      	ldr	r1, [pc, #356]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 8003342:	4313      	orrs	r3, r2
 8003344:	60cb      	str	r3, [r1, #12]
 8003346:	e05f      	b.n	8003408 <HAL_RCC_OscConfig+0x1ec>
 8003348:	4b57      	ldr	r3, [pc, #348]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 800334a:	68db      	ldr	r3, [r3, #12]
 800334c:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6a1b      	ldr	r3, [r3, #32]
 8003354:	03db      	lsls	r3, r3, #15
 8003356:	4954      	ldr	r1, [pc, #336]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 8003358:	4313      	orrs	r3, r2
 800335a:	60cb      	str	r3, [r1, #12]
 800335c:	e054      	b.n	8003408 <HAL_RCC_OscConfig+0x1ec>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800335e:	4b52      	ldr	r3, [pc, #328]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	4a51      	ldr	r2, [pc, #324]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 8003364:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003368:	6093      	str	r3, [r2, #8]
 800336a:	4b4f      	ldr	r3, [pc, #316]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003376:	494c      	ldr	r1, [pc, #304]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 8003378:	4313      	orrs	r3, r2
 800337a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003380:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8003384:	d309      	bcc.n	800339a <HAL_RCC_OscConfig+0x17e>
 8003386:	4b48      	ldr	r3, [pc, #288]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 8003388:	68db      	ldr	r3, [r3, #12]
 800338a:	f023 021f 	bic.w	r2, r3, #31
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6a1b      	ldr	r3, [r3, #32]
 8003392:	4945      	ldr	r1, [pc, #276]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 8003394:	4313      	orrs	r3, r2
 8003396:	60cb      	str	r3, [r1, #12]
 8003398:	e028      	b.n	80033ec <HAL_RCC_OscConfig+0x1d0>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800339e:	2b00      	cmp	r3, #0
 80033a0:	da0a      	bge.n	80033b8 <HAL_RCC_OscConfig+0x19c>
 80033a2:	4b41      	ldr	r3, [pc, #260]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6a1b      	ldr	r3, [r3, #32]
 80033ae:	015b      	lsls	r3, r3, #5
 80033b0:	493d      	ldr	r1, [pc, #244]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 80033b2:	4313      	orrs	r3, r2
 80033b4:	60cb      	str	r3, [r1, #12]
 80033b6:	e019      	b.n	80033ec <HAL_RCC_OscConfig+0x1d0>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033c0:	d30a      	bcc.n	80033d8 <HAL_RCC_OscConfig+0x1bc>
 80033c2:	4b39      	ldr	r3, [pc, #228]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6a1b      	ldr	r3, [r3, #32]
 80033ce:	029b      	lsls	r3, r3, #10
 80033d0:	4935      	ldr	r1, [pc, #212]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 80033d2:	4313      	orrs	r3, r2
 80033d4:	60cb      	str	r3, [r1, #12]
 80033d6:	e009      	b.n	80033ec <HAL_RCC_OscConfig+0x1d0>
 80033d8:	4b33      	ldr	r3, [pc, #204]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 80033da:	68db      	ldr	r3, [r3, #12]
 80033dc:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6a1b      	ldr	r3, [r3, #32]
 80033e4:	03db      	lsls	r3, r3, #15
 80033e6:	4930      	ldr	r1, [pc, #192]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 80033e8:	4313      	orrs	r3, r2
 80033ea:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80033ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d10a      	bne.n	8003408 <HAL_RCC_OscConfig+0x1ec>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f6:	4618      	mov	r0, r3
 80033f8:	f001 f936 	bl	8004668 <RCC_SetFlashLatencyFromMSIRange>
 80033fc:	4603      	mov	r3, r0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d002      	beq.n	8003408 <HAL_RCC_OscConfig+0x1ec>
            {
              return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	f000 bdda 	b.w	8003fbc <HAL_RCC_OscConfig+0xda0>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8003408:	f001 f8d8 	bl	80045bc <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800340c:	4b27      	ldr	r3, [pc, #156]	; (80034ac <HAL_RCC_OscConfig+0x290>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4618      	mov	r0, r3
 8003412:	f7fe fbad 	bl	8001b70 <HAL_InitTick>
 8003416:	4603      	mov	r3, r0
 8003418:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (status != HAL_OK)
 800341c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003420:	2b00      	cmp	r3, #0
 8003422:	f000 808a 	beq.w	800353a <HAL_RCC_OscConfig+0x31e>
        {
          return status;
 8003426:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800342a:	f000 bdc7 	b.w	8003fbc <HAL_RCC_OscConfig+0xda0>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	69db      	ldr	r3, [r3, #28]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d066      	beq.n	8003504 <HAL_RCC_OscConfig+0x2e8>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8003436:	4b1c      	ldr	r3, [pc, #112]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a1b      	ldr	r2, [pc, #108]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 800343c:	f043 0301 	orr.w	r3, r3, #1
 8003440:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003442:	f7fe fbdf 	bl	8001c04 <HAL_GetTick>
 8003446:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003448:	e009      	b.n	800345e <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800344a:	f7fe fbdb 	bl	8001c04 <HAL_GetTick>
 800344e:	4602      	mov	r2, r0
 8003450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003452:	1ad3      	subs	r3, r2, r3
 8003454:	2b02      	cmp	r3, #2
 8003456:	d902      	bls.n	800345e <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8003458:	2303      	movs	r3, #3
 800345a:	f000 bdaf 	b.w	8003fbc <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800345e:	4b12      	ldr	r3, [pc, #72]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 0304 	and.w	r3, r3, #4
 8003466:	2b00      	cmp	r3, #0
 8003468:	d0ef      	beq.n	800344a <HAL_RCC_OscConfig+0x22e>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800346a:	4b0f      	ldr	r3, [pc, #60]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	4a0e      	ldr	r2, [pc, #56]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 8003470:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003474:	6093      	str	r3, [r2, #8]
 8003476:	4b0c      	ldr	r3, [pc, #48]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003482:	4909      	ldr	r1, [pc, #36]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 8003484:	4313      	orrs	r3, r2
 8003486:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800348c:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8003490:	d30e      	bcc.n	80034b0 <HAL_RCC_OscConfig+0x294>
 8003492:	4b05      	ldr	r3, [pc, #20]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	f023 021f 	bic.w	r2, r3, #31
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6a1b      	ldr	r3, [r3, #32]
 800349e:	4902      	ldr	r1, [pc, #8]	; (80034a8 <HAL_RCC_OscConfig+0x28c>)
 80034a0:	4313      	orrs	r3, r2
 80034a2:	60cb      	str	r3, [r1, #12]
 80034a4:	e04a      	b.n	800353c <HAL_RCC_OscConfig+0x320>
 80034a6:	bf00      	nop
 80034a8:	46020c00 	.word	0x46020c00
 80034ac:	20000018 	.word	0x20000018
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	da0a      	bge.n	80034ce <HAL_RCC_OscConfig+0x2b2>
 80034b8:	4b9b      	ldr	r3, [pc, #620]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6a1b      	ldr	r3, [r3, #32]
 80034c4:	015b      	lsls	r3, r3, #5
 80034c6:	4998      	ldr	r1, [pc, #608]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 80034c8:	4313      	orrs	r3, r2
 80034ca:	60cb      	str	r3, [r1, #12]
 80034cc:	e036      	b.n	800353c <HAL_RCC_OscConfig+0x320>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034d6:	d30a      	bcc.n	80034ee <HAL_RCC_OscConfig+0x2d2>
 80034d8:	4b93      	ldr	r3, [pc, #588]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 80034da:	68db      	ldr	r3, [r3, #12]
 80034dc:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6a1b      	ldr	r3, [r3, #32]
 80034e4:	029b      	lsls	r3, r3, #10
 80034e6:	4990      	ldr	r1, [pc, #576]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 80034e8:	4313      	orrs	r3, r2
 80034ea:	60cb      	str	r3, [r1, #12]
 80034ec:	e026      	b.n	800353c <HAL_RCC_OscConfig+0x320>
 80034ee:	4b8e      	ldr	r3, [pc, #568]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 80034f0:	68db      	ldr	r3, [r3, #12]
 80034f2:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6a1b      	ldr	r3, [r3, #32]
 80034fa:	03db      	lsls	r3, r3, #15
 80034fc:	498a      	ldr	r1, [pc, #552]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 80034fe:	4313      	orrs	r3, r2
 8003500:	60cb      	str	r3, [r1, #12]
 8003502:	e01b      	b.n	800353c <HAL_RCC_OscConfig+0x320>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8003504:	4b88      	ldr	r3, [pc, #544]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a87      	ldr	r2, [pc, #540]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 800350a:	f023 0301 	bic.w	r3, r3, #1
 800350e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003510:	f7fe fb78 	bl	8001c04 <HAL_GetTick>
 8003514:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8003516:	e009      	b.n	800352c <HAL_RCC_OscConfig+0x310>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003518:	f7fe fb74 	bl	8001c04 <HAL_GetTick>
 800351c:	4602      	mov	r2, r0
 800351e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003520:	1ad3      	subs	r3, r2, r3
 8003522:	2b02      	cmp	r3, #2
 8003524:	d902      	bls.n	800352c <HAL_RCC_OscConfig+0x310>
          {
            return HAL_TIMEOUT;
 8003526:	2303      	movs	r3, #3
 8003528:	f000 bd48 	b.w	8003fbc <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 800352c:	4b7e      	ldr	r3, [pc, #504]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f003 0304 	and.w	r3, r3, #4
 8003534:	2b00      	cmp	r3, #0
 8003536:	d1ef      	bne.n	8003518 <HAL_RCC_OscConfig+0x2fc>
 8003538:	e000      	b.n	800353c <HAL_RCC_OscConfig+0x320>
      if ((READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U) && (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800353a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0301 	and.w	r3, r3, #1
 8003544:	2b00      	cmp	r3, #0
 8003546:	f000 8094 	beq.w	8003672 <HAL_RCC_OscConfig+0x456>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800354a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800354c:	2b08      	cmp	r3, #8
 800354e:	d005      	beq.n	800355c <HAL_RCC_OscConfig+0x340>
 8003550:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003552:	2b0c      	cmp	r3, #12
 8003554:	d110      	bne.n	8003578 <HAL_RCC_OscConfig+0x35c>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003558:	2b03      	cmp	r3, #3
 800355a:	d10d      	bne.n	8003578 <HAL_RCC_OscConfig+0x35c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800355c:	4b72      	ldr	r3, [pc, #456]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003564:	2b00      	cmp	r3, #0
 8003566:	f000 8083 	beq.w	8003670 <HAL_RCC_OscConfig+0x454>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d17e      	bne.n	8003670 <HAL_RCC_OscConfig+0x454>
      {
        return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	f000 bd22 	b.w	8003fbc <HAL_RCC_OscConfig+0xda0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003580:	d106      	bne.n	8003590 <HAL_RCC_OscConfig+0x374>
 8003582:	4b69      	ldr	r3, [pc, #420]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a68      	ldr	r2, [pc, #416]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 8003588:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800358c:	6013      	str	r3, [r2, #0]
 800358e:	e041      	b.n	8003614 <HAL_RCC_OscConfig+0x3f8>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003598:	d112      	bne.n	80035c0 <HAL_RCC_OscConfig+0x3a4>
 800359a:	4b63      	ldr	r3, [pc, #396]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a62      	ldr	r2, [pc, #392]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 80035a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80035a4:	6013      	str	r3, [r2, #0]
 80035a6:	4b60      	ldr	r3, [pc, #384]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a5f      	ldr	r2, [pc, #380]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 80035ac:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80035b0:	6013      	str	r3, [r2, #0]
 80035b2:	4b5d      	ldr	r3, [pc, #372]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a5c      	ldr	r2, [pc, #368]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 80035b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035bc:	6013      	str	r3, [r2, #0]
 80035be:	e029      	b.n	8003614 <HAL_RCC_OscConfig+0x3f8>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 80035c8:	d112      	bne.n	80035f0 <HAL_RCC_OscConfig+0x3d4>
 80035ca:	4b57      	ldr	r3, [pc, #348]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a56      	ldr	r2, [pc, #344]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 80035d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80035d4:	6013      	str	r3, [r2, #0]
 80035d6:	4b54      	ldr	r3, [pc, #336]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a53      	ldr	r2, [pc, #332]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 80035dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80035e0:	6013      	str	r3, [r2, #0]
 80035e2:	4b51      	ldr	r3, [pc, #324]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a50      	ldr	r2, [pc, #320]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 80035e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035ec:	6013      	str	r3, [r2, #0]
 80035ee:	e011      	b.n	8003614 <HAL_RCC_OscConfig+0x3f8>
 80035f0:	4b4d      	ldr	r3, [pc, #308]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a4c      	ldr	r2, [pc, #304]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 80035f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035fa:	6013      	str	r3, [r2, #0]
 80035fc:	4b4a      	ldr	r3, [pc, #296]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a49      	ldr	r2, [pc, #292]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 8003602:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003606:	6013      	str	r3, [r2, #0]
 8003608:	4b47      	ldr	r3, [pc, #284]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a46      	ldr	r2, [pc, #280]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 800360e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003612:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d014      	beq.n	8003646 <HAL_RCC_OscConfig+0x42a>
      {
        tickstart = HAL_GetTick();
 800361c:	f7fe faf2 	bl	8001c04 <HAL_GetTick>
 8003620:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003622:	e009      	b.n	8003638 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003624:	f7fe faee 	bl	8001c04 <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	2b64      	cmp	r3, #100	; 0x64
 8003630:	d902      	bls.n	8003638 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	f000 bcc2 	b.w	8003fbc <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003638:	4b3b      	ldr	r3, [pc, #236]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003640:	2b00      	cmp	r3, #0
 8003642:	d0ef      	beq.n	8003624 <HAL_RCC_OscConfig+0x408>
 8003644:	e015      	b.n	8003672 <HAL_RCC_OscConfig+0x456>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8003646:	f7fe fadd 	bl	8001c04 <HAL_GetTick>
 800364a:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800364c:	e009      	b.n	8003662 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800364e:	f7fe fad9 	bl	8001c04 <HAL_GetTick>
 8003652:	4602      	mov	r2, r0
 8003654:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003656:	1ad3      	subs	r3, r2, r3
 8003658:	2b64      	cmp	r3, #100	; 0x64
 800365a:	d902      	bls.n	8003662 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 800365c:	2303      	movs	r3, #3
 800365e:	f000 bcad 	b.w	8003fbc <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003662:	4b31      	ldr	r3, [pc, #196]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d1ef      	bne.n	800364e <HAL_RCC_OscConfig+0x432>
 800366e:	e000      	b.n	8003672 <HAL_RCC_OscConfig+0x456>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003670:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 0302 	and.w	r3, r3, #2
 800367a:	2b00      	cmp	r3, #0
 800367c:	d066      	beq.n	800374c <HAL_RCC_OscConfig+0x530>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800367e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003680:	2b04      	cmp	r3, #4
 8003682:	d005      	beq.n	8003690 <HAL_RCC_OscConfig+0x474>
 8003684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003686:	2b0c      	cmp	r3, #12
 8003688:	d11a      	bne.n	80036c0 <HAL_RCC_OscConfig+0x4a4>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800368a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800368c:	2b02      	cmp	r3, #2
 800368e:	d117      	bne.n	80036c0 <HAL_RCC_OscConfig+0x4a4>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003690:	4b25      	ldr	r3, [pc, #148]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003698:	2b00      	cmp	r3, #0
 800369a:	d006      	beq.n	80036aa <HAL_RCC_OscConfig+0x48e>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d102      	bne.n	80036aa <HAL_RCC_OscConfig+0x48e>
      {
        return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	f000 bc89 	b.w	8003fbc <HAL_RCC_OscConfig+0xda0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80036aa:	4b1f      	ldr	r3, [pc, #124]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 80036ac:	691b      	ldr	r3, [r3, #16]
 80036ae:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	691b      	ldr	r3, [r3, #16]
 80036b6:	041b      	lsls	r3, r3, #16
 80036b8:	491b      	ldr	r1, [pc, #108]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 80036ba:	4313      	orrs	r3, r2
 80036bc:	610b      	str	r3, [r1, #16]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80036be:	e045      	b.n	800374c <HAL_RCC_OscConfig+0x530>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d024      	beq.n	8003712 <HAL_RCC_OscConfig+0x4f6>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 80036c8:	4b17      	ldr	r3, [pc, #92]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a16      	ldr	r2, [pc, #88]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 80036ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036d2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80036d4:	f7fe fa96 	bl	8001c04 <HAL_GetTick>
 80036d8:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036da:	e009      	b.n	80036f0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036dc:	f7fe fa92 	bl	8001c04 <HAL_GetTick>
 80036e0:	4602      	mov	r2, r0
 80036e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036e4:	1ad3      	subs	r3, r2, r3
 80036e6:	2b02      	cmp	r3, #2
 80036e8:	d902      	bls.n	80036f0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80036ea:	2303      	movs	r3, #3
 80036ec:	f000 bc66 	b.w	8003fbc <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036f0:	4b0d      	ldr	r3, [pc, #52]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d0ef      	beq.n	80036dc <HAL_RCC_OscConfig+0x4c0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80036fc:	4b0a      	ldr	r3, [pc, #40]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 80036fe:	691b      	ldr	r3, [r3, #16]
 8003700:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	691b      	ldr	r3, [r3, #16]
 8003708:	041b      	lsls	r3, r3, #16
 800370a:	4907      	ldr	r1, [pc, #28]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 800370c:	4313      	orrs	r3, r2
 800370e:	610b      	str	r3, [r1, #16]
 8003710:	e01c      	b.n	800374c <HAL_RCC_OscConfig+0x530>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8003712:	4b05      	ldr	r3, [pc, #20]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a04      	ldr	r2, [pc, #16]	; (8003728 <HAL_RCC_OscConfig+0x50c>)
 8003718:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800371c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800371e:	f7fe fa71 	bl	8001c04 <HAL_GetTick>
 8003722:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003724:	e00c      	b.n	8003740 <HAL_RCC_OscConfig+0x524>
 8003726:	bf00      	nop
 8003728:	46020c00 	.word	0x46020c00
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800372c:	f7fe fa6a 	bl	8001c04 <HAL_GetTick>
 8003730:	4602      	mov	r2, r0
 8003732:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003734:	1ad3      	subs	r3, r2, r3
 8003736:	2b02      	cmp	r3, #2
 8003738:	d902      	bls.n	8003740 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 800373a:	2303      	movs	r3, #3
 800373c:	f000 bc3e 	b.w	8003fbc <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003740:	4baf      	ldr	r3, [pc, #700]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003748:	2b00      	cmp	r3, #0
 800374a:	d1ef      	bne.n	800372c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 0308 	and.w	r3, r3, #8
 8003754:	2b00      	cmp	r3, #0
 8003756:	f000 80c7 	beq.w	80038e8 <HAL_RCC_OscConfig+0x6cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 800375a:	2300      	movs	r3, #0
 800375c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003760:	4ba7      	ldr	r3, [pc, #668]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 8003762:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003766:	f003 0304 	and.w	r3, r3, #4
 800376a:	2b00      	cmp	r3, #0
 800376c:	d111      	bne.n	8003792 <HAL_RCC_OscConfig+0x576>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800376e:	4ba4      	ldr	r3, [pc, #656]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 8003770:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003774:	4aa2      	ldr	r2, [pc, #648]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 8003776:	f043 0304 	orr.w	r3, r3, #4
 800377a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800377e:	4ba0      	ldr	r3, [pc, #640]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 8003780:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003784:	f003 0304 	and.w	r3, r3, #4
 8003788:	617b      	str	r3, [r7, #20]
 800378a:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 800378c:	2301      	movs	r3, #1
 800378e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003792:	4b9c      	ldr	r3, [pc, #624]	; (8003a04 <HAL_RCC_OscConfig+0x7e8>)
 8003794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003796:	f003 0301 	and.w	r3, r3, #1
 800379a:	2b00      	cmp	r3, #0
 800379c:	d118      	bne.n	80037d0 <HAL_RCC_OscConfig+0x5b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800379e:	4b99      	ldr	r3, [pc, #612]	; (8003a04 <HAL_RCC_OscConfig+0x7e8>)
 80037a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037a2:	4a98      	ldr	r2, [pc, #608]	; (8003a04 <HAL_RCC_OscConfig+0x7e8>)
 80037a4:	f043 0301 	orr.w	r3, r3, #1
 80037a8:	6293      	str	r3, [r2, #40]	; 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037aa:	f7fe fa2b 	bl	8001c04 <HAL_GetTick>
 80037ae:	62b8      	str	r0, [r7, #40]	; 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80037b0:	e008      	b.n	80037c4 <HAL_RCC_OscConfig+0x5a8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037b2:	f7fe fa27 	bl	8001c04 <HAL_GetTick>
 80037b6:	4602      	mov	r2, r0
 80037b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037ba:	1ad3      	subs	r3, r2, r3
 80037bc:	2b02      	cmp	r3, #2
 80037be:	d901      	bls.n	80037c4 <HAL_RCC_OscConfig+0x5a8>
        {
          return HAL_TIMEOUT;
 80037c0:	2303      	movs	r3, #3
 80037c2:	e3fb      	b.n	8003fbc <HAL_RCC_OscConfig+0xda0>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80037c4:	4b8f      	ldr	r3, [pc, #572]	; (8003a04 <HAL_RCC_OscConfig+0x7e8>)
 80037c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037c8:	f003 0301 	and.w	r3, r3, #1
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d0f0      	beq.n	80037b2 <HAL_RCC_OscConfig+0x596>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	695b      	ldr	r3, [r3, #20]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d05f      	beq.n	8003898 <HAL_RCC_OscConfig+0x67c>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 80037d8:	4b89      	ldr	r3, [pc, #548]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 80037da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80037de:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	699a      	ldr	r2, [r3, #24]
 80037e4:	6a3b      	ldr	r3, [r7, #32]
 80037e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d037      	beq.n	800385e <HAL_RCC_OscConfig+0x642>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80037ee:	6a3b      	ldr	r3, [r7, #32]
 80037f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d006      	beq.n	8003806 <HAL_RCC_OscConfig+0x5ea>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 80037f8:	6a3b      	ldr	r3, [r7, #32]
 80037fa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d101      	bne.n	8003806 <HAL_RCC_OscConfig+0x5ea>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e3da      	b.n	8003fbc <HAL_RCC_OscConfig+0xda0>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8003806:	6a3b      	ldr	r3, [r7, #32]
 8003808:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800380c:	2b00      	cmp	r3, #0
 800380e:	d01b      	beq.n	8003848 <HAL_RCC_OscConfig+0x62c>
        {
          __HAL_RCC_LSI_DISABLE();
 8003810:	4b7b      	ldr	r3, [pc, #492]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 8003812:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003816:	4a7a      	ldr	r2, [pc, #488]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 8003818:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 800381c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

          tickstart = HAL_GetTick();
 8003820:	f7fe f9f0 	bl	8001c04 <HAL_GetTick>
 8003824:	62b8      	str	r0, [r7, #40]	; 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8003826:	e008      	b.n	800383a <HAL_RCC_OscConfig+0x61e>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003828:	f7fe f9ec 	bl	8001c04 <HAL_GetTick>
 800382c:	4602      	mov	r2, r0
 800382e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003830:	1ad3      	subs	r3, r2, r3
 8003832:	2b02      	cmp	r3, #2
 8003834:	d901      	bls.n	800383a <HAL_RCC_OscConfig+0x61e>
            {
              return HAL_TIMEOUT;
 8003836:	2303      	movs	r3, #3
 8003838:	e3c0      	b.n	8003fbc <HAL_RCC_OscConfig+0xda0>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800383a:	4b71      	ldr	r3, [pc, #452]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 800383c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003840:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d1ef      	bne.n	8003828 <HAL_RCC_OscConfig+0x60c>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8003848:	4b6d      	ldr	r3, [pc, #436]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 800384a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800384e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	699b      	ldr	r3, [r3, #24]
 8003856:	496a      	ldr	r1, [pc, #424]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 8003858:	4313      	orrs	r3, r2
 800385a:	f8c1 30f0 	str.w	r3, [r1, #240]	; 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 800385e:	4b68      	ldr	r3, [pc, #416]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 8003860:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003864:	4a66      	ldr	r2, [pc, #408]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 8003866:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800386a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

      tickstart = HAL_GetTick();
 800386e:	f7fe f9c9 	bl	8001c04 <HAL_GetTick>
 8003872:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003874:	e008      	b.n	8003888 <HAL_RCC_OscConfig+0x66c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003876:	f7fe f9c5 	bl	8001c04 <HAL_GetTick>
 800387a:	4602      	mov	r2, r0
 800387c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800387e:	1ad3      	subs	r3, r2, r3
 8003880:	2b02      	cmp	r3, #2
 8003882:	d901      	bls.n	8003888 <HAL_RCC_OscConfig+0x66c>
        {
          return HAL_TIMEOUT;
 8003884:	2303      	movs	r3, #3
 8003886:	e399      	b.n	8003fbc <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8003888:	4b5d      	ldr	r3, [pc, #372]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 800388a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800388e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d0ef      	beq.n	8003876 <HAL_RCC_OscConfig+0x65a>
 8003896:	e01b      	b.n	80038d0 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8003898:	4b59      	ldr	r3, [pc, #356]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 800389a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800389e:	4a58      	ldr	r2, [pc, #352]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 80038a0:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 80038a4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

      tickstart = HAL_GetTick();
 80038a8:	f7fe f9ac 	bl	8001c04 <HAL_GetTick>
 80038ac:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80038ae:	e008      	b.n	80038c2 <HAL_RCC_OscConfig+0x6a6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038b0:	f7fe f9a8 	bl	8001c04 <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	2b02      	cmp	r3, #2
 80038bc:	d901      	bls.n	80038c2 <HAL_RCC_OscConfig+0x6a6>
        {
          return HAL_TIMEOUT;
 80038be:	2303      	movs	r3, #3
 80038c0:	e37c      	b.n	8003fbc <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80038c2:	4b4f      	ldr	r3, [pc, #316]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 80038c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80038c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d1ef      	bne.n	80038b0 <HAL_RCC_OscConfig+0x694>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80038d0:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d107      	bne.n	80038e8 <HAL_RCC_OscConfig+0x6cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038d8:	4b49      	ldr	r3, [pc, #292]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 80038da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80038de:	4a48      	ldr	r2, [pc, #288]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 80038e0:	f023 0304 	bic.w	r3, r3, #4
 80038e4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f003 0304 	and.w	r3, r3, #4
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	f000 8112 	beq.w	8003b1a <HAL_RCC_OscConfig+0x8fe>
  {
    FlagStatus pwrclkchanged = RESET;
 80038f6:	2300      	movs	r3, #0
 80038f8:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038fc:	4b40      	ldr	r3, [pc, #256]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 80038fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003902:	f003 0304 	and.w	r3, r3, #4
 8003906:	2b00      	cmp	r3, #0
 8003908:	d111      	bne.n	800392e <HAL_RCC_OscConfig+0x712>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800390a:	4b3d      	ldr	r3, [pc, #244]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 800390c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003910:	4a3b      	ldr	r2, [pc, #236]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 8003912:	f043 0304 	orr.w	r3, r3, #4
 8003916:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800391a:	4b39      	ldr	r3, [pc, #228]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 800391c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003920:	f003 0304 	and.w	r3, r3, #4
 8003924:	613b      	str	r3, [r7, #16]
 8003926:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8003928:	2301      	movs	r3, #1
 800392a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800392e:	4b35      	ldr	r3, [pc, #212]	; (8003a04 <HAL_RCC_OscConfig+0x7e8>)
 8003930:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003932:	f003 0301 	and.w	r3, r3, #1
 8003936:	2b00      	cmp	r3, #0
 8003938:	d118      	bne.n	800396c <HAL_RCC_OscConfig+0x750>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800393a:	4b32      	ldr	r3, [pc, #200]	; (8003a04 <HAL_RCC_OscConfig+0x7e8>)
 800393c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800393e:	4a31      	ldr	r2, [pc, #196]	; (8003a04 <HAL_RCC_OscConfig+0x7e8>)
 8003940:	f043 0301 	orr.w	r3, r3, #1
 8003944:	6293      	str	r3, [r2, #40]	; 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003946:	f7fe f95d 	bl	8001c04 <HAL_GetTick>
 800394a:	62b8      	str	r0, [r7, #40]	; 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800394c:	e008      	b.n	8003960 <HAL_RCC_OscConfig+0x744>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800394e:	f7fe f959 	bl	8001c04 <HAL_GetTick>
 8003952:	4602      	mov	r2, r0
 8003954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003956:	1ad3      	subs	r3, r2, r3
 8003958:	2b02      	cmp	r3, #2
 800395a:	d901      	bls.n	8003960 <HAL_RCC_OscConfig+0x744>
        {
          return HAL_TIMEOUT;
 800395c:	2303      	movs	r3, #3
 800395e:	e32d      	b.n	8003fbc <HAL_RCC_OscConfig+0xda0>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8003960:	4b28      	ldr	r3, [pc, #160]	; (8003a04 <HAL_RCC_OscConfig+0x7e8>)
 8003962:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003964:	f003 0301 	and.w	r3, r3, #1
 8003968:	2b00      	cmp	r3, #0
 800396a:	d0f0      	beq.n	800394e <HAL_RCC_OscConfig+0x732>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	f003 0301 	and.w	r3, r3, #1
 8003974:	2b00      	cmp	r3, #0
 8003976:	d01f      	beq.n	80039b8 <HAL_RCC_OscConfig+0x79c>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	f003 0304 	and.w	r3, r3, #4
 8003980:	2b00      	cmp	r3, #0
 8003982:	d010      	beq.n	80039a6 <HAL_RCC_OscConfig+0x78a>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003984:	4b1e      	ldr	r3, [pc, #120]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 8003986:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800398a:	4a1d      	ldr	r2, [pc, #116]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 800398c:	f043 0304 	orr.w	r3, r3, #4
 8003990:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003994:	4b1a      	ldr	r3, [pc, #104]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 8003996:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800399a:	4a19      	ldr	r2, [pc, #100]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 800399c:	f043 0301 	orr.w	r3, r3, #1
 80039a0:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80039a4:	e018      	b.n	80039d8 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80039a6:	4b16      	ldr	r3, [pc, #88]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 80039a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80039ac:	4a14      	ldr	r2, [pc, #80]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 80039ae:	f043 0301 	orr.w	r3, r3, #1
 80039b2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80039b6:	e00f      	b.n	80039d8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80039b8:	4b11      	ldr	r3, [pc, #68]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 80039ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80039be:	4a10      	ldr	r2, [pc, #64]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 80039c0:	f023 0301 	bic.w	r3, r3, #1
 80039c4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80039c8:	4b0d      	ldr	r3, [pc, #52]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 80039ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80039ce:	4a0c      	ldr	r2, [pc, #48]	; (8003a00 <HAL_RCC_OscConfig+0x7e4>)
 80039d0:	f023 0304 	bic.w	r3, r3, #4
 80039d4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d058      	beq.n	8003a92 <HAL_RCC_OscConfig+0x876>
    {
      tickstart = HAL_GetTick();
 80039e0:	f7fe f910 	bl	8001c04 <HAL_GetTick>
 80039e4:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039e6:	e00f      	b.n	8003a08 <HAL_RCC_OscConfig+0x7ec>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039e8:	f7fe f90c 	bl	8001c04 <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d906      	bls.n	8003a08 <HAL_RCC_OscConfig+0x7ec>
        {
          return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e2de      	b.n	8003fbc <HAL_RCC_OscConfig+0xda0>
 80039fe:	bf00      	nop
 8003a00:	46020c00 	.word	0x46020c00
 8003a04:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a08:	4b9c      	ldr	r3, [pc, #624]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003a0a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003a0e:	f003 0302 	and.w	r3, r3, #2
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d0e8      	beq.n	80039e8 <HAL_RCC_OscConfig+0x7cc>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d01b      	beq.n	8003a5a <HAL_RCC_OscConfig+0x83e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003a22:	4b96      	ldr	r3, [pc, #600]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003a24:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003a28:	4a94      	ldr	r2, [pc, #592]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003a2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a2e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003a32:	e00a      	b.n	8003a4a <HAL_RCC_OscConfig+0x82e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a34:	f7fe f8e6 	bl	8001c04 <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d901      	bls.n	8003a4a <HAL_RCC_OscConfig+0x82e>
          {
            return HAL_TIMEOUT;
 8003a46:	2303      	movs	r3, #3
 8003a48:	e2b8      	b.n	8003fbc <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003a4a:	4b8c      	ldr	r3, [pc, #560]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003a4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003a50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d0ed      	beq.n	8003a34 <HAL_RCC_OscConfig+0x818>
 8003a58:	e053      	b.n	8003b02 <HAL_RCC_OscConfig+0x8e6>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003a5a:	4b88      	ldr	r3, [pc, #544]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003a5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003a60:	4a86      	ldr	r2, [pc, #536]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003a62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a66:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003a6a:	e00a      	b.n	8003a82 <HAL_RCC_OscConfig+0x866>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a6c:	f7fe f8ca 	bl	8001c04 <HAL_GetTick>
 8003a70:	4602      	mov	r2, r0
 8003a72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d901      	bls.n	8003a82 <HAL_RCC_OscConfig+0x866>
          {
            return HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e29c      	b.n	8003fbc <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003a82:	4b7e      	ldr	r3, [pc, #504]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003a84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003a88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d1ed      	bne.n	8003a6c <HAL_RCC_OscConfig+0x850>
 8003a90:	e037      	b.n	8003b02 <HAL_RCC_OscConfig+0x8e6>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8003a92:	f7fe f8b7 	bl	8001c04 <HAL_GetTick>
 8003a96:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003a98:	e00a      	b.n	8003ab0 <HAL_RCC_OscConfig+0x894>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a9a:	f7fe f8b3 	bl	8001c04 <HAL_GetTick>
 8003a9e:	4602      	mov	r2, r0
 8003aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aa2:	1ad3      	subs	r3, r2, r3
 8003aa4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d901      	bls.n	8003ab0 <HAL_RCC_OscConfig+0x894>
        {
          return HAL_TIMEOUT;
 8003aac:	2303      	movs	r3, #3
 8003aae:	e285      	b.n	8003fbc <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ab0:	4b72      	ldr	r3, [pc, #456]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003ab2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003ab6:	f003 0302 	and.w	r3, r3, #2
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d1ed      	bne.n	8003a9a <HAL_RCC_OscConfig+0x87e>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8003abe:	4b6f      	ldr	r3, [pc, #444]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003ac0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003ac4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d01a      	beq.n	8003b02 <HAL_RCC_OscConfig+0x8e6>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003acc:	4b6b      	ldr	r3, [pc, #428]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003ace:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003ad2:	4a6a      	ldr	r2, [pc, #424]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003ad4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ad8:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003adc:	e00a      	b.n	8003af4 <HAL_RCC_OscConfig+0x8d8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ade:	f7fe f891 	bl	8001c04 <HAL_GetTick>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ae6:	1ad3      	subs	r3, r2, r3
 8003ae8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d901      	bls.n	8003af4 <HAL_RCC_OscConfig+0x8d8>
          {
            return HAL_TIMEOUT;
 8003af0:	2303      	movs	r3, #3
 8003af2:	e263      	b.n	8003fbc <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003af4:	4b61      	ldr	r3, [pc, #388]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003af6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003afa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d1ed      	bne.n	8003ade <HAL_RCC_OscConfig+0x8c2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003b02:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d107      	bne.n	8003b1a <HAL_RCC_OscConfig+0x8fe>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b0a:	4b5c      	ldr	r3, [pc, #368]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003b0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b10:	4a5a      	ldr	r2, [pc, #360]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003b12:	f023 0304 	bic.w	r3, r3, #4
 8003b16:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0320 	and.w	r3, r3, #32
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d036      	beq.n	8003b94 <HAL_RCC_OscConfig+0x978>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d019      	beq.n	8003b62 <HAL_RCC_OscConfig+0x946>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8003b2e:	4b53      	ldr	r3, [pc, #332]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a52      	ldr	r2, [pc, #328]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003b34:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003b38:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003b3a:	f7fe f863 	bl	8001c04 <HAL_GetTick>
 8003b3e:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003b40:	e008      	b.n	8003b54 <HAL_RCC_OscConfig+0x938>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b42:	f7fe f85f 	bl	8001c04 <HAL_GetTick>
 8003b46:	4602      	mov	r2, r0
 8003b48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b4a:	1ad3      	subs	r3, r2, r3
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	d901      	bls.n	8003b54 <HAL_RCC_OscConfig+0x938>
        {
          return HAL_TIMEOUT;
 8003b50:	2303      	movs	r3, #3
 8003b52:	e233      	b.n	8003fbc <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003b54:	4b49      	ldr	r3, [pc, #292]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d0f0      	beq.n	8003b42 <HAL_RCC_OscConfig+0x926>
 8003b60:	e018      	b.n	8003b94 <HAL_RCC_OscConfig+0x978>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8003b62:	4b46      	ldr	r3, [pc, #280]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a45      	ldr	r2, [pc, #276]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003b68:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003b6c:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003b6e:	f7fe f849 	bl	8001c04 <HAL_GetTick>
 8003b72:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003b74:	e008      	b.n	8003b88 <HAL_RCC_OscConfig+0x96c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b76:	f7fe f845 	bl	8001c04 <HAL_GetTick>
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b7e:	1ad3      	subs	r3, r2, r3
 8003b80:	2b02      	cmp	r3, #2
 8003b82:	d901      	bls.n	8003b88 <HAL_RCC_OscConfig+0x96c>
        {
          return HAL_TIMEOUT;
 8003b84:	2303      	movs	r3, #3
 8003b86:	e219      	b.n	8003fbc <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003b88:	4b3c      	ldr	r3, [pc, #240]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d1f0      	bne.n	8003b76 <HAL_RCC_OscConfig+0x95a>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d036      	beq.n	8003c0e <HAL_RCC_OscConfig+0x9f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d019      	beq.n	8003bdc <HAL_RCC_OscConfig+0x9c0>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8003ba8:	4b34      	ldr	r3, [pc, #208]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a33      	ldr	r2, [pc, #204]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003bae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003bb2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003bb4:	f7fe f826 	bl	8001c04 <HAL_GetTick>
 8003bb8:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8003bba:	e008      	b.n	8003bce <HAL_RCC_OscConfig+0x9b2>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8003bbc:	f7fe f822 	bl	8001c04 <HAL_GetTick>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bc4:	1ad3      	subs	r3, r2, r3
 8003bc6:	2b02      	cmp	r3, #2
 8003bc8:	d901      	bls.n	8003bce <HAL_RCC_OscConfig+0x9b2>
        {
          return HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	e1f6      	b.n	8003fbc <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8003bce:	4b2b      	ldr	r3, [pc, #172]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d0f0      	beq.n	8003bbc <HAL_RCC_OscConfig+0x9a0>
 8003bda:	e018      	b.n	8003c0e <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8003bdc:	4b27      	ldr	r3, [pc, #156]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a26      	ldr	r2, [pc, #152]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003be2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003be6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003be8:	f7fe f80c 	bl	8001c04 <HAL_GetTick>
 8003bec:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8003bee:	e008      	b.n	8003c02 <HAL_RCC_OscConfig+0x9e6>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8003bf0:	f7fe f808 	bl	8001c04 <HAL_GetTick>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	2b02      	cmp	r3, #2
 8003bfc:	d901      	bls.n	8003c02 <HAL_RCC_OscConfig+0x9e6>
        {
          return HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e1dc      	b.n	8003fbc <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8003c02:	4b1e      	ldr	r3, [pc, #120]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d1f0      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x9d4>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d07f      	beq.n	8003d1a <HAL_RCC_OscConfig+0xafe>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d062      	beq.n	8003ce8 <HAL_RCC_OscConfig+0xacc>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8003c22:	4b16      	ldr	r3, [pc, #88]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	4a15      	ldr	r2, [pc, #84]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003c28:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003c2c:	6093      	str	r3, [r2, #8]
 8003c2e:	4b13      	ldr	r3, [pc, #76]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c3a:	4910      	ldr	r1, [pc, #64]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c44:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8003c48:	d309      	bcc.n	8003c5e <HAL_RCC_OscConfig+0xa42>
 8003c4a:	4b0c      	ldr	r3, [pc, #48]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003c4c:	68db      	ldr	r3, [r3, #12]
 8003c4e:	f023 021f 	bic.w	r2, r3, #31
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6a1b      	ldr	r3, [r3, #32]
 8003c56:	4909      	ldr	r1, [pc, #36]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	60cb      	str	r3, [r1, #12]
 8003c5c:	e02a      	b.n	8003cb4 <HAL_RCC_OscConfig+0xa98>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	da0c      	bge.n	8003c80 <HAL_RCC_OscConfig+0xa64>
 8003c66:	4b05      	ldr	r3, [pc, #20]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003c68:	68db      	ldr	r3, [r3, #12]
 8003c6a:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6a1b      	ldr	r3, [r3, #32]
 8003c72:	015b      	lsls	r3, r3, #5
 8003c74:	4901      	ldr	r1, [pc, #4]	; (8003c7c <HAL_RCC_OscConfig+0xa60>)
 8003c76:	4313      	orrs	r3, r2
 8003c78:	60cb      	str	r3, [r1, #12]
 8003c7a:	e01b      	b.n	8003cb4 <HAL_RCC_OscConfig+0xa98>
 8003c7c:	46020c00 	.word	0x46020c00
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c88:	d30a      	bcc.n	8003ca0 <HAL_RCC_OscConfig+0xa84>
 8003c8a:	4ba5      	ldr	r3, [pc, #660]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003c8c:	68db      	ldr	r3, [r3, #12]
 8003c8e:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6a1b      	ldr	r3, [r3, #32]
 8003c96:	029b      	lsls	r3, r3, #10
 8003c98:	49a1      	ldr	r1, [pc, #644]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	60cb      	str	r3, [r1, #12]
 8003c9e:	e009      	b.n	8003cb4 <HAL_RCC_OscConfig+0xa98>
 8003ca0:	4b9f      	ldr	r3, [pc, #636]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6a1b      	ldr	r3, [r3, #32]
 8003cac:	03db      	lsls	r3, r3, #15
 8003cae:	499c      	ldr	r1, [pc, #624]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8003cb4:	4b9a      	ldr	r3, [pc, #616]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a99      	ldr	r2, [pc, #612]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003cba:	f043 0310 	orr.w	r3, r3, #16
 8003cbe:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003cc0:	f7fd ffa0 	bl	8001c04 <HAL_GetTick>
 8003cc4:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8003cc6:	e008      	b.n	8003cda <HAL_RCC_OscConfig+0xabe>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8003cc8:	f7fd ff9c 	bl	8001c04 <HAL_GetTick>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d901      	bls.n	8003cda <HAL_RCC_OscConfig+0xabe>
        {
          return HAL_TIMEOUT;
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	e170      	b.n	8003fbc <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8003cda:	4b91      	ldr	r3, [pc, #580]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0320 	and.w	r3, r3, #32
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d0f0      	beq.n	8003cc8 <HAL_RCC_OscConfig+0xaac>
 8003ce6:	e018      	b.n	8003d1a <HAL_RCC_OscConfig+0xafe>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8003ce8:	4b8d      	ldr	r3, [pc, #564]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a8c      	ldr	r2, [pc, #560]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003cee:	f023 0310 	bic.w	r3, r3, #16
 8003cf2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003cf4:	f7fd ff86 	bl	8001c04 <HAL_GetTick>
 8003cf8:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8003cfa:	e008      	b.n	8003d0e <HAL_RCC_OscConfig+0xaf2>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8003cfc:	f7fd ff82 	bl	8001c04 <HAL_GetTick>
 8003d00:	4602      	mov	r2, r0
 8003d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	2b02      	cmp	r3, #2
 8003d08:	d901      	bls.n	8003d0e <HAL_RCC_OscConfig+0xaf2>
        {
          return HAL_TIMEOUT;
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	e156      	b.n	8003fbc <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8003d0e:	4b84      	ldr	r3, [pc, #528]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f003 0320 	and.w	r3, r3, #32
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d1f0      	bne.n	8003cfc <HAL_RCC_OscConfig+0xae0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	f000 814b 	beq.w	8003fba <HAL_RCC_OscConfig+0xd9e>
  {
    FlagStatus  pwrclkchanged = RESET;
 8003d24:	2300      	movs	r3, #0
 8003d26:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d2a:	4b7d      	ldr	r3, [pc, #500]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003d2c:	69db      	ldr	r3, [r3, #28]
 8003d2e:	f003 030c 	and.w	r3, r3, #12
 8003d32:	2b0c      	cmp	r3, #12
 8003d34:	f000 80fa 	beq.w	8003f2c <HAL_RCC_OscConfig+0xd10>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d3c:	2b02      	cmp	r3, #2
 8003d3e:	f040 80cc 	bne.w	8003eda <HAL_RCC_OscConfig+0xcbe>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8003d42:	4b77      	ldr	r3, [pc, #476]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a76      	ldr	r2, [pc, #472]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003d48:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d4c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003d4e:	f7fd ff59 	bl	8001c04 <HAL_GetTick>
 8003d52:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003d54:	e008      	b.n	8003d68 <HAL_RCC_OscConfig+0xb4c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d56:	f7fd ff55 	bl	8001c04 <HAL_GetTick>
 8003d5a:	4602      	mov	r2, r0
 8003d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d5e:	1ad3      	subs	r3, r2, r3
 8003d60:	2b02      	cmp	r3, #2
 8003d62:	d901      	bls.n	8003d68 <HAL_RCC_OscConfig+0xb4c>
          {
            return HAL_TIMEOUT;
 8003d64:	2303      	movs	r3, #3
 8003d66:	e129      	b.n	8003fbc <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003d68:	4b6d      	ldr	r3, [pc, #436]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d1f0      	bne.n	8003d56 <HAL_RCC_OscConfig+0xb3a>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d74:	4b6a      	ldr	r3, [pc, #424]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003d76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d7a:	f003 0304 	and.w	r3, r3, #4
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d111      	bne.n	8003da6 <HAL_RCC_OscConfig+0xb8a>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8003d82:	4b67      	ldr	r3, [pc, #412]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003d84:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d88:	4a65      	ldr	r2, [pc, #404]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003d8a:	f043 0304 	orr.w	r3, r3, #4
 8003d8e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8003d92:	4b63      	ldr	r3, [pc, #396]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003d94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d98:	f003 0304 	and.w	r3, r3, #4
 8003d9c:	60fb      	str	r3, [r7, #12]
 8003d9e:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8003da0:	2301      	movs	r3, #1
 8003da2:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8003da6:	4b5f      	ldr	r3, [pc, #380]	; (8003f24 <HAL_RCC_OscConfig+0xd08>)
 8003da8:	68db      	ldr	r3, [r3, #12]
 8003daa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003dae:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003db2:	d102      	bne.n	8003dba <HAL_RCC_OscConfig+0xb9e>
        {
          pwrboosten = SET;
 8003db4:	2301      	movs	r3, #1
 8003db6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8003dba:	4b5a      	ldr	r3, [pc, #360]	; (8003f24 <HAL_RCC_OscConfig+0xd08>)
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	4a59      	ldr	r2, [pc, #356]	; (8003f24 <HAL_RCC_OscConfig+0xd08>)
 8003dc0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003dc4:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8003dc6:	4b56      	ldr	r3, [pc, #344]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003dce:	f023 0303 	bic.w	r3, r3, #3
 8003dd2:	687a      	ldr	r2, [r7, #4]
 8003dd4:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8003dd6:	687a      	ldr	r2, [r7, #4]
 8003dd8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003dda:	3a01      	subs	r2, #1
 8003ddc:	0212      	lsls	r2, r2, #8
 8003dde:	4311      	orrs	r1, r2
 8003de0:	687a      	ldr	r2, [r7, #4]
 8003de2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003de4:	430a      	orrs	r2, r1
 8003de6:	494e      	ldr	r1, [pc, #312]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003de8:	4313      	orrs	r3, r2
 8003dea:	628b      	str	r3, [r1, #40]	; 0x28
 8003dec:	4b4c      	ldr	r3, [pc, #304]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003dee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003df0:	4b4d      	ldr	r3, [pc, #308]	; (8003f28 <HAL_RCC_OscConfig+0xd0c>)
 8003df2:	4013      	ands	r3, r2
 8003df4:	687a      	ldr	r2, [r7, #4]
 8003df6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003df8:	3a01      	subs	r2, #1
 8003dfa:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003e02:	3a01      	subs	r2, #1
 8003e04:	0252      	lsls	r2, r2, #9
 8003e06:	b292      	uxth	r2, r2
 8003e08:	4311      	orrs	r1, r2
 8003e0a:	687a      	ldr	r2, [r7, #4]
 8003e0c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003e0e:	3a01      	subs	r2, #1
 8003e10:	0412      	lsls	r2, r2, #16
 8003e12:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8003e16:	4311      	orrs	r1, r2
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003e1c:	3a01      	subs	r2, #1
 8003e1e:	0612      	lsls	r2, r2, #24
 8003e20:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8003e24:	430a      	orrs	r2, r1
 8003e26:	493e      	ldr	r1, [pc, #248]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	634b      	str	r3, [r1, #52]	; 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLLFRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003e2c:	4b3c      	ldr	r3, [pc, #240]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003e2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e30:	4a3b      	ldr	r2, [pc, #236]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003e32:	f023 0310 	bic.w	r3, r3, #16
 8003e36:	6293      	str	r3, [r2, #40]	; 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8003e38:	4b39      	ldr	r3, [pc, #228]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003e3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e3c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e40:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003e44:	687a      	ldr	r2, [r7, #4]
 8003e46:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003e48:	00d2      	lsls	r2, r2, #3
 8003e4a:	4935      	ldr	r1, [pc, #212]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	638b      	str	r3, [r1, #56]	; 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003e50:	4b33      	ldr	r3, [pc, #204]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e54:	4a32      	ldr	r2, [pc, #200]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003e56:	f043 0310 	orr.w	r3, r3, #16
 8003e5a:	6293      	str	r3, [r2, #40]	; 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8003e5c:	4b30      	ldr	r3, [pc, #192]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e60:	f023 020c 	bic.w	r2, r3, #12
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e68:	492d      	ldr	r1, [pc, #180]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	628b      	str	r3, [r1, #40]	; 0x28

        if (pwrboosten == SET)
 8003e6e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d105      	bne.n	8003e82 <HAL_RCC_OscConfig+0xc66>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8003e76:	4b2b      	ldr	r3, [pc, #172]	; (8003f24 <HAL_RCC_OscConfig+0xd08>)
 8003e78:	68db      	ldr	r3, [r3, #12]
 8003e7a:	4a2a      	ldr	r2, [pc, #168]	; (8003f24 <HAL_RCC_OscConfig+0xd08>)
 8003e7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e80:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8003e82:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003e86:	2b01      	cmp	r3, #1
 8003e88:	d107      	bne.n	8003e9a <HAL_RCC_OscConfig+0xc7e>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8003e8a:	4b25      	ldr	r3, [pc, #148]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003e8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e90:	4a23      	ldr	r2, [pc, #140]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003e92:	f023 0304 	bic.w	r3, r3, #4
 8003e96:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003e9a:	4b21      	ldr	r3, [pc, #132]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e9e:	4a20      	ldr	r2, [pc, #128]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003ea0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ea4:	6293      	str	r3, [r2, #40]	; 0x28

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8003ea6:	4b1e      	ldr	r3, [pc, #120]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a1d      	ldr	r2, [pc, #116]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003eac:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003eb0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003eb2:	f7fd fea7 	bl	8001c04 <HAL_GetTick>
 8003eb6:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003eb8:	e008      	b.n	8003ecc <HAL_RCC_OscConfig+0xcb0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003eba:	f7fd fea3 	bl	8001c04 <HAL_GetTick>
 8003ebe:	4602      	mov	r2, r0
 8003ec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ec2:	1ad3      	subs	r3, r2, r3
 8003ec4:	2b02      	cmp	r3, #2
 8003ec6:	d901      	bls.n	8003ecc <HAL_RCC_OscConfig+0xcb0>
          {
            return HAL_TIMEOUT;
 8003ec8:	2303      	movs	r3, #3
 8003eca:	e077      	b.n	8003fbc <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003ecc:	4b14      	ldr	r3, [pc, #80]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d0f0      	beq.n	8003eba <HAL_RCC_OscConfig+0xc9e>
 8003ed8:	e06f      	b.n	8003fba <HAL_RCC_OscConfig+0xd9e>
        }
      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8003eda:	4b11      	ldr	r3, [pc, #68]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a10      	ldr	r2, [pc, #64]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003ee0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003ee4:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003ee6:	f7fd fe8d 	bl	8001c04 <HAL_GetTick>
 8003eea:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003eec:	e008      	b.n	8003f00 <HAL_RCC_OscConfig+0xce4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003eee:	f7fd fe89 	bl	8001c04 <HAL_GetTick>
 8003ef2:	4602      	mov	r2, r0
 8003ef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ef6:	1ad3      	subs	r3, r2, r3
 8003ef8:	2b02      	cmp	r3, #2
 8003efa:	d901      	bls.n	8003f00 <HAL_RCC_OscConfig+0xce4>
          {
            return HAL_TIMEOUT;
 8003efc:	2303      	movs	r3, #3
 8003efe:	e05d      	b.n	8003fbc <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003f00:	4b07      	ldr	r3, [pc, #28]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d1f0      	bne.n	8003eee <HAL_RCC_OscConfig+0xcd2>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8003f0c:	4b04      	ldr	r3, [pc, #16]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003f0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f10:	4a03      	ldr	r2, [pc, #12]	; (8003f20 <HAL_RCC_OscConfig+0xd04>)
 8003f12:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8003f16:	f023 0303 	bic.w	r3, r3, #3
 8003f1a:	6293      	str	r3, [r2, #40]	; 0x28
 8003f1c:	e04d      	b.n	8003fba <HAL_RCC_OscConfig+0xd9e>
 8003f1e:	bf00      	nop
 8003f20:	46020c00 	.word	0x46020c00
 8003f24:	46020800 	.word	0x46020800
 8003f28:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8003f2c:	4b25      	ldr	r3, [pc, #148]	; (8003fc4 <HAL_RCC_OscConfig+0xda8>)
 8003f2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f30:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003f32:	4b24      	ldr	r3, [pc, #144]	; (8003fc4 <HAL_RCC_OscConfig+0xda8>)
 8003f34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f36:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d03a      	beq.n	8003fb6 <HAL_RCC_OscConfig+0xd9a>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8003f40:	69fb      	ldr	r3, [r7, #28]
 8003f42:	f003 0203 	and.w	r2, r3, #3
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f4a:	429a      	cmp	r2, r3
 8003f4c:	d133      	bne.n	8003fb6 <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8003f4e:	69fb      	ldr	r3, [r7, #28]
 8003f50:	0a1b      	lsrs	r3, r3, #8
 8003f52:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5a:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d12a      	bne.n	8003fb6 <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) >> \
 8003f60:	69fb      	ldr	r3, [r7, #28]
 8003f62:	0b1b      	lsrs	r3, r3, #12
 8003f64:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1MBOOST_Pos) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d122      	bne.n	8003fb6 <HAL_RCC_OscConfig+0xd9a>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003f70:	69bb      	ldr	r3, [r7, #24]
 8003f72:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f7a:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1MBOOST_Pos) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d11a      	bne.n	8003fb6 <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8003f80:	69bb      	ldr	r3, [r7, #24]
 8003f82:	0a5b      	lsrs	r3, r3, #9
 8003f84:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f8c:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d111      	bne.n	8003fb6 <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8003f92:	69bb      	ldr	r3, [r7, #24]
 8003f94:	0c1b      	lsrs	r3, r3, #16
 8003f96:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f9e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d108      	bne.n	8003fb6 <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8003fa4:	69bb      	ldr	r3, [r7, #24]
 8003fa6:	0e1b      	lsrs	r3, r3, #24
 8003fa8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fb0:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	d001      	beq.n	8003fba <HAL_RCC_OscConfig+0xd9e>
      {
        return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e000      	b.n	8003fbc <HAL_RCC_OscConfig+0xda0>
      }
    }
  }
  return HAL_OK;
 8003fba:	2300      	movs	r3, #0
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3738      	adds	r7, #56	; 0x38
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	46020c00 	.word	0x46020c00

08003fc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b086      	sub	sp, #24
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
 8003fd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d101      	bne.n	8003fdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e1d9      	b.n	8004390 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003fdc:	4b9b      	ldr	r3, [pc, #620]	; (800424c <HAL_RCC_ClockConfig+0x284>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f003 030f 	and.w	r3, r3, #15
 8003fe4:	683a      	ldr	r2, [r7, #0]
 8003fe6:	429a      	cmp	r2, r3
 8003fe8:	d910      	bls.n	800400c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fea:	4b98      	ldr	r3, [pc, #608]	; (800424c <HAL_RCC_ClockConfig+0x284>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f023 020f 	bic.w	r2, r3, #15
 8003ff2:	4996      	ldr	r1, [pc, #600]	; (800424c <HAL_RCC_ClockConfig+0x284>)
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ffa:	4b94      	ldr	r3, [pc, #592]	; (800424c <HAL_RCC_ClockConfig+0x284>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f003 030f 	and.w	r3, r3, #15
 8004002:	683a      	ldr	r2, [r7, #0]
 8004004:	429a      	cmp	r2, r3
 8004006:	d001      	beq.n	800400c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	e1c1      	b.n	8004390 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f003 0310 	and.w	r3, r3, #16
 8004014:	2b00      	cmp	r3, #0
 8004016:	d010      	beq.n	800403a <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	695a      	ldr	r2, [r3, #20]
 800401c:	4b8c      	ldr	r3, [pc, #560]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 800401e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004020:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004024:	429a      	cmp	r2, r3
 8004026:	d908      	bls.n	800403a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8004028:	4b89      	ldr	r3, [pc, #548]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 800402a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800402c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	695b      	ldr	r3, [r3, #20]
 8004034:	4986      	ldr	r1, [pc, #536]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 8004036:	4313      	orrs	r3, r2
 8004038:	624b      	str	r3, [r1, #36]	; 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 0308 	and.w	r3, r3, #8
 8004042:	2b00      	cmp	r3, #0
 8004044:	d012      	beq.n	800406c <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	691a      	ldr	r2, [r3, #16]
 800404a:	4b81      	ldr	r3, [pc, #516]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 800404c:	6a1b      	ldr	r3, [r3, #32]
 800404e:	091b      	lsrs	r3, r3, #4
 8004050:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004054:	429a      	cmp	r2, r3
 8004056:	d909      	bls.n	800406c <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8004058:	4b7d      	ldr	r3, [pc, #500]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 800405a:	6a1b      	ldr	r3, [r3, #32]
 800405c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	691b      	ldr	r3, [r3, #16]
 8004064:	011b      	lsls	r3, r3, #4
 8004066:	497a      	ldr	r1, [pc, #488]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 8004068:	4313      	orrs	r3, r2
 800406a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 0304 	and.w	r3, r3, #4
 8004074:	2b00      	cmp	r3, #0
 8004076:	d010      	beq.n	800409a <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	68da      	ldr	r2, [r3, #12]
 800407c:	4b74      	ldr	r3, [pc, #464]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 800407e:	6a1b      	ldr	r3, [r3, #32]
 8004080:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004084:	429a      	cmp	r2, r3
 8004086:	d908      	bls.n	800409a <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8004088:	4b71      	ldr	r3, [pc, #452]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 800408a:	6a1b      	ldr	r3, [r3, #32]
 800408c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	496e      	ldr	r1, [pc, #440]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 8004096:	4313      	orrs	r3, r2
 8004098:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0302 	and.w	r3, r3, #2
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d010      	beq.n	80040c8 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	689a      	ldr	r2, [r3, #8]
 80040aa:	4b69      	ldr	r3, [pc, #420]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 80040ac:	6a1b      	ldr	r3, [r3, #32]
 80040ae:	f003 030f 	and.w	r3, r3, #15
 80040b2:	429a      	cmp	r2, r3
 80040b4:	d908      	bls.n	80040c8 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 80040b6:	4b66      	ldr	r3, [pc, #408]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 80040b8:	6a1b      	ldr	r3, [r3, #32]
 80040ba:	f023 020f 	bic.w	r2, r3, #15
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	4963      	ldr	r1, [pc, #396]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 80040c4:	4313      	orrs	r3, r2
 80040c6:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 0301 	and.w	r3, r3, #1
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	f000 80d2 	beq.w	800427a <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 80040d6:	2300      	movs	r3, #0
 80040d8:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	2b03      	cmp	r3, #3
 80040e0:	d143      	bne.n	800416a <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040e2:	4b5b      	ldr	r3, [pc, #364]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 80040e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040e8:	f003 0304 	and.w	r3, r3, #4
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d110      	bne.n	8004112 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80040f0:	4b57      	ldr	r3, [pc, #348]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 80040f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040f6:	4a56      	ldr	r2, [pc, #344]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 80040f8:	f043 0304 	orr.w	r3, r3, #4
 80040fc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8004100:	4b53      	ldr	r3, [pc, #332]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 8004102:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004106:	f003 0304 	and.w	r3, r3, #4
 800410a:	60bb      	str	r3, [r7, #8]
 800410c:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 800410e:	2301      	movs	r3, #1
 8004110:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8004112:	f7fd fd77 	bl	8001c04 <HAL_GetTick>
 8004116:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8004118:	4b4e      	ldr	r3, [pc, #312]	; (8004254 <HAL_RCC_ClockConfig+0x28c>)
 800411a:	68db      	ldr	r3, [r3, #12]
 800411c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004120:	2b00      	cmp	r3, #0
 8004122:	d00f      	beq.n	8004144 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8004124:	e008      	b.n	8004138 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8004126:	f7fd fd6d 	bl	8001c04 <HAL_GetTick>
 800412a:	4602      	mov	r2, r0
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	1ad3      	subs	r3, r2, r3
 8004130:	2b02      	cmp	r3, #2
 8004132:	d901      	bls.n	8004138 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8004134:	2303      	movs	r3, #3
 8004136:	e12b      	b.n	8004390 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8004138:	4b46      	ldr	r3, [pc, #280]	; (8004254 <HAL_RCC_ClockConfig+0x28c>)
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004140:	2b00      	cmp	r3, #0
 8004142:	d0f0      	beq.n	8004126 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004144:	7dfb      	ldrb	r3, [r7, #23]
 8004146:	2b01      	cmp	r3, #1
 8004148:	d107      	bne.n	800415a <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800414a:	4b41      	ldr	r3, [pc, #260]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 800414c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004150:	4a3f      	ldr	r2, [pc, #252]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 8004152:	f023 0304 	bic.w	r3, r3, #4
 8004156:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800415a:	4b3d      	ldr	r3, [pc, #244]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004162:	2b00      	cmp	r3, #0
 8004164:	d121      	bne.n	80041aa <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e112      	b.n	8004390 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	2b02      	cmp	r3, #2
 8004170:	d107      	bne.n	8004182 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004172:	4b37      	ldr	r3, [pc, #220]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800417a:	2b00      	cmp	r3, #0
 800417c:	d115      	bne.n	80041aa <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e106      	b.n	8004390 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d107      	bne.n	800419a <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800418a:	4b31      	ldr	r3, [pc, #196]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 0304 	and.w	r3, r3, #4
 8004192:	2b00      	cmp	r3, #0
 8004194:	d109      	bne.n	80041aa <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	e0fa      	b.n	8004390 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800419a:	4b2d      	ldr	r3, [pc, #180]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d101      	bne.n	80041aa <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e0f2      	b.n	8004390 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 80041aa:	4b29      	ldr	r3, [pc, #164]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 80041ac:	69db      	ldr	r3, [r3, #28]
 80041ae:	f023 0203 	bic.w	r2, r3, #3
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	4926      	ldr	r1, [pc, #152]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 80041b8:	4313      	orrs	r3, r2
 80041ba:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 80041bc:	f7fd fd22 	bl	8001c04 <HAL_GetTick>
 80041c0:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	2b03      	cmp	r3, #3
 80041c8:	d112      	bne.n	80041f0 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80041ca:	e00a      	b.n	80041e2 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041cc:	f7fd fd1a 	bl	8001c04 <HAL_GetTick>
 80041d0:	4602      	mov	r2, r0
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80041da:	4293      	cmp	r3, r2
 80041dc:	d901      	bls.n	80041e2 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 80041de:	2303      	movs	r3, #3
 80041e0:	e0d6      	b.n	8004390 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80041e2:	4b1b      	ldr	r3, [pc, #108]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 80041e4:	69db      	ldr	r3, [r3, #28]
 80041e6:	f003 030c 	and.w	r3, r3, #12
 80041ea:	2b0c      	cmp	r3, #12
 80041ec:	d1ee      	bne.n	80041cc <HAL_RCC_ClockConfig+0x204>
 80041ee:	e044      	b.n	800427a <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	2b02      	cmp	r3, #2
 80041f6:	d112      	bne.n	800421e <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80041f8:	e00a      	b.n	8004210 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041fa:	f7fd fd03 	bl	8001c04 <HAL_GetTick>
 80041fe:	4602      	mov	r2, r0
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	1ad3      	subs	r3, r2, r3
 8004204:	f241 3288 	movw	r2, #5000	; 0x1388
 8004208:	4293      	cmp	r3, r2
 800420a:	d901      	bls.n	8004210 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 800420c:	2303      	movs	r3, #3
 800420e:	e0bf      	b.n	8004390 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004210:	4b0f      	ldr	r3, [pc, #60]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 8004212:	69db      	ldr	r3, [r3, #28]
 8004214:	f003 030c 	and.w	r3, r3, #12
 8004218:	2b08      	cmp	r3, #8
 800421a:	d1ee      	bne.n	80041fa <HAL_RCC_ClockConfig+0x232>
 800421c:	e02d      	b.n	800427a <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d123      	bne.n	800426e <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004226:	e00a      	b.n	800423e <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004228:	f7fd fcec 	bl	8001c04 <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	f241 3288 	movw	r2, #5000	; 0x1388
 8004236:	4293      	cmp	r3, r2
 8004238:	d901      	bls.n	800423e <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 800423a:	2303      	movs	r3, #3
 800423c:	e0a8      	b.n	8004390 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800423e:	4b04      	ldr	r3, [pc, #16]	; (8004250 <HAL_RCC_ClockConfig+0x288>)
 8004240:	69db      	ldr	r3, [r3, #28]
 8004242:	f003 030c 	and.w	r3, r3, #12
 8004246:	2b00      	cmp	r3, #0
 8004248:	d1ee      	bne.n	8004228 <HAL_RCC_ClockConfig+0x260>
 800424a:	e016      	b.n	800427a <HAL_RCC_ClockConfig+0x2b2>
 800424c:	40022000 	.word	0x40022000
 8004250:	46020c00 	.word	0x46020c00
 8004254:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004258:	f7fd fcd4 	bl	8001c04 <HAL_GetTick>
 800425c:	4602      	mov	r2, r0
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	1ad3      	subs	r3, r2, r3
 8004262:	f241 3288 	movw	r2, #5000	; 0x1388
 8004266:	4293      	cmp	r3, r2
 8004268:	d901      	bls.n	800426e <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 800426a:	2303      	movs	r3, #3
 800426c:	e090      	b.n	8004390 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800426e:	4b4a      	ldr	r3, [pc, #296]	; (8004398 <HAL_RCC_ClockConfig+0x3d0>)
 8004270:	69db      	ldr	r3, [r3, #28]
 8004272:	f003 030c 	and.w	r3, r3, #12
 8004276:	2b04      	cmp	r3, #4
 8004278:	d1ee      	bne.n	8004258 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 0302 	and.w	r3, r3, #2
 8004282:	2b00      	cmp	r3, #0
 8004284:	d010      	beq.n	80042a8 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	689a      	ldr	r2, [r3, #8]
 800428a:	4b43      	ldr	r3, [pc, #268]	; (8004398 <HAL_RCC_ClockConfig+0x3d0>)
 800428c:	6a1b      	ldr	r3, [r3, #32]
 800428e:	f003 030f 	and.w	r3, r3, #15
 8004292:	429a      	cmp	r2, r3
 8004294:	d208      	bcs.n	80042a8 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8004296:	4b40      	ldr	r3, [pc, #256]	; (8004398 <HAL_RCC_ClockConfig+0x3d0>)
 8004298:	6a1b      	ldr	r3, [r3, #32]
 800429a:	f023 020f 	bic.w	r2, r3, #15
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	493d      	ldr	r1, [pc, #244]	; (8004398 <HAL_RCC_ClockConfig+0x3d0>)
 80042a4:	4313      	orrs	r3, r2
 80042a6:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80042a8:	4b3c      	ldr	r3, [pc, #240]	; (800439c <HAL_RCC_ClockConfig+0x3d4>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 030f 	and.w	r3, r3, #15
 80042b0:	683a      	ldr	r2, [r7, #0]
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d210      	bcs.n	80042d8 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042b6:	4b39      	ldr	r3, [pc, #228]	; (800439c <HAL_RCC_ClockConfig+0x3d4>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f023 020f 	bic.w	r2, r3, #15
 80042be:	4937      	ldr	r1, [pc, #220]	; (800439c <HAL_RCC_ClockConfig+0x3d4>)
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	4313      	orrs	r3, r2
 80042c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042c6:	4b35      	ldr	r3, [pc, #212]	; (800439c <HAL_RCC_ClockConfig+0x3d4>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 030f 	and.w	r3, r3, #15
 80042ce:	683a      	ldr	r2, [r7, #0]
 80042d0:	429a      	cmp	r2, r3
 80042d2:	d001      	beq.n	80042d8 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
 80042d6:	e05b      	b.n	8004390 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 0304 	and.w	r3, r3, #4
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d010      	beq.n	8004306 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	68da      	ldr	r2, [r3, #12]
 80042e8:	4b2b      	ldr	r3, [pc, #172]	; (8004398 <HAL_RCC_ClockConfig+0x3d0>)
 80042ea:	6a1b      	ldr	r3, [r3, #32]
 80042ec:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d208      	bcs.n	8004306 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80042f4:	4b28      	ldr	r3, [pc, #160]	; (8004398 <HAL_RCC_ClockConfig+0x3d0>)
 80042f6:	6a1b      	ldr	r3, [r3, #32]
 80042f8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	68db      	ldr	r3, [r3, #12]
 8004300:	4925      	ldr	r1, [pc, #148]	; (8004398 <HAL_RCC_ClockConfig+0x3d0>)
 8004302:	4313      	orrs	r3, r2
 8004304:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 0308 	and.w	r3, r3, #8
 800430e:	2b00      	cmp	r3, #0
 8004310:	d012      	beq.n	8004338 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	691a      	ldr	r2, [r3, #16]
 8004316:	4b20      	ldr	r3, [pc, #128]	; (8004398 <HAL_RCC_ClockConfig+0x3d0>)
 8004318:	6a1b      	ldr	r3, [r3, #32]
 800431a:	091b      	lsrs	r3, r3, #4
 800431c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004320:	429a      	cmp	r2, r3
 8004322:	d209      	bcs.n	8004338 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8004324:	4b1c      	ldr	r3, [pc, #112]	; (8004398 <HAL_RCC_ClockConfig+0x3d0>)
 8004326:	6a1b      	ldr	r3, [r3, #32]
 8004328:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	691b      	ldr	r3, [r3, #16]
 8004330:	011b      	lsls	r3, r3, #4
 8004332:	4919      	ldr	r1, [pc, #100]	; (8004398 <HAL_RCC_ClockConfig+0x3d0>)
 8004334:	4313      	orrs	r3, r2
 8004336:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f003 0310 	and.w	r3, r3, #16
 8004340:	2b00      	cmp	r3, #0
 8004342:	d010      	beq.n	8004366 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	695a      	ldr	r2, [r3, #20]
 8004348:	4b13      	ldr	r3, [pc, #76]	; (8004398 <HAL_RCC_ClockConfig+0x3d0>)
 800434a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800434c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004350:	429a      	cmp	r2, r3
 8004352:	d208      	bcs.n	8004366 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8004354:	4b10      	ldr	r3, [pc, #64]	; (8004398 <HAL_RCC_ClockConfig+0x3d0>)
 8004356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004358:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	695b      	ldr	r3, [r3, #20]
 8004360:	490d      	ldr	r1, [pc, #52]	; (8004398 <HAL_RCC_ClockConfig+0x3d0>)
 8004362:	4313      	orrs	r3, r2
 8004364:	624b      	str	r3, [r1, #36]	; 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004366:	f000 f821 	bl	80043ac <HAL_RCC_GetSysClockFreq>
 800436a:	4602      	mov	r2, r0
 800436c:	4b0a      	ldr	r3, [pc, #40]	; (8004398 <HAL_RCC_ClockConfig+0x3d0>)
 800436e:	6a1b      	ldr	r3, [r3, #32]
 8004370:	f003 030f 	and.w	r3, r3, #15
 8004374:	490a      	ldr	r1, [pc, #40]	; (80043a0 <HAL_RCC_ClockConfig+0x3d8>)
 8004376:	5ccb      	ldrb	r3, [r1, r3]
 8004378:	fa22 f303 	lsr.w	r3, r2, r3
 800437c:	4a09      	ldr	r2, [pc, #36]	; (80043a4 <HAL_RCC_ClockConfig+0x3dc>)
 800437e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004380:	4b09      	ldr	r3, [pc, #36]	; (80043a8 <HAL_RCC_ClockConfig+0x3e0>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4618      	mov	r0, r3
 8004386:	f7fd fbf3 	bl	8001b70 <HAL_InitTick>
 800438a:	4603      	mov	r3, r0
 800438c:	73fb      	strb	r3, [r7, #15]

  return status;
 800438e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004390:	4618      	mov	r0, r3
 8004392:	3718      	adds	r7, #24
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}
 8004398:	46020c00 	.word	0x46020c00
 800439c:	40022000 	.word	0x40022000
 80043a0:	08008ddc 	.word	0x08008ddc
 80043a4:	20000014 	.word	0x20000014
 80043a8:	20000018 	.word	0x20000018

080043ac <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b08b      	sub	sp, #44	; 0x2c
 80043b0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80043b2:	2300      	movs	r3, #0
 80043b4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 80043b6:	2300      	movs	r3, #0
 80043b8:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043ba:	4b7b      	ldr	r3, [pc, #492]	; (80045a8 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80043bc:	69db      	ldr	r3, [r3, #28]
 80043be:	f003 030c 	and.w	r3, r3, #12
 80043c2:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043c4:	4b78      	ldr	r3, [pc, #480]	; (80045a8 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80043c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043c8:	f003 0303 	and.w	r3, r3, #3
 80043cc:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80043ce:	69bb      	ldr	r3, [r7, #24]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d005      	beq.n	80043e0 <HAL_RCC_GetSysClockFreq+0x34>
 80043d4:	69bb      	ldr	r3, [r7, #24]
 80043d6:	2b0c      	cmp	r3, #12
 80043d8:	d121      	bne.n	800441e <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d11e      	bne.n	800441e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 80043e0:	4b71      	ldr	r3, [pc, #452]	; (80045a8 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d107      	bne.n	80043fc <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 80043ec:	4b6e      	ldr	r3, [pc, #440]	; (80045a8 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80043ee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80043f2:	0b1b      	lsrs	r3, r3, #12
 80043f4:	f003 030f 	and.w	r3, r3, #15
 80043f8:	627b      	str	r3, [r7, #36]	; 0x24
 80043fa:	e005      	b.n	8004408 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80043fc:	4b6a      	ldr	r3, [pc, #424]	; (80045a8 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80043fe:	689b      	ldr	r3, [r3, #8]
 8004400:	0f1b      	lsrs	r3, r3, #28
 8004402:	f003 030f 	and.w	r3, r3, #15
 8004406:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004408:	4a68      	ldr	r2, [pc, #416]	; (80045ac <HAL_RCC_GetSysClockFreq+0x200>)
 800440a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800440c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004410:	627b      	str	r3, [r7, #36]	; 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004412:	69bb      	ldr	r3, [r7, #24]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d110      	bne.n	800443a <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441a:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800441c:	e00d      	b.n	800443a <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800441e:	4b62      	ldr	r3, [pc, #392]	; (80045a8 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004420:	69db      	ldr	r3, [r3, #28]
 8004422:	f003 030c 	and.w	r3, r3, #12
 8004426:	2b04      	cmp	r3, #4
 8004428:	d102      	bne.n	8004430 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800442a:	4b61      	ldr	r3, [pc, #388]	; (80045b0 <HAL_RCC_GetSysClockFreq+0x204>)
 800442c:	623b      	str	r3, [r7, #32]
 800442e:	e004      	b.n	800443a <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004430:	69bb      	ldr	r3, [r7, #24]
 8004432:	2b08      	cmp	r3, #8
 8004434:	d101      	bne.n	800443a <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004436:	4b5e      	ldr	r3, [pc, #376]	; (80045b0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004438:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800443a:	69bb      	ldr	r3, [r7, #24]
 800443c:	2b0c      	cmp	r3, #12
 800443e:	f040 80ac 	bne.w	800459a <HAL_RCC_GetSysClockFreq+0x1ee>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8004442:	4b59      	ldr	r3, [pc, #356]	; (80045a8 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004444:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004446:	f003 0303 	and.w	r3, r3, #3
 800444a:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 800444c:	4b56      	ldr	r3, [pc, #344]	; (80045a8 <HAL_RCC_GetSysClockFreq+0x1fc>)
 800444e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004450:	0a1b      	lsrs	r3, r3, #8
 8004452:	f003 030f 	and.w	r3, r3, #15
 8004456:	3301      	adds	r3, #1
 8004458:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800445a:	4b53      	ldr	r3, [pc, #332]	; (80045a8 <HAL_RCC_GetSysClockFreq+0x1fc>)
 800445c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800445e:	091b      	lsrs	r3, r3, #4
 8004460:	f003 0301 	and.w	r3, r3, #1
 8004464:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8004466:	4b50      	ldr	r3, [pc, #320]	; (80045a8 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8004468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800446a:	08db      	lsrs	r3, r3, #3
 800446c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004470:	68ba      	ldr	r2, [r7, #8]
 8004472:	fb02 f303 	mul.w	r3, r2, r3
 8004476:	ee07 3a90 	vmov	s15, r3
 800447a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800447e:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    if (pllm != 0U)
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2b00      	cmp	r3, #0
 8004486:	f000 8086 	beq.w	8004596 <HAL_RCC_GetSysClockFreq+0x1ea>
    {
      switch (pllsource)
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	2b02      	cmp	r3, #2
 800448e:	d003      	beq.n	8004498 <HAL_RCC_GetSysClockFreq+0xec>
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	2b03      	cmp	r3, #3
 8004494:	d022      	beq.n	80044dc <HAL_RCC_GetSysClockFreq+0x130>
 8004496:	e043      	b.n	8004520 <HAL_RCC_GetSysClockFreq+0x174>
      {
        case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	ee07 3a90 	vmov	s15, r3
 800449e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044a2:	eddf 6a44 	vldr	s13, [pc, #272]	; 80045b4 <HAL_RCC_GetSysClockFreq+0x208>
 80044a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80044aa:	4b3f      	ldr	r3, [pc, #252]	; (80045a8 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80044ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044b2:	ee07 3a90 	vmov	s15, r3
 80044b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 80044ba:	ed97 6a01 	vldr	s12, [r7, #4]
 80044be:	eddf 5a3e 	vldr	s11, [pc, #248]	; 80045b8 <HAL_RCC_GetSysClockFreq+0x20c>
 80044c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80044c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 80044ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80044ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80044d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044d6:	edc7 7a07 	vstr	s15, [r7, #28]
          break;
 80044da:	e046      	b.n	800456a <HAL_RCC_GetSysClockFreq+0x1be>

        case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	ee07 3a90 	vmov	s15, r3
 80044e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044e6:	eddf 6a33 	vldr	s13, [pc, #204]	; 80045b4 <HAL_RCC_GetSysClockFreq+0x208>
 80044ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80044ee:	4b2e      	ldr	r3, [pc, #184]	; (80045a8 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80044f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044f6:	ee07 3a90 	vmov	s15, r3
 80044fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 80044fe:	ed97 6a01 	vldr	s12, [r7, #4]
 8004502:	eddf 5a2d 	vldr	s11, [pc, #180]	; 80045b8 <HAL_RCC_GetSysClockFreq+0x20c>
 8004506:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800450a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 800450e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004512:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004516:	ee67 7a27 	vmul.f32	s15, s14, s15
 800451a:	edc7 7a07 	vstr	s15, [r7, #28]
          break;
 800451e:	e024      	b.n	800456a <HAL_RCC_GetSysClockFreq+0x1be>

        case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
        default:
          pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004522:	ee07 3a90 	vmov	s15, r3
 8004526:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	ee07 3a90 	vmov	s15, r3
 8004530:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004534:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004538:	4b1b      	ldr	r3, [pc, #108]	; (80045a8 <HAL_RCC_GetSysClockFreq+0x1fc>)
 800453a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800453c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004540:	ee07 3a90 	vmov	s15, r3
 8004544:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004548:	ed97 6a01 	vldr	s12, [r7, #4]
 800454c:	eddf 5a1a 	vldr	s11, [pc, #104]	; 80045b8 <HAL_RCC_GetSysClockFreq+0x20c>
 8004550:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004554:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 8004558:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800455c:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004560:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004564:	edc7 7a07 	vstr	s15, [r7, #28]
          break;
 8004568:	bf00      	nop
      }

      pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800456a:	4b0f      	ldr	r3, [pc, #60]	; (80045a8 <HAL_RCC_GetSysClockFreq+0x1fc>)
 800456c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800456e:	0e1b      	lsrs	r3, r3, #24
 8004570:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004574:	3301      	adds	r3, #1
 8004576:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	ee07 3a90 	vmov	s15, r3
 800457e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004582:	edd7 6a07 	vldr	s13, [r7, #28]
 8004586:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800458a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800458e:	ee17 3a90 	vmov	r3, s15
 8004592:	623b      	str	r3, [r7, #32]
 8004594:	e001      	b.n	800459a <HAL_RCC_GetSysClockFreq+0x1ee>
    }
    else
    {
      sysclockfreq = 0;
 8004596:	2300      	movs	r3, #0
 8004598:	623b      	str	r3, [r7, #32]
    }
  }

  return sysclockfreq;
 800459a:	6a3b      	ldr	r3, [r7, #32]
}
 800459c:	4618      	mov	r0, r3
 800459e:	372c      	adds	r7, #44	; 0x2c
 80045a0:	46bd      	mov	sp, r7
 80045a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a6:	4770      	bx	lr
 80045a8:	46020c00 	.word	0x46020c00
 80045ac:	08008df4 	.word	0x08008df4
 80045b0:	00f42400 	.word	0x00f42400
 80045b4:	4b742400 	.word	0x4b742400
 80045b8:	46000000 	.word	0x46000000

080045bc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80045c0:	f7ff fef4 	bl	80043ac <HAL_RCC_GetSysClockFreq>
 80045c4:	4602      	mov	r2, r0
 80045c6:	4b07      	ldr	r3, [pc, #28]	; (80045e4 <HAL_RCC_GetHCLKFreq+0x28>)
 80045c8:	6a1b      	ldr	r3, [r3, #32]
 80045ca:	f003 030f 	and.w	r3, r3, #15
 80045ce:	4906      	ldr	r1, [pc, #24]	; (80045e8 <HAL_RCC_GetHCLKFreq+0x2c>)
 80045d0:	5ccb      	ldrb	r3, [r1, r3]
 80045d2:	fa22 f303 	lsr.w	r3, r2, r3
 80045d6:	4a05      	ldr	r2, [pc, #20]	; (80045ec <HAL_RCC_GetHCLKFreq+0x30>)
 80045d8:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 80045da:	4b04      	ldr	r3, [pc, #16]	; (80045ec <HAL_RCC_GetHCLKFreq+0x30>)
 80045dc:	681b      	ldr	r3, [r3, #0]
}
 80045de:	4618      	mov	r0, r3
 80045e0:	bd80      	pop	{r7, pc}
 80045e2:	bf00      	nop
 80045e4:	46020c00 	.word	0x46020c00
 80045e8:	08008ddc 	.word	0x08008ddc
 80045ec:	20000014 	.word	0x20000014

080045f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 80045f4:	f7ff ffe2 	bl	80045bc <HAL_RCC_GetHCLKFreq>
 80045f8:	4602      	mov	r2, r0
 80045fa:	4b05      	ldr	r3, [pc, #20]	; (8004610 <HAL_RCC_GetPCLK1Freq+0x20>)
 80045fc:	6a1b      	ldr	r3, [r3, #32]
 80045fe:	091b      	lsrs	r3, r3, #4
 8004600:	f003 0307 	and.w	r3, r3, #7
 8004604:	4903      	ldr	r1, [pc, #12]	; (8004614 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004606:	5ccb      	ldrb	r3, [r1, r3]
 8004608:	fa22 f303 	lsr.w	r3, r2, r3
}
 800460c:	4618      	mov	r0, r3
 800460e:	bd80      	pop	{r7, pc}
 8004610:	46020c00 	.word	0x46020c00
 8004614:	08008dec 	.word	0x08008dec

08004618 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 800461c:	f7ff ffce 	bl	80045bc <HAL_RCC_GetHCLKFreq>
 8004620:	4602      	mov	r2, r0
 8004622:	4b05      	ldr	r3, [pc, #20]	; (8004638 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004624:	6a1b      	ldr	r3, [r3, #32]
 8004626:	0a1b      	lsrs	r3, r3, #8
 8004628:	f003 0307 	and.w	r3, r3, #7
 800462c:	4903      	ldr	r1, [pc, #12]	; (800463c <HAL_RCC_GetPCLK2Freq+0x24>)
 800462e:	5ccb      	ldrb	r3, [r1, r3]
 8004630:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004634:	4618      	mov	r0, r3
 8004636:	bd80      	pop	{r7, pc}
 8004638:	46020c00 	.word	0x46020c00
 800463c:	08008dec 	.word	0x08008dec

08004640 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8004644:	f7ff ffba 	bl	80045bc <HAL_RCC_GetHCLKFreq>
 8004648:	4602      	mov	r2, r0
 800464a:	4b05      	ldr	r3, [pc, #20]	; (8004660 <HAL_RCC_GetPCLK3Freq+0x20>)
 800464c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800464e:	091b      	lsrs	r3, r3, #4
 8004650:	f003 0307 	and.w	r3, r3, #7
 8004654:	4903      	ldr	r1, [pc, #12]	; (8004664 <HAL_RCC_GetPCLK3Freq+0x24>)
 8004656:	5ccb      	ldrb	r3, [r1, r3]
 8004658:	fa22 f303 	lsr.w	r3, r2, r3
}
 800465c:	4618      	mov	r0, r3
 800465e:	bd80      	pop	{r7, pc}
 8004660:	46020c00 	.word	0x46020c00
 8004664:	08008dec 	.word	0x08008dec

08004668 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b086      	sub	sp, #24
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004670:	4b3e      	ldr	r3, [pc, #248]	; (800476c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004672:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004676:	f003 0304 	and.w	r3, r3, #4
 800467a:	2b00      	cmp	r3, #0
 800467c:	d003      	beq.n	8004686 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800467e:	f7fe fd9f 	bl	80031c0 <HAL_PWREx_GetVoltageRange>
 8004682:	6178      	str	r0, [r7, #20]
 8004684:	e019      	b.n	80046ba <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004686:	4b39      	ldr	r3, [pc, #228]	; (800476c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004688:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800468c:	4a37      	ldr	r2, [pc, #220]	; (800476c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800468e:	f043 0304 	orr.w	r3, r3, #4
 8004692:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8004696:	4b35      	ldr	r3, [pc, #212]	; (800476c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8004698:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800469c:	f003 0304 	and.w	r3, r3, #4
 80046a0:	60fb      	str	r3, [r7, #12]
 80046a2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80046a4:	f7fe fd8c 	bl	80031c0 <HAL_PWREx_GetVoltageRange>
 80046a8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80046aa:	4b30      	ldr	r3, [pc, #192]	; (800476c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80046ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80046b0:	4a2e      	ldr	r2, [pc, #184]	; (800476c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80046b2:	f023 0304 	bic.w	r3, r3, #4
 80046b6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80046c0:	d003      	beq.n	80046ca <RCC_SetFlashLatencyFromMSIRange+0x62>
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80046c8:	d109      	bne.n	80046de <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80046d0:	d202      	bcs.n	80046d8 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80046d2:	2301      	movs	r3, #1
 80046d4:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80046d6:	e033      	b.n	8004740 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 80046d8:	2300      	movs	r3, #0
 80046da:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80046dc:	e030      	b.n	8004740 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80046e4:	d208      	bcs.n	80046f8 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046ec:	d102      	bne.n	80046f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 80046ee:	2303      	movs	r3, #3
 80046f0:	613b      	str	r3, [r7, #16]
 80046f2:	e025      	b.n	8004740 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 80046f4:	2301      	movs	r3, #1
 80046f6:	e035      	b.n	8004764 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80046fe:	d90f      	bls.n	8004720 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d109      	bne.n	800471a <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800470c:	d902      	bls.n	8004714 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 800470e:	2300      	movs	r3, #0
 8004710:	613b      	str	r3, [r7, #16]
 8004712:	e015      	b.n	8004740 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8004714:	2301      	movs	r3, #1
 8004716:	613b      	str	r3, [r7, #16]
 8004718:	e012      	b.n	8004740 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 800471a:	2300      	movs	r3, #0
 800471c:	613b      	str	r3, [r7, #16]
 800471e:	e00f      	b.n	8004740 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004726:	d109      	bne.n	800473c <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800472e:	d102      	bne.n	8004736 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8004730:	2301      	movs	r3, #1
 8004732:	613b      	str	r3, [r7, #16]
 8004734:	e004      	b.n	8004740 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8004736:	2302      	movs	r3, #2
 8004738:	613b      	str	r3, [r7, #16]
 800473a:	e001      	b.n	8004740 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 800473c:	2301      	movs	r3, #1
 800473e:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004740:	4b0b      	ldr	r3, [pc, #44]	; (8004770 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f023 020f 	bic.w	r2, r3, #15
 8004748:	4909      	ldr	r1, [pc, #36]	; (8004770 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	4313      	orrs	r3, r2
 800474e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8004750:	4b07      	ldr	r3, [pc, #28]	; (8004770 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f003 030f 	and.w	r3, r3, #15
 8004758:	693a      	ldr	r2, [r7, #16]
 800475a:	429a      	cmp	r2, r3
 800475c:	d001      	beq.n	8004762 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e000      	b.n	8004764 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8004762:	2300      	movs	r3, #0
}
 8004764:	4618      	mov	r0, r3
 8004766:	3718      	adds	r7, #24
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}
 800476c:	46020c00 	.word	0x46020c00
 8004770:	40022000 	.word	0x40022000

08004774 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8004774:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004778:	b0ba      	sub	sp, #232	; 0xe8
 800477a:	af00      	add	r7, sp, #0
 800477c:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004780:	2300      	movs	r3, #0
 8004782:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004786:	2300      	movs	r3, #0
 8004788:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800478c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004794:	f002 0401 	and.w	r4, r2, #1
 8004798:	2500      	movs	r5, #0
 800479a:	ea54 0305 	orrs.w	r3, r4, r5
 800479e:	d00b      	beq.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80047a0:	4bcb      	ldr	r3, [pc, #812]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80047a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80047a6:	f023 0103 	bic.w	r1, r3, #3
 80047aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80047ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047b0:	4ac7      	ldr	r2, [pc, #796]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80047b2:	430b      	orrs	r3, r1
 80047b4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80047b8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80047bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047c0:	f002 0802 	and.w	r8, r2, #2
 80047c4:	f04f 0900 	mov.w	r9, #0
 80047c8:	ea58 0309 	orrs.w	r3, r8, r9
 80047cc:	d00b      	beq.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80047ce:	4bc0      	ldr	r3, [pc, #768]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80047d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80047d4:	f023 010c 	bic.w	r1, r3, #12
 80047d8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80047dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047de:	4abc      	ldr	r2, [pc, #752]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80047e0:	430b      	orrs	r3, r1
 80047e2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80047e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80047ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ee:	f002 0a04 	and.w	sl, r2, #4
 80047f2:	f04f 0b00 	mov.w	fp, #0
 80047f6:	ea5a 030b 	orrs.w	r3, sl, fp
 80047fa:	d00b      	beq.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80047fc:	4bb4      	ldr	r3, [pc, #720]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80047fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004802:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8004806:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800480a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800480c:	4ab0      	ldr	r2, [pc, #704]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800480e:	430b      	orrs	r3, r1
 8004810:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004814:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800481c:	f002 0308 	and.w	r3, r2, #8
 8004820:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004824:	2300      	movs	r3, #0
 8004826:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800482a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800482e:	460b      	mov	r3, r1
 8004830:	4313      	orrs	r3, r2
 8004832:	d00b      	beq.n	800484c <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8004834:	4ba6      	ldr	r3, [pc, #664]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004836:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800483a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800483e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004842:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004844:	4aa2      	ldr	r2, [pc, #648]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004846:	430b      	orrs	r3, r1
 8004848:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800484c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004854:	f002 0310 	and.w	r3, r2, #16
 8004858:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800485c:	2300      	movs	r3, #0
 800485e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004862:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004866:	460b      	mov	r3, r1
 8004868:	4313      	orrs	r3, r2
 800486a:	d00b      	beq.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 800486c:	4b98      	ldr	r3, [pc, #608]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800486e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004872:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004876:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800487a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800487c:	4a94      	ldr	r2, [pc, #592]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800487e:	430b      	orrs	r3, r1
 8004880:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004884:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800488c:	f002 0320 	and.w	r3, r2, #32
 8004890:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004894:	2300      	movs	r3, #0
 8004896:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800489a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800489e:	460b      	mov	r3, r1
 80048a0:	4313      	orrs	r3, r2
 80048a2:	d00b      	beq.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80048a4:	4b8a      	ldr	r3, [pc, #552]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80048a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80048aa:	f023 0107 	bic.w	r1, r3, #7
 80048ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80048b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80048b4:	4a86      	ldr	r2, [pc, #536]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80048b6:	430b      	orrs	r3, r1
 80048b8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80048bc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80048c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048c4:	f002 0340 	and.w	r3, r2, #64	; 0x40
 80048c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80048cc:	2300      	movs	r3, #0
 80048ce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80048d2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 80048d6:	460b      	mov	r3, r1
 80048d8:	4313      	orrs	r3, r2
 80048da:	d00b      	beq.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80048dc:	4b7c      	ldr	r3, [pc, #496]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80048de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80048e2:	f423 6140 	bic.w	r1, r3, #3072	; 0xc00
 80048e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80048ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80048ec:	4a78      	ldr	r2, [pc, #480]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80048ee:	430b      	orrs	r3, r1
 80048f0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80048f4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80048f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048fc:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8004900:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004904:	2300      	movs	r3, #0
 8004906:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800490a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800490e:	460b      	mov	r3, r1
 8004910:	4313      	orrs	r3, r2
 8004912:	d00b      	beq.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8004914:	4b6e      	ldr	r3, [pc, #440]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004916:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800491a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800491e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004922:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004924:	4a6a      	ldr	r2, [pc, #424]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004926:	430b      	orrs	r3, r1
 8004928:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800492c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004934:	f402 7380 	and.w	r3, r2, #256	; 0x100
 8004938:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800493c:	2300      	movs	r3, #0
 800493e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8004942:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8004946:	460b      	mov	r3, r1
 8004948:	4313      	orrs	r3, r2
 800494a:	d00b      	beq.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 800494c:	4b60      	ldr	r3, [pc, #384]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800494e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004952:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004956:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800495a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800495c:	4a5c      	ldr	r2, [pc, #368]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800495e:	430b      	orrs	r3, r1
 8004960:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004964:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800496c:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8004970:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004974:	2300      	movs	r3, #0
 8004976:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800497a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800497e:	460b      	mov	r3, r1
 8004980:	4313      	orrs	r3, r2
 8004982:	d00b      	beq.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8004984:	4b52      	ldr	r3, [pc, #328]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004986:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800498a:	f423 4140 	bic.w	r1, r3, #49152	; 0xc000
 800498e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004992:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004994:	4a4e      	ldr	r2, [pc, #312]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004996:	430b      	orrs	r3, r1
 8004998:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800499c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80049a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049a4:	f402 7300 	and.w	r3, r2, #512	; 0x200
 80049a8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80049ac:	2300      	movs	r3, #0
 80049ae:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80049b2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 80049b6:	460b      	mov	r3, r1
 80049b8:	4313      	orrs	r3, r2
 80049ba:	d00b      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80049bc:	4b44      	ldr	r3, [pc, #272]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80049be:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80049c2:	f423 6140 	bic.w	r1, r3, #3072	; 0xc00
 80049c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80049ca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80049cc:	4a40      	ldr	r2, [pc, #256]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80049ce:	430b      	orrs	r3, r1
 80049d0:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80049d4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80049d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049dc:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 80049e0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80049e4:	2300      	movs	r3, #0
 80049e6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80049ea:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 80049ee:	460b      	mov	r3, r1
 80049f0:	4313      	orrs	r3, r2
 80049f2:	d00b      	beq.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80049f4:	4b36      	ldr	r3, [pc, #216]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80049f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80049fa:	f423 2140 	bic.w	r1, r3, #786432	; 0xc0000
 80049fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004a02:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004a04:	4a32      	ldr	r2, [pc, #200]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004a06:	430b      	orrs	r3, r1
 8004a08:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8004a0c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a14:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8004a18:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004a22:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 8004a26:	460b      	mov	r3, r1
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	d00c      	beq.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8004a2c:	4b28      	ldr	r3, [pc, #160]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004a2e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004a32:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004a36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004a3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004a3e:	4a24      	ldr	r2, [pc, #144]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004a40:	430b      	orrs	r3, r1
 8004a42:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004a46:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a4e:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8004a52:	67bb      	str	r3, [r7, #120]	; 0x78
 8004a54:	2300      	movs	r3, #0
 8004a56:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004a58:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8004a5c:	460b      	mov	r3, r1
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	d04f      	beq.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8004a62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004a66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a6a:	2b80      	cmp	r3, #128	; 0x80
 8004a6c:	d02d      	beq.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0x356>
 8004a6e:	2b80      	cmp	r3, #128	; 0x80
 8004a70:	d827      	bhi.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004a72:	2b60      	cmp	r3, #96	; 0x60
 8004a74:	d02e      	beq.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004a76:	2b60      	cmp	r3, #96	; 0x60
 8004a78:	d823      	bhi.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004a7a:	2b40      	cmp	r3, #64	; 0x40
 8004a7c:	d006      	beq.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x318>
 8004a7e:	2b40      	cmp	r3, #64	; 0x40
 8004a80:	d81f      	bhi.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d009      	beq.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0x326>
 8004a86:	2b20      	cmp	r3, #32
 8004a88:	d011      	beq.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8004a8a:	e01a      	b.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004a8c:	4b10      	ldr	r3, [pc, #64]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004a8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a90:	4a0f      	ldr	r2, [pc, #60]	; (8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004a92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a96:	6293      	str	r3, [r2, #40]	; 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004a98:	e01d      	b.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004a9a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004a9e:	3308      	adds	r3, #8
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	f002 f981 	bl	8006da8 <RCCEx_PLL2_Config>
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004aac:	e013      	b.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004aae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004ab2:	332c      	adds	r3, #44	; 0x2c
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f002 fa0f 	bl	8006ed8 <RCCEx_PLL3_Config>
 8004aba:	4603      	mov	r3, r0
 8004abc:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004ac0:	e009      	b.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x362>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8004ac8:	e005      	b.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x362>
        break;
 8004aca:	bf00      	nop
 8004acc:	e003      	b.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x362>
 8004ace:	bf00      	nop
 8004ad0:	46020c00 	.word	0x46020c00
        break;
 8004ad4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ad6:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d10d      	bne.n	8004afa <HAL_RCCEx_PeriphCLKConfig+0x386>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8004ade:	4bb6      	ldr	r3, [pc, #728]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004ae0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8004ae4:	f023 01e0 	bic.w	r1, r3, #224	; 0xe0
 8004ae8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004aec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004af0:	4ab1      	ldr	r2, [pc, #708]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004af2:	430b      	orrs	r3, r1
 8004af4:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 8004af8:	e003      	b.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x38e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004afa:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004afe:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004b02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004b06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b0a:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8004b0e:	673b      	str	r3, [r7, #112]	; 0x70
 8004b10:	2300      	movs	r3, #0
 8004b12:	677b      	str	r3, [r7, #116]	; 0x74
 8004b14:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8004b18:	460b      	mov	r3, r1
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	d053      	beq.n	8004bc6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8004b1e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004b22:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b2a:	d033      	beq.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8004b2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b30:	d82c      	bhi.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x418>
 8004b32:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b36:	d02f      	beq.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8004b38:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b3c:	d826      	bhi.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x418>
 8004b3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b42:	d008      	beq.n	8004b56 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 8004b44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b48:	d820      	bhi.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x418>
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d00a      	beq.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 8004b4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b52:	d011      	beq.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8004b54:	e01a      	b.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x418>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004b56:	4b98      	ldr	r3, [pc, #608]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004b58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b5a:	4a97      	ldr	r2, [pc, #604]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004b5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b60:	6293      	str	r3, [r2, #40]	; 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8004b62:	e01a      	b.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004b64:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004b68:	3308      	adds	r3, #8
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f002 f91c 	bl	8006da8 <RCCEx_PLL2_Config>
 8004b70:	4603      	mov	r3, r0
 8004b72:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 8004b76:	e010      	b.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004b78:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004b7c:	332c      	adds	r3, #44	; 0x2c
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f002 f9aa 	bl	8006ed8 <RCCEx_PLL3_Config>
 8004b84:	4603      	mov	r3, r0
 8004b86:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 8004b8a:	e006      	b.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x426>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8004b92:	e002      	b.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 8004b94:	bf00      	nop
 8004b96:	e000      	b.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 8004b98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b9a:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d10d      	bne.n	8004bbe <HAL_RCCEx_PeriphCLKConfig+0x44a>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8004ba2:	4b85      	ldr	r3, [pc, #532]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004ba4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8004ba8:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 8004bac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004bb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004bb4:	4a80      	ldr	r2, [pc, #512]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004bb6:	430b      	orrs	r3, r1
 8004bb8:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 8004bbc:	e003      	b.n	8004bc6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bbe:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004bc2:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8004bc6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bce:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8004bd2:	66bb      	str	r3, [r7, #104]	; 0x68
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004bd8:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 8004bdc:	460b      	mov	r3, r1
 8004bde:	4313      	orrs	r3, r2
 8004be0:	d046      	beq.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8004be2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004be6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004bea:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8004bee:	d028      	beq.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8004bf0:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8004bf4:	d821      	bhi.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8004bf6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004bfa:	d022      	beq.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8004bfc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004c00:	d81b      	bhi.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8004c02:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004c06:	d01c      	beq.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8004c08:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004c0c:	d815      	bhi.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8004c0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c12:	d008      	beq.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8004c14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c18:	d80f      	bhi.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d011      	beq.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8004c1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c22:	d00e      	beq.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8004c24:	e009      	b.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x4c6>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004c26:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004c2a:	3308      	adds	r3, #8
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	f002 f8bb 	bl	8006da8 <RCCEx_PLL2_Config>
 8004c32:	4603      	mov	r3, r0
 8004c34:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8004c38:	e004      	b.n	8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8004c40:	e000      	b.n	8004c44 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        break;
 8004c42:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c44:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d10d      	bne.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8004c4c:	4b5a      	ldr	r3, [pc, #360]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004c4e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004c52:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8004c56:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004c5a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004c5e:	4a56      	ldr	r2, [pc, #344]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004c60:	430b      	orrs	r3, r1
 8004c62:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8004c66:	e003      	b.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c68:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004c6c:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8004c70:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c78:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 8004c7c:	663b      	str	r3, [r7, #96]	; 0x60
 8004c7e:	2300      	movs	r3, #0
 8004c80:	667b      	str	r3, [r7, #100]	; 0x64
 8004c82:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8004c86:	460b      	mov	r3, r1
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	d03f      	beq.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0x598>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8004c8c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c94:	2b04      	cmp	r3, #4
 8004c96:	d81e      	bhi.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0x562>
 8004c98:	a201      	add	r2, pc, #4	; (adr r2, 8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 8004c9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c9e:	bf00      	nop
 8004ca0:	08004cdf 	.word	0x08004cdf
 8004ca4:	08004cb5 	.word	0x08004cb5
 8004ca8:	08004cc3 	.word	0x08004cc3
 8004cac:	08004cdf 	.word	0x08004cdf
 8004cb0:	08004cdf 	.word	0x08004cdf
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004cb4:	4b40      	ldr	r3, [pc, #256]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004cb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cb8:	4a3f      	ldr	r2, [pc, #252]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004cba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cbe:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 8004cc0:	e00e      	b.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004cc2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004cc6:	332c      	adds	r3, #44	; 0x2c
 8004cc8:	4618      	mov	r0, r3
 8004cca:	f002 f905 	bl	8006ed8 <RCCEx_PLL3_Config>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8004cd4:	e004      	b.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8004cdc:	e000      	b.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x56c>
        break;
 8004cde:	bf00      	nop
    }
    if (ret == HAL_OK)
 8004ce0:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d10d      	bne.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x590>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8004ce8:	4b33      	ldr	r3, [pc, #204]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004cea:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8004cee:	f023 0107 	bic.w	r1, r3, #7
 8004cf2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cfa:	4a2f      	ldr	r2, [pc, #188]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004cfc:	430b      	orrs	r3, r1
 8004cfe:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 8004d02:	e003      	b.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0x598>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d04:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004d08:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8004d0c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d14:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8004d18:	65bb      	str	r3, [r7, #88]	; 0x58
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004d1e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 8004d22:	460b      	mov	r3, r1
 8004d24:	4313      	orrs	r3, r2
 8004d26:	d04d      	beq.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8004d28:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004d2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d30:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004d34:	d028      	beq.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x614>
 8004d36:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004d3a:	d821      	bhi.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8004d3c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004d40:	d024      	beq.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x618>
 8004d42:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004d46:	d81b      	bhi.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8004d48:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004d4c:	d00e      	beq.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x5f8>
 8004d4e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004d52:	d815      	bhi.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d01b      	beq.n	8004d90 <HAL_RCCEx_PeriphCLKConfig+0x61c>
 8004d58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d5c:	d110      	bne.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004d5e:	4b16      	ldr	r3, [pc, #88]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004d60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d62:	4a15      	ldr	r2, [pc, #84]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004d64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d68:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 8004d6a:	e012      	b.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004d6c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004d70:	332c      	adds	r3, #44	; 0x2c
 8004d72:	4618      	mov	r0, r3
 8004d74:	f002 f8b0 	bl	8006ed8 <RCCEx_PLL3_Config>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8004d7e:	e008      	b.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8004d86:	e004      	b.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8004d88:	bf00      	nop
 8004d8a:	e002      	b.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8004d8c:	bf00      	nop
 8004d8e:	e000      	b.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8004d90:	bf00      	nop
    }
    if (ret == HAL_OK)
 8004d92:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d110      	bne.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8004d9a:	4b07      	ldr	r3, [pc, #28]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004d9c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004da0:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8004da4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004da8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004dac:	4a02      	ldr	r2, [pc, #8]	; (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004dae:	430b      	orrs	r3, r1
 8004db0:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8004db4:	e006      	b.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8004db6:	bf00      	nop
 8004db8:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dbc:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004dc0:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004dc4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dcc:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 8004dd0:	653b      	str	r3, [r7, #80]	; 0x50
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	657b      	str	r3, [r7, #84]	; 0x54
 8004dd6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8004dda:	460b      	mov	r3, r1
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	f000 80b5 	beq.w	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x7d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004de2:	2300      	movs	r3, #0
 8004de4:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004de8:	4b9d      	ldr	r3, [pc, #628]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004dea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004dee:	f003 0304 	and.w	r3, r3, #4
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d113      	bne.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004df6:	4b9a      	ldr	r3, [pc, #616]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004df8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004dfc:	4a98      	ldr	r2, [pc, #608]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004dfe:	f043 0304 	orr.w	r3, r3, #4
 8004e02:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8004e06:	4b96      	ldr	r3, [pc, #600]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004e08:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e0c:	f003 0304 	and.w	r3, r3, #4
 8004e10:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004e14:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
      pwrclkchanged = SET;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8004e1e:	4b91      	ldr	r3, [pc, #580]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8004e20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e22:	4a90      	ldr	r2, [pc, #576]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8004e24:	f043 0301 	orr.w	r3, r3, #1
 8004e28:	6293      	str	r3, [r2, #40]	; 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004e2a:	f7fc feeb 	bl	8001c04 <HAL_GetTick>
 8004e2e:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004e32:	e00b      	b.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e34:	f7fc fee6 	bl	8001c04 <HAL_GetTick>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e3e:	1ad3      	subs	r3, r2, r3
 8004e40:	2b02      	cmp	r3, #2
 8004e42:	d903      	bls.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      {
        ret = HAL_TIMEOUT;
 8004e44:	2303      	movs	r3, #3
 8004e46:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8004e4a:	e005      	b.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004e4c:	4b85      	ldr	r3, [pc, #532]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8004e4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e50:	f003 0301 	and.w	r3, r3, #1
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d0ed      	beq.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
    }

    if (ret == HAL_OK)
 8004e58:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d165      	bne.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x7b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004e60:	4b7f      	ldr	r3, [pc, #508]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004e62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004e66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e6a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8004e6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d023      	beq.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x74a>
 8004e76:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004e7a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8004e7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d01b      	beq.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x74a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004e86:	4b76      	ldr	r3, [pc, #472]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004e88:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004e8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e90:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004e94:	4b72      	ldr	r3, [pc, #456]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004e96:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004e9a:	4a71      	ldr	r2, [pc, #452]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004e9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ea0:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004ea4:	4b6e      	ldr	r3, [pc, #440]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004ea6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004eaa:	4a6d      	ldr	r2, [pc, #436]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004eac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004eb0:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004eb4:	4a6a      	ldr	r2, [pc, #424]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004eb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004eba:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004ebe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ec2:	f003 0301 	and.w	r3, r3, #1
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d019      	beq.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x78a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eca:	f7fc fe9b 	bl	8001c04 <HAL_GetTick>
 8004ece:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ed2:	e00d      	b.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x77c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ed4:	f7fc fe96 	bl	8001c04 <HAL_GetTick>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004ede:	1ad2      	subs	r2, r2, r3
 8004ee0:	f241 3388 	movw	r3, #5000	; 0x1388
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d903      	bls.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x77c>
          {
            ret = HAL_TIMEOUT;
 8004ee8:	2303      	movs	r3, #3
 8004eea:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
            break;
 8004eee:	e006      	b.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x78a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ef0:	4b5b      	ldr	r3, [pc, #364]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004ef2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004ef6:	f003 0302 	and.w	r3, r3, #2
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d0ea      	beq.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x760>
          }
        }
      }

      if (ret == HAL_OK)
 8004efe:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d10d      	bne.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8004f06:	4b56      	ldr	r3, [pc, #344]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004f08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004f0c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004f10:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004f14:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004f18:	4a51      	ldr	r2, [pc, #324]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004f1a:	430b      	orrs	r3, r1
 8004f1c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8004f20:	e008      	b.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004f22:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004f26:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
 8004f2a:	e003      	b.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f2c:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004f30:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004f34:	f897 30e1 	ldrb.w	r3, [r7, #225]	; 0xe1
 8004f38:	2b01      	cmp	r3, #1
 8004f3a:	d107      	bne.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x7d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f3c:	4b48      	ldr	r3, [pc, #288]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004f3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f42:	4a47      	ldr	r2, [pc, #284]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004f44:	f023 0304 	bic.w	r3, r3, #4
 8004f48:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8004f4c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f54:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 8004f58:	64bb      	str	r3, [r7, #72]	; 0x48
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f5e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8004f62:	460b      	mov	r3, r1
 8004f64:	4313      	orrs	r3, r2
 8004f66:	d042      	beq.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x87a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8004f68:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004f6c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004f70:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8004f74:	d022      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x848>
 8004f76:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8004f7a:	d81b      	bhi.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x840>
 8004f7c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f80:	d011      	beq.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0x832>
 8004f82:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f86:	d815      	bhi.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x840>
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d019      	beq.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 8004f8c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004f90:	d110      	bne.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004f92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004f96:	3308      	adds	r3, #8
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f001 ff05 	bl	8006da8 <RCCEx_PLL2_Config>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8004fa4:	e00d      	b.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004fa6:	4b2e      	ldr	r3, [pc, #184]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004faa:	4a2d      	ldr	r2, [pc, #180]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004fac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004fb0:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 8004fb2:	e006      	b.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8004fba:	e002      	b.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 8004fbc:	bf00      	nop
 8004fbe:	e000      	b.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 8004fc0:	bf00      	nop
    }
    if (ret == HAL_OK)
 8004fc2:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d10d      	bne.n	8004fe6 <HAL_RCCEx_PeriphCLKConfig+0x872>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8004fca:	4b25      	ldr	r3, [pc, #148]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004fcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004fd0:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8004fd4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004fd8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004fdc:	4a20      	ldr	r2, [pc, #128]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004fde:	430b      	orrs	r3, r1
 8004fe0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004fe4:	e003      	b.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x87a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fe6:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8004fea:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004fee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ff6:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8004ffa:	643b      	str	r3, [r7, #64]	; 0x40
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	647b      	str	r3, [r7, #68]	; 0x44
 8005000:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8005004:	460b      	mov	r3, r1
 8005006:	4313      	orrs	r3, r2
 8005008:	d032      	beq.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 800500a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800500e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005012:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005016:	d00b      	beq.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8005018:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800501c:	d804      	bhi.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 800501e:	2b00      	cmp	r3, #0
 8005020:	d008      	beq.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8005022:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005026:	d007      	beq.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8005028:	2301      	movs	r3, #1
 800502a:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800502e:	e004      	b.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8005030:	bf00      	nop
 8005032:	e002      	b.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8005034:	bf00      	nop
 8005036:	e000      	b.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8005038:	bf00      	nop
    }
    if (ret == HAL_OK)
 800503a:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800503e:	2b00      	cmp	r3, #0
 8005040:	d112      	bne.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8005042:	4b07      	ldr	r3, [pc, #28]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005044:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8005048:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800504c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005050:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005054:	4a02      	ldr	r2, [pc, #8]	; (8005060 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005056:	430b      	orrs	r3, r1
 8005058:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 800505c:	e008      	b.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 800505e:	bf00      	nop
 8005060:	46020c00 	.word	0x46020c00
 8005064:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005068:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800506c:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8005070:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005078:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800507c:	63bb      	str	r3, [r7, #56]	; 0x38
 800507e:	2300      	movs	r3, #0
 8005080:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005082:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8005086:	460b      	mov	r3, r1
 8005088:	4313      	orrs	r3, r2
 800508a:	d00c      	beq.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x932>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 800508c:	4b98      	ldr	r3, [pc, #608]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800508e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8005092:	f423 6100 	bic.w	r1, r3, #2048	; 0x800
 8005096:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800509a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800509e:	4a94      	ldr	r2, [pc, #592]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80050a0:	430b      	orrs	r3, r1
 80050a2:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
  }
  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 80050a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80050aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ae:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 80050b2:	633b      	str	r3, [r7, #48]	; 0x30
 80050b4:	2300      	movs	r3, #0
 80050b6:	637b      	str	r3, [r7, #52]	; 0x34
 80050b8:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 80050bc:	460b      	mov	r3, r1
 80050be:	4313      	orrs	r3, r2
 80050c0:	d019      	beq.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x982>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 80050c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80050c6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80050ca:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80050ce:	d105      	bne.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x968>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80050d0:	4b87      	ldr	r3, [pc, #540]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80050d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050d4:	4a86      	ldr	r2, [pc, #536]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80050d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050da:	6293      	str	r3, [r2, #40]	; 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 80050dc:	4b84      	ldr	r3, [pc, #528]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80050de:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80050e2:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 80050e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80050ea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80050ee:	4a80      	ldr	r2, [pc, #512]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80050f0:	430b      	orrs	r3, r1
 80050f2:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80050f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80050fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050fe:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 8005102:	62bb      	str	r3, [r7, #40]	; 0x28
 8005104:	2300      	movs	r3, #0
 8005106:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005108:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800510c:	460b      	mov	r3, r1
 800510e:	4313      	orrs	r3, r2
 8005110:	d00c      	beq.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x9b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8005112:	4b77      	ldr	r3, [pc, #476]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005114:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005118:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800511c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005120:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8005124:	4972      	ldr	r1, [pc, #456]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005126:	4313      	orrs	r3, r2
 8005128:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800512c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005130:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005134:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8005138:	623b      	str	r3, [r7, #32]
 800513a:	2300      	movs	r3, #0
 800513c:	627b      	str	r3, [r7, #36]	; 0x24
 800513e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005142:	460b      	mov	r3, r1
 8005144:	4313      	orrs	r3, r2
 8005146:	d00c      	beq.n	8005162 <HAL_RCCEx_PeriphCLKConfig+0x9ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8005148:	4b69      	ldr	r3, [pc, #420]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800514a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800514e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005152:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005156:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800515a:	4965      	ldr	r1, [pc, #404]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800515c:	4313      	orrs	r3, r2
 800515e:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8005162:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800516a:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800516e:	61bb      	str	r3, [r7, #24]
 8005170:	2300      	movs	r3, #0
 8005172:	61fb      	str	r3, [r7, #28]
 8005174:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005178:	460b      	mov	r3, r1
 800517a:	4313      	orrs	r3, r2
 800517c:	d00c      	beq.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0xa24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800517e:	4b5c      	ldr	r3, [pc, #368]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005180:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8005184:	f023 0218 	bic.w	r2, r3, #24
 8005188:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800518c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8005190:	4957      	ldr	r1, [pc, #348]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005192:	4313      	orrs	r3, r2
 8005194:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005198:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800519c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a0:	f002 6380 	and.w	r3, r2, #67108864	; 0x4000000
 80051a4:	613b      	str	r3, [r7, #16]
 80051a6:	2300      	movs	r3, #0
 80051a8:	617b      	str	r3, [r7, #20]
 80051aa:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80051ae:	460b      	mov	r3, r1
 80051b0:	4313      	orrs	r3, r2
 80051b2:	d032      	beq.n	800521a <HAL_RCCEx_PeriphCLKConfig+0xaa6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 80051b4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80051b8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80051bc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80051c0:	d105      	bne.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0xa5a>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051c2:	4b4b      	ldr	r3, [pc, #300]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80051c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051c6:	4a4a      	ldr	r2, [pc, #296]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80051c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80051cc:	6293      	str	r3, [r2, #40]	; 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 80051ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80051d2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80051d6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80051da:	d108      	bne.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80051dc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80051e0:	3308      	adds	r3, #8
 80051e2:	4618      	mov	r0, r3
 80051e4:	f001 fde0 	bl	8006da8 <RCCEx_PLL2_Config>
 80051e8:	4603      	mov	r3, r0
 80051ea:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
    }
    if (ret == HAL_OK)
 80051ee:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d10d      	bne.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0xa9e>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 80051f6:	4b3e      	ldr	r3, [pc, #248]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80051f8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80051fc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005200:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005204:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005208:	4939      	ldr	r1, [pc, #228]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800520a:	4313      	orrs	r3, r2
 800520c:	f8c1 30e4 	str.w	r3, [r1, #228]	; 0xe4
 8005210:	e003      	b.n	800521a <HAL_RCCEx_PeriphCLKConfig+0xaa6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005212:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8005216:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 800521a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800521e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005222:	f002 6300 	and.w	r3, r2, #134217728	; 0x8000000
 8005226:	60bb      	str	r3, [r7, #8]
 8005228:	2300      	movs	r3, #0
 800522a:	60fb      	str	r3, [r7, #12]
 800522c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005230:	460b      	mov	r3, r1
 8005232:	4313      	orrs	r3, r2
 8005234:	d03a      	beq.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0xb38>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8005236:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800523a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800523e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005242:	d00e      	beq.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0xaee>
 8005244:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005248:	d815      	bhi.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 800524a:	2b00      	cmp	r3, #0
 800524c:	d017      	beq.n	800527e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 800524e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005252:	d110      	bne.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0xb02>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005254:	4b26      	ldr	r3, [pc, #152]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8005256:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005258:	4a25      	ldr	r2, [pc, #148]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800525a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800525e:	6293      	str	r3, [r2, #40]	; 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8005260:	e00e      	b.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005262:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005266:	3308      	adds	r3, #8
 8005268:	4618      	mov	r0, r3
 800526a:	f001 fd9d 	bl	8006da8 <RCCEx_PLL2_Config>
 800526e:	4603      	mov	r3, r0
 8005270:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8005274:	e004      	b.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      default:
        ret = HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800527c:	e000      	b.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
        break;
 800527e:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005280:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8005284:	2b00      	cmp	r3, #0
 8005286:	d10d      	bne.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0xb30>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8005288:	4b19      	ldr	r3, [pc, #100]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800528a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800528e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005292:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005296:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800529a:	4915      	ldr	r1, [pc, #84]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800529c:	4313      	orrs	r3, r2
 800529e:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
 80052a2:	e003      	b.n	80052ac <HAL_RCCEx_PeriphCLKConfig+0xb38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052a4:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80052a8:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 80052ac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80052b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052b4:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 80052b8:	603b      	str	r3, [r7, #0]
 80052ba:	2300      	movs	r3, #0
 80052bc:	607b      	str	r3, [r7, #4]
 80052be:	e9d7 1200 	ldrd	r1, r2, [r7]
 80052c2:	460b      	mov	r3, r1
 80052c4:	4313      	orrs	r3, r2
 80052c6:	d00c      	beq.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0xb6e>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 80052c8:	4b09      	ldr	r3, [pc, #36]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80052ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80052ce:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80052d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80052d6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80052da:	4905      	ldr	r1, [pc, #20]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80052dc:	4313      	orrs	r3, r2
 80052de:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 80052e2:	f897 30e2 	ldrb.w	r3, [r7, #226]	; 0xe2
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	37e8      	adds	r7, #232	; 0xe8
 80052ea:	46bd      	mov	sp, r7
 80052ec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052f0:	46020c00 	.word	0x46020c00

080052f4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b089      	sub	sp, #36	; 0x24
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80052fc:	4bac      	ldr	r3, [pc, #688]	; (80055b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 80052fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005300:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005304:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8005306:	4baa      	ldr	r3, [pc, #680]	; (80055b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8005308:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800530a:	f003 0303 	and.w	r3, r3, #3
 800530e:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8005310:	4ba7      	ldr	r3, [pc, #668]	; (80055b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8005312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005314:	0a1b      	lsrs	r3, r3, #8
 8005316:	f003 030f 	and.w	r3, r3, #15
 800531a:	3301      	adds	r3, #1
 800531c:	613b      	str	r3, [r7, #16]
  pll1fracen = RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN;
 800531e:	4ba4      	ldr	r3, [pc, #656]	; (80055b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8005320:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005322:	f003 0310 	and.w	r3, r3, #16
 8005326:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8005328:	4ba1      	ldr	r3, [pc, #644]	; (80055b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800532a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800532c:	08db      	lsrs	r3, r3, #3
 800532e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005332:	68fa      	ldr	r2, [r7, #12]
 8005334:	fb02 f303 	mul.w	r3, r2, r3
 8005338:	ee07 3a90 	vmov	s15, r3
 800533c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005340:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8005344:	693b      	ldr	r3, [r7, #16]
 8005346:	2b00      	cmp	r3, #0
 8005348:	f000 8123 	beq.w	8005592 <HAL_RCCEx_GetPLL1ClockFreq+0x29e>
  {
    switch (pll1source)
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	2b03      	cmp	r3, #3
 8005350:	d062      	beq.n	8005418 <HAL_RCCEx_GetPLL1ClockFreq+0x124>
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	2b03      	cmp	r3, #3
 8005356:	f200 8081 	bhi.w	800545c <HAL_RCCEx_GetPLL1ClockFreq+0x168>
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	2b01      	cmp	r3, #1
 800535e:	d024      	beq.n	80053aa <HAL_RCCEx_GetPLL1ClockFreq+0xb6>
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	2b02      	cmp	r3, #2
 8005364:	d17a      	bne.n	800545c <HAL_RCCEx_GetPLL1ClockFreq+0x168>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005366:	693b      	ldr	r3, [r7, #16]
 8005368:	ee07 3a90 	vmov	s15, r3
 800536c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005370:	eddf 6a90 	vldr	s13, [pc, #576]	; 80055b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>
 8005374:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005378:	4b8d      	ldr	r3, [pc, #564]	; (80055b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800537a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800537c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005380:	ee07 3a90 	vmov	s15, r3
 8005384:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8005388:	ed97 6a02 	vldr	s12, [r7, #8]
 800538c:	eddf 5a8a 	vldr	s11, [pc, #552]	; 80055b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>
 8005390:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005394:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8005398:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800539c:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80053a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053a4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80053a8:	e08f      	b.n	80054ca <HAL_RCCEx_GetPLL1ClockFreq+0x1d6>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80053aa:	4b81      	ldr	r3, [pc, #516]	; (80055b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 80053ac:	689b      	ldr	r3, [r3, #8]
 80053ae:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d005      	beq.n	80053c2 <HAL_RCCEx_GetPLL1ClockFreq+0xce>
 80053b6:	4b7e      	ldr	r3, [pc, #504]	; (80055b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	0f1b      	lsrs	r3, r3, #28
 80053bc:	f003 030f 	and.w	r3, r3, #15
 80053c0:	e006      	b.n	80053d0 <HAL_RCCEx_GetPLL1ClockFreq+0xdc>
 80053c2:	4b7b      	ldr	r3, [pc, #492]	; (80055b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 80053c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80053c8:	041b      	lsls	r3, r3, #16
 80053ca:	0f1b      	lsrs	r3, r3, #28
 80053cc:	f003 030f 	and.w	r3, r3, #15
 80053d0:	4a7a      	ldr	r2, [pc, #488]	; (80055bc <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 80053d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053d6:	ee07 3a90 	vmov	s15, r3
 80053da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	ee07 3a90 	vmov	s15, r3
 80053e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 80053ec:	69bb      	ldr	r3, [r7, #24]
 80053ee:	ee07 3a90 	vmov	s15, r3
 80053f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053f6:	ed97 6a02 	vldr	s12, [r7, #8]
 80053fa:	eddf 5a6f 	vldr	s11, [pc, #444]	; 80055b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>
 80053fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005402:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005406:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800540a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800540e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005412:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005416:	e058      	b.n	80054ca <HAL_RCCEx_GetPLL1ClockFreq+0x1d6>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005418:	693b      	ldr	r3, [r7, #16]
 800541a:	ee07 3a90 	vmov	s15, r3
 800541e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005422:	eddf 6a64 	vldr	s13, [pc, #400]	; 80055b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>
 8005426:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800542a:	4b61      	ldr	r3, [pc, #388]	; (80055b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800542c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800542e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005432:	ee07 3a90 	vmov	s15, r3
 8005436:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800543a:	ed97 6a02 	vldr	s12, [r7, #8]
 800543e:	eddf 5a5e 	vldr	s11, [pc, #376]	; 80055b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>
 8005442:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005446:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800544a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800544e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005452:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005456:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800545a:	e036      	b.n	80054ca <HAL_RCCEx_GetPLL1ClockFreq+0x1d6>
      default:
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800545c:	4b54      	ldr	r3, [pc, #336]	; (80055b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005464:	2b00      	cmp	r3, #0
 8005466:	d005      	beq.n	8005474 <HAL_RCCEx_GetPLL1ClockFreq+0x180>
 8005468:	4b51      	ldr	r3, [pc, #324]	; (80055b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	0f1b      	lsrs	r3, r3, #28
 800546e:	f003 030f 	and.w	r3, r3, #15
 8005472:	e006      	b.n	8005482 <HAL_RCCEx_GetPLL1ClockFreq+0x18e>
 8005474:	4b4e      	ldr	r3, [pc, #312]	; (80055b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8005476:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800547a:	041b      	lsls	r3, r3, #16
 800547c:	0f1b      	lsrs	r3, r3, #28
 800547e:	f003 030f 	and.w	r3, r3, #15
 8005482:	4a4e      	ldr	r2, [pc, #312]	; (80055bc <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8005484:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005488:	ee07 3a90 	vmov	s15, r3
 800548c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	ee07 3a90 	vmov	s15, r3
 8005496:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800549a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 800549e:	69bb      	ldr	r3, [r7, #24]
 80054a0:	ee07 3a90 	vmov	s15, r3
 80054a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054a8:	ed97 6a02 	vldr	s12, [r7, #8]
 80054ac:	eddf 5a42 	vldr	s11, [pc, #264]	; 80055b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>
 80054b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80054b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80054b8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80054bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80054c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054c4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80054c8:	bf00      	nop
    }

    if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 80054ca:	4b39      	ldr	r3, [pc, #228]	; (80055b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 80054cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d017      	beq.n	8005506 <HAL_RCCEx_GetPLL1ClockFreq+0x212>
    {
      PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80054d6:	4b36      	ldr	r3, [pc, #216]	; (80055b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 80054d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054da:	0a5b      	lsrs	r3, r3, #9
 80054dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80054e0:	ee07 3a90 	vmov	s15, r3
 80054e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 80054e8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80054ec:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80054f0:	edd7 6a07 	vldr	s13, [r7, #28]
 80054f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80054f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80054fc:	ee17 2a90 	vmov	r2, s15
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	601a      	str	r2, [r3, #0]
 8005504:	e002      	b.n	800550c <HAL_RCCEx_GetPLL1ClockFreq+0x218>
                                                                     (float_t)1));
    }
    else
    {
      PLL1_Clocks->PLL1_P_Frequency = 0U;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2200      	movs	r2, #0
 800550a:	601a      	str	r2, [r3, #0]
    }

    if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 800550c:	4b28      	ldr	r3, [pc, #160]	; (80055b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800550e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005510:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005514:	2b00      	cmp	r3, #0
 8005516:	d017      	beq.n	8005548 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
    {
      PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005518:	4b25      	ldr	r3, [pc, #148]	; (80055b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800551a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800551c:	0c1b      	lsrs	r3, r3, #16
 800551e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005522:	ee07 3a90 	vmov	s15, r3
 8005526:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 800552a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800552e:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005532:	edd7 6a07 	vldr	s13, [r7, #28]
 8005536:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800553a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800553e:	ee17 2a90 	vmov	r2, s15
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	605a      	str	r2, [r3, #4]
 8005546:	e002      	b.n	800554e <HAL_RCCEx_GetPLL1ClockFreq+0x25a>
                                                                     (float_t)1));
    }
    else
    {
      PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2200      	movs	r2, #0
 800554c:	605a      	str	r2, [r3, #4]
    }

    if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 800554e:	4b18      	ldr	r3, [pc, #96]	; (80055b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8005550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005552:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005556:	2b00      	cmp	r3, #0
 8005558:	d017      	beq.n	800558a <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    {
      PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800555a:	4b15      	ldr	r3, [pc, #84]	; (80055b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800555c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800555e:	0e1b      	lsrs	r3, r3, #24
 8005560:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005564:	ee07 3a90 	vmov	s15, r3
 8005568:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 800556c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005570:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8005574:	edd7 6a07 	vldr	s13, [r7, #28]
 8005578:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800557c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005580:	ee17 2a90 	vmov	r2, s15
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8005588:	e00c      	b.n	80055a4 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>
      PLL1_Clocks->PLL1_R_Frequency = 0U;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2200      	movs	r2, #0
 800558e:	609a      	str	r2, [r3, #8]
}
 8005590:	e008      	b.n	80055a4 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2200      	movs	r2, #0
 8005596:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2200      	movs	r2, #0
 800559c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2200      	movs	r2, #0
 80055a2:	609a      	str	r2, [r3, #8]
}
 80055a4:	bf00      	nop
 80055a6:	3724      	adds	r7, #36	; 0x24
 80055a8:	46bd      	mov	sp, r7
 80055aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ae:	4770      	bx	lr
 80055b0:	46020c00 	.word	0x46020c00
 80055b4:	4b742400 	.word	0x4b742400
 80055b8:	46000000 	.word	0x46000000
 80055bc:	08008df4 	.word	0x08008df4

080055c0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b089      	sub	sp, #36	; 0x24
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80055c8:	4bac      	ldr	r3, [pc, #688]	; (800587c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 80055ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055d0:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80055d2:	4baa      	ldr	r3, [pc, #680]	; (800587c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 80055d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055d6:	f003 0303 	and.w	r3, r3, #3
 80055da:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 80055dc:	4ba7      	ldr	r3, [pc, #668]	; (800587c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 80055de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055e0:	0a1b      	lsrs	r3, r3, #8
 80055e2:	f003 030f 	and.w	r3, r3, #15
 80055e6:	3301      	adds	r3, #1
 80055e8:	613b      	str	r3, [r7, #16]
  pll2fracen = RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN;
 80055ea:	4ba4      	ldr	r3, [pc, #656]	; (800587c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 80055ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055ee:	f003 0310 	and.w	r3, r3, #16
 80055f2:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80055f4:	4ba1      	ldr	r3, [pc, #644]	; (800587c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 80055f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055f8:	08db      	lsrs	r3, r3, #3
 80055fa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80055fe:	68fa      	ldr	r2, [r7, #12]
 8005600:	fb02 f303 	mul.w	r3, r2, r3
 8005604:	ee07 3a90 	vmov	s15, r3
 8005608:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800560c:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	2b00      	cmp	r3, #0
 8005614:	f000 8123 	beq.w	800585e <HAL_RCCEx_GetPLL2ClockFreq+0x29e>
  {
    switch (pll2source)
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	2b03      	cmp	r3, #3
 800561c:	d062      	beq.n	80056e4 <HAL_RCCEx_GetPLL2ClockFreq+0x124>
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	2b03      	cmp	r3, #3
 8005622:	f200 8081 	bhi.w	8005728 <HAL_RCCEx_GetPLL2ClockFreq+0x168>
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	2b01      	cmp	r3, #1
 800562a:	d024      	beq.n	8005676 <HAL_RCCEx_GetPLL2ClockFreq+0xb6>
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	2b02      	cmp	r3, #2
 8005630:	d17a      	bne.n	8005728 <HAL_RCCEx_GetPLL2ClockFreq+0x168>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	ee07 3a90 	vmov	s15, r3
 8005638:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800563c:	eddf 6a90 	vldr	s13, [pc, #576]	; 8005880 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>
 8005640:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005644:	4b8d      	ldr	r3, [pc, #564]	; (800587c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8005646:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005648:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800564c:	ee07 3a90 	vmov	s15, r3
 8005650:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 8005654:	ed97 6a02 	vldr	s12, [r7, #8]
 8005658:	eddf 5a8a 	vldr	s11, [pc, #552]	; 8005884 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>
 800565c:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005660:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 8005664:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005668:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800566c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005670:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005674:	e08f      	b.n	8005796 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8005676:	4b81      	ldr	r3, [pc, #516]	; (800587c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8005678:	689b      	ldr	r3, [r3, #8]
 800567a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800567e:	2b00      	cmp	r3, #0
 8005680:	d005      	beq.n	800568e <HAL_RCCEx_GetPLL2ClockFreq+0xce>
 8005682:	4b7e      	ldr	r3, [pc, #504]	; (800587c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8005684:	689b      	ldr	r3, [r3, #8]
 8005686:	0f1b      	lsrs	r3, r3, #28
 8005688:	f003 030f 	and.w	r3, r3, #15
 800568c:	e006      	b.n	800569c <HAL_RCCEx_GetPLL2ClockFreq+0xdc>
 800568e:	4b7b      	ldr	r3, [pc, #492]	; (800587c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8005690:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005694:	041b      	lsls	r3, r3, #16
 8005696:	0f1b      	lsrs	r3, r3, #28
 8005698:	f003 030f 	and.w	r3, r3, #15
 800569c:	4a7a      	ldr	r2, [pc, #488]	; (8005888 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800569e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056a2:	ee07 3a90 	vmov	s15, r3
 80056a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056aa:	693b      	ldr	r3, [r7, #16]
 80056ac:	ee07 3a90 	vmov	s15, r3
 80056b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 80056b8:	69bb      	ldr	r3, [r7, #24]
 80056ba:	ee07 3a90 	vmov	s15, r3
 80056be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80056c6:	eddf 5a6f 	vldr	s11, [pc, #444]	; 8005884 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>
 80056ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80056d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 80056da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80056e2:	e058      	b.n	8005796 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	ee07 3a90 	vmov	s15, r3
 80056ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056ee:	eddf 6a64 	vldr	s13, [pc, #400]	; 8005880 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>
 80056f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056f6:	4b61      	ldr	r3, [pc, #388]	; (800587c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 80056f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056fe:	ee07 3a90 	vmov	s15, r3
 8005702:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 8005706:	ed97 6a02 	vldr	s12, [r7, #8]
 800570a:	eddf 5a5e 	vldr	s11, [pc, #376]	; 8005884 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>
 800570e:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8005712:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 8005716:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800571a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800571e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005722:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005726:	e036      	b.n	8005796 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

      default:
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8005728:	4b54      	ldr	r3, [pc, #336]	; (800587c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800572a:	689b      	ldr	r3, [r3, #8]
 800572c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005730:	2b00      	cmp	r3, #0
 8005732:	d005      	beq.n	8005740 <HAL_RCCEx_GetPLL2ClockFreq+0x180>
 8005734:	4b51      	ldr	r3, [pc, #324]	; (800587c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	0f1b      	lsrs	r3, r3, #28
 800573a:	f003 030f 	and.w	r3, r3, #15
 800573e:	e006      	b.n	800574e <HAL_RCCEx_GetPLL2ClockFreq+0x18e>
 8005740:	4b4e      	ldr	r3, [pc, #312]	; (800587c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8005742:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005746:	041b      	lsls	r3, r3, #16
 8005748:	0f1b      	lsrs	r3, r3, #28
 800574a:	f003 030f 	and.w	r3, r3, #15
 800574e:	4a4e      	ldr	r2, [pc, #312]	; (8005888 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8005750:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005754:	ee07 3a90 	vmov	s15, r3
 8005758:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800575c:	693b      	ldr	r3, [r7, #16]
 800575e:	ee07 3a90 	vmov	s15, r3
 8005762:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005766:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 800576a:	69bb      	ldr	r3, [r7, #24]
 800576c:	ee07 3a90 	vmov	s15, r3
 8005770:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005774:	ed97 6a02 	vldr	s12, [r7, #8]
 8005778:	eddf 5a42 	vldr	s11, [pc, #264]	; 8005884 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>
 800577c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005780:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005784:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005788:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 800578c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005790:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005794:	bf00      	nop
    }
    if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8005796:	4b39      	ldr	r3, [pc, #228]	; (800587c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8005798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800579a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d017      	beq.n	80057d2 <HAL_RCCEx_GetPLL2ClockFreq+0x212>
    {
      PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80057a2:	4b36      	ldr	r3, [pc, #216]	; (800587c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 80057a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057a6:	0a5b      	lsrs	r3, r3, #9
 80057a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80057ac:	ee07 3a90 	vmov	s15, r3
 80057b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 80057b4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80057b8:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80057bc:	edd7 6a07 	vldr	s13, [r7, #28]
 80057c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80057c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80057c8:	ee17 2a90 	vmov	r2, s15
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	601a      	str	r2, [r3, #0]
 80057d0:	e002      	b.n	80057d8 <HAL_RCCEx_GetPLL2ClockFreq+0x218>
                                                                     (float_t)1));
    }
    else
    {
      PLL2_Clocks->PLL2_P_Frequency = 0U;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2200      	movs	r2, #0
 80057d6:	601a      	str	r2, [r3, #0]
    }
    if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80057d8:	4b28      	ldr	r3, [pc, #160]	; (800587c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 80057da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d017      	beq.n	8005814 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
    {
      PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80057e4:	4b25      	ldr	r3, [pc, #148]	; (800587c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 80057e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057e8:	0c1b      	lsrs	r3, r3, #16
 80057ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80057ee:	ee07 3a90 	vmov	s15, r3
 80057f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 80057f6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80057fa:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80057fe:	edd7 6a07 	vldr	s13, [r7, #28]
 8005802:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005806:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800580a:	ee17 2a90 	vmov	r2, s15
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	605a      	str	r2, [r3, #4]
 8005812:	e002      	b.n	800581a <HAL_RCCEx_GetPLL2ClockFreq+0x25a>
                                                                     (float_t)1));
    }
    else
    {
      PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2200      	movs	r2, #0
 8005818:	605a      	str	r2, [r3, #4]
    }
    if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 800581a:	4b18      	ldr	r3, [pc, #96]	; (800587c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800581c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800581e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005822:	2b00      	cmp	r3, #0
 8005824:	d017      	beq.n	8005856 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    {
      PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005826:	4b15      	ldr	r3, [pc, #84]	; (800587c <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8005828:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800582a:	0e1b      	lsrs	r3, r3, #24
 800582c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005830:	ee07 3a90 	vmov	s15, r3
 8005834:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 8005838:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800583c:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8005840:	edd7 6a07 	vldr	s13, [r7, #28]
 8005844:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005848:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800584c:	ee17 2a90 	vmov	r2, s15
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005854:	e00c      	b.n	8005870 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>
      PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2200      	movs	r2, #0
 800585a:	609a      	str	r2, [r3, #8]
}
 800585c:	e008      	b.n	8005870 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2200      	movs	r2, #0
 8005862:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2200      	movs	r2, #0
 8005868:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2200      	movs	r2, #0
 800586e:	609a      	str	r2, [r3, #8]
}
 8005870:	bf00      	nop
 8005872:	3724      	adds	r7, #36	; 0x24
 8005874:	46bd      	mov	sp, r7
 8005876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587a:	4770      	bx	lr
 800587c:	46020c00 	.word	0x46020c00
 8005880:	4b742400 	.word	0x4b742400
 8005884:	46000000 	.word	0x46000000
 8005888:	08008df4 	.word	0x08008df4

0800588c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800588c:	b480      	push	{r7}
 800588e:	b089      	sub	sp, #36	; 0x24
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8005894:	4bac      	ldr	r3, [pc, #688]	; (8005b48 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8005896:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005898:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800589c:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800589e:	4baa      	ldr	r3, [pc, #680]	; (8005b48 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 80058a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058a2:	f003 0303 	and.w	r3, r3, #3
 80058a6:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 80058a8:	4ba7      	ldr	r3, [pc, #668]	; (8005b48 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 80058aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ac:	0a1b      	lsrs	r3, r3, #8
 80058ae:	f003 030f 	and.w	r3, r3, #15
 80058b2:	3301      	adds	r3, #1
 80058b4:	613b      	str	r3, [r7, #16]
  pll3fracen = RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN;
 80058b6:	4ba4      	ldr	r3, [pc, #656]	; (8005b48 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 80058b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ba:	f003 0310 	and.w	r3, r3, #16
 80058be:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80058c0:	4ba1      	ldr	r3, [pc, #644]	; (8005b48 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 80058c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058c4:	08db      	lsrs	r3, r3, #3
 80058c6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80058ca:	68fa      	ldr	r2, [r7, #12]
 80058cc:	fb02 f303 	mul.w	r3, r2, r3
 80058d0:	ee07 3a90 	vmov	s15, r3
 80058d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058d8:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	f000 8123 	beq.w	8005b2a <HAL_RCCEx_GetPLL3ClockFreq+0x29e>
  {
    switch (pll3source)
 80058e4:	697b      	ldr	r3, [r7, #20]
 80058e6:	2b03      	cmp	r3, #3
 80058e8:	d062      	beq.n	80059b0 <HAL_RCCEx_GetPLL3ClockFreq+0x124>
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	2b03      	cmp	r3, #3
 80058ee:	f200 8081 	bhi.w	80059f4 <HAL_RCCEx_GetPLL3ClockFreq+0x168>
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	2b01      	cmp	r3, #1
 80058f6:	d024      	beq.n	8005942 <HAL_RCCEx_GetPLL3ClockFreq+0xb6>
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	2b02      	cmp	r3, #2
 80058fc:	d17a      	bne.n	80059f4 <HAL_RCCEx_GetPLL3ClockFreq+0x168>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	ee07 3a90 	vmov	s15, r3
 8005904:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005908:	eddf 6a90 	vldr	s13, [pc, #576]	; 8005b4c <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>
 800590c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005910:	4b8d      	ldr	r3, [pc, #564]	; (8005b48 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8005912:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005914:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005918:	ee07 3a90 	vmov	s15, r3
 800591c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 8005920:	ed97 6a02 	vldr	s12, [r7, #8]
 8005924:	eddf 5a8a 	vldr	s11, [pc, #552]	; 8005b50 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>
 8005928:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800592c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 8005930:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005934:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8005938:	ee67 7a27 	vmul.f32	s15, s14, s15
 800593c:	edc7 7a07 	vstr	s15, [r7, #28]

        break;
 8005940:	e08f      	b.n	8005a62 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8005942:	4b81      	ldr	r3, [pc, #516]	; (8005b48 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800594a:	2b00      	cmp	r3, #0
 800594c:	d005      	beq.n	800595a <HAL_RCCEx_GetPLL3ClockFreq+0xce>
 800594e:	4b7e      	ldr	r3, [pc, #504]	; (8005b48 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	0f1b      	lsrs	r3, r3, #28
 8005954:	f003 030f 	and.w	r3, r3, #15
 8005958:	e006      	b.n	8005968 <HAL_RCCEx_GetPLL3ClockFreq+0xdc>
 800595a:	4b7b      	ldr	r3, [pc, #492]	; (8005b48 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800595c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005960:	041b      	lsls	r3, r3, #16
 8005962:	0f1b      	lsrs	r3, r3, #28
 8005964:	f003 030f 	and.w	r3, r3, #15
 8005968:	4a7a      	ldr	r2, [pc, #488]	; (8005b54 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 800596a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800596e:	ee07 3a90 	vmov	s15, r3
 8005972:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	ee07 3a90 	vmov	s15, r3
 800597c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005980:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005984:	69bb      	ldr	r3, [r7, #24]
 8005986:	ee07 3a90 	vmov	s15, r3
 800598a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800598e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005992:	eddf 5a6f 	vldr	s11, [pc, #444]	; 8005b50 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>
 8005996:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800599a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800599e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80059a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80059a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80059ae:	e058      	b.n	8005a62 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80059b0:	693b      	ldr	r3, [r7, #16]
 80059b2:	ee07 3a90 	vmov	s15, r3
 80059b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059ba:	eddf 6a64 	vldr	s13, [pc, #400]	; 8005b4c <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>
 80059be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80059c2:	4b61      	ldr	r3, [pc, #388]	; (8005b48 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 80059c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059ca:	ee07 3a90 	vmov	s15, r3
 80059ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 80059d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80059d6:	eddf 5a5e 	vldr	s11, [pc, #376]	; 8005b50 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>
 80059da:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80059de:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 80059e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80059e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80059ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80059f2:	e036      	b.n	8005a62 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

      default:
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80059f4:	4b54      	ldr	r3, [pc, #336]	; (8005b48 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d005      	beq.n	8005a0c <HAL_RCCEx_GetPLL3ClockFreq+0x180>
 8005a00:	4b51      	ldr	r3, [pc, #324]	; (8005b48 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	0f1b      	lsrs	r3, r3, #28
 8005a06:	f003 030f 	and.w	r3, r3, #15
 8005a0a:	e006      	b.n	8005a1a <HAL_RCCEx_GetPLL3ClockFreq+0x18e>
 8005a0c:	4b4e      	ldr	r3, [pc, #312]	; (8005b48 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8005a0e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005a12:	041b      	lsls	r3, r3, #16
 8005a14:	0f1b      	lsrs	r3, r3, #28
 8005a16:	f003 030f 	and.w	r3, r3, #15
 8005a1a:	4a4e      	ldr	r2, [pc, #312]	; (8005b54 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8005a1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a20:	ee07 3a90 	vmov	s15, r3
 8005a24:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	ee07 3a90 	vmov	s15, r3
 8005a2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005a36:	69bb      	ldr	r3, [r7, #24]
 8005a38:	ee07 3a90 	vmov	s15, r3
 8005a3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a40:	ed97 6a02 	vldr	s12, [r7, #8]
 8005a44:	eddf 5a42 	vldr	s11, [pc, #264]	; 8005b50 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>
 8005a48:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a4c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a50:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005a54:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8005a58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a5c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005a60:	bf00      	nop
    }

    if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8005a62:	4b39      	ldr	r3, [pc, #228]	; (8005b48 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8005a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d017      	beq.n	8005a9e <HAL_RCCEx_GetPLL3ClockFreq+0x212>
    {
      PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005a6e:	4b36      	ldr	r3, [pc, #216]	; (8005b48 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8005a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a72:	0a5b      	lsrs	r3, r3, #9
 8005a74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005a78:	ee07 3a90 	vmov	s15, r3
 8005a7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 8005a80:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005a84:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005a88:	edd7 6a07 	vldr	s13, [r7, #28]
 8005a8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005a90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a94:	ee17 2a90 	vmov	r2, s15
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	601a      	str	r2, [r3, #0]
 8005a9c:	e002      	b.n	8005aa4 <HAL_RCCEx_GetPLL3ClockFreq+0x218>
                                                                     (float_t)1));
    }
    else
    {
      PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	601a      	str	r2, [r3, #0]
    }

    if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8005aa4:	4b28      	ldr	r3, [pc, #160]	; (8005b48 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8005aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d017      	beq.n	8005ae0 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
    {
      PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005ab0:	4b25      	ldr	r3, [pc, #148]	; (8005b48 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8005ab2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ab4:	0c1b      	lsrs	r3, r3, #16
 8005ab6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005aba:	ee07 3a90 	vmov	s15, r3
 8005abe:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 8005ac2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005ac6:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005aca:	edd7 6a07 	vldr	s13, [r7, #28]
 8005ace:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005ad2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005ad6:	ee17 2a90 	vmov	r2, s15
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	605a      	str	r2, [r3, #4]
 8005ade:	e002      	b.n	8005ae6 <HAL_RCCEx_GetPLL3ClockFreq+0x25a>
                                                                     (float_t)1));
    }
    else
    {
      PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	605a      	str	r2, [r3, #4]
    }

    if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8005ae6:	4b18      	ldr	r3, [pc, #96]	; (8005b48 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8005ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d017      	beq.n	8005b22 <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    {
      PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005af2:	4b15      	ldr	r3, [pc, #84]	; (8005b48 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8005af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005af6:	0e1b      	lsrs	r3, r3, #24
 8005af8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005afc:	ee07 3a90 	vmov	s15, r3
 8005b00:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 8005b04:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005b08:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005b0c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005b10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b18:	ee17 2a90 	vmov	r2, s15
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	609a      	str	r2, [r3, #8]
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 8005b20:	e00c      	b.n	8005b3c <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>
      PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2200      	movs	r2, #0
 8005b26:	609a      	str	r2, [r3, #8]
}
 8005b28:	e008      	b.n	8005b3c <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2200      	movs	r2, #0
 8005b34:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	609a      	str	r2, [r3, #8]
}
 8005b3c:	bf00      	nop
 8005b3e:	3724      	adds	r7, #36	; 0x24
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr
 8005b48:	46020c00 	.word	0x46020c00
 8005b4c:	4b742400 	.word	0x4b742400
 8005b50:	46000000 	.word	0x46000000
 8005b54:	08008df4 	.word	0x08008df4

08005b58 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_FDCAN1 FDCAN1 peripheral clock
  *            @arg @ref RCC_PERIPHCLK_DAC1 DAC1 peripheral clock
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b08e      	sub	sp, #56	; 0x38
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8005b62:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b66:	f5a2 2180 	sub.w	r1, r2, #262144	; 0x40000
 8005b6a:	430b      	orrs	r3, r1
 8005b6c:	d145      	bne.n	8005bfa <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8005b6e:	4ba7      	ldr	r3, [pc, #668]	; (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005b70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005b74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b78:	633b      	str	r3, [r7, #48]	; 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8005b7a:	4ba4      	ldr	r3, [pc, #656]	; (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005b7c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005b80:	f003 0302 	and.w	r3, r3, #2
 8005b84:	2b02      	cmp	r3, #2
 8005b86:	d108      	bne.n	8005b9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8005b88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b8e:	d104      	bne.n	8005b9a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8005b90:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b94:	637b      	str	r3, [r7, #52]	; 0x34
 8005b96:	f001 b8fc 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8005b9a:	4b9c      	ldr	r3, [pc, #624]	; (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005b9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005ba0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005ba4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005ba8:	d114      	bne.n	8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 8005baa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005bb0:	d110      	bne.n	8005bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005bb2:	4b96      	ldr	r3, [pc, #600]	; (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005bb4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005bb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bbc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005bc0:	d103      	bne.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 8005bc2:	23fa      	movs	r3, #250	; 0xfa
 8005bc4:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005bc6:	f001 b8e4 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      else
      {
        frequency = LSI_VALUE;
 8005bca:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8005bce:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005bd0:	f001 b8df 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8005bd4:	4b8d      	ldr	r3, [pc, #564]	; (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bdc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005be0:	d107      	bne.n	8005bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8005be2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005be4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005be8:	d103      	bne.n	8005bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 8005bea:	4b89      	ldr	r3, [pc, #548]	; (8005e10 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005bec:	637b      	str	r3, [r7, #52]	; 0x34
 8005bee:	f001 b8d0 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	637b      	str	r3, [r7, #52]	; 0x34
 8005bf6:	f001 b8cc 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8005bfa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005bfe:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 8005c02:	430b      	orrs	r3, r1
 8005c04:	d151      	bne.n	8005caa <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8005c06:	4b81      	ldr	r3, [pc, #516]	; (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005c08:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8005c0c:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8005c10:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 8005c12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c14:	2b80      	cmp	r3, #128	; 0x80
 8005c16:	d035      	beq.n	8005c84 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8005c18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c1a:	2b80      	cmp	r3, #128	; 0x80
 8005c1c:	d841      	bhi.n	8005ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8005c1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c20:	2b60      	cmp	r3, #96	; 0x60
 8005c22:	d02a      	beq.n	8005c7a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8005c24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c26:	2b60      	cmp	r3, #96	; 0x60
 8005c28:	d83b      	bhi.n	8005ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8005c2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c2c:	2b40      	cmp	r3, #64	; 0x40
 8005c2e:	d009      	beq.n	8005c44 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8005c30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c32:	2b40      	cmp	r3, #64	; 0x40
 8005c34:	d835      	bhi.n	8005ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8005c36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d00c      	beq.n	8005c56 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8005c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c3e:	2b20      	cmp	r3, #32
 8005c40:	d012      	beq.n	8005c68 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8005c42:	e02e      	b.n	8005ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005c44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005c48:	4618      	mov	r0, r3
 8005c4a:	f7ff fb53 	bl	80052f4 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8005c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c50:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005c52:	f001 b89e 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005c56:	f107 0318 	add.w	r3, r7, #24
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f7ff fcb0 	bl	80055c0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8005c60:	69bb      	ldr	r3, [r7, #24]
 8005c62:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005c64:	f001 b895 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005c68:	f107 030c 	add.w	r3, r7, #12
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f7ff fe0d 	bl	800588c <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005c76:	f001 b88c 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005c7a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8005c7e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005c80:	f001 b887 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005c84:	4b61      	ldr	r3, [pc, #388]	; (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c90:	d103      	bne.n	8005c9a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 8005c92:	4b60      	ldr	r3, [pc, #384]	; (8005e14 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005c94:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005c96:	f001 b87c 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005c9e:	f001 b878 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default :
      {
        frequency = 0U;
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005ca6:	f001 b874 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8005caa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005cae:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 8005cb2:	430b      	orrs	r3, r1
 8005cb4:	d158      	bne.n	8005d68 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8005cb6:	4b55      	ldr	r3, [pc, #340]	; (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005cb8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8005cbc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005cc0:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 8005cc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cc8:	d03b      	beq.n	8005d42 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8005cca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ccc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cd0:	d846      	bhi.n	8005d60 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8005cd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cd4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005cd8:	d02e      	beq.n	8005d38 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 8005cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cdc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005ce0:	d83e      	bhi.n	8005d60 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8005ce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ce4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ce8:	d00b      	beq.n	8005d02 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8005cea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005cf0:	d836      	bhi.n	8005d60 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8005cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d00d      	beq.n	8005d14 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8005cf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cfa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005cfe:	d012      	beq.n	8005d26 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 8005d00:	e02e      	b.n	8005d60 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005d02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005d06:	4618      	mov	r0, r3
 8005d08:	f7ff faf4 	bl	80052f4 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8005d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d0e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005d10:	f001 b83f 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005d14:	f107 0318 	add.w	r3, r7, #24
 8005d18:	4618      	mov	r0, r3
 8005d1a:	f7ff fc51 	bl	80055c0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8005d1e:	69bb      	ldr	r3, [r7, #24]
 8005d20:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005d22:	f001 b836 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005d26:	f107 030c 	add.w	r3, r7, #12
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f7ff fdae 	bl	800588c <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005d34:	f001 b82d 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005d38:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8005d3c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005d3e:	f001 b828 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005d42:	4b32      	ldr	r3, [pc, #200]	; (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d4e:	d103      	bne.n	8005d58 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 8005d50:	4b30      	ldr	r3, [pc, #192]	; (8005e14 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005d52:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005d54:	f001 b81d 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005d5c:	f001 b819 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default :

        frequency = 0U;
 8005d60:	2300      	movs	r3, #0
 8005d62:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005d64:	f001 b815 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 8005d68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d6c:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 8005d70:	430b      	orrs	r3, r1
 8005d72:	d126      	bne.n	8005dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 8005d74:	4b25      	ldr	r3, [pc, #148]	; (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005d76:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8005d7a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d7e:	633b      	str	r3, [r7, #48]	; 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 8005d80:	4b22      	ldr	r3, [pc, #136]	; (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d8c:	d106      	bne.n	8005d9c <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 8005d8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d103      	bne.n	8005d9c <HAL_RCCEx_GetPeriphCLKFreq+0x244>
    {
      frequency = HSI_VALUE;
 8005d94:	4b1f      	ldr	r3, [pc, #124]	; (8005e14 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005d96:	637b      	str	r3, [r7, #52]	; 0x34
 8005d98:	f000 bffb 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 8005d9c:	4b1b      	ldr	r3, [pc, #108]	; (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005da4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005da8:	d107      	bne.n	8005dba <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 8005daa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005db0:	d103      	bne.n	8005dba <HAL_RCCEx_GetPeriphCLKFreq+0x262>
    {
      frequency = HSI_VALUE >> 1U;
 8005db2:	4b19      	ldr	r3, [pc, #100]	; (8005e18 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8005db4:	637b      	str	r3, [r7, #52]	; 0x34
 8005db6:	f000 bfec 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	637b      	str	r3, [r7, #52]	; 0x34
 8005dbe:	f000 bfe8 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8005dc2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005dc6:	f5a2 1180 	sub.w	r1, r2, #1048576	; 0x100000
 8005dca:	430b      	orrs	r3, r1
 8005dcc:	d164      	bne.n	8005e98 <HAL_RCCEx_GetPeriphCLKFreq+0x340>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8005dce:	4b0f      	ldr	r3, [pc, #60]	; (8005e0c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005dd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005dd4:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8005dd8:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 8005dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ddc:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005de0:	d03d      	beq.n	8005e5e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8005de2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005de4:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005de8:	d852      	bhi.n	8005e90 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8005dea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005df0:	d014      	beq.n	8005e1c <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8005df2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005df4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005df8:	d84a      	bhi.n	8005e90 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8005dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d01f      	beq.n	8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 8005e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e02:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005e06:	d012      	beq.n	8005e2e <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 8005e08:	e042      	b.n	8005e90 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8005e0a:	bf00      	nop
 8005e0c:	46020c00 	.word	0x46020c00
 8005e10:	0007a120 	.word	0x0007a120
 8005e14:	00f42400 	.word	0x00f42400
 8005e18:	007a1200 	.word	0x007a1200
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005e1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005e20:	4618      	mov	r0, r3
 8005e22:	f7ff fa67 	bl	80052f4 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8005e26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e28:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005e2a:	f000 bfb2 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005e2e:	f107 0318 	add.w	r3, r7, #24
 8005e32:	4618      	mov	r0, r3
 8005e34:	f7ff fbc4 	bl	80055c0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8005e38:	69fb      	ldr	r3, [r7, #28]
 8005e3a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005e3c:	f000 bfa9 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8005e40:	4bab      	ldr	r3, [pc, #684]	; (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005e48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e4c:	d103      	bne.n	8005e56 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
        {
          frequency = HSI48_VALUE;
 8005e4e:	4ba9      	ldr	r3, [pc, #676]	; (80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005e50:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005e52:	f000 bf9e 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 8005e56:	2300      	movs	r3, #0
 8005e58:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005e5a:	f000 bf9a 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005e5e:	4ba4      	ldr	r3, [pc, #656]	; (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8005e60:	689b      	ldr	r3, [r3, #8]
 8005e62:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d005      	beq.n	8005e76 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8005e6a:	4ba1      	ldr	r3, [pc, #644]	; (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	0e1b      	lsrs	r3, r3, #24
 8005e70:	f003 030f 	and.w	r3, r3, #15
 8005e74:	e006      	b.n	8005e84 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>
 8005e76:	4b9e      	ldr	r3, [pc, #632]	; (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8005e78:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005e7c:	041b      	lsls	r3, r3, #16
 8005e7e:	0e1b      	lsrs	r3, r3, #24
 8005e80:	f003 030f 	and.w	r3, r3, #15
 8005e84:	4a9c      	ldr	r2, [pc, #624]	; (80060f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8005e86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e8a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005e8c:	f000 bf81 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default :

        frequency = 0U;
 8005e90:	2300      	movs	r3, #0
 8005e92:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005e94:	f000 bf7d 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8005e98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e9c:	f5a2 1100 	sub.w	r1, r2, #2097152	; 0x200000
 8005ea0:	430b      	orrs	r3, r1
 8005ea2:	d175      	bne.n	8005f90 <HAL_RCCEx_GetPeriphCLKFreq+0x438>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8005ea4:	4b92      	ldr	r3, [pc, #584]	; (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8005ea6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8005eaa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005eae:	633b      	str	r3, [r7, #48]	; 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8005eb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d15b      	bne.n	8005f6e <HAL_RCCEx_GetPeriphCLKFreq+0x416>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8005eb6:	4b8e      	ldr	r3, [pc, #568]	; (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8005eb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005ebc:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8005ec0:	633b      	str	r3, [r7, #48]	; 0x30

      switch (srcclk)
 8005ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ec4:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005ec8:	d034      	beq.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8005eca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ecc:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005ed0:	d849      	bhi.n	8005f66 <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 8005ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ed4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005ed8:	d00b      	beq.n	8005ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
 8005eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005edc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005ee0:	d841      	bhi.n	8005f66 <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 8005ee2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d016      	beq.n	8005f16 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8005ee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eea:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005eee:	d009      	beq.n	8005f04 <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
 8005ef0:	e039      	b.n	8005f66 <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005ef2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f7ff f9fc 	bl	80052f4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005efc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005efe:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 8005f00:	f000 bf47 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005f04:	f107 0318 	add.w	r3, r7, #24
 8005f08:	4618      	mov	r0, r3
 8005f0a:	f7ff fb59 	bl	80055c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005f0e:	69fb      	ldr	r3, [r7, #28]
 8005f10:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 8005f12:	f000 bf3e 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8005f16:	4b76      	ldr	r3, [pc, #472]	; (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005f1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f22:	d103      	bne.n	8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
          {
            frequency = HSI48_VALUE;
 8005f24:	4b73      	ldr	r3, [pc, #460]	; (80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005f26:	637b      	str	r3, [r7, #52]	; 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8005f28:	f000 bf33 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
            frequency = 0U;
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 8005f30:	f000 bf2f 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005f34:	4b6e      	ldr	r3, [pc, #440]	; (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d005      	beq.n	8005f4c <HAL_RCCEx_GetPeriphCLKFreq+0x3f4>
 8005f40:	4b6b      	ldr	r3, [pc, #428]	; (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	0e1b      	lsrs	r3, r3, #24
 8005f46:	f003 030f 	and.w	r3, r3, #15
 8005f4a:	e006      	b.n	8005f5a <HAL_RCCEx_GetPeriphCLKFreq+0x402>
 8005f4c:	4b68      	ldr	r3, [pc, #416]	; (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8005f4e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005f52:	041b      	lsls	r3, r3, #16
 8005f54:	0e1b      	lsrs	r3, r3, #24
 8005f56:	f003 030f 	and.w	r3, r3, #15
 8005f5a:	4a67      	ldr	r2, [pc, #412]	; (80060f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8005f5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f60:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 8005f62:	f000 bf16 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        }
        default :
        {
          frequency = 0U;
 8005f66:	2300      	movs	r3, #0
 8005f68:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 8005f6a:	f000 bf12 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 8005f6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f70:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005f74:	d108      	bne.n	8005f88 <HAL_RCCEx_GetPeriphCLKFreq+0x430>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005f76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	f7ff f9ba 	bl	80052f4 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8005f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f82:	637b      	str	r3, [r7, #52]	; 0x34
 8005f84:	f000 bf05 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else
    {
      frequency = 0U;
 8005f88:	2300      	movs	r3, #0
 8005f8a:	637b      	str	r3, [r7, #52]	; 0x34
 8005f8c:	f000 bf01 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8005f90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f94:	1e51      	subs	r1, r2, #1
 8005f96:	430b      	orrs	r3, r1
 8005f98:	d136      	bne.n	8006008 <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8005f9a:	4b55      	ldr	r3, [pc, #340]	; (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8005f9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005fa0:	f003 0303 	and.w	r3, r3, #3
 8005fa4:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8005fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d104      	bne.n	8005fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x45e>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8005fac:	f7fe fb34 	bl	8004618 <HAL_RCC_GetPCLK2Freq>
 8005fb0:	6378      	str	r0, [r7, #52]	; 0x34
 8005fb2:	f000 beee 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8005fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fb8:	2b01      	cmp	r3, #1
 8005fba:	d104      	bne.n	8005fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8005fbc:	f7fe f9f6 	bl	80043ac <HAL_RCC_GetSysClockFreq>
 8005fc0:	6378      	str	r0, [r7, #52]	; 0x34
 8005fc2:	f000 bee6 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8005fc6:	4b4a      	ldr	r3, [pc, #296]	; (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005fce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005fd2:	d106      	bne.n	8005fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8005fd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fd6:	2b02      	cmp	r3, #2
 8005fd8:	d103      	bne.n	8005fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
    {
      frequency = HSI_VALUE;
 8005fda:	4b48      	ldr	r3, [pc, #288]	; (80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8005fdc:	637b      	str	r3, [r7, #52]	; 0x34
 8005fde:	f000 bed8 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8005fe2:	4b43      	ldr	r3, [pc, #268]	; (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8005fe4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005fe8:	f003 0302 	and.w	r3, r3, #2
 8005fec:	2b02      	cmp	r3, #2
 8005fee:	d107      	bne.n	8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
 8005ff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ff2:	2b03      	cmp	r3, #3
 8005ff4:	d104      	bne.n	8006000 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
    {
      frequency = LSE_VALUE;
 8005ff6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ffa:	637b      	str	r3, [r7, #52]	; 0x34
 8005ffc:	f000 bec9 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 8006000:	2300      	movs	r3, #0
 8006002:	637b      	str	r3, [r7, #52]	; 0x34
 8006004:	f000 bec5 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 8006008:	e9d7 2300 	ldrd	r2, r3, [r7]
 800600c:	1e91      	subs	r1, r2, #2
 800600e:	430b      	orrs	r3, r1
 8006010:	d136      	bne.n	8006080 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8006012:	4b37      	ldr	r3, [pc, #220]	; (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006014:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006018:	f003 030c 	and.w	r3, r3, #12
 800601c:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800601e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006020:	2b00      	cmp	r3, #0
 8006022:	d104      	bne.n	800602e <HAL_RCCEx_GetPeriphCLKFreq+0x4d6>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006024:	f7fe fae4 	bl	80045f0 <HAL_RCC_GetPCLK1Freq>
 8006028:	6378      	str	r0, [r7, #52]	; 0x34
 800602a:	f000 beb2 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 800602e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006030:	2b04      	cmp	r3, #4
 8006032:	d104      	bne.n	800603e <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006034:	f7fe f9ba 	bl	80043ac <HAL_RCC_GetSysClockFreq>
 8006038:	6378      	str	r0, [r7, #52]	; 0x34
 800603a:	f000 beaa 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800603e:	4b2c      	ldr	r3, [pc, #176]	; (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006046:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800604a:	d106      	bne.n	800605a <HAL_RCCEx_GetPeriphCLKFreq+0x502>
 800604c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800604e:	2b08      	cmp	r3, #8
 8006050:	d103      	bne.n	800605a <HAL_RCCEx_GetPeriphCLKFreq+0x502>
    {
      frequency = HSI_VALUE;
 8006052:	4b2a      	ldr	r3, [pc, #168]	; (80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8006054:	637b      	str	r3, [r7, #52]	; 0x34
 8006056:	f000 be9c 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800605a:	4b25      	ldr	r3, [pc, #148]	; (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800605c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006060:	f003 0302 	and.w	r3, r3, #2
 8006064:	2b02      	cmp	r3, #2
 8006066:	d107      	bne.n	8006078 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
 8006068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800606a:	2b0c      	cmp	r3, #12
 800606c:	d104      	bne.n	8006078 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
    {
      frequency = LSE_VALUE;
 800606e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006072:	637b      	str	r3, [r7, #52]	; 0x34
 8006074:	f000 be8d 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 8006078:	2300      	movs	r3, #0
 800607a:	637b      	str	r3, [r7, #52]	; 0x34
 800607c:	f000 be89 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8006080:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006084:	1f11      	subs	r1, r2, #4
 8006086:	430b      	orrs	r3, r1
 8006088:	d13e      	bne.n	8006108 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800608a:	4b19      	ldr	r3, [pc, #100]	; (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800608c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006090:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006094:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8006096:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006098:	2b00      	cmp	r3, #0
 800609a:	d104      	bne.n	80060a6 <HAL_RCCEx_GetPeriphCLKFreq+0x54e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800609c:	f7fe faa8 	bl	80045f0 <HAL_RCC_GetPCLK1Freq>
 80060a0:	6378      	str	r0, [r7, #52]	; 0x34
 80060a2:	f000 be76 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 80060a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060a8:	2b10      	cmp	r3, #16
 80060aa:	d104      	bne.n	80060b6 <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80060ac:	f7fe f97e 	bl	80043ac <HAL_RCC_GetSysClockFreq>
 80060b0:	6378      	str	r0, [r7, #52]	; 0x34
 80060b2:	f000 be6e 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80060b6:	4b0e      	ldr	r3, [pc, #56]	; (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060c2:	d106      	bne.n	80060d2 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 80060c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060c6:	2b20      	cmp	r3, #32
 80060c8:	d103      	bne.n	80060d2 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
    {
      frequency = HSI_VALUE;
 80060ca:	4b0c      	ldr	r3, [pc, #48]	; (80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80060cc:	637b      	str	r3, [r7, #52]	; 0x34
 80060ce:	f000 be60 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80060d2:	4b07      	ldr	r3, [pc, #28]	; (80060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 80060d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80060d8:	f003 0302 	and.w	r3, r3, #2
 80060dc:	2b02      	cmp	r3, #2
 80060de:	d10f      	bne.n	8006100 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 80060e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060e2:	2b30      	cmp	r3, #48	; 0x30
 80060e4:	d10c      	bne.n	8006100 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
    {
      frequency = LSE_VALUE;
 80060e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060ea:	637b      	str	r3, [r7, #52]	; 0x34
 80060ec:	f000 be51 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 80060f0:	46020c00 	.word	0x46020c00
 80060f4:	02dc6c00 	.word	0x02dc6c00
 80060f8:	08008df4 	.word	0x08008df4
 80060fc:	00f42400 	.word	0x00f42400
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 8006100:	2300      	movs	r3, #0
 8006102:	637b      	str	r3, [r7, #52]	; 0x34
 8006104:	f000 be45 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 8006108:	e9d7 2300 	ldrd	r2, r3, [r7]
 800610c:	f1a2 0108 	sub.w	r1, r2, #8
 8006110:	430b      	orrs	r3, r1
 8006112:	d136      	bne.n	8006182 <HAL_RCCEx_GetPeriphCLKFreq+0x62a>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8006114:	4b9f      	ldr	r3, [pc, #636]	; (8006394 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006116:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800611a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800611e:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8006120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006122:	2b00      	cmp	r3, #0
 8006124:	d104      	bne.n	8006130 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006126:	f7fe fa63 	bl	80045f0 <HAL_RCC_GetPCLK1Freq>
 800612a:	6378      	str	r0, [r7, #52]	; 0x34
 800612c:	f000 be31 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8006130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006132:	2b40      	cmp	r3, #64	; 0x40
 8006134:	d104      	bne.n	8006140 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006136:	f7fe f939 	bl	80043ac <HAL_RCC_GetSysClockFreq>
 800613a:	6378      	str	r0, [r7, #52]	; 0x34
 800613c:	f000 be29 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8006140:	4b94      	ldr	r3, [pc, #592]	; (8006394 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006148:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800614c:	d106      	bne.n	800615c <HAL_RCCEx_GetPeriphCLKFreq+0x604>
 800614e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006150:	2b80      	cmp	r3, #128	; 0x80
 8006152:	d103      	bne.n	800615c <HAL_RCCEx_GetPeriphCLKFreq+0x604>
    {
      frequency = HSI_VALUE;
 8006154:	4b90      	ldr	r3, [pc, #576]	; (8006398 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006156:	637b      	str	r3, [r7, #52]	; 0x34
 8006158:	f000 be1b 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 800615c:	4b8d      	ldr	r3, [pc, #564]	; (8006394 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800615e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006162:	f003 0302 	and.w	r3, r3, #2
 8006166:	2b02      	cmp	r3, #2
 8006168:	d107      	bne.n	800617a <HAL_RCCEx_GetPeriphCLKFreq+0x622>
 800616a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800616c:	2bc0      	cmp	r3, #192	; 0xc0
 800616e:	d104      	bne.n	800617a <HAL_RCCEx_GetPeriphCLKFreq+0x622>
    {
      frequency = LSE_VALUE;
 8006170:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006174:	637b      	str	r3, [r7, #52]	; 0x34
 8006176:	f000 be0c 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 800617a:	2300      	movs	r3, #0
 800617c:	637b      	str	r3, [r7, #52]	; 0x34
 800617e:	f000 be08 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8006182:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006186:	f1a2 0110 	sub.w	r1, r2, #16
 800618a:	430b      	orrs	r3, r1
 800618c:	d139      	bne.n	8006202 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800618e:	4b81      	ldr	r3, [pc, #516]	; (8006394 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006190:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006194:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006198:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800619a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800619c:	2b00      	cmp	r3, #0
 800619e:	d104      	bne.n	80061aa <HAL_RCCEx_GetPeriphCLKFreq+0x652>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80061a0:	f7fe fa26 	bl	80045f0 <HAL_RCC_GetPCLK1Freq>
 80061a4:	6378      	str	r0, [r7, #52]	; 0x34
 80061a6:	f000 bdf4 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 80061aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061b0:	d104      	bne.n	80061bc <HAL_RCCEx_GetPeriphCLKFreq+0x664>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80061b2:	f7fe f8fb 	bl	80043ac <HAL_RCC_GetSysClockFreq>
 80061b6:	6378      	str	r0, [r7, #52]	; 0x34
 80061b8:	f000 bdeb 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 80061bc:	4b75      	ldr	r3, [pc, #468]	; (8006394 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061c8:	d107      	bne.n	80061da <HAL_RCCEx_GetPeriphCLKFreq+0x682>
 80061ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061d0:	d103      	bne.n	80061da <HAL_RCCEx_GetPeriphCLKFreq+0x682>
    {
      frequency = HSI_VALUE;
 80061d2:	4b71      	ldr	r3, [pc, #452]	; (8006398 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80061d4:	637b      	str	r3, [r7, #52]	; 0x34
 80061d6:	f000 bddc 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 80061da:	4b6e      	ldr	r3, [pc, #440]	; (8006394 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80061dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80061e0:	f003 0302 	and.w	r3, r3, #2
 80061e4:	2b02      	cmp	r3, #2
 80061e6:	d108      	bne.n	80061fa <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
 80061e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061ea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80061ee:	d104      	bne.n	80061fa <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
    {
      frequency = LSE_VALUE;
 80061f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80061f4:	637b      	str	r3, [r7, #52]	; 0x34
 80061f6:	f000 bdcc 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 80061fa:	2300      	movs	r3, #0
 80061fc:	637b      	str	r3, [r7, #52]	; 0x34
 80061fe:	f000 bdc8 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8006202:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006206:	f1a2 0120 	sub.w	r1, r2, #32
 800620a:	430b      	orrs	r3, r1
 800620c:	d158      	bne.n	80062c0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800620e:	4b61      	ldr	r3, [pc, #388]	; (8006394 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006210:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006214:	f003 0307 	and.w	r3, r3, #7
 8006218:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800621a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800621c:	2b00      	cmp	r3, #0
 800621e:	d104      	bne.n	800622a <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 8006220:	f7fe fa0e 	bl	8004640 <HAL_RCC_GetPCLK3Freq>
 8006224:	6378      	str	r0, [r7, #52]	; 0x34
 8006226:	f000 bdb4 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 800622a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800622c:	2b01      	cmp	r3, #1
 800622e:	d104      	bne.n	800623a <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006230:	f7fe f8bc 	bl	80043ac <HAL_RCC_GetSysClockFreq>
 8006234:	6378      	str	r0, [r7, #52]	; 0x34
 8006236:	f000 bdac 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800623a:	4b56      	ldr	r3, [pc, #344]	; (8006394 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006242:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006246:	d106      	bne.n	8006256 <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
 8006248:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800624a:	2b02      	cmp	r3, #2
 800624c:	d103      	bne.n	8006256 <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
    {
      frequency = HSI_VALUE;
 800624e:	4b52      	ldr	r3, [pc, #328]	; (8006398 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006250:	637b      	str	r3, [r7, #52]	; 0x34
 8006252:	f000 bd9e 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8006256:	4b4f      	ldr	r3, [pc, #316]	; (8006394 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006258:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800625c:	f003 0302 	and.w	r3, r3, #2
 8006260:	2b02      	cmp	r3, #2
 8006262:	d107      	bne.n	8006274 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
 8006264:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006266:	2b03      	cmp	r3, #3
 8006268:	d104      	bne.n	8006274 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
    {
      frequency = LSE_VALUE;
 800626a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800626e:	637b      	str	r3, [r7, #52]	; 0x34
 8006270:	f000 bd8f 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8006274:	4b47      	ldr	r3, [pc, #284]	; (8006394 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f003 0320 	and.w	r3, r3, #32
 800627c:	2b20      	cmp	r3, #32
 800627e:	d11b      	bne.n	80062b8 <HAL_RCCEx_GetPeriphCLKFreq+0x760>
 8006280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006282:	2b04      	cmp	r3, #4
 8006284:	d118      	bne.n	80062b8 <HAL_RCCEx_GetPeriphCLKFreq+0x760>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006286:	4b43      	ldr	r3, [pc, #268]	; (8006394 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800628e:	2b00      	cmp	r3, #0
 8006290:	d005      	beq.n	800629e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 8006292:	4b40      	ldr	r3, [pc, #256]	; (8006394 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006294:	689b      	ldr	r3, [r3, #8]
 8006296:	0e1b      	lsrs	r3, r3, #24
 8006298:	f003 030f 	and.w	r3, r3, #15
 800629c:	e006      	b.n	80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x754>
 800629e:	4b3d      	ldr	r3, [pc, #244]	; (8006394 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80062a0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80062a4:	041b      	lsls	r3, r3, #16
 80062a6:	0e1b      	lsrs	r3, r3, #24
 80062a8:	f003 030f 	and.w	r3, r3, #15
 80062ac:	4a3b      	ldr	r2, [pc, #236]	; (800639c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80062ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062b2:	637b      	str	r3, [r7, #52]	; 0x34
 80062b4:	f000 bd6d 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 80062b8:	2300      	movs	r3, #0
 80062ba:	637b      	str	r3, [r7, #52]	; 0x34
 80062bc:	f000 bd69 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 80062c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062c4:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 80062c8:	430b      	orrs	r3, r1
 80062ca:	d169      	bne.n	80063a0 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80062cc:	4b31      	ldr	r3, [pc, #196]	; (8006394 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80062ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80062d2:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80062d6:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 80062d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062de:	d104      	bne.n	80062ea <HAL_RCCEx_GetPeriphCLKFreq+0x792>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80062e0:	f7fe f864 	bl	80043ac <HAL_RCC_GetSysClockFreq>
 80062e4:	6378      	str	r0, [r7, #52]	; 0x34
 80062e6:	f000 bd54 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 80062ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062f0:	d108      	bne.n	8006304 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80062f2:	f107 0318 	add.w	r3, r7, #24
 80062f6:	4618      	mov	r0, r3
 80062f8:	f7ff f962 	bl	80055c0 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 80062fc:	6a3b      	ldr	r3, [r7, #32]
 80062fe:	637b      	str	r3, [r7, #52]	; 0x34
 8006300:	f000 bd47 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8006304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006306:	2b00      	cmp	r3, #0
 8006308:	d104      	bne.n	8006314 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 800630a:	f7fe f957 	bl	80045bc <HAL_RCC_GetHCLKFreq>
 800630e:	6378      	str	r0, [r7, #52]	; 0x34
 8006310:	f000 bd3f 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 8006314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006316:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 800631a:	d118      	bne.n	800634e <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)];
 800631c:	4b1d      	ldr	r3, [pc, #116]	; (8006394 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800631e:	689b      	ldr	r3, [r3, #8]
 8006320:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006324:	2b00      	cmp	r3, #0
 8006326:	d005      	beq.n	8006334 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 8006328:	4b1a      	ldr	r3, [pc, #104]	; (8006394 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800632a:	689b      	ldr	r3, [r3, #8]
 800632c:	0f1b      	lsrs	r3, r3, #28
 800632e:	f003 030f 	and.w	r3, r3, #15
 8006332:	e006      	b.n	8006342 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
 8006334:	4b17      	ldr	r3, [pc, #92]	; (8006394 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006336:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800633a:	041b      	lsls	r3, r3, #16
 800633c:	0f1b      	lsrs	r3, r3, #28
 800633e:	f003 030f 	and.w	r3, r3, #15
 8006342:	4a16      	ldr	r2, [pc, #88]	; (800639c <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8006344:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006348:	637b      	str	r3, [r7, #52]	; 0x34
 800634a:	f000 bd22 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800634e:	4b11      	ldr	r3, [pc, #68]	; (8006394 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006356:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800635a:	d107      	bne.n	800636c <HAL_RCCEx_GetPeriphCLKFreq+0x814>
 800635c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800635e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006362:	d103      	bne.n	800636c <HAL_RCCEx_GetPeriphCLKFreq+0x814>
    {
      frequency = HSE_VALUE;
 8006364:	4b0c      	ldr	r3, [pc, #48]	; (8006398 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006366:	637b      	str	r3, [r7, #52]	; 0x34
 8006368:	f000 bd13 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800636c:	4b09      	ldr	r3, [pc, #36]	; (8006394 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006374:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006378:	d107      	bne.n	800638a <HAL_RCCEx_GetPeriphCLKFreq+0x832>
 800637a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800637c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006380:	d103      	bne.n	800638a <HAL_RCCEx_GetPeriphCLKFreq+0x832>
    {
      frequency = HSI_VALUE;
 8006382:	4b05      	ldr	r3, [pc, #20]	; (8006398 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8006384:	637b      	str	r3, [r7, #52]	; 0x34
 8006386:	f000 bd04 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 800638a:	2300      	movs	r3, #0
 800638c:	637b      	str	r3, [r7, #52]	; 0x34
 800638e:	f000 bd00 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 8006392:	bf00      	nop
 8006394:	46020c00 	.word	0x46020c00
 8006398:	00f42400 	.word	0x00f42400
 800639c:	08008df4 	.word	0x08008df4
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 80063a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063a4:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 80063a8:	430b      	orrs	r3, r1
 80063aa:	d14e      	bne.n	800644a <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 80063ac:	4ba8      	ldr	r3, [pc, #672]	; (8006650 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80063ae:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80063b2:	f003 0307 	and.w	r3, r3, #7
 80063b6:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 80063b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063ba:	2b04      	cmp	r3, #4
 80063bc:	d841      	bhi.n	8006442 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 80063be:	a201      	add	r2, pc, #4	; (adr r2, 80063c4 <HAL_RCCEx_GetPeriphCLKFreq+0x86c>)
 80063c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063c4:	080063fd 	.word	0x080063fd
 80063c8:	080063d9 	.word	0x080063d9
 80063cc:	080063eb 	.word	0x080063eb
 80063d0:	08006407 	.word	0x08006407
 80063d4:	08006411 	.word	0x08006411
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80063d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80063dc:	4618      	mov	r0, r3
 80063de:	f7fe ff89 	bl	80052f4 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80063e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063e4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80063e6:	f000 bcd4 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80063ea:	f107 030c 	add.w	r3, r7, #12
 80063ee:	4618      	mov	r0, r3
 80063f0:	f7ff fa4c 	bl	800588c <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 80063f4:	693b      	ldr	r3, [r7, #16]
 80063f6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80063f8:	f000 bccb 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 80063fc:	f7fe f8de 	bl	80045bc <HAL_RCC_GetHCLKFreq>
 8006400:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8006402:	f000 bcc6 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006406:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800640a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800640c:	f000 bcc1 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_MDF1CLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006410:	4b8f      	ldr	r3, [pc, #572]	; (8006650 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006412:	689b      	ldr	r3, [r3, #8]
 8006414:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006418:	2b00      	cmp	r3, #0
 800641a:	d005      	beq.n	8006428 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
 800641c:	4b8c      	ldr	r3, [pc, #560]	; (8006650 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800641e:	689b      	ldr	r3, [r3, #8]
 8006420:	0e1b      	lsrs	r3, r3, #24
 8006422:	f003 030f 	and.w	r3, r3, #15
 8006426:	e006      	b.n	8006436 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8006428:	4b89      	ldr	r3, [pc, #548]	; (8006650 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800642a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800642e:	041b      	lsls	r3, r3, #16
 8006430:	0e1b      	lsrs	r3, r3, #24
 8006432:	f003 030f 	and.w	r3, r3, #15
 8006436:	4a87      	ldr	r2, [pc, #540]	; (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8006438:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800643c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800643e:	f000 bca8 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 8006442:	2300      	movs	r3, #0
 8006444:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006446:	f000 bca4 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 800644a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800644e:	f5a2 3100 	sub.w	r1, r2, #131072	; 0x20000
 8006452:	430b      	orrs	r3, r1
 8006454:	d15d      	bne.n	8006512 <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8006456:	4b7e      	ldr	r3, [pc, #504]	; (8006650 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006458:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800645c:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 8006460:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 8006462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006464:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006468:	d036      	beq.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800646a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800646c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006470:	d84b      	bhi.n	800650a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
 8006472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006474:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006478:	d029      	beq.n	80064ce <HAL_RCCEx_GetPeriphCLKFreq+0x976>
 800647a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800647c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006480:	d843      	bhi.n	800650a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
 8006482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006484:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006488:	d013      	beq.n	80064b2 <HAL_RCCEx_GetPeriphCLKFreq+0x95a>
 800648a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800648c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006490:	d83b      	bhi.n	800650a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
 8006492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006494:	2b00      	cmp	r3, #0
 8006496:	d015      	beq.n	80064c4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
 8006498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800649a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800649e:	d134      	bne.n	800650a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80064a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80064a4:	4618      	mov	r0, r3
 80064a6:	f7fe ff25 	bl	80052f4 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80064aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ac:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80064ae:	f000 bc70 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80064b2:	f107 030c 	add.w	r3, r7, #12
 80064b6:	4618      	mov	r0, r3
 80064b8:	f7ff f9e8 	bl	800588c <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80064c0:	f000 bc67 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 80064c4:	f7fe f87a 	bl	80045bc <HAL_RCC_GetHCLKFreq>
 80064c8:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 80064ca:	f000 bc62 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80064ce:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80064d2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80064d4:	f000 bc5d 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ADF1CLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80064d8:	4b5d      	ldr	r3, [pc, #372]	; (8006650 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80064da:	689b      	ldr	r3, [r3, #8]
 80064dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d005      	beq.n	80064f0 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
 80064e4:	4b5a      	ldr	r3, [pc, #360]	; (8006650 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80064e6:	689b      	ldr	r3, [r3, #8]
 80064e8:	0e1b      	lsrs	r3, r3, #24
 80064ea:	f003 030f 	and.w	r3, r3, #15
 80064ee:	e006      	b.n	80064fe <HAL_RCCEx_GetPeriphCLKFreq+0x9a6>
 80064f0:	4b57      	ldr	r3, [pc, #348]	; (8006650 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80064f2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80064f6:	041b      	lsls	r3, r3, #16
 80064f8:	0e1b      	lsrs	r3, r3, #24
 80064fa:	f003 030f 	and.w	r3, r3, #15
 80064fe:	4a55      	ldr	r2, [pc, #340]	; (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8006500:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006504:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006506:	f000 bc44 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 800650a:	2300      	movs	r3, #0
 800650c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800650e:	f000 bc40 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8006512:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006516:	f1a2 0140 	sub.w	r1, r2, #64	; 0x40
 800651a:	430b      	orrs	r3, r1
 800651c:	d14a      	bne.n	80065b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800651e:	4b4c      	ldr	r3, [pc, #304]	; (8006650 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006520:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006524:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006528:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800652a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800652c:	2b00      	cmp	r3, #0
 800652e:	d104      	bne.n	800653a <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006530:	f7fe f85e 	bl	80045f0 <HAL_RCC_GetPCLK1Freq>
 8006534:	6378      	str	r0, [r7, #52]	; 0x34
 8006536:	f000 bc2c 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 800653a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800653c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006540:	d104      	bne.n	800654c <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006542:	f7fd ff33 	bl	80043ac <HAL_RCC_GetSysClockFreq>
 8006546:	6378      	str	r0, [r7, #52]	; 0x34
 8006548:	f000 bc23 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800654c:	4b40      	ldr	r3, [pc, #256]	; (8006650 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006554:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006558:	d107      	bne.n	800656a <HAL_RCCEx_GetPeriphCLKFreq+0xa12>
 800655a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800655c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006560:	d103      	bne.n	800656a <HAL_RCCEx_GetPeriphCLKFreq+0xa12>
    {
      frequency = HSI_VALUE;
 8006562:	4b3d      	ldr	r3, [pc, #244]	; (8006658 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006564:	637b      	str	r3, [r7, #52]	; 0x34
 8006566:	f000 bc14 	b.w	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 800656a:	4b39      	ldr	r3, [pc, #228]	; (8006650 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f003 0320 	and.w	r3, r3, #32
 8006572:	2b20      	cmp	r3, #32
 8006574:	d11b      	bne.n	80065ae <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
 8006576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006578:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800657c:	d117      	bne.n	80065ae <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800657e:	4b34      	ldr	r3, [pc, #208]	; (8006650 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006580:	689b      	ldr	r3, [r3, #8]
 8006582:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006586:	2b00      	cmp	r3, #0
 8006588:	d005      	beq.n	8006596 <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
 800658a:	4b31      	ldr	r3, [pc, #196]	; (8006650 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800658c:	689b      	ldr	r3, [r3, #8]
 800658e:	0e1b      	lsrs	r3, r3, #24
 8006590:	f003 030f 	and.w	r3, r3, #15
 8006594:	e006      	b.n	80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8006596:	4b2e      	ldr	r3, [pc, #184]	; (8006650 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006598:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800659c:	041b      	lsls	r3, r3, #16
 800659e:	0e1b      	lsrs	r3, r3, #24
 80065a0:	f003 030f 	and.w	r3, r3, #15
 80065a4:	4a2b      	ldr	r2, [pc, #172]	; (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 80065a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065aa:	637b      	str	r3, [r7, #52]	; 0x34
 80065ac:	e3f1      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 80065ae:	2300      	movs	r3, #0
 80065b0:	637b      	str	r3, [r7, #52]	; 0x34
 80065b2:	e3ee      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 80065b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80065b8:	f1a2 0180 	sub.w	r1, r2, #128	; 0x80
 80065bc:	430b      	orrs	r3, r1
 80065be:	d14d      	bne.n	800665c <HAL_RCCEx_GetPeriphCLKFreq+0xb04>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80065c0:	4b23      	ldr	r3, [pc, #140]	; (8006650 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80065c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80065c6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80065ca:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 80065cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d103      	bne.n	80065da <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80065d2:	f7fe f80d 	bl	80045f0 <HAL_RCC_GetPCLK1Freq>
 80065d6:	6378      	str	r0, [r7, #52]	; 0x34
 80065d8:	e3db      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 80065da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065e0:	d103      	bne.n	80065ea <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80065e2:	f7fd fee3 	bl	80043ac <HAL_RCC_GetSysClockFreq>
 80065e6:	6378      	str	r0, [r7, #52]	; 0x34
 80065e8:	e3d3      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80065ea:	4b19      	ldr	r3, [pc, #100]	; (8006650 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065f6:	d106      	bne.n	8006606 <HAL_RCCEx_GetPeriphCLKFreq+0xaae>
 80065f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065fe:	d102      	bne.n	8006606 <HAL_RCCEx_GetPeriphCLKFreq+0xaae>
    {
      frequency = HSI_VALUE;
 8006600:	4b15      	ldr	r3, [pc, #84]	; (8006658 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8006602:	637b      	str	r3, [r7, #52]	; 0x34
 8006604:	e3c5      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8006606:	4b12      	ldr	r3, [pc, #72]	; (8006650 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f003 0320 	and.w	r3, r3, #32
 800660e:	2b20      	cmp	r3, #32
 8006610:	d11b      	bne.n	800664a <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8006612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006614:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006618:	d117      	bne.n	800664a <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800661a:	4b0d      	ldr	r3, [pc, #52]	; (8006650 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800661c:	689b      	ldr	r3, [r3, #8]
 800661e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006622:	2b00      	cmp	r3, #0
 8006624:	d005      	beq.n	8006632 <HAL_RCCEx_GetPeriphCLKFreq+0xada>
 8006626:	4b0a      	ldr	r3, [pc, #40]	; (8006650 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006628:	689b      	ldr	r3, [r3, #8]
 800662a:	0e1b      	lsrs	r3, r3, #24
 800662c:	f003 030f 	and.w	r3, r3, #15
 8006630:	e006      	b.n	8006640 <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
 8006632:	4b07      	ldr	r3, [pc, #28]	; (8006650 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006634:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006638:	041b      	lsls	r3, r3, #16
 800663a:	0e1b      	lsrs	r3, r3, #24
 800663c:	f003 030f 	and.w	r3, r3, #15
 8006640:	4a04      	ldr	r2, [pc, #16]	; (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8006642:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006646:	637b      	str	r3, [r7, #52]	; 0x34
 8006648:	e3a3      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 800664a:	2300      	movs	r3, #0
 800664c:	637b      	str	r3, [r7, #52]	; 0x34
 800664e:	e3a0      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 8006650:	46020c00 	.word	0x46020c00
 8006654:	08008df4 	.word	0x08008df4
 8006658:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 800665c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006660:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 8006664:	430b      	orrs	r3, r1
 8006666:	d148      	bne.n	80066fa <HAL_RCCEx_GetPeriphCLKFreq+0xba2>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8006668:	4b9d      	ldr	r3, [pc, #628]	; (80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800666a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800666e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006672:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 8006674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006676:	2bc0      	cmp	r3, #192	; 0xc0
 8006678:	d024      	beq.n	80066c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 800667a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800667c:	2bc0      	cmp	r3, #192	; 0xc0
 800667e:	d839      	bhi.n	80066f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb9c>
 8006680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006682:	2b80      	cmp	r3, #128	; 0x80
 8006684:	d00d      	beq.n	80066a2 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
 8006686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006688:	2b80      	cmp	r3, #128	; 0x80
 800668a:	d833      	bhi.n	80066f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb9c>
 800668c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800668e:	2b00      	cmp	r3, #0
 8006690:	d003      	beq.n	800669a <HAL_RCCEx_GetPeriphCLKFreq+0xb42>
 8006692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006694:	2b40      	cmp	r3, #64	; 0x40
 8006696:	d011      	beq.n	80066bc <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 8006698:	e02c      	b.n	80066f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb9c>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 800669a:	f7fd ffd1 	bl	8004640 <HAL_RCC_GetPCLK3Freq>
 800669e:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 80066a0:	e377      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80066a2:	4b8f      	ldr	r3, [pc, #572]	; (80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066ae:	d102      	bne.n	80066b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb5e>
        {
          frequency = HSI_VALUE;
 80066b0:	4b8c      	ldr	r3, [pc, #560]	; (80068e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 80066b2:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80066b4:	e36d      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 80066b6:	2300      	movs	r3, #0
 80066b8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80066ba:	e36a      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 80066bc:	f7fd fe76 	bl	80043ac <HAL_RCC_GetSysClockFreq>
 80066c0:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 80066c2:	e366      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)];
 80066c4:	4b86      	ldr	r3, [pc, #536]	; (80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80066c6:	689b      	ldr	r3, [r3, #8]
 80066c8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d005      	beq.n	80066dc <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
 80066d0:	4b83      	ldr	r3, [pc, #524]	; (80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80066d2:	689b      	ldr	r3, [r3, #8]
 80066d4:	0f1b      	lsrs	r3, r3, #28
 80066d6:	f003 030f 	and.w	r3, r3, #15
 80066da:	e006      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0xb92>
 80066dc:	4b80      	ldr	r3, [pc, #512]	; (80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80066de:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80066e2:	041b      	lsls	r3, r3, #16
 80066e4:	0f1b      	lsrs	r3, r3, #28
 80066e6:	f003 030f 	and.w	r3, r3, #15
 80066ea:	4a7f      	ldr	r2, [pc, #508]	; (80068e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>)
 80066ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80066f0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80066f2:	e34e      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      default:
      {
        frequency = 0U;
 80066f4:	2300      	movs	r3, #0
 80066f6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80066f8:	e34b      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 80066fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80066fe:	f5a2 0180 	sub.w	r1, r2, #4194304	; 0x400000
 8006702:	430b      	orrs	r3, r1
 8006704:	d147      	bne.n	8006796 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8006706:	4b76      	ldr	r3, [pc, #472]	; (80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8006708:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800670c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006710:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8006712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006714:	2b00      	cmp	r3, #0
 8006716:	d103      	bne.n	8006720 <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006718:	f7fd ff6a 	bl	80045f0 <HAL_RCC_GetPCLK1Freq>
 800671c:	6378      	str	r0, [r7, #52]	; 0x34
 800671e:	e338      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8006720:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006722:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006726:	d103      	bne.n	8006730 <HAL_RCCEx_GetPeriphCLKFreq+0xbd8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006728:	f7fd fe40 	bl	80043ac <HAL_RCC_GetSysClockFreq>
 800672c:	6378      	str	r0, [r7, #52]	; 0x34
 800672e:	e330      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8006730:	4b6b      	ldr	r3, [pc, #428]	; (80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006738:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800673c:	d106      	bne.n	800674c <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
 800673e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006740:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006744:	d102      	bne.n	800674c <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      frequency = HSI_VALUE;
 8006746:	4b67      	ldr	r3, [pc, #412]	; (80068e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 8006748:	637b      	str	r3, [r7, #52]	; 0x34
 800674a:	e322      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 800674c:	4b64      	ldr	r3, [pc, #400]	; (80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f003 0320 	and.w	r3, r3, #32
 8006754:	2b20      	cmp	r3, #32
 8006756:	d11b      	bne.n	8006790 <HAL_RCCEx_GetPeriphCLKFreq+0xc38>
 8006758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800675a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800675e:	d117      	bne.n	8006790 <HAL_RCCEx_GetPeriphCLKFreq+0xc38>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006760:	4b5f      	ldr	r3, [pc, #380]	; (80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8006762:	689b      	ldr	r3, [r3, #8]
 8006764:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006768:	2b00      	cmp	r3, #0
 800676a:	d005      	beq.n	8006778 <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
 800676c:	4b5c      	ldr	r3, [pc, #368]	; (80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800676e:	689b      	ldr	r3, [r3, #8]
 8006770:	0e1b      	lsrs	r3, r3, #24
 8006772:	f003 030f 	and.w	r3, r3, #15
 8006776:	e006      	b.n	8006786 <HAL_RCCEx_GetPeriphCLKFreq+0xc2e>
 8006778:	4b59      	ldr	r3, [pc, #356]	; (80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800677a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800677e:	041b      	lsls	r3, r3, #16
 8006780:	0e1b      	lsrs	r3, r3, #24
 8006782:	f003 030f 	and.w	r3, r3, #15
 8006786:	4a58      	ldr	r2, [pc, #352]	; (80068e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>)
 8006788:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800678c:	637b      	str	r3, [r7, #52]	; 0x34
 800678e:	e300      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8006790:	2300      	movs	r3, #0
 8006792:	637b      	str	r3, [r7, #52]	; 0x34
 8006794:	e2fd      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 8006796:	e9d7 2300 	ldrd	r2, r3, [r7]
 800679a:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800679e:	430b      	orrs	r3, r1
 80067a0:	d15b      	bne.n	800685a <HAL_RCCEx_GetPeriphCLKFreq+0xd02>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 80067a2:	4b4f      	ldr	r3, [pc, #316]	; (80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80067a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80067a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80067ac:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 80067ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d117      	bne.n	80067e4 <HAL_RCCEx_GetPeriphCLKFreq+0xc8c>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80067b4:	4b4a      	ldr	r3, [pc, #296]	; (80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80067b6:	689b      	ldr	r3, [r3, #8]
 80067b8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d005      	beq.n	80067cc <HAL_RCCEx_GetPeriphCLKFreq+0xc74>
 80067c0:	4b47      	ldr	r3, [pc, #284]	; (80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80067c2:	689b      	ldr	r3, [r3, #8]
 80067c4:	0e1b      	lsrs	r3, r3, #24
 80067c6:	f003 030f 	and.w	r3, r3, #15
 80067ca:	e006      	b.n	80067da <HAL_RCCEx_GetPeriphCLKFreq+0xc82>
 80067cc:	4b44      	ldr	r3, [pc, #272]	; (80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80067ce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80067d2:	041b      	lsls	r3, r3, #16
 80067d4:	0e1b      	lsrs	r3, r3, #24
 80067d6:	f003 030f 	and.w	r3, r3, #15
 80067da:	4a43      	ldr	r2, [pc, #268]	; (80068e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>)
 80067dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067e0:	637b      	str	r3, [r7, #52]	; 0x34
 80067e2:	e2d6      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 80067e4:	4b3e      	ldr	r3, [pc, #248]	; (80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80067e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80067ea:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80067ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80067f2:	d112      	bne.n	800681a <HAL_RCCEx_GetPeriphCLKFreq+0xcc2>
 80067f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80067fa:	d10e      	bne.n	800681a <HAL_RCCEx_GetPeriphCLKFreq+0xcc2>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80067fc:	4b38      	ldr	r3, [pc, #224]	; (80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80067fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006802:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006806:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800680a:	d102      	bne.n	8006812 <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
      {
        frequency = LSI_VALUE / 128U;
 800680c:	23fa      	movs	r3, #250	; 0xfa
 800680e:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006810:	e2bf      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      else
      {
        frequency = LSI_VALUE;
 8006812:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8006816:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006818:	e2bb      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 800681a:	4b31      	ldr	r3, [pc, #196]	; (80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006822:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006826:	d106      	bne.n	8006836 <HAL_RCCEx_GetPeriphCLKFreq+0xcde>
 8006828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800682a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800682e:	d102      	bne.n	8006836 <HAL_RCCEx_GetPeriphCLKFreq+0xcde>
    {
      frequency = HSI_VALUE;
 8006830:	4b2c      	ldr	r3, [pc, #176]	; (80068e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 8006832:	637b      	str	r3, [r7, #52]	; 0x34
 8006834:	e2ad      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 8006836:	4b2a      	ldr	r3, [pc, #168]	; (80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8006838:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800683c:	f003 0302 	and.w	r3, r3, #2
 8006840:	2b02      	cmp	r3, #2
 8006842:	d107      	bne.n	8006854 <HAL_RCCEx_GetPeriphCLKFreq+0xcfc>
 8006844:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006846:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800684a:	d103      	bne.n	8006854 <HAL_RCCEx_GetPeriphCLKFreq+0xcfc>
    {
      frequency = LSE_VALUE;
 800684c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006850:	637b      	str	r3, [r7, #52]	; 0x34
 8006852:	e29e      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 8006854:	2300      	movs	r3, #0
 8006856:	637b      	str	r3, [r7, #52]	; 0x34
 8006858:	e29b      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 800685a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800685e:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 8006862:	430b      	orrs	r3, r1
 8006864:	d162      	bne.n	800692c <HAL_RCCEx_GetPeriphCLKFreq+0xdd4>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8006866:	4b1e      	ldr	r3, [pc, #120]	; (80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8006868:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800686c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006870:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 8006872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006874:	2b00      	cmp	r3, #0
 8006876:	d117      	bne.n	80068a8 <HAL_RCCEx_GetPeriphCLKFreq+0xd50>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006878:	4b19      	ldr	r3, [pc, #100]	; (80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800687a:	689b      	ldr	r3, [r3, #8]
 800687c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006880:	2b00      	cmp	r3, #0
 8006882:	d005      	beq.n	8006890 <HAL_RCCEx_GetPeriphCLKFreq+0xd38>
 8006884:	4b16      	ldr	r3, [pc, #88]	; (80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8006886:	689b      	ldr	r3, [r3, #8]
 8006888:	0e1b      	lsrs	r3, r3, #24
 800688a:	f003 030f 	and.w	r3, r3, #15
 800688e:	e006      	b.n	800689e <HAL_RCCEx_GetPeriphCLKFreq+0xd46>
 8006890:	4b13      	ldr	r3, [pc, #76]	; (80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8006892:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006896:	041b      	lsls	r3, r3, #16
 8006898:	0e1b      	lsrs	r3, r3, #24
 800689a:	f003 030f 	and.w	r3, r3, #15
 800689e:	4a12      	ldr	r2, [pc, #72]	; (80068e8 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>)
 80068a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80068a4:	637b      	str	r3, [r7, #52]	; 0x34
 80068a6:	e274      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 80068a8:	4b0d      	ldr	r3, [pc, #52]	; (80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80068aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80068ae:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80068b2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80068b6:	d119      	bne.n	80068ec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>
 80068b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068be:	d115      	bne.n	80068ec <HAL_RCCEx_GetPeriphCLKFreq+0xd94>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80068c0:	4b07      	ldr	r3, [pc, #28]	; (80068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80068c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80068c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068ca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80068ce:	d102      	bne.n	80068d6 <HAL_RCCEx_GetPeriphCLKFreq+0xd7e>
      {
        frequency = LSI_VALUE / 128U;
 80068d0:	23fa      	movs	r3, #250	; 0xfa
 80068d2:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80068d4:	e25d      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      else
      {
        frequency = LSI_VALUE;
 80068d6:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80068da:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80068dc:	e259      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 80068de:	bf00      	nop
 80068e0:	46020c00 	.word	0x46020c00
 80068e4:	00f42400 	.word	0x00f42400
 80068e8:	08008df4 	.word	0x08008df4
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 80068ec:	4b9d      	ldr	r3, [pc, #628]	; (8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068f8:	d106      	bne.n	8006908 <HAL_RCCEx_GetPeriphCLKFreq+0xdb0>
 80068fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006900:	d102      	bne.n	8006908 <HAL_RCCEx_GetPeriphCLKFreq+0xdb0>
    {
      frequency = HSI_VALUE;
 8006902:	4b99      	ldr	r3, [pc, #612]	; (8006b68 <HAL_RCCEx_GetPeriphCLKFreq+0x1010>)
 8006904:	637b      	str	r3, [r7, #52]	; 0x34
 8006906:	e244      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8006908:	4b96      	ldr	r3, [pc, #600]	; (8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800690a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800690e:	f003 0302 	and.w	r3, r3, #2
 8006912:	2b02      	cmp	r3, #2
 8006914:	d107      	bne.n	8006926 <HAL_RCCEx_GetPeriphCLKFreq+0xdce>
 8006916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006918:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800691c:	d103      	bne.n	8006926 <HAL_RCCEx_GetPeriphCLKFreq+0xdce>
    {
      frequency = LSE_VALUE;
 800691e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006922:	637b      	str	r3, [r7, #52]	; 0x34
 8006924:	e235      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 8006926:	2300      	movs	r3, #0
 8006928:	637b      	str	r3, [r7, #52]	; 0x34
 800692a:	e232      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 800692c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006930:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 8006934:	430b      	orrs	r3, r1
 8006936:	d147      	bne.n	80069c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe70>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8006938:	4b8a      	ldr	r3, [pc, #552]	; (8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800693a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800693e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8006942:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8006944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006946:	2b00      	cmp	r3, #0
 8006948:	d103      	bne.n	8006952 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800694a:	f7fd fe51 	bl	80045f0 <HAL_RCC_GetPCLK1Freq>
 800694e:	6378      	str	r0, [r7, #52]	; 0x34
 8006950:	e21f      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8006952:	4b84      	ldr	r3, [pc, #528]	; (8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 8006954:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006958:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800695c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006960:	d112      	bne.n	8006988 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
 8006962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006964:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006968:	d10e      	bne.n	8006988 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800696a:	4b7e      	ldr	r3, [pc, #504]	; (8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800696c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006970:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006974:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006978:	d102      	bne.n	8006980 <HAL_RCCEx_GetPeriphCLKFreq+0xe28>
      {
        frequency = LSI_VALUE / 128U;
 800697a:	23fa      	movs	r3, #250	; 0xfa
 800697c:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800697e:	e208      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      else
      {
        frequency = LSI_VALUE;
 8006980:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8006984:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006986:	e204      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8006988:	4b76      	ldr	r3, [pc, #472]	; (8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006990:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006994:	d106      	bne.n	80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0xe4c>
 8006996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006998:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800699c:	d102      	bne.n	80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0xe4c>
    {
      frequency = HSI_VALUE;
 800699e:	4b72      	ldr	r3, [pc, #456]	; (8006b68 <HAL_RCCEx_GetPeriphCLKFreq+0x1010>)
 80069a0:	637b      	str	r3, [r7, #52]	; 0x34
 80069a2:	e1f6      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 80069a4:	4b6f      	ldr	r3, [pc, #444]	; (8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 80069a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80069aa:	f003 0302 	and.w	r3, r3, #2
 80069ae:	2b02      	cmp	r3, #2
 80069b0:	d107      	bne.n	80069c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80069b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069b4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80069b8:	d103      	bne.n	80069c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    {
      frequency = LSE_VALUE;
 80069ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80069be:	637b      	str	r3, [r7, #52]	; 0x34
 80069c0:	e1e7      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 80069c2:	2300      	movs	r3, #0
 80069c4:	637b      	str	r3, [r7, #52]	; 0x34
 80069c6:	e1e4      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 80069c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069cc:	f102 4178 	add.w	r1, r2, #4160749568	; 0xf8000000
 80069d0:	430b      	orrs	r3, r1
 80069d2:	d12d      	bne.n	8006a30 <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 80069d4:	4b63      	ldr	r3, [pc, #396]	; (8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 80069d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80069da:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 80069de:	633b      	str	r3, [r7, #48]	; 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 80069e0:	4b60      	ldr	r3, [pc, #384]	; (8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069e8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80069ec:	d105      	bne.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xea2>
 80069ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d102      	bne.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0xea2>
    {
      frequency = HSE_VALUE;
 80069f4:	4b5c      	ldr	r3, [pc, #368]	; (8006b68 <HAL_RCCEx_GetPeriphCLKFreq+0x1010>)
 80069f6:	637b      	str	r3, [r7, #52]	; 0x34
 80069f8:	e1cb      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 80069fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006a00:	d107      	bne.n	8006a12 <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006a02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006a06:	4618      	mov	r0, r3
 8006a08:	f7fe fc74 	bl	80052f4 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8006a0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a0e:	637b      	str	r3, [r7, #52]	; 0x34
 8006a10:	e1bf      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 8006a12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a14:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006a18:	d107      	bne.n	8006a2a <HAL_RCCEx_GetPeriphCLKFreq+0xed2>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a1a:	f107 0318 	add.w	r3, r7, #24
 8006a1e:	4618      	mov	r0, r3
 8006a20:	f7fe fdce 	bl	80055c0 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 8006a24:	69bb      	ldr	r3, [r7, #24]
 8006a26:	637b      	str	r3, [r7, #52]	; 0x34
 8006a28:	e1b3      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	637b      	str	r3, [r7, #52]	; 0x34
 8006a2e:	e1b0      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 8006a30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a34:	f5a2 0100 	sub.w	r1, r2, #8388608	; 0x800000
 8006a38:	430b      	orrs	r3, r1
 8006a3a:	d14d      	bne.n	8006ad8 <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8006a3c:	4b49      	ldr	r3, [pc, #292]	; (8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 8006a3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006a42:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8006a46:	633b      	str	r3, [r7, #48]	; 0x30
    switch (srcclk)
 8006a48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a4a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006a4e:	d028      	beq.n	8006aa2 <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
 8006a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a52:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006a56:	d83c      	bhi.n	8006ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
 8006a58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a5a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006a5e:	d013      	beq.n	8006a88 <HAL_RCCEx_GetPeriphCLKFreq+0xf30>
 8006a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a62:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006a66:	d834      	bhi.n	8006ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
 8006a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d004      	beq.n	8006a78 <HAL_RCCEx_GetPeriphCLKFreq+0xf20>
 8006a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a70:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006a74:	d004      	beq.n	8006a80 <HAL_RCCEx_GetPeriphCLKFreq+0xf28>
 8006a76:	e02c      	b.n	8006ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8006a78:	f7fd fdce 	bl	8004618 <HAL_RCC_GetPCLK2Freq>
 8006a7c:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8006a7e:	e188      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8006a80:	f7fd fc94 	bl	80043ac <HAL_RCC_GetSysClockFreq>
 8006a84:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8006a86:	e184      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006a88:	4b36      	ldr	r3, [pc, #216]	; (8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a94:	d102      	bne.n	8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0xf44>
        {
          frequency = HSI_VALUE;
 8006a96:	4b34      	ldr	r3, [pc, #208]	; (8006b68 <HAL_RCCEx_GetPeriphCLKFreq+0x1010>)
 8006a98:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006a9a:	e17a      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006aa0:	e177      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI1CLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006aa2:	4b30      	ldr	r3, [pc, #192]	; (8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 8006aa4:	689b      	ldr	r3, [r3, #8]
 8006aa6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d005      	beq.n	8006aba <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
 8006aae:	4b2d      	ldr	r3, [pc, #180]	; (8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 8006ab0:	689b      	ldr	r3, [r3, #8]
 8006ab2:	0e1b      	lsrs	r3, r3, #24
 8006ab4:	f003 030f 	and.w	r3, r3, #15
 8006ab8:	e006      	b.n	8006ac8 <HAL_RCCEx_GetPeriphCLKFreq+0xf70>
 8006aba:	4b2a      	ldr	r3, [pc, #168]	; (8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 8006abc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006ac0:	041b      	lsls	r3, r3, #16
 8006ac2:	0e1b      	lsrs	r3, r3, #24
 8006ac4:	f003 030f 	and.w	r3, r3, #15
 8006ac8:	4a28      	ldr	r2, [pc, #160]	; (8006b6c <HAL_RCCEx_GetPeriphCLKFreq+0x1014>)
 8006aca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ace:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006ad0:	e15f      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006ad6:	e15c      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 8006ad8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006adc:	f102 417f 	add.w	r1, r2, #4278190080	; 0xff000000
 8006ae0:	430b      	orrs	r3, r1
 8006ae2:	d154      	bne.n	8006b8e <HAL_RCCEx_GetPeriphCLKFreq+0x1036>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8006ae4:	4b1f      	ldr	r3, [pc, #124]	; (8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 8006ae6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006aea:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006aee:	633b      	str	r3, [r7, #48]	; 0x30
    switch (srcclk)
 8006af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006af2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006af6:	d028      	beq.n	8006b4a <HAL_RCCEx_GetPeriphCLKFreq+0xff2>
 8006af8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006afa:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006afe:	d843      	bhi.n	8006b88 <HAL_RCCEx_GetPeriphCLKFreq+0x1030>
 8006b00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b02:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006b06:	d013      	beq.n	8006b30 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>
 8006b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b0a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006b0e:	d83b      	bhi.n	8006b88 <HAL_RCCEx_GetPeriphCLKFreq+0x1030>
 8006b10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d004      	beq.n	8006b20 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>
 8006b16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b1c:	d004      	beq.n	8006b28 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
 8006b1e:	e033      	b.n	8006b88 <HAL_RCCEx_GetPeriphCLKFreq+0x1030>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 8006b20:	f7fd fd66 	bl	80045f0 <HAL_RCC_GetPCLK1Freq>
 8006b24:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8006b26:	e134      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8006b28:	f7fd fc40 	bl	80043ac <HAL_RCC_GetSysClockFreq>
 8006b2c:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8006b2e:	e130      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006b30:	4b0c      	ldr	r3, [pc, #48]	; (8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b3c:	d102      	bne.n	8006b44 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>
        {
          frequency = HSI_VALUE;
 8006b3e:	4b0a      	ldr	r3, [pc, #40]	; (8006b68 <HAL_RCCEx_GetPeriphCLKFreq+0x1010>)
 8006b40:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006b42:	e126      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 8006b44:	2300      	movs	r3, #0
 8006b46:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006b48:	e123      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI2CLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006b4a:	4b06      	ldr	r3, [pc, #24]	; (8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 8006b4c:	689b      	ldr	r3, [r3, #8]
 8006b4e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d00c      	beq.n	8006b70 <HAL_RCCEx_GetPeriphCLKFreq+0x1018>
 8006b56:	4b03      	ldr	r3, [pc, #12]	; (8006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 8006b58:	689b      	ldr	r3, [r3, #8]
 8006b5a:	0e1b      	lsrs	r3, r3, #24
 8006b5c:	f003 030f 	and.w	r3, r3, #15
 8006b60:	e00d      	b.n	8006b7e <HAL_RCCEx_GetPeriphCLKFreq+0x1026>
 8006b62:	bf00      	nop
 8006b64:	46020c00 	.word	0x46020c00
 8006b68:	00f42400 	.word	0x00f42400
 8006b6c:	08008df4 	.word	0x08008df4
 8006b70:	4b8a      	ldr	r3, [pc, #552]	; (8006d9c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 8006b72:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006b76:	041b      	lsls	r3, r3, #16
 8006b78:	0e1b      	lsrs	r3, r3, #24
 8006b7a:	f003 030f 	and.w	r3, r3, #15
 8006b7e:	4a88      	ldr	r2, [pc, #544]	; (8006da0 <HAL_RCCEx_GetPeriphCLKFreq+0x1248>)
 8006b80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b84:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006b86:	e104      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 8006b88:	2300      	movs	r3, #0
 8006b8a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006b8c:	e101      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 8006b8e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b92:	f102 417e 	add.w	r1, r2, #4261412864	; 0xfe000000
 8006b96:	430b      	orrs	r3, r1
 8006b98:	d16e      	bne.n	8006c78 <HAL_RCCEx_GetPeriphCLKFreq+0x1120>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8006b9a:	4b80      	ldr	r3, [pc, #512]	; (8006d9c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 8006b9c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006ba0:	f003 0318 	and.w	r3, r3, #24
 8006ba4:	633b      	str	r3, [r7, #48]	; 0x30
    switch (srcclk)
 8006ba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ba8:	2b18      	cmp	r3, #24
 8006baa:	d862      	bhi.n	8006c72 <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
 8006bac:	a201      	add	r2, pc, #4	; (adr r2, 8006bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x105c>)
 8006bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bb2:	bf00      	nop
 8006bb4:	08006c19 	.word	0x08006c19
 8006bb8:	08006c73 	.word	0x08006c73
 8006bbc:	08006c73 	.word	0x08006c73
 8006bc0:	08006c73 	.word	0x08006c73
 8006bc4:	08006c73 	.word	0x08006c73
 8006bc8:	08006c73 	.word	0x08006c73
 8006bcc:	08006c73 	.word	0x08006c73
 8006bd0:	08006c73 	.word	0x08006c73
 8006bd4:	08006c21 	.word	0x08006c21
 8006bd8:	08006c73 	.word	0x08006c73
 8006bdc:	08006c73 	.word	0x08006c73
 8006be0:	08006c73 	.word	0x08006c73
 8006be4:	08006c73 	.word	0x08006c73
 8006be8:	08006c73 	.word	0x08006c73
 8006bec:	08006c73 	.word	0x08006c73
 8006bf0:	08006c73 	.word	0x08006c73
 8006bf4:	08006c29 	.word	0x08006c29
 8006bf8:	08006c73 	.word	0x08006c73
 8006bfc:	08006c73 	.word	0x08006c73
 8006c00:	08006c73 	.word	0x08006c73
 8006c04:	08006c73 	.word	0x08006c73
 8006c08:	08006c73 	.word	0x08006c73
 8006c0c:	08006c73 	.word	0x08006c73
 8006c10:	08006c73 	.word	0x08006c73
 8006c14:	08006c43 	.word	0x08006c43
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 8006c18:	f7fd fd12 	bl	8004640 <HAL_RCC_GetPCLK3Freq>
 8006c1c:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8006c1e:	e0b8      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8006c20:	f7fd fbc4 	bl	80043ac <HAL_RCC_GetSysClockFreq>
 8006c24:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8006c26:	e0b4      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006c28:	4b5c      	ldr	r3, [pc, #368]	; (8006d9c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c34:	d102      	bne.n	8006c3c <HAL_RCCEx_GetPeriphCLKFreq+0x10e4>
        {
          frequency = HSI_VALUE;
 8006c36:	4b5b      	ldr	r3, [pc, #364]	; (8006da4 <HAL_RCCEx_GetPeriphCLKFreq+0x124c>)
 8006c38:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006c3a:	e0aa      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006c40:	e0a7      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI3CLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006c42:	4b56      	ldr	r3, [pc, #344]	; (8006d9c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 8006c44:	689b      	ldr	r3, [r3, #8]
 8006c46:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d005      	beq.n	8006c5a <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
 8006c4e:	4b53      	ldr	r3, [pc, #332]	; (8006d9c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	0e1b      	lsrs	r3, r3, #24
 8006c54:	f003 030f 	and.w	r3, r3, #15
 8006c58:	e006      	b.n	8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1110>
 8006c5a:	4b50      	ldr	r3, [pc, #320]	; (8006d9c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 8006c5c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006c60:	041b      	lsls	r3, r3, #16
 8006c62:	0e1b      	lsrs	r3, r3, #24
 8006c64:	f003 030f 	and.w	r3, r3, #15
 8006c68:	4a4d      	ldr	r2, [pc, #308]	; (8006da0 <HAL_RCCEx_GetPeriphCLKFreq+0x1248>)
 8006c6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c6e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006c70:	e08f      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 8006c72:	2300      	movs	r3, #0
 8006c74:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006c76:	e08c      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 8006c78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c7c:	f102 417c 	add.w	r1, r2, #4227858432	; 0xfc000000
 8006c80:	430b      	orrs	r3, r1
 8006c82:	d14c      	bne.n	8006d1e <HAL_RCCEx_GetPeriphCLKFreq+0x11c6>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8006c84:	4b45      	ldr	r3, [pc, #276]	; (8006d9c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 8006c86:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8006c8a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8006c8e:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 8006c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c92:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006c96:	d013      	beq.n	8006cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1168>
 8006c98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c9a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006c9e:	d83b      	bhi.n	8006d18 <HAL_RCCEx_GetPeriphCLKFreq+0x11c0>
 8006ca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ca2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006ca6:	d013      	beq.n	8006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1178>
 8006ca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006caa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006cae:	d833      	bhi.n	8006d18 <HAL_RCCEx_GetPeriphCLKFreq+0x11c0>
 8006cb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d014      	beq.n	8006ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x1188>
 8006cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cb8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006cbc:	d014      	beq.n	8006ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x1190>
 8006cbe:	e02b      	b.n	8006d18 <HAL_RCCEx_GetPeriphCLKFreq+0x11c0>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006cc0:	f107 0318 	add.w	r3, r7, #24
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	f7fe fc7b 	bl	80055c0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8006cca:	69fb      	ldr	r3, [r7, #28]
 8006ccc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006cce:	e060      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006cd0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	f7fe fb0d 	bl	80052f4 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8006cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cdc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006cde:	e058      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8006ce0:	f7fd fb64 	bl	80043ac <HAL_RCC_GetSysClockFreq>
 8006ce4:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8006ce6:	e054      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_OSPICLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006ce8:	4b2c      	ldr	r3, [pc, #176]	; (8006d9c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 8006cea:	689b      	ldr	r3, [r3, #8]
 8006cec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d005      	beq.n	8006d00 <HAL_RCCEx_GetPeriphCLKFreq+0x11a8>
 8006cf4:	4b29      	ldr	r3, [pc, #164]	; (8006d9c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	0e1b      	lsrs	r3, r3, #24
 8006cfa:	f003 030f 	and.w	r3, r3, #15
 8006cfe:	e006      	b.n	8006d0e <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
 8006d00:	4b26      	ldr	r3, [pc, #152]	; (8006d9c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 8006d02:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006d06:	041b      	lsls	r3, r3, #16
 8006d08:	0e1b      	lsrs	r3, r3, #24
 8006d0a:	f003 030f 	and.w	r3, r3, #15
 8006d0e:	4a24      	ldr	r2, [pc, #144]	; (8006da0 <HAL_RCCEx_GetPeriphCLKFreq+0x1248>)
 8006d10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d14:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006d16:	e03c      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 8006d18:	2300      	movs	r3, #0
 8006d1a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006d1c:	e039      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 8006d1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d22:	f102 4170 	add.w	r1, r2, #4026531840	; 0xf0000000
 8006d26:	430b      	orrs	r3, r1
 8006d28:	d131      	bne.n	8006d8e <HAL_RCCEx_GetPeriphCLKFreq+0x1236>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 8006d2a:	4b1c      	ldr	r3, [pc, #112]	; (8006d9c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 8006d2c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006d30:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006d34:	633b      	str	r3, [r7, #48]	; 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 8006d36:	4b19      	ldr	r3, [pc, #100]	; (8006d9c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 8006d38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006d3c:	f003 0302 	and.w	r3, r3, #2
 8006d40:	2b02      	cmp	r3, #2
 8006d42:	d106      	bne.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0x11fa>
 8006d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d103      	bne.n	8006d52 <HAL_RCCEx_GetPeriphCLKFreq+0x11fa>
    {
      frequency = LSE_VALUE;
 8006d4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006d4e:	637b      	str	r3, [r7, #52]	; 0x34
 8006d50:	e01f      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 8006d52:	4b12      	ldr	r3, [pc, #72]	; (8006d9c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 8006d54:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006d58:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006d5c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006d60:	d112      	bne.n	8006d88 <HAL_RCCEx_GetPeriphCLKFreq+0x1230>
 8006d62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d68:	d10e      	bne.n	8006d88 <HAL_RCCEx_GetPeriphCLKFreq+0x1230>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006d6a:	4b0c      	ldr	r3, [pc, #48]	; (8006d9c <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 8006d6c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006d70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d74:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006d78:	d102      	bne.n	8006d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1228>
      {
        frequency = LSI_VALUE / 128U;
 8006d7a:	23fa      	movs	r3, #250	; 0xfa
 8006d7c:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006d7e:	e008      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      else
      {
        frequency = LSI_VALUE;
 8006d80:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8006d84:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006d86:	e004      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8006d88:	2300      	movs	r3, #0
 8006d8a:	637b      	str	r3, [r7, #52]	; 0x34
 8006d8c:	e001      	b.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }

  }
  else
  {
    frequency = 0;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	637b      	str	r3, [r7, #52]	; 0x34
  }
  return (frequency);
 8006d92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006d94:	4618      	mov	r0, r3
 8006d96:	3738      	adds	r7, #56	; 0x38
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bd80      	pop	{r7, pc}
 8006d9c:	46020c00 	.word	0x46020c00
 8006da0:	08008df4 	.word	0x08008df4
 8006da4:	00f42400 	.word	0x00f42400

08006da8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b084      	sub	sp, #16
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8006db0:	4b47      	ldr	r3, [pc, #284]	; (8006ed0 <RCCEx_PLL2_Config+0x128>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a46      	ldr	r2, [pc, #280]	; (8006ed0 <RCCEx_PLL2_Config+0x128>)
 8006db6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006dba:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006dbc:	f7fa ff22 	bl	8001c04 <HAL_GetTick>
 8006dc0:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006dc2:	e008      	b.n	8006dd6 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006dc4:	f7fa ff1e 	bl	8001c04 <HAL_GetTick>
 8006dc8:	4602      	mov	r2, r0
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	1ad3      	subs	r3, r2, r3
 8006dce:	2b02      	cmp	r3, #2
 8006dd0:	d901      	bls.n	8006dd6 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8006dd2:	2303      	movs	r3, #3
 8006dd4:	e077      	b.n	8006ec6 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006dd6:	4b3e      	ldr	r3, [pc, #248]	; (8006ed0 <RCCEx_PLL2_Config+0x128>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d1f0      	bne.n	8006dc4 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8006de2:	4b3b      	ldr	r3, [pc, #236]	; (8006ed0 <RCCEx_PLL2_Config+0x128>)
 8006de4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006de6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006dea:	f023 0303 	bic.w	r3, r3, #3
 8006dee:	687a      	ldr	r2, [r7, #4]
 8006df0:	6811      	ldr	r1, [r2, #0]
 8006df2:	687a      	ldr	r2, [r7, #4]
 8006df4:	6852      	ldr	r2, [r2, #4]
 8006df6:	3a01      	subs	r2, #1
 8006df8:	0212      	lsls	r2, r2, #8
 8006dfa:	430a      	orrs	r2, r1
 8006dfc:	4934      	ldr	r1, [pc, #208]	; (8006ed0 <RCCEx_PLL2_Config+0x128>)
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	62cb      	str	r3, [r1, #44]	; 0x2c
 8006e02:	4b33      	ldr	r3, [pc, #204]	; (8006ed0 <RCCEx_PLL2_Config+0x128>)
 8006e04:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006e06:	4b33      	ldr	r3, [pc, #204]	; (8006ed4 <RCCEx_PLL2_Config+0x12c>)
 8006e08:	4013      	ands	r3, r2
 8006e0a:	687a      	ldr	r2, [r7, #4]
 8006e0c:	6892      	ldr	r2, [r2, #8]
 8006e0e:	3a01      	subs	r2, #1
 8006e10:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8006e14:	687a      	ldr	r2, [r7, #4]
 8006e16:	68d2      	ldr	r2, [r2, #12]
 8006e18:	3a01      	subs	r2, #1
 8006e1a:	0252      	lsls	r2, r2, #9
 8006e1c:	b292      	uxth	r2, r2
 8006e1e:	4311      	orrs	r1, r2
 8006e20:	687a      	ldr	r2, [r7, #4]
 8006e22:	6912      	ldr	r2, [r2, #16]
 8006e24:	3a01      	subs	r2, #1
 8006e26:	0412      	lsls	r2, r2, #16
 8006e28:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8006e2c:	4311      	orrs	r1, r2
 8006e2e:	687a      	ldr	r2, [r7, #4]
 8006e30:	6952      	ldr	r2, [r2, #20]
 8006e32:	3a01      	subs	r2, #1
 8006e34:	0612      	lsls	r2, r2, #24
 8006e36:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8006e3a:	430a      	orrs	r2, r1
 8006e3c:	4924      	ldr	r1, [pc, #144]	; (8006ed0 <RCCEx_PLL2_Config+0x128>)
 8006e3e:	4313      	orrs	r3, r2
 8006e40:	63cb      	str	r3, [r1, #60]	; 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8006e42:	4b23      	ldr	r3, [pc, #140]	; (8006ed0 <RCCEx_PLL2_Config+0x128>)
 8006e44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e46:	f023 020c 	bic.w	r2, r3, #12
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	699b      	ldr	r3, [r3, #24]
 8006e4e:	4920      	ldr	r1, [pc, #128]	; (8006ed0 <RCCEx_PLL2_Config+0x128>)
 8006e50:	4313      	orrs	r3, r2
 8006e52:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8006e54:	4b1e      	ldr	r3, [pc, #120]	; (8006ed0 <RCCEx_PLL2_Config+0x128>)
 8006e56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6a1b      	ldr	r3, [r3, #32]
 8006e5c:	491c      	ldr	r1, [pc, #112]	; (8006ed0 <RCCEx_PLL2_Config+0x128>)
 8006e5e:	4313      	orrs	r3, r2
 8006e60:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8006e62:	4b1b      	ldr	r3, [pc, #108]	; (8006ed0 <RCCEx_PLL2_Config+0x128>)
 8006e64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e66:	4a1a      	ldr	r2, [pc, #104]	; (8006ed0 <RCCEx_PLL2_Config+0x128>)
 8006e68:	f023 0310 	bic.w	r3, r3, #16
 8006e6c:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006e6e:	4b18      	ldr	r3, [pc, #96]	; (8006ed0 <RCCEx_PLL2_Config+0x128>)
 8006e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006e76:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8006e7a:	687a      	ldr	r2, [r7, #4]
 8006e7c:	69d2      	ldr	r2, [r2, #28]
 8006e7e:	00d2      	lsls	r2, r2, #3
 8006e80:	4913      	ldr	r1, [pc, #76]	; (8006ed0 <RCCEx_PLL2_Config+0x128>)
 8006e82:	4313      	orrs	r3, r2
 8006e84:	640b      	str	r3, [r1, #64]	; 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8006e86:	4b12      	ldr	r3, [pc, #72]	; (8006ed0 <RCCEx_PLL2_Config+0x128>)
 8006e88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e8a:	4a11      	ldr	r2, [pc, #68]	; (8006ed0 <RCCEx_PLL2_Config+0x128>)
 8006e8c:	f043 0310 	orr.w	r3, r3, #16
 8006e90:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8006e92:	4b0f      	ldr	r3, [pc, #60]	; (8006ed0 <RCCEx_PLL2_Config+0x128>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4a0e      	ldr	r2, [pc, #56]	; (8006ed0 <RCCEx_PLL2_Config+0x128>)
 8006e98:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006e9c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006e9e:	f7fa feb1 	bl	8001c04 <HAL_GetTick>
 8006ea2:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006ea4:	e008      	b.n	8006eb8 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006ea6:	f7fa fead 	bl	8001c04 <HAL_GetTick>
 8006eaa:	4602      	mov	r2, r0
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	1ad3      	subs	r3, r2, r3
 8006eb0:	2b02      	cmp	r3, #2
 8006eb2:	d901      	bls.n	8006eb8 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8006eb4:	2303      	movs	r3, #3
 8006eb6:	e006      	b.n	8006ec6 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006eb8:	4b05      	ldr	r3, [pc, #20]	; (8006ed0 <RCCEx_PLL2_Config+0x128>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d0f0      	beq.n	8006ea6 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8006ec4:	2300      	movs	r3, #0

}
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	3710      	adds	r7, #16
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd80      	pop	{r7, pc}
 8006ece:	bf00      	nop
 8006ed0:	46020c00 	.word	0x46020c00
 8006ed4:	80800000 	.word	0x80800000

08006ed8 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3)
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b084      	sub	sp, #16
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8006ee0:	4b47      	ldr	r3, [pc, #284]	; (8007000 <RCCEx_PLL3_Config+0x128>)
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4a46      	ldr	r2, [pc, #280]	; (8007000 <RCCEx_PLL3_Config+0x128>)
 8006ee6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006eea:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006eec:	f7fa fe8a 	bl	8001c04 <HAL_GetTick>
 8006ef0:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006ef2:	e008      	b.n	8006f06 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006ef4:	f7fa fe86 	bl	8001c04 <HAL_GetTick>
 8006ef8:	4602      	mov	r2, r0
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	1ad3      	subs	r3, r2, r3
 8006efe:	2b02      	cmp	r3, #2
 8006f00:	d901      	bls.n	8006f06 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8006f02:	2303      	movs	r3, #3
 8006f04:	e077      	b.n	8006ff6 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006f06:	4b3e      	ldr	r3, [pc, #248]	; (8007000 <RCCEx_PLL3_Config+0x128>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d1f0      	bne.n	8006ef4 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8006f12:	4b3b      	ldr	r3, [pc, #236]	; (8007000 <RCCEx_PLL3_Config+0x128>)
 8006f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f16:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006f1a:	f023 0303 	bic.w	r3, r3, #3
 8006f1e:	687a      	ldr	r2, [r7, #4]
 8006f20:	6811      	ldr	r1, [r2, #0]
 8006f22:	687a      	ldr	r2, [r7, #4]
 8006f24:	6852      	ldr	r2, [r2, #4]
 8006f26:	3a01      	subs	r2, #1
 8006f28:	0212      	lsls	r2, r2, #8
 8006f2a:	430a      	orrs	r2, r1
 8006f2c:	4934      	ldr	r1, [pc, #208]	; (8007000 <RCCEx_PLL3_Config+0x128>)
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	630b      	str	r3, [r1, #48]	; 0x30
 8006f32:	4b33      	ldr	r3, [pc, #204]	; (8007000 <RCCEx_PLL3_Config+0x128>)
 8006f34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f36:	4b33      	ldr	r3, [pc, #204]	; (8007004 <RCCEx_PLL3_Config+0x12c>)
 8006f38:	4013      	ands	r3, r2
 8006f3a:	687a      	ldr	r2, [r7, #4]
 8006f3c:	6892      	ldr	r2, [r2, #8]
 8006f3e:	3a01      	subs	r2, #1
 8006f40:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8006f44:	687a      	ldr	r2, [r7, #4]
 8006f46:	68d2      	ldr	r2, [r2, #12]
 8006f48:	3a01      	subs	r2, #1
 8006f4a:	0252      	lsls	r2, r2, #9
 8006f4c:	b292      	uxth	r2, r2
 8006f4e:	4311      	orrs	r1, r2
 8006f50:	687a      	ldr	r2, [r7, #4]
 8006f52:	6912      	ldr	r2, [r2, #16]
 8006f54:	3a01      	subs	r2, #1
 8006f56:	0412      	lsls	r2, r2, #16
 8006f58:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8006f5c:	4311      	orrs	r1, r2
 8006f5e:	687a      	ldr	r2, [r7, #4]
 8006f60:	6952      	ldr	r2, [r2, #20]
 8006f62:	3a01      	subs	r2, #1
 8006f64:	0612      	lsls	r2, r2, #24
 8006f66:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8006f6a:	430a      	orrs	r2, r1
 8006f6c:	4924      	ldr	r1, [pc, #144]	; (8007000 <RCCEx_PLL3_Config+0x128>)
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	644b      	str	r3, [r1, #68]	; 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8006f72:	4b23      	ldr	r3, [pc, #140]	; (8007000 <RCCEx_PLL3_Config+0x128>)
 8006f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f76:	f023 020c 	bic.w	r2, r3, #12
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	699b      	ldr	r3, [r3, #24]
 8006f7e:	4920      	ldr	r1, [pc, #128]	; (8007000 <RCCEx_PLL3_Config+0x128>)
 8006f80:	4313      	orrs	r3, r2
 8006f82:	630b      	str	r3, [r1, #48]	; 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8006f84:	4b1e      	ldr	r3, [pc, #120]	; (8007000 <RCCEx_PLL3_Config+0x128>)
 8006f86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6a1b      	ldr	r3, [r3, #32]
 8006f8c:	491c      	ldr	r1, [pc, #112]	; (8007000 <RCCEx_PLL3_Config+0x128>)
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8006f92:	4b1b      	ldr	r3, [pc, #108]	; (8007000 <RCCEx_PLL3_Config+0x128>)
 8006f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f96:	4a1a      	ldr	r2, [pc, #104]	; (8007000 <RCCEx_PLL3_Config+0x128>)
 8006f98:	f023 0310 	bic.w	r3, r3, #16
 8006f9c:	6313      	str	r3, [r2, #48]	; 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006f9e:	4b18      	ldr	r3, [pc, #96]	; (8007000 <RCCEx_PLL3_Config+0x128>)
 8006fa0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fa2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006fa6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8006faa:	687a      	ldr	r2, [r7, #4]
 8006fac:	69d2      	ldr	r2, [r2, #28]
 8006fae:	00d2      	lsls	r2, r2, #3
 8006fb0:	4913      	ldr	r1, [pc, #76]	; (8007000 <RCCEx_PLL3_Config+0x128>)
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	648b      	str	r3, [r1, #72]	; 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8006fb6:	4b12      	ldr	r3, [pc, #72]	; (8007000 <RCCEx_PLL3_Config+0x128>)
 8006fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fba:	4a11      	ldr	r2, [pc, #68]	; (8007000 <RCCEx_PLL3_Config+0x128>)
 8006fbc:	f043 0310 	orr.w	r3, r3, #16
 8006fc0:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8006fc2:	4b0f      	ldr	r3, [pc, #60]	; (8007000 <RCCEx_PLL3_Config+0x128>)
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a0e      	ldr	r2, [pc, #56]	; (8007000 <RCCEx_PLL3_Config+0x128>)
 8006fc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006fcc:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006fce:	f7fa fe19 	bl	8001c04 <HAL_GetTick>
 8006fd2:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006fd4:	e008      	b.n	8006fe8 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006fd6:	f7fa fe15 	bl	8001c04 <HAL_GetTick>
 8006fda:	4602      	mov	r2, r0
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	1ad3      	subs	r3, r2, r3
 8006fe0:	2b02      	cmp	r3, #2
 8006fe2:	d901      	bls.n	8006fe8 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8006fe4:	2303      	movs	r3, #3
 8006fe6:	e006      	b.n	8006ff6 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006fe8:	4b05      	ldr	r3, [pc, #20]	; (8007000 <RCCEx_PLL3_Config+0x128>)
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d0f0      	beq.n	8006fd6 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8006ff4:	2300      	movs	r3, #0
}
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	3710      	adds	r7, #16
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	bd80      	pop	{r7, pc}
 8006ffe:	bf00      	nop
 8007000:	46020c00 	.word	0x46020c00
 8007004:	80800000 	.word	0x80800000

08007008 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b082      	sub	sp, #8
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d101      	bne.n	800701a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	e042      	b.n	80070a0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007020:	2b00      	cmp	r3, #0
 8007022:	d106      	bne.n	8007032 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2200      	movs	r2, #0
 8007028:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800702c:	6878      	ldr	r0, [r7, #4]
 800702e:	f7fa fcdf 	bl	80019f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2224      	movs	r2, #36	; 0x24
 8007036:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	681a      	ldr	r2, [r3, #0]
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f022 0201 	bic.w	r2, r2, #1
 8007048:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f000 f8d2 	bl	80071f4 <UART_SetConfig>
 8007050:	4603      	mov	r3, r0
 8007052:	2b01      	cmp	r3, #1
 8007054:	d101      	bne.n	800705a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007056:	2301      	movs	r3, #1
 8007058:	e022      	b.n	80070a0 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800705e:	2b00      	cmp	r3, #0
 8007060:	d002      	beq.n	8007068 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8007062:	6878      	ldr	r0, [r7, #4]
 8007064:	f000 fa68 	bl	8007538 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	685a      	ldr	r2, [r3, #4]
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007076:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	689a      	ldr	r2, [r3, #8]
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007086:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	681a      	ldr	r2, [r3, #0]
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f042 0201 	orr.w	r2, r2, #1
 8007096:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007098:	6878      	ldr	r0, [r7, #4]
 800709a:	f000 faef 	bl	800767c <UART_CheckIdleState>
 800709e:	4603      	mov	r3, r0
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	3708      	adds	r7, #8
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}

080070a8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b08a      	sub	sp, #40	; 0x28
 80070ac:	af02      	add	r7, sp, #8
 80070ae:	60f8      	str	r0, [r7, #12]
 80070b0:	60b9      	str	r1, [r7, #8]
 80070b2:	603b      	str	r3, [r7, #0]
 80070b4:	4613      	mov	r3, r2
 80070b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80070be:	2b20      	cmp	r3, #32
 80070c0:	f040 8092 	bne.w	80071e8 <HAL_UART_Transmit+0x140>
  {
    if ((pData == NULL) || (Size == 0U))
 80070c4:	68bb      	ldr	r3, [r7, #8]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d002      	beq.n	80070d0 <HAL_UART_Transmit+0x28>
 80070ca:	88fb      	ldrh	r3, [r7, #6]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d101      	bne.n	80070d4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80070d0:	2301      	movs	r3, #1
 80070d2:	e08a      	b.n	80071ea <HAL_UART_Transmit+0x142>
    }

    __HAL_LOCK(huart);
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80070da:	2b01      	cmp	r3, #1
 80070dc:	d101      	bne.n	80070e2 <HAL_UART_Transmit+0x3a>
 80070de:	2302      	movs	r3, #2
 80070e0:	e083      	b.n	80071ea <HAL_UART_Transmit+0x142>
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	2201      	movs	r2, #1
 80070e6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	689b      	ldr	r3, [r3, #8]
 80070f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070f4:	2b80      	cmp	r3, #128	; 0x80
 80070f6:	d107      	bne.n	8007108 <HAL_UART_Transmit+0x60>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	689a      	ldr	r2, [r3, #8]
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007106:	609a      	str	r2, [r3, #8]
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	2200      	movs	r2, #0
 800710c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	2221      	movs	r2, #33	; 0x21
 8007114:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007118:	f7fa fd74 	bl	8001c04 <HAL_GetTick>
 800711c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	88fa      	ldrh	r2, [r7, #6]
 8007122:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	88fa      	ldrh	r2, [r7, #6]
 800712a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	689b      	ldr	r3, [r3, #8]
 8007132:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007136:	d108      	bne.n	800714a <HAL_UART_Transmit+0xa2>
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	691b      	ldr	r3, [r3, #16]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d104      	bne.n	800714a <HAL_UART_Transmit+0xa2>
    {
      pdata8bits  = NULL;
 8007140:	2300      	movs	r3, #0
 8007142:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	61bb      	str	r3, [r7, #24]
 8007148:	e003      	b.n	8007152 <HAL_UART_Transmit+0xaa>
    }
    else
    {
      pdata8bits  = pData;
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800714e:	2300      	movs	r3, #0
 8007150:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	2200      	movs	r2, #0
 8007156:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800715a:	e02c      	b.n	80071b6 <HAL_UART_Transmit+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	9300      	str	r3, [sp, #0]
 8007160:	697b      	ldr	r3, [r7, #20]
 8007162:	2200      	movs	r2, #0
 8007164:	2180      	movs	r1, #128	; 0x80
 8007166:	68f8      	ldr	r0, [r7, #12]
 8007168:	f000 fad3 	bl	8007712 <UART_WaitOnFlagUntilTimeout>
 800716c:	4603      	mov	r3, r0
 800716e:	2b00      	cmp	r3, #0
 8007170:	d001      	beq.n	8007176 <HAL_UART_Transmit+0xce>
      {
        return HAL_TIMEOUT;
 8007172:	2303      	movs	r3, #3
 8007174:	e039      	b.n	80071ea <HAL_UART_Transmit+0x142>
      }
      if (pdata8bits == NULL)
 8007176:	69fb      	ldr	r3, [r7, #28]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d10b      	bne.n	8007194 <HAL_UART_Transmit+0xec>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800717c:	69bb      	ldr	r3, [r7, #24]
 800717e:	881b      	ldrh	r3, [r3, #0]
 8007180:	461a      	mov	r2, r3
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800718a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800718c:	69bb      	ldr	r3, [r7, #24]
 800718e:	3302      	adds	r3, #2
 8007190:	61bb      	str	r3, [r7, #24]
 8007192:	e007      	b.n	80071a4 <HAL_UART_Transmit+0xfc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007194:	69fb      	ldr	r3, [r7, #28]
 8007196:	781a      	ldrb	r2, [r3, #0]
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800719e:	69fb      	ldr	r3, [r7, #28]
 80071a0:	3301      	adds	r3, #1
 80071a2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80071aa:	b29b      	uxth	r3, r3
 80071ac:	3b01      	subs	r3, #1
 80071ae:	b29a      	uxth	r2, r3
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80071bc:	b29b      	uxth	r3, r3
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d1cc      	bne.n	800715c <HAL_UART_Transmit+0xb4>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80071c2:	683b      	ldr	r3, [r7, #0]
 80071c4:	9300      	str	r3, [sp, #0]
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	2200      	movs	r2, #0
 80071ca:	2140      	movs	r1, #64	; 0x40
 80071cc:	68f8      	ldr	r0, [r7, #12]
 80071ce:	f000 faa0 	bl	8007712 <UART_WaitOnFlagUntilTimeout>
 80071d2:	4603      	mov	r3, r0
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d001      	beq.n	80071dc <HAL_UART_Transmit+0x134>
    {
      return HAL_TIMEOUT;
 80071d8:	2303      	movs	r3, #3
 80071da:	e006      	b.n	80071ea <HAL_UART_Transmit+0x142>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	2220      	movs	r2, #32
 80071e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80071e4:	2300      	movs	r3, #0
 80071e6:	e000      	b.n	80071ea <HAL_UART_Transmit+0x142>
  }
  else
  {
    return HAL_BUSY;
 80071e8:	2302      	movs	r3, #2
  }
}
 80071ea:	4618      	mov	r0, r3
 80071ec:	3720      	adds	r7, #32
 80071ee:	46bd      	mov	sp, r7
 80071f0:	bd80      	pop	{r7, pc}
	...

080071f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80071f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80071f8:	b094      	sub	sp, #80	; 0x50
 80071fa:	af00      	add	r7, sp, #0
 80071fc:	62f8      	str	r0, [r7, #44]	; 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80071fe:	2300      	movs	r3, #0
 8007200:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8007204:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007206:	681a      	ldr	r2, [r3, #0]
 8007208:	4b7e      	ldr	r3, [pc, #504]	; (8007404 <UART_SetConfig+0x210>)
 800720a:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800720c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800720e:	689a      	ldr	r2, [r3, #8]
 8007210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007212:	691b      	ldr	r3, [r3, #16]
 8007214:	431a      	orrs	r2, r3
 8007216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007218:	695b      	ldr	r3, [r3, #20]
 800721a:	431a      	orrs	r2, r3
 800721c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800721e:	69db      	ldr	r3, [r3, #28]
 8007220:	4313      	orrs	r3, r2
 8007222:	64fb      	str	r3, [r7, #76]	; 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4977      	ldr	r1, [pc, #476]	; (8007408 <UART_SetConfig+0x214>)
 800722c:	4019      	ands	r1, r3
 800722e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007230:	681a      	ldr	r2, [r3, #0]
 8007232:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007234:	430b      	orrs	r3, r1
 8007236:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	685b      	ldr	r3, [r3, #4]
 800723e:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007242:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007244:	68d9      	ldr	r1, [r3, #12]
 8007246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007248:	681a      	ldr	r2, [r3, #0]
 800724a:	ea40 0301 	orr.w	r3, r0, r1
 800724e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007252:	699b      	ldr	r3, [r3, #24]
 8007254:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007258:	681a      	ldr	r2, [r3, #0]
 800725a:	4b6a      	ldr	r3, [pc, #424]	; (8007404 <UART_SetConfig+0x210>)
 800725c:	429a      	cmp	r2, r3
 800725e:	d009      	beq.n	8007274 <UART_SetConfig+0x80>
 8007260:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007262:	681a      	ldr	r2, [r3, #0]
 8007264:	4b69      	ldr	r3, [pc, #420]	; (800740c <UART_SetConfig+0x218>)
 8007266:	429a      	cmp	r2, r3
 8007268:	d004      	beq.n	8007274 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800726a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800726c:	6a1a      	ldr	r2, [r3, #32]
 800726e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007270:	4313      	orrs	r3, r2
 8007272:	64fb      	str	r3, [r7, #76]	; 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007274:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	689b      	ldr	r3, [r3, #8]
 800727a:	f023 416e 	bic.w	r1, r3, #3992977408	; 0xee000000
 800727e:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 8007282:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007284:	681a      	ldr	r2, [r3, #0]
 8007286:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007288:	430b      	orrs	r3, r1
 800728a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800728c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007292:	f023 000f 	bic.w	r0, r3, #15
 8007296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007298:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800729a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800729c:	681a      	ldr	r2, [r3, #0]
 800729e:	ea40 0301 	orr.w	r3, r0, r1
 80072a2:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80072a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072a6:	681a      	ldr	r2, [r3, #0]
 80072a8:	4b59      	ldr	r3, [pc, #356]	; (8007410 <UART_SetConfig+0x21c>)
 80072aa:	429a      	cmp	r2, r3
 80072ac:	d102      	bne.n	80072b4 <UART_SetConfig+0xc0>
 80072ae:	2301      	movs	r3, #1
 80072b0:	64bb      	str	r3, [r7, #72]	; 0x48
 80072b2:	e029      	b.n	8007308 <UART_SetConfig+0x114>
 80072b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072b6:	681a      	ldr	r2, [r3, #0]
 80072b8:	4b56      	ldr	r3, [pc, #344]	; (8007414 <UART_SetConfig+0x220>)
 80072ba:	429a      	cmp	r2, r3
 80072bc:	d102      	bne.n	80072c4 <UART_SetConfig+0xd0>
 80072be:	2302      	movs	r3, #2
 80072c0:	64bb      	str	r3, [r7, #72]	; 0x48
 80072c2:	e021      	b.n	8007308 <UART_SetConfig+0x114>
 80072c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072c6:	681a      	ldr	r2, [r3, #0]
 80072c8:	4b53      	ldr	r3, [pc, #332]	; (8007418 <UART_SetConfig+0x224>)
 80072ca:	429a      	cmp	r2, r3
 80072cc:	d102      	bne.n	80072d4 <UART_SetConfig+0xe0>
 80072ce:	2304      	movs	r3, #4
 80072d0:	64bb      	str	r3, [r7, #72]	; 0x48
 80072d2:	e019      	b.n	8007308 <UART_SetConfig+0x114>
 80072d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072d6:	681a      	ldr	r2, [r3, #0]
 80072d8:	4b50      	ldr	r3, [pc, #320]	; (800741c <UART_SetConfig+0x228>)
 80072da:	429a      	cmp	r2, r3
 80072dc:	d102      	bne.n	80072e4 <UART_SetConfig+0xf0>
 80072de:	2308      	movs	r3, #8
 80072e0:	64bb      	str	r3, [r7, #72]	; 0x48
 80072e2:	e011      	b.n	8007308 <UART_SetConfig+0x114>
 80072e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072e6:	681a      	ldr	r2, [r3, #0]
 80072e8:	4b4d      	ldr	r3, [pc, #308]	; (8007420 <UART_SetConfig+0x22c>)
 80072ea:	429a      	cmp	r2, r3
 80072ec:	d102      	bne.n	80072f4 <UART_SetConfig+0x100>
 80072ee:	2310      	movs	r3, #16
 80072f0:	64bb      	str	r3, [r7, #72]	; 0x48
 80072f2:	e009      	b.n	8007308 <UART_SetConfig+0x114>
 80072f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072f6:	681a      	ldr	r2, [r3, #0]
 80072f8:	4b42      	ldr	r3, [pc, #264]	; (8007404 <UART_SetConfig+0x210>)
 80072fa:	429a      	cmp	r2, r3
 80072fc:	d102      	bne.n	8007304 <UART_SetConfig+0x110>
 80072fe:	2320      	movs	r3, #32
 8007300:	64bb      	str	r3, [r7, #72]	; 0x48
 8007302:	e001      	b.n	8007308 <UART_SetConfig+0x114>
 8007304:	2300      	movs	r3, #0
 8007306:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800730a:	681a      	ldr	r2, [r3, #0]
 800730c:	4b3d      	ldr	r3, [pc, #244]	; (8007404 <UART_SetConfig+0x210>)
 800730e:	429a      	cmp	r2, r3
 8007310:	d005      	beq.n	800731e <UART_SetConfig+0x12a>
 8007312:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007314:	681a      	ldr	r2, [r3, #0]
 8007316:	4b3d      	ldr	r3, [pc, #244]	; (800740c <UART_SetConfig+0x218>)
 8007318:	429a      	cmp	r2, r3
 800731a:	f040 8085 	bne.w	8007428 <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800731e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007320:	2200      	movs	r2, #0
 8007322:	623b      	str	r3, [r7, #32]
 8007324:	627a      	str	r2, [r7, #36]	; 0x24
 8007326:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800732a:	f7fe fc15 	bl	8005b58 <HAL_RCCEx_GetPeriphCLKFreq>
 800732e:	6438      	str	r0, [r7, #64]	; 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8007330:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007332:	2b00      	cmp	r3, #0
 8007334:	f000 80e8 	beq.w	8007508 <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800733a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800733c:	4a39      	ldr	r2, [pc, #228]	; (8007424 <UART_SetConfig+0x230>)
 800733e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007342:	461a      	mov	r2, r3
 8007344:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007346:	fbb3 f3f2 	udiv	r3, r3, r2
 800734a:	637b      	str	r3, [r7, #52]	; 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800734c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800734e:	685a      	ldr	r2, [r3, #4]
 8007350:	4613      	mov	r3, r2
 8007352:	005b      	lsls	r3, r3, #1
 8007354:	4413      	add	r3, r2
 8007356:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007358:	429a      	cmp	r2, r3
 800735a:	d305      	bcc.n	8007368 <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800735c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800735e:	685b      	ldr	r3, [r3, #4]
 8007360:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007362:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007364:	429a      	cmp	r2, r3
 8007366:	d903      	bls.n	8007370 <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
 8007368:	2301      	movs	r3, #1
 800736a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800736e:	e048      	b.n	8007402 <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007370:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007372:	2200      	movs	r2, #0
 8007374:	61bb      	str	r3, [r7, #24]
 8007376:	61fa      	str	r2, [r7, #28]
 8007378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800737a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800737c:	4a29      	ldr	r2, [pc, #164]	; (8007424 <UART_SetConfig+0x230>)
 800737e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007382:	b29b      	uxth	r3, r3
 8007384:	2200      	movs	r2, #0
 8007386:	613b      	str	r3, [r7, #16]
 8007388:	617a      	str	r2, [r7, #20]
 800738a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800738e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007392:	f7f9 fb8d 	bl	8000ab0 <__aeabi_uldivmod>
 8007396:	4602      	mov	r2, r0
 8007398:	460b      	mov	r3, r1
 800739a:	4610      	mov	r0, r2
 800739c:	4619      	mov	r1, r3
 800739e:	f04f 0200 	mov.w	r2, #0
 80073a2:	f04f 0300 	mov.w	r3, #0
 80073a6:	020b      	lsls	r3, r1, #8
 80073a8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80073ac:	0202      	lsls	r2, r0, #8
 80073ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80073b0:	6849      	ldr	r1, [r1, #4]
 80073b2:	0849      	lsrs	r1, r1, #1
 80073b4:	2000      	movs	r0, #0
 80073b6:	460c      	mov	r4, r1
 80073b8:	4605      	mov	r5, r0
 80073ba:	eb12 0804 	adds.w	r8, r2, r4
 80073be:	eb43 0905 	adc.w	r9, r3, r5
 80073c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	2200      	movs	r2, #0
 80073c8:	60bb      	str	r3, [r7, #8]
 80073ca:	60fa      	str	r2, [r7, #12]
 80073cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80073d0:	4640      	mov	r0, r8
 80073d2:	4649      	mov	r1, r9
 80073d4:	f7f9 fb6c 	bl	8000ab0 <__aeabi_uldivmod>
 80073d8:	4602      	mov	r2, r0
 80073da:	460b      	mov	r3, r1
 80073dc:	4613      	mov	r3, r2
 80073de:	63fb      	str	r3, [r7, #60]	; 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80073e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073e2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80073e6:	d308      	bcc.n	80073fa <UART_SetConfig+0x206>
 80073e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80073ee:	d204      	bcs.n	80073fa <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
 80073f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80073f6:	60da      	str	r2, [r3, #12]
 80073f8:	e003      	b.n	8007402 <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
 80073fa:	2301      	movs	r3, #1
 80073fc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if (pclk != 0U)
 8007400:	e082      	b.n	8007508 <UART_SetConfig+0x314>
 8007402:	e081      	b.n	8007508 <UART_SetConfig+0x314>
 8007404:	46002400 	.word	0x46002400
 8007408:	cfff69f3 	.word	0xcfff69f3
 800740c:	56002400 	.word	0x56002400
 8007410:	40013800 	.word	0x40013800
 8007414:	40004400 	.word	0x40004400
 8007418:	40004800 	.word	0x40004800
 800741c:	40004c00 	.word	0x40004c00
 8007420:	40005000 	.word	0x40005000
 8007424:	08008eb4 	.word	0x08008eb4
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800742a:	69db      	ldr	r3, [r3, #28]
 800742c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007430:	d13c      	bne.n	80074ac <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007432:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007434:	2200      	movs	r2, #0
 8007436:	603b      	str	r3, [r7, #0]
 8007438:	607a      	str	r2, [r7, #4]
 800743a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800743e:	f7fe fb8b 	bl	8005b58 <HAL_RCCEx_GetPeriphCLKFreq>
 8007442:	6438      	str	r0, [r7, #64]	; 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007444:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007446:	2b00      	cmp	r3, #0
 8007448:	d05e      	beq.n	8007508 <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800744a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800744c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800744e:	4a39      	ldr	r2, [pc, #228]	; (8007534 <UART_SetConfig+0x340>)
 8007450:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007454:	461a      	mov	r2, r3
 8007456:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007458:	fbb3 f3f2 	udiv	r3, r3, r2
 800745c:	005a      	lsls	r2, r3, #1
 800745e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	085b      	lsrs	r3, r3, #1
 8007464:	441a      	add	r2, r3
 8007466:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007468:	685b      	ldr	r3, [r3, #4]
 800746a:	fbb2 f3f3 	udiv	r3, r2, r3
 800746e:	63fb      	str	r3, [r7, #60]	; 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007470:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007472:	2b0f      	cmp	r3, #15
 8007474:	d916      	bls.n	80074a4 <UART_SetConfig+0x2b0>
 8007476:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007478:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800747c:	d212      	bcs.n	80074a4 <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800747e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007480:	b29b      	uxth	r3, r3
 8007482:	f023 030f 	bic.w	r3, r3, #15
 8007486:	877b      	strh	r3, [r7, #58]	; 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007488:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800748a:	085b      	lsrs	r3, r3, #1
 800748c:	b29b      	uxth	r3, r3
 800748e:	f003 0307 	and.w	r3, r3, #7
 8007492:	b29a      	uxth	r2, r3
 8007494:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8007496:	4313      	orrs	r3, r2
 8007498:	877b      	strh	r3, [r7, #58]	; 0x3a
        huart->Instance->BRR = brrtemp;
 800749a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80074a0:	60da      	str	r2, [r3, #12]
 80074a2:	e031      	b.n	8007508 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 80074a4:	2301      	movs	r3, #1
 80074a6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80074aa:	e02d      	b.n	8007508 <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80074ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80074ae:	2200      	movs	r2, #0
 80074b0:	469a      	mov	sl, r3
 80074b2:	4693      	mov	fp, r2
 80074b4:	4650      	mov	r0, sl
 80074b6:	4659      	mov	r1, fp
 80074b8:	f7fe fb4e 	bl	8005b58 <HAL_RCCEx_GetPeriphCLKFreq>
 80074bc:	6438      	str	r0, [r7, #64]	; 0x40

    if (pclk != 0U)
 80074be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d021      	beq.n	8007508 <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80074c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074c8:	4a1a      	ldr	r2, [pc, #104]	; (8007534 <UART_SetConfig+0x340>)
 80074ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80074ce:	461a      	mov	r2, r3
 80074d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80074d2:	fbb3 f2f2 	udiv	r2, r3, r2
 80074d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074d8:	685b      	ldr	r3, [r3, #4]
 80074da:	085b      	lsrs	r3, r3, #1
 80074dc:	441a      	add	r2, r3
 80074de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80074e6:	63fb      	str	r3, [r7, #60]	; 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80074e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074ea:	2b0f      	cmp	r3, #15
 80074ec:	d909      	bls.n	8007502 <UART_SetConfig+0x30e>
 80074ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80074f4:	d205      	bcs.n	8007502 <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80074f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074f8:	b29a      	uxth	r2, r3
 80074fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	60da      	str	r2, [r3, #12]
 8007500:	e002      	b.n	8007508 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 8007502:	2301      	movs	r3, #1
 8007504:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800750a:	2201      	movs	r2, #1
 800750c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007512:	2201      	movs	r2, #1
 8007514:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007518:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800751a:	2200      	movs	r2, #0
 800751c:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800751e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007520:	2200      	movs	r2, #0
 8007522:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8007524:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8007528:	4618      	mov	r0, r3
 800752a:	3750      	adds	r7, #80	; 0x50
 800752c:	46bd      	mov	sp, r7
 800752e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007532:	bf00      	nop
 8007534:	08008eb4 	.word	0x08008eb4

08007538 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007538:	b480      	push	{r7}
 800753a:	b083      	sub	sp, #12
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007544:	f003 0301 	and.w	r3, r3, #1
 8007548:	2b00      	cmp	r3, #0
 800754a:	d00a      	beq.n	8007562 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	685b      	ldr	r3, [r3, #4]
 8007552:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	430a      	orrs	r2, r1
 8007560:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007566:	f003 0302 	and.w	r3, r3, #2
 800756a:	2b00      	cmp	r3, #0
 800756c:	d00a      	beq.n	8007584 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	430a      	orrs	r2, r1
 8007582:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007588:	f003 0304 	and.w	r3, r3, #4
 800758c:	2b00      	cmp	r3, #0
 800758e:	d00a      	beq.n	80075a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	685b      	ldr	r3, [r3, #4]
 8007596:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	430a      	orrs	r2, r1
 80075a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075aa:	f003 0308 	and.w	r3, r3, #8
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d00a      	beq.n	80075c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	430a      	orrs	r2, r1
 80075c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075cc:	f003 0310 	and.w	r3, r3, #16
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d00a      	beq.n	80075ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	689b      	ldr	r3, [r3, #8]
 80075da:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	430a      	orrs	r2, r1
 80075e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075ee:	f003 0320 	and.w	r3, r3, #32
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d00a      	beq.n	800760c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	689b      	ldr	r3, [r3, #8]
 80075fc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	430a      	orrs	r2, r1
 800760a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007610:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007614:	2b00      	cmp	r3, #0
 8007616:	d01a      	beq.n	800764e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	685b      	ldr	r3, [r3, #4]
 800761e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	430a      	orrs	r2, r1
 800762c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007632:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007636:	d10a      	bne.n	800764e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	430a      	orrs	r2, r1
 800764c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007652:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007656:	2b00      	cmp	r3, #0
 8007658:	d00a      	beq.n	8007670 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	685b      	ldr	r3, [r3, #4]
 8007660:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	430a      	orrs	r2, r1
 800766e:	605a      	str	r2, [r3, #4]
  }
}
 8007670:	bf00      	nop
 8007672:	370c      	adds	r7, #12
 8007674:	46bd      	mov	sp, r7
 8007676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767a:	4770      	bx	lr

0800767c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b086      	sub	sp, #24
 8007680:	af02      	add	r7, sp, #8
 8007682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2200      	movs	r2, #0
 8007688:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800768c:	f7fa faba 	bl	8001c04 <HAL_GetTick>
 8007690:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f003 0308 	and.w	r3, r3, #8
 800769c:	2b08      	cmp	r3, #8
 800769e:	d10e      	bne.n	80076be <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80076a0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80076a4:	9300      	str	r3, [sp, #0]
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	2200      	movs	r2, #0
 80076aa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f000 f82f 	bl	8007712 <UART_WaitOnFlagUntilTimeout>
 80076b4:	4603      	mov	r3, r0
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d001      	beq.n	80076be <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80076ba:	2303      	movs	r3, #3
 80076bc:	e025      	b.n	800770a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f003 0304 	and.w	r3, r3, #4
 80076c8:	2b04      	cmp	r3, #4
 80076ca:	d10e      	bne.n	80076ea <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80076cc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80076d0:	9300      	str	r3, [sp, #0]
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	2200      	movs	r2, #0
 80076d6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	f000 f819 	bl	8007712 <UART_WaitOnFlagUntilTimeout>
 80076e0:	4603      	mov	r3, r0
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d001      	beq.n	80076ea <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80076e6:	2303      	movs	r3, #3
 80076e8:	e00f      	b.n	800770a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2220      	movs	r2, #32
 80076ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2220      	movs	r2, #32
 80076f6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2200      	movs	r2, #0
 80076fe:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2200      	movs	r2, #0
 8007704:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007708:	2300      	movs	r3, #0
}
 800770a:	4618      	mov	r0, r3
 800770c:	3710      	adds	r7, #16
 800770e:	46bd      	mov	sp, r7
 8007710:	bd80      	pop	{r7, pc}

08007712 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007712:	b580      	push	{r7, lr}
 8007714:	b09c      	sub	sp, #112	; 0x70
 8007716:	af00      	add	r7, sp, #0
 8007718:	60f8      	str	r0, [r7, #12]
 800771a:	60b9      	str	r1, [r7, #8]
 800771c:	603b      	str	r3, [r7, #0]
 800771e:	4613      	mov	r3, r2
 8007720:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007722:	e0a9      	b.n	8007878 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007724:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007726:	f1b3 3fff 	cmp.w	r3, #4294967295
 800772a:	f000 80a5 	beq.w	8007878 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800772e:	f7fa fa69 	bl	8001c04 <HAL_GetTick>
 8007732:	4602      	mov	r2, r0
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	1ad3      	subs	r3, r2, r3
 8007738:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800773a:	429a      	cmp	r2, r3
 800773c:	d302      	bcc.n	8007744 <UART_WaitOnFlagUntilTimeout+0x32>
 800773e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007740:	2b00      	cmp	r3, #0
 8007742:	d140      	bne.n	80077c6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800774a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800774c:	e853 3f00 	ldrex	r3, [r3]
 8007750:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007752:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007754:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007758:	667b      	str	r3, [r7, #100]	; 0x64
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	461a      	mov	r2, r3
 8007760:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007762:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007764:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007766:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007768:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800776a:	e841 2300 	strex	r3, r2, [r1]
 800776e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007770:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007772:	2b00      	cmp	r3, #0
 8007774:	d1e6      	bne.n	8007744 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	3308      	adds	r3, #8
 800777c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800777e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007780:	e853 3f00 	ldrex	r3, [r3]
 8007784:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007786:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007788:	f023 0301 	bic.w	r3, r3, #1
 800778c:	663b      	str	r3, [r7, #96]	; 0x60
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	3308      	adds	r3, #8
 8007794:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007796:	64ba      	str	r2, [r7, #72]	; 0x48
 8007798:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800779a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800779c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800779e:	e841 2300 	strex	r3, r2, [r1]
 80077a2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80077a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d1e5      	bne.n	8007776 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	2220      	movs	r2, #32
 80077ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2220      	movs	r2, #32
 80077b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	2200      	movs	r2, #0
 80077be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80077c2:	2303      	movs	r3, #3
 80077c4:	e069      	b.n	800789a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f003 0304 	and.w	r3, r3, #4
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d051      	beq.n	8007878 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	69db      	ldr	r3, [r3, #28]
 80077da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80077de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80077e2:	d149      	bne.n	8007878 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80077ec:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077f6:	e853 3f00 	ldrex	r3, [r3]
 80077fa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80077fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077fe:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007802:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	461a      	mov	r2, r3
 800780a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800780c:	637b      	str	r3, [r7, #52]	; 0x34
 800780e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007810:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007812:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007814:	e841 2300 	strex	r3, r2, [r1]
 8007818:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800781a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800781c:	2b00      	cmp	r3, #0
 800781e:	d1e6      	bne.n	80077ee <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	3308      	adds	r3, #8
 8007826:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007828:	697b      	ldr	r3, [r7, #20]
 800782a:	e853 3f00 	ldrex	r3, [r3]
 800782e:	613b      	str	r3, [r7, #16]
   return(result);
 8007830:	693b      	ldr	r3, [r7, #16]
 8007832:	f023 0301 	bic.w	r3, r3, #1
 8007836:	66bb      	str	r3, [r7, #104]	; 0x68
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	3308      	adds	r3, #8
 800783e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007840:	623a      	str	r2, [r7, #32]
 8007842:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007844:	69f9      	ldr	r1, [r7, #28]
 8007846:	6a3a      	ldr	r2, [r7, #32]
 8007848:	e841 2300 	strex	r3, r2, [r1]
 800784c:	61bb      	str	r3, [r7, #24]
   return(result);
 800784e:	69bb      	ldr	r3, [r7, #24]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d1e5      	bne.n	8007820 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	2220      	movs	r2, #32
 8007858:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	2220      	movs	r2, #32
 8007860:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	2220      	movs	r2, #32
 8007868:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	2200      	movs	r2, #0
 8007870:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8007874:	2303      	movs	r3, #3
 8007876:	e010      	b.n	800789a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	69da      	ldr	r2, [r3, #28]
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	4013      	ands	r3, r2
 8007882:	68ba      	ldr	r2, [r7, #8]
 8007884:	429a      	cmp	r2, r3
 8007886:	bf0c      	ite	eq
 8007888:	2301      	moveq	r3, #1
 800788a:	2300      	movne	r3, #0
 800788c:	b2db      	uxtb	r3, r3
 800788e:	461a      	mov	r2, r3
 8007890:	79fb      	ldrb	r3, [r7, #7]
 8007892:	429a      	cmp	r2, r3
 8007894:	f43f af46 	beq.w	8007724 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007898:	2300      	movs	r3, #0
}
 800789a:	4618      	mov	r0, r3
 800789c:	3770      	adds	r7, #112	; 0x70
 800789e:	46bd      	mov	sp, r7
 80078a0:	bd80      	pop	{r7, pc}

080078a2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80078a2:	b480      	push	{r7}
 80078a4:	b085      	sub	sp, #20
 80078a6:	af00      	add	r7, sp, #0
 80078a8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80078b0:	2b01      	cmp	r3, #1
 80078b2:	d101      	bne.n	80078b8 <HAL_UARTEx_DisableFifoMode+0x16>
 80078b4:	2302      	movs	r3, #2
 80078b6:	e027      	b.n	8007908 <HAL_UARTEx_DisableFifoMode+0x66>
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2201      	movs	r2, #1
 80078bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2224      	movs	r2, #36	; 0x24
 80078c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	681a      	ldr	r2, [r3, #0]
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f022 0201 	bic.w	r2, r2, #1
 80078de:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80078e6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2200      	movs	r2, #0
 80078ec:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	68fa      	ldr	r2, [r7, #12]
 80078f4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2220      	movs	r2, #32
 80078fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2200      	movs	r2, #0
 8007902:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007906:	2300      	movs	r3, #0
}
 8007908:	4618      	mov	r0, r3
 800790a:	3714      	adds	r7, #20
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr

08007914 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b084      	sub	sp, #16
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
 800791c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007924:	2b01      	cmp	r3, #1
 8007926:	d101      	bne.n	800792c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007928:	2302      	movs	r3, #2
 800792a:	e02d      	b.n	8007988 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2201      	movs	r2, #1
 8007930:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2224      	movs	r2, #36	; 0x24
 8007938:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	681a      	ldr	r2, [r3, #0]
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f022 0201 	bic.w	r2, r2, #1
 8007952:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	689b      	ldr	r3, [r3, #8]
 800795a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	683a      	ldr	r2, [r7, #0]
 8007964:	430a      	orrs	r2, r1
 8007966:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007968:	6878      	ldr	r0, [r7, #4]
 800796a:	f000 f84f 	bl	8007a0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	68fa      	ldr	r2, [r7, #12]
 8007974:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2220      	movs	r2, #32
 800797a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2200      	movs	r2, #0
 8007982:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007986:	2300      	movs	r3, #0
}
 8007988:	4618      	mov	r0, r3
 800798a:	3710      	adds	r7, #16
 800798c:	46bd      	mov	sp, r7
 800798e:	bd80      	pop	{r7, pc}

08007990 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b084      	sub	sp, #16
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
 8007998:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80079a0:	2b01      	cmp	r3, #1
 80079a2:	d101      	bne.n	80079a8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80079a4:	2302      	movs	r3, #2
 80079a6:	e02d      	b.n	8007a04 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2201      	movs	r2, #1
 80079ac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2224      	movs	r2, #36	; 0x24
 80079b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	681a      	ldr	r2, [r3, #0]
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f022 0201 	bic.w	r2, r2, #1
 80079ce:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	689b      	ldr	r3, [r3, #8]
 80079d6:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	683a      	ldr	r2, [r7, #0]
 80079e0:	430a      	orrs	r2, r1
 80079e2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80079e4:	6878      	ldr	r0, [r7, #4]
 80079e6:	f000 f811 	bl	8007a0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	68fa      	ldr	r2, [r7, #12]
 80079f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2220      	movs	r2, #32
 80079f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2200      	movs	r2, #0
 80079fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007a02:	2300      	movs	r3, #0
}
 8007a04:	4618      	mov	r0, r3
 8007a06:	3710      	adds	r7, #16
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bd80      	pop	{r7, pc}

08007a0c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	b085      	sub	sp, #20
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d108      	bne.n	8007a2e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2201      	movs	r2, #1
 8007a20:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2201      	movs	r2, #1
 8007a28:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007a2c:	e031      	b.n	8007a92 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007a2e:	2308      	movs	r3, #8
 8007a30:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007a32:	2308      	movs	r3, #8
 8007a34:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	0e5b      	lsrs	r3, r3, #25
 8007a3e:	b2db      	uxtb	r3, r3
 8007a40:	f003 0307 	and.w	r3, r3, #7
 8007a44:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	689b      	ldr	r3, [r3, #8]
 8007a4c:	0f5b      	lsrs	r3, r3, #29
 8007a4e:	b2db      	uxtb	r3, r3
 8007a50:	f003 0307 	and.w	r3, r3, #7
 8007a54:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007a56:	7bbb      	ldrb	r3, [r7, #14]
 8007a58:	7b3a      	ldrb	r2, [r7, #12]
 8007a5a:	4911      	ldr	r1, [pc, #68]	; (8007aa0 <UARTEx_SetNbDataToProcess+0x94>)
 8007a5c:	5c8a      	ldrb	r2, [r1, r2]
 8007a5e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007a62:	7b3a      	ldrb	r2, [r7, #12]
 8007a64:	490f      	ldr	r1, [pc, #60]	; (8007aa4 <UARTEx_SetNbDataToProcess+0x98>)
 8007a66:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007a68:	fb93 f3f2 	sdiv	r3, r3, r2
 8007a6c:	b29a      	uxth	r2, r3
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007a74:	7bfb      	ldrb	r3, [r7, #15]
 8007a76:	7b7a      	ldrb	r2, [r7, #13]
 8007a78:	4909      	ldr	r1, [pc, #36]	; (8007aa0 <UARTEx_SetNbDataToProcess+0x94>)
 8007a7a:	5c8a      	ldrb	r2, [r1, r2]
 8007a7c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007a80:	7b7a      	ldrb	r2, [r7, #13]
 8007a82:	4908      	ldr	r1, [pc, #32]	; (8007aa4 <UARTEx_SetNbDataToProcess+0x98>)
 8007a84:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007a86:	fb93 f3f2 	sdiv	r3, r3, r2
 8007a8a:	b29a      	uxth	r2, r3
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8007a92:	bf00      	nop
 8007a94:	3714      	adds	r7, #20
 8007a96:	46bd      	mov	sp, r7
 8007a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9c:	4770      	bx	lr
 8007a9e:	bf00      	nop
 8007aa0:	08008ecc 	.word	0x08008ecc
 8007aa4:	08008ed4 	.word	0x08008ed4

08007aa8 <__errno>:
 8007aa8:	4b01      	ldr	r3, [pc, #4]	; (8007ab0 <__errno+0x8>)
 8007aaa:	6818      	ldr	r0, [r3, #0]
 8007aac:	4770      	bx	lr
 8007aae:	bf00      	nop
 8007ab0:	20000020 	.word	0x20000020

08007ab4 <__libc_init_array>:
 8007ab4:	b570      	push	{r4, r5, r6, lr}
 8007ab6:	4d0d      	ldr	r5, [pc, #52]	; (8007aec <__libc_init_array+0x38>)
 8007ab8:	2600      	movs	r6, #0
 8007aba:	4c0d      	ldr	r4, [pc, #52]	; (8007af0 <__libc_init_array+0x3c>)
 8007abc:	1b64      	subs	r4, r4, r5
 8007abe:	10a4      	asrs	r4, r4, #2
 8007ac0:	42a6      	cmp	r6, r4
 8007ac2:	d109      	bne.n	8007ad8 <__libc_init_array+0x24>
 8007ac4:	4d0b      	ldr	r5, [pc, #44]	; (8007af4 <__libc_init_array+0x40>)
 8007ac6:	2600      	movs	r6, #0
 8007ac8:	4c0b      	ldr	r4, [pc, #44]	; (8007af8 <__libc_init_array+0x44>)
 8007aca:	f001 f823 	bl	8008b14 <_init>
 8007ace:	1b64      	subs	r4, r4, r5
 8007ad0:	10a4      	asrs	r4, r4, #2
 8007ad2:	42a6      	cmp	r6, r4
 8007ad4:	d105      	bne.n	8007ae2 <__libc_init_array+0x2e>
 8007ad6:	bd70      	pop	{r4, r5, r6, pc}
 8007ad8:	f855 3b04 	ldr.w	r3, [r5], #4
 8007adc:	3601      	adds	r6, #1
 8007ade:	4798      	blx	r3
 8007ae0:	e7ee      	b.n	8007ac0 <__libc_init_array+0xc>
 8007ae2:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ae6:	3601      	adds	r6, #1
 8007ae8:	4798      	blx	r3
 8007aea:	e7f2      	b.n	8007ad2 <__libc_init_array+0x1e>
 8007aec:	08008f7c 	.word	0x08008f7c
 8007af0:	08008f7c 	.word	0x08008f7c
 8007af4:	08008f7c 	.word	0x08008f7c
 8007af8:	08008f80 	.word	0x08008f80

08007afc <memset>:
 8007afc:	4402      	add	r2, r0
 8007afe:	4603      	mov	r3, r0
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d100      	bne.n	8007b06 <memset+0xa>
 8007b04:	4770      	bx	lr
 8007b06:	f803 1b01 	strb.w	r1, [r3], #1
 8007b0a:	e7f9      	b.n	8007b00 <memset+0x4>

08007b0c <__sfputc_r>:
 8007b0c:	6893      	ldr	r3, [r2, #8]
 8007b0e:	3b01      	subs	r3, #1
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	6093      	str	r3, [r2, #8]
 8007b14:	b410      	push	{r4}
 8007b16:	da08      	bge.n	8007b2a <__sfputc_r+0x1e>
 8007b18:	6994      	ldr	r4, [r2, #24]
 8007b1a:	42a3      	cmp	r3, r4
 8007b1c:	db01      	blt.n	8007b22 <__sfputc_r+0x16>
 8007b1e:	290a      	cmp	r1, #10
 8007b20:	d103      	bne.n	8007b2a <__sfputc_r+0x1e>
 8007b22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b26:	f000 bb19 	b.w	800815c <__swbuf_r>
 8007b2a:	6813      	ldr	r3, [r2, #0]
 8007b2c:	1c58      	adds	r0, r3, #1
 8007b2e:	6010      	str	r0, [r2, #0]
 8007b30:	4608      	mov	r0, r1
 8007b32:	7019      	strb	r1, [r3, #0]
 8007b34:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b38:	4770      	bx	lr

08007b3a <__sfputs_r>:
 8007b3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b3c:	4606      	mov	r6, r0
 8007b3e:	460f      	mov	r7, r1
 8007b40:	4614      	mov	r4, r2
 8007b42:	18d5      	adds	r5, r2, r3
 8007b44:	42ac      	cmp	r4, r5
 8007b46:	d101      	bne.n	8007b4c <__sfputs_r+0x12>
 8007b48:	2000      	movs	r0, #0
 8007b4a:	e007      	b.n	8007b5c <__sfputs_r+0x22>
 8007b4c:	463a      	mov	r2, r7
 8007b4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b52:	4630      	mov	r0, r6
 8007b54:	f7ff ffda 	bl	8007b0c <__sfputc_r>
 8007b58:	1c43      	adds	r3, r0, #1
 8007b5a:	d1f3      	bne.n	8007b44 <__sfputs_r+0xa>
 8007b5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007b60 <_vfiprintf_r>:
 8007b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b64:	460d      	mov	r5, r1
 8007b66:	b09d      	sub	sp, #116	; 0x74
 8007b68:	4614      	mov	r4, r2
 8007b6a:	4698      	mov	r8, r3
 8007b6c:	4606      	mov	r6, r0
 8007b6e:	b118      	cbz	r0, 8007b78 <_vfiprintf_r+0x18>
 8007b70:	6983      	ldr	r3, [r0, #24]
 8007b72:	b90b      	cbnz	r3, 8007b78 <_vfiprintf_r+0x18>
 8007b74:	f000 fcca 	bl	800850c <__sinit>
 8007b78:	4b89      	ldr	r3, [pc, #548]	; (8007da0 <_vfiprintf_r+0x240>)
 8007b7a:	429d      	cmp	r5, r3
 8007b7c:	d11b      	bne.n	8007bb6 <_vfiprintf_r+0x56>
 8007b7e:	6875      	ldr	r5, [r6, #4]
 8007b80:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007b82:	07d9      	lsls	r1, r3, #31
 8007b84:	d405      	bmi.n	8007b92 <_vfiprintf_r+0x32>
 8007b86:	89ab      	ldrh	r3, [r5, #12]
 8007b88:	059a      	lsls	r2, r3, #22
 8007b8a:	d402      	bmi.n	8007b92 <_vfiprintf_r+0x32>
 8007b8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007b8e:	f000 fd5b 	bl	8008648 <__retarget_lock_acquire_recursive>
 8007b92:	89ab      	ldrh	r3, [r5, #12]
 8007b94:	071b      	lsls	r3, r3, #28
 8007b96:	d501      	bpl.n	8007b9c <_vfiprintf_r+0x3c>
 8007b98:	692b      	ldr	r3, [r5, #16]
 8007b9a:	b9eb      	cbnz	r3, 8007bd8 <_vfiprintf_r+0x78>
 8007b9c:	4629      	mov	r1, r5
 8007b9e:	4630      	mov	r0, r6
 8007ba0:	f000 fb2e 	bl	8008200 <__swsetup_r>
 8007ba4:	b1c0      	cbz	r0, 8007bd8 <_vfiprintf_r+0x78>
 8007ba6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ba8:	07dc      	lsls	r4, r3, #31
 8007baa:	d50e      	bpl.n	8007bca <_vfiprintf_r+0x6a>
 8007bac:	f04f 30ff 	mov.w	r0, #4294967295
 8007bb0:	b01d      	add	sp, #116	; 0x74
 8007bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bb6:	4b7b      	ldr	r3, [pc, #492]	; (8007da4 <_vfiprintf_r+0x244>)
 8007bb8:	429d      	cmp	r5, r3
 8007bba:	d101      	bne.n	8007bc0 <_vfiprintf_r+0x60>
 8007bbc:	68b5      	ldr	r5, [r6, #8]
 8007bbe:	e7df      	b.n	8007b80 <_vfiprintf_r+0x20>
 8007bc0:	4b79      	ldr	r3, [pc, #484]	; (8007da8 <_vfiprintf_r+0x248>)
 8007bc2:	429d      	cmp	r5, r3
 8007bc4:	bf08      	it	eq
 8007bc6:	68f5      	ldreq	r5, [r6, #12]
 8007bc8:	e7da      	b.n	8007b80 <_vfiprintf_r+0x20>
 8007bca:	89ab      	ldrh	r3, [r5, #12]
 8007bcc:	0598      	lsls	r0, r3, #22
 8007bce:	d4ed      	bmi.n	8007bac <_vfiprintf_r+0x4c>
 8007bd0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007bd2:	f000 fd3a 	bl	800864a <__retarget_lock_release_recursive>
 8007bd6:	e7e9      	b.n	8007bac <_vfiprintf_r+0x4c>
 8007bd8:	2300      	movs	r3, #0
 8007bda:	f8cd 800c 	str.w	r8, [sp, #12]
 8007bde:	f04f 0901 	mov.w	r9, #1
 8007be2:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 8007dac <_vfiprintf_r+0x24c>
 8007be6:	9309      	str	r3, [sp, #36]	; 0x24
 8007be8:	2320      	movs	r3, #32
 8007bea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007bee:	2330      	movs	r3, #48	; 0x30
 8007bf0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007bf4:	4623      	mov	r3, r4
 8007bf6:	469a      	mov	sl, r3
 8007bf8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007bfc:	b10a      	cbz	r2, 8007c02 <_vfiprintf_r+0xa2>
 8007bfe:	2a25      	cmp	r2, #37	; 0x25
 8007c00:	d1f9      	bne.n	8007bf6 <_vfiprintf_r+0x96>
 8007c02:	ebba 0b04 	subs.w	fp, sl, r4
 8007c06:	d00b      	beq.n	8007c20 <_vfiprintf_r+0xc0>
 8007c08:	465b      	mov	r3, fp
 8007c0a:	4622      	mov	r2, r4
 8007c0c:	4629      	mov	r1, r5
 8007c0e:	4630      	mov	r0, r6
 8007c10:	f7ff ff93 	bl	8007b3a <__sfputs_r>
 8007c14:	3001      	adds	r0, #1
 8007c16:	f000 80aa 	beq.w	8007d6e <_vfiprintf_r+0x20e>
 8007c1a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c1c:	445a      	add	r2, fp
 8007c1e:	9209      	str	r2, [sp, #36]	; 0x24
 8007c20:	f89a 3000 	ldrb.w	r3, [sl]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	f000 80a2 	beq.w	8007d6e <_vfiprintf_r+0x20e>
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	f04f 32ff 	mov.w	r2, #4294967295
 8007c30:	f10a 0a01 	add.w	sl, sl, #1
 8007c34:	9304      	str	r3, [sp, #16]
 8007c36:	9307      	str	r3, [sp, #28]
 8007c38:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007c3c:	931a      	str	r3, [sp, #104]	; 0x68
 8007c3e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c42:	4654      	mov	r4, sl
 8007c44:	2205      	movs	r2, #5
 8007c46:	4859      	ldr	r0, [pc, #356]	; (8007dac <_vfiprintf_r+0x24c>)
 8007c48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c4c:	f000 fd64 	bl	8008718 <memchr>
 8007c50:	9a04      	ldr	r2, [sp, #16]
 8007c52:	b9d8      	cbnz	r0, 8007c8c <_vfiprintf_r+0x12c>
 8007c54:	06d1      	lsls	r1, r2, #27
 8007c56:	bf44      	itt	mi
 8007c58:	2320      	movmi	r3, #32
 8007c5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c5e:	0713      	lsls	r3, r2, #28
 8007c60:	bf44      	itt	mi
 8007c62:	232b      	movmi	r3, #43	; 0x2b
 8007c64:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c68:	f89a 3000 	ldrb.w	r3, [sl]
 8007c6c:	2b2a      	cmp	r3, #42	; 0x2a
 8007c6e:	d015      	beq.n	8007c9c <_vfiprintf_r+0x13c>
 8007c70:	9a07      	ldr	r2, [sp, #28]
 8007c72:	4654      	mov	r4, sl
 8007c74:	2000      	movs	r0, #0
 8007c76:	f04f 0c0a 	mov.w	ip, #10
 8007c7a:	4621      	mov	r1, r4
 8007c7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007c80:	3b30      	subs	r3, #48	; 0x30
 8007c82:	2b09      	cmp	r3, #9
 8007c84:	d94e      	bls.n	8007d24 <_vfiprintf_r+0x1c4>
 8007c86:	b1b0      	cbz	r0, 8007cb6 <_vfiprintf_r+0x156>
 8007c88:	9207      	str	r2, [sp, #28]
 8007c8a:	e014      	b.n	8007cb6 <_vfiprintf_r+0x156>
 8007c8c:	eba0 0308 	sub.w	r3, r0, r8
 8007c90:	46a2      	mov	sl, r4
 8007c92:	fa09 f303 	lsl.w	r3, r9, r3
 8007c96:	4313      	orrs	r3, r2
 8007c98:	9304      	str	r3, [sp, #16]
 8007c9a:	e7d2      	b.n	8007c42 <_vfiprintf_r+0xe2>
 8007c9c:	9b03      	ldr	r3, [sp, #12]
 8007c9e:	1d19      	adds	r1, r3, #4
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	9103      	str	r1, [sp, #12]
 8007ca6:	bfbb      	ittet	lt
 8007ca8:	425b      	neglt	r3, r3
 8007caa:	f042 0202 	orrlt.w	r2, r2, #2
 8007cae:	9307      	strge	r3, [sp, #28]
 8007cb0:	9307      	strlt	r3, [sp, #28]
 8007cb2:	bfb8      	it	lt
 8007cb4:	9204      	strlt	r2, [sp, #16]
 8007cb6:	7823      	ldrb	r3, [r4, #0]
 8007cb8:	2b2e      	cmp	r3, #46	; 0x2e
 8007cba:	d10c      	bne.n	8007cd6 <_vfiprintf_r+0x176>
 8007cbc:	7863      	ldrb	r3, [r4, #1]
 8007cbe:	2b2a      	cmp	r3, #42	; 0x2a
 8007cc0:	d135      	bne.n	8007d2e <_vfiprintf_r+0x1ce>
 8007cc2:	9b03      	ldr	r3, [sp, #12]
 8007cc4:	3402      	adds	r4, #2
 8007cc6:	1d1a      	adds	r2, r3, #4
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	9203      	str	r2, [sp, #12]
 8007cce:	bfb8      	it	lt
 8007cd0:	f04f 33ff 	movlt.w	r3, #4294967295
 8007cd4:	9305      	str	r3, [sp, #20]
 8007cd6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007dbc <_vfiprintf_r+0x25c>
 8007cda:	2203      	movs	r2, #3
 8007cdc:	7821      	ldrb	r1, [r4, #0]
 8007cde:	4650      	mov	r0, sl
 8007ce0:	f000 fd1a 	bl	8008718 <memchr>
 8007ce4:	b140      	cbz	r0, 8007cf8 <_vfiprintf_r+0x198>
 8007ce6:	2340      	movs	r3, #64	; 0x40
 8007ce8:	eba0 000a 	sub.w	r0, r0, sl
 8007cec:	3401      	adds	r4, #1
 8007cee:	fa03 f000 	lsl.w	r0, r3, r0
 8007cf2:	9b04      	ldr	r3, [sp, #16]
 8007cf4:	4303      	orrs	r3, r0
 8007cf6:	9304      	str	r3, [sp, #16]
 8007cf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cfc:	2206      	movs	r2, #6
 8007cfe:	482c      	ldr	r0, [pc, #176]	; (8007db0 <_vfiprintf_r+0x250>)
 8007d00:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007d04:	f000 fd08 	bl	8008718 <memchr>
 8007d08:	2800      	cmp	r0, #0
 8007d0a:	d03f      	beq.n	8007d8c <_vfiprintf_r+0x22c>
 8007d0c:	4b29      	ldr	r3, [pc, #164]	; (8007db4 <_vfiprintf_r+0x254>)
 8007d0e:	bb1b      	cbnz	r3, 8007d58 <_vfiprintf_r+0x1f8>
 8007d10:	9b03      	ldr	r3, [sp, #12]
 8007d12:	3307      	adds	r3, #7
 8007d14:	f023 0307 	bic.w	r3, r3, #7
 8007d18:	3308      	adds	r3, #8
 8007d1a:	9303      	str	r3, [sp, #12]
 8007d1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d1e:	443b      	add	r3, r7
 8007d20:	9309      	str	r3, [sp, #36]	; 0x24
 8007d22:	e767      	b.n	8007bf4 <_vfiprintf_r+0x94>
 8007d24:	fb0c 3202 	mla	r2, ip, r2, r3
 8007d28:	460c      	mov	r4, r1
 8007d2a:	2001      	movs	r0, #1
 8007d2c:	e7a5      	b.n	8007c7a <_vfiprintf_r+0x11a>
 8007d2e:	2300      	movs	r3, #0
 8007d30:	3401      	adds	r4, #1
 8007d32:	f04f 0c0a 	mov.w	ip, #10
 8007d36:	4619      	mov	r1, r3
 8007d38:	9305      	str	r3, [sp, #20]
 8007d3a:	4620      	mov	r0, r4
 8007d3c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d40:	3a30      	subs	r2, #48	; 0x30
 8007d42:	2a09      	cmp	r2, #9
 8007d44:	d903      	bls.n	8007d4e <_vfiprintf_r+0x1ee>
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d0c5      	beq.n	8007cd6 <_vfiprintf_r+0x176>
 8007d4a:	9105      	str	r1, [sp, #20]
 8007d4c:	e7c3      	b.n	8007cd6 <_vfiprintf_r+0x176>
 8007d4e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d52:	4604      	mov	r4, r0
 8007d54:	2301      	movs	r3, #1
 8007d56:	e7f0      	b.n	8007d3a <_vfiprintf_r+0x1da>
 8007d58:	ab03      	add	r3, sp, #12
 8007d5a:	462a      	mov	r2, r5
 8007d5c:	a904      	add	r1, sp, #16
 8007d5e:	4630      	mov	r0, r6
 8007d60:	9300      	str	r3, [sp, #0]
 8007d62:	4b15      	ldr	r3, [pc, #84]	; (8007db8 <_vfiprintf_r+0x258>)
 8007d64:	e000      	b.n	8007d68 <_vfiprintf_r+0x208>
 8007d66:	bf00      	nop
 8007d68:	4607      	mov	r7, r0
 8007d6a:	1c78      	adds	r0, r7, #1
 8007d6c:	d1d6      	bne.n	8007d1c <_vfiprintf_r+0x1bc>
 8007d6e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007d70:	07d9      	lsls	r1, r3, #31
 8007d72:	d405      	bmi.n	8007d80 <_vfiprintf_r+0x220>
 8007d74:	89ab      	ldrh	r3, [r5, #12]
 8007d76:	059a      	lsls	r2, r3, #22
 8007d78:	d402      	bmi.n	8007d80 <_vfiprintf_r+0x220>
 8007d7a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007d7c:	f000 fc65 	bl	800864a <__retarget_lock_release_recursive>
 8007d80:	89ab      	ldrh	r3, [r5, #12]
 8007d82:	065b      	lsls	r3, r3, #25
 8007d84:	f53f af12 	bmi.w	8007bac <_vfiprintf_r+0x4c>
 8007d88:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007d8a:	e711      	b.n	8007bb0 <_vfiprintf_r+0x50>
 8007d8c:	ab03      	add	r3, sp, #12
 8007d8e:	462a      	mov	r2, r5
 8007d90:	a904      	add	r1, sp, #16
 8007d92:	4630      	mov	r0, r6
 8007d94:	9300      	str	r3, [sp, #0]
 8007d96:	4b08      	ldr	r3, [pc, #32]	; (8007db8 <_vfiprintf_r+0x258>)
 8007d98:	f000 f88c 	bl	8007eb4 <_printf_i>
 8007d9c:	e7e4      	b.n	8007d68 <_vfiprintf_r+0x208>
 8007d9e:	bf00      	nop
 8007da0:	08008f34 	.word	0x08008f34
 8007da4:	08008f54 	.word	0x08008f54
 8007da8:	08008f14 	.word	0x08008f14
 8007dac:	08008ee0 	.word	0x08008ee0
 8007db0:	08008eea 	.word	0x08008eea
 8007db4:	00000000 	.word	0x00000000
 8007db8:	08007b3b 	.word	0x08007b3b
 8007dbc:	08008ee6 	.word	0x08008ee6

08007dc0 <vfiprintf>:
 8007dc0:	4613      	mov	r3, r2
 8007dc2:	460a      	mov	r2, r1
 8007dc4:	4601      	mov	r1, r0
 8007dc6:	4802      	ldr	r0, [pc, #8]	; (8007dd0 <vfiprintf+0x10>)
 8007dc8:	6800      	ldr	r0, [r0, #0]
 8007dca:	f7ff bec9 	b.w	8007b60 <_vfiprintf_r>
 8007dce:	bf00      	nop
 8007dd0:	20000020 	.word	0x20000020

08007dd4 <_printf_common>:
 8007dd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dd8:	4616      	mov	r6, r2
 8007dda:	4699      	mov	r9, r3
 8007ddc:	688a      	ldr	r2, [r1, #8]
 8007dde:	4607      	mov	r7, r0
 8007de0:	690b      	ldr	r3, [r1, #16]
 8007de2:	460c      	mov	r4, r1
 8007de4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007de8:	4293      	cmp	r3, r2
 8007dea:	bfb8      	it	lt
 8007dec:	4613      	movlt	r3, r2
 8007dee:	6033      	str	r3, [r6, #0]
 8007df0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007df4:	b10a      	cbz	r2, 8007dfa <_printf_common+0x26>
 8007df6:	3301      	adds	r3, #1
 8007df8:	6033      	str	r3, [r6, #0]
 8007dfa:	6823      	ldr	r3, [r4, #0]
 8007dfc:	0699      	lsls	r1, r3, #26
 8007dfe:	bf42      	ittt	mi
 8007e00:	6833      	ldrmi	r3, [r6, #0]
 8007e02:	3302      	addmi	r3, #2
 8007e04:	6033      	strmi	r3, [r6, #0]
 8007e06:	6825      	ldr	r5, [r4, #0]
 8007e08:	f015 0506 	ands.w	r5, r5, #6
 8007e0c:	d106      	bne.n	8007e1c <_printf_common+0x48>
 8007e0e:	f104 0a19 	add.w	sl, r4, #25
 8007e12:	68e3      	ldr	r3, [r4, #12]
 8007e14:	6832      	ldr	r2, [r6, #0]
 8007e16:	1a9b      	subs	r3, r3, r2
 8007e18:	42ab      	cmp	r3, r5
 8007e1a:	dc29      	bgt.n	8007e70 <_printf_common+0x9c>
 8007e1c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007e20:	1e13      	subs	r3, r2, #0
 8007e22:	6822      	ldr	r2, [r4, #0]
 8007e24:	bf18      	it	ne
 8007e26:	2301      	movne	r3, #1
 8007e28:	0692      	lsls	r2, r2, #26
 8007e2a:	d42e      	bmi.n	8007e8a <_printf_common+0xb6>
 8007e2c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007e30:	4649      	mov	r1, r9
 8007e32:	4638      	mov	r0, r7
 8007e34:	47c0      	blx	r8
 8007e36:	3001      	adds	r0, #1
 8007e38:	d021      	beq.n	8007e7e <_printf_common+0xaa>
 8007e3a:	6823      	ldr	r3, [r4, #0]
 8007e3c:	341a      	adds	r4, #26
 8007e3e:	f854 5c0e 	ldr.w	r5, [r4, #-14]
 8007e42:	f003 0306 	and.w	r3, r3, #6
 8007e46:	6832      	ldr	r2, [r6, #0]
 8007e48:	2600      	movs	r6, #0
 8007e4a:	2b04      	cmp	r3, #4
 8007e4c:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007e50:	bf08      	it	eq
 8007e52:	1aad      	subeq	r5, r5, r2
 8007e54:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8007e58:	bf14      	ite	ne
 8007e5a:	2500      	movne	r5, #0
 8007e5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007e60:	4293      	cmp	r3, r2
 8007e62:	bfc4      	itt	gt
 8007e64:	1a9b      	subgt	r3, r3, r2
 8007e66:	18ed      	addgt	r5, r5, r3
 8007e68:	42b5      	cmp	r5, r6
 8007e6a:	d11a      	bne.n	8007ea2 <_printf_common+0xce>
 8007e6c:	2000      	movs	r0, #0
 8007e6e:	e008      	b.n	8007e82 <_printf_common+0xae>
 8007e70:	2301      	movs	r3, #1
 8007e72:	4652      	mov	r2, sl
 8007e74:	4649      	mov	r1, r9
 8007e76:	4638      	mov	r0, r7
 8007e78:	47c0      	blx	r8
 8007e7a:	3001      	adds	r0, #1
 8007e7c:	d103      	bne.n	8007e86 <_printf_common+0xb2>
 8007e7e:	f04f 30ff 	mov.w	r0, #4294967295
 8007e82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e86:	3501      	adds	r5, #1
 8007e88:	e7c3      	b.n	8007e12 <_printf_common+0x3e>
 8007e8a:	18e1      	adds	r1, r4, r3
 8007e8c:	1c5a      	adds	r2, r3, #1
 8007e8e:	2030      	movs	r0, #48	; 0x30
 8007e90:	3302      	adds	r3, #2
 8007e92:	4422      	add	r2, r4
 8007e94:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007e98:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007e9c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007ea0:	e7c4      	b.n	8007e2c <_printf_common+0x58>
 8007ea2:	2301      	movs	r3, #1
 8007ea4:	4622      	mov	r2, r4
 8007ea6:	4649      	mov	r1, r9
 8007ea8:	4638      	mov	r0, r7
 8007eaa:	47c0      	blx	r8
 8007eac:	3001      	adds	r0, #1
 8007eae:	d0e6      	beq.n	8007e7e <_printf_common+0xaa>
 8007eb0:	3601      	adds	r6, #1
 8007eb2:	e7d9      	b.n	8007e68 <_printf_common+0x94>

08007eb4 <_printf_i>:
 8007eb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007eb8:	7e0f      	ldrb	r7, [r1, #24]
 8007eba:	4691      	mov	r9, r2
 8007ebc:	4680      	mov	r8, r0
 8007ebe:	460c      	mov	r4, r1
 8007ec0:	2f78      	cmp	r7, #120	; 0x78
 8007ec2:	469a      	mov	sl, r3
 8007ec4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007ec6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007eca:	d807      	bhi.n	8007edc <_printf_i+0x28>
 8007ecc:	2f62      	cmp	r7, #98	; 0x62
 8007ece:	d80a      	bhi.n	8007ee6 <_printf_i+0x32>
 8007ed0:	2f00      	cmp	r7, #0
 8007ed2:	f000 80d8 	beq.w	8008086 <_printf_i+0x1d2>
 8007ed6:	2f58      	cmp	r7, #88	; 0x58
 8007ed8:	f000 80a3 	beq.w	8008022 <_printf_i+0x16e>
 8007edc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007ee0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007ee4:	e03a      	b.n	8007f5c <_printf_i+0xa8>
 8007ee6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007eea:	2b15      	cmp	r3, #21
 8007eec:	d8f6      	bhi.n	8007edc <_printf_i+0x28>
 8007eee:	a101      	add	r1, pc, #4	; (adr r1, 8007ef4 <_printf_i+0x40>)
 8007ef0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007ef4:	08007f4d 	.word	0x08007f4d
 8007ef8:	08007f61 	.word	0x08007f61
 8007efc:	08007edd 	.word	0x08007edd
 8007f00:	08007edd 	.word	0x08007edd
 8007f04:	08007edd 	.word	0x08007edd
 8007f08:	08007edd 	.word	0x08007edd
 8007f0c:	08007f61 	.word	0x08007f61
 8007f10:	08007edd 	.word	0x08007edd
 8007f14:	08007edd 	.word	0x08007edd
 8007f18:	08007edd 	.word	0x08007edd
 8007f1c:	08007edd 	.word	0x08007edd
 8007f20:	0800806d 	.word	0x0800806d
 8007f24:	08007f91 	.word	0x08007f91
 8007f28:	0800804f 	.word	0x0800804f
 8007f2c:	08007edd 	.word	0x08007edd
 8007f30:	08007edd 	.word	0x08007edd
 8007f34:	0800808f 	.word	0x0800808f
 8007f38:	08007edd 	.word	0x08007edd
 8007f3c:	08007f91 	.word	0x08007f91
 8007f40:	08007edd 	.word	0x08007edd
 8007f44:	08007edd 	.word	0x08007edd
 8007f48:	08008057 	.word	0x08008057
 8007f4c:	682b      	ldr	r3, [r5, #0]
 8007f4e:	1d1a      	adds	r2, r3, #4
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	602a      	str	r2, [r5, #0]
 8007f54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007f58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007f5c:	2301      	movs	r3, #1
 8007f5e:	e0a3      	b.n	80080a8 <_printf_i+0x1f4>
 8007f60:	6820      	ldr	r0, [r4, #0]
 8007f62:	6829      	ldr	r1, [r5, #0]
 8007f64:	0606      	lsls	r6, r0, #24
 8007f66:	f101 0304 	add.w	r3, r1, #4
 8007f6a:	d50a      	bpl.n	8007f82 <_printf_i+0xce>
 8007f6c:	680e      	ldr	r6, [r1, #0]
 8007f6e:	602b      	str	r3, [r5, #0]
 8007f70:	2e00      	cmp	r6, #0
 8007f72:	da03      	bge.n	8007f7c <_printf_i+0xc8>
 8007f74:	232d      	movs	r3, #45	; 0x2d
 8007f76:	4276      	negs	r6, r6
 8007f78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f7c:	485e      	ldr	r0, [pc, #376]	; (80080f8 <_printf_i+0x244>)
 8007f7e:	230a      	movs	r3, #10
 8007f80:	e019      	b.n	8007fb6 <_printf_i+0x102>
 8007f82:	680e      	ldr	r6, [r1, #0]
 8007f84:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007f88:	602b      	str	r3, [r5, #0]
 8007f8a:	bf18      	it	ne
 8007f8c:	b236      	sxthne	r6, r6
 8007f8e:	e7ef      	b.n	8007f70 <_printf_i+0xbc>
 8007f90:	682b      	ldr	r3, [r5, #0]
 8007f92:	6820      	ldr	r0, [r4, #0]
 8007f94:	1d19      	adds	r1, r3, #4
 8007f96:	6029      	str	r1, [r5, #0]
 8007f98:	0601      	lsls	r1, r0, #24
 8007f9a:	d501      	bpl.n	8007fa0 <_printf_i+0xec>
 8007f9c:	681e      	ldr	r6, [r3, #0]
 8007f9e:	e002      	b.n	8007fa6 <_printf_i+0xf2>
 8007fa0:	0646      	lsls	r6, r0, #25
 8007fa2:	d5fb      	bpl.n	8007f9c <_printf_i+0xe8>
 8007fa4:	881e      	ldrh	r6, [r3, #0]
 8007fa6:	2f6f      	cmp	r7, #111	; 0x6f
 8007fa8:	4853      	ldr	r0, [pc, #332]	; (80080f8 <_printf_i+0x244>)
 8007faa:	bf0c      	ite	eq
 8007fac:	2308      	moveq	r3, #8
 8007fae:	230a      	movne	r3, #10
 8007fb0:	2100      	movs	r1, #0
 8007fb2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007fb6:	6865      	ldr	r5, [r4, #4]
 8007fb8:	2d00      	cmp	r5, #0
 8007fba:	60a5      	str	r5, [r4, #8]
 8007fbc:	bfa2      	ittt	ge
 8007fbe:	6821      	ldrge	r1, [r4, #0]
 8007fc0:	f021 0104 	bicge.w	r1, r1, #4
 8007fc4:	6021      	strge	r1, [r4, #0]
 8007fc6:	b90e      	cbnz	r6, 8007fcc <_printf_i+0x118>
 8007fc8:	2d00      	cmp	r5, #0
 8007fca:	d04d      	beq.n	8008068 <_printf_i+0x1b4>
 8007fcc:	4615      	mov	r5, r2
 8007fce:	fbb6 f1f3 	udiv	r1, r6, r3
 8007fd2:	fb03 6711 	mls	r7, r3, r1, r6
 8007fd6:	5dc7      	ldrb	r7, [r0, r7]
 8007fd8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007fdc:	4637      	mov	r7, r6
 8007fde:	460e      	mov	r6, r1
 8007fe0:	42bb      	cmp	r3, r7
 8007fe2:	d9f4      	bls.n	8007fce <_printf_i+0x11a>
 8007fe4:	2b08      	cmp	r3, #8
 8007fe6:	d10b      	bne.n	8008000 <_printf_i+0x14c>
 8007fe8:	6823      	ldr	r3, [r4, #0]
 8007fea:	07de      	lsls	r6, r3, #31
 8007fec:	d508      	bpl.n	8008000 <_printf_i+0x14c>
 8007fee:	6923      	ldr	r3, [r4, #16]
 8007ff0:	6861      	ldr	r1, [r4, #4]
 8007ff2:	4299      	cmp	r1, r3
 8007ff4:	bfde      	ittt	le
 8007ff6:	2330      	movle	r3, #48	; 0x30
 8007ff8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007ffc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008000:	1b52      	subs	r2, r2, r5
 8008002:	6122      	str	r2, [r4, #16]
 8008004:	464b      	mov	r3, r9
 8008006:	aa03      	add	r2, sp, #12
 8008008:	4621      	mov	r1, r4
 800800a:	4640      	mov	r0, r8
 800800c:	f8cd a000 	str.w	sl, [sp]
 8008010:	f7ff fee0 	bl	8007dd4 <_printf_common>
 8008014:	3001      	adds	r0, #1
 8008016:	d14c      	bne.n	80080b2 <_printf_i+0x1fe>
 8008018:	f04f 30ff 	mov.w	r0, #4294967295
 800801c:	b004      	add	sp, #16
 800801e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008022:	4835      	ldr	r0, [pc, #212]	; (80080f8 <_printf_i+0x244>)
 8008024:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008028:	6829      	ldr	r1, [r5, #0]
 800802a:	6823      	ldr	r3, [r4, #0]
 800802c:	f851 6b04 	ldr.w	r6, [r1], #4
 8008030:	6029      	str	r1, [r5, #0]
 8008032:	061d      	lsls	r5, r3, #24
 8008034:	d514      	bpl.n	8008060 <_printf_i+0x1ac>
 8008036:	07df      	lsls	r7, r3, #31
 8008038:	bf44      	itt	mi
 800803a:	f043 0320 	orrmi.w	r3, r3, #32
 800803e:	6023      	strmi	r3, [r4, #0]
 8008040:	b91e      	cbnz	r6, 800804a <_printf_i+0x196>
 8008042:	6823      	ldr	r3, [r4, #0]
 8008044:	f023 0320 	bic.w	r3, r3, #32
 8008048:	6023      	str	r3, [r4, #0]
 800804a:	2310      	movs	r3, #16
 800804c:	e7b0      	b.n	8007fb0 <_printf_i+0xfc>
 800804e:	6823      	ldr	r3, [r4, #0]
 8008050:	f043 0320 	orr.w	r3, r3, #32
 8008054:	6023      	str	r3, [r4, #0]
 8008056:	2378      	movs	r3, #120	; 0x78
 8008058:	4828      	ldr	r0, [pc, #160]	; (80080fc <_printf_i+0x248>)
 800805a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800805e:	e7e3      	b.n	8008028 <_printf_i+0x174>
 8008060:	0659      	lsls	r1, r3, #25
 8008062:	bf48      	it	mi
 8008064:	b2b6      	uxthmi	r6, r6
 8008066:	e7e6      	b.n	8008036 <_printf_i+0x182>
 8008068:	4615      	mov	r5, r2
 800806a:	e7bb      	b.n	8007fe4 <_printf_i+0x130>
 800806c:	682b      	ldr	r3, [r5, #0]
 800806e:	6826      	ldr	r6, [r4, #0]
 8008070:	1d18      	adds	r0, r3, #4
 8008072:	6961      	ldr	r1, [r4, #20]
 8008074:	6028      	str	r0, [r5, #0]
 8008076:	0635      	lsls	r5, r6, #24
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	d501      	bpl.n	8008080 <_printf_i+0x1cc>
 800807c:	6019      	str	r1, [r3, #0]
 800807e:	e002      	b.n	8008086 <_printf_i+0x1d2>
 8008080:	0670      	lsls	r0, r6, #25
 8008082:	d5fb      	bpl.n	800807c <_printf_i+0x1c8>
 8008084:	8019      	strh	r1, [r3, #0]
 8008086:	2300      	movs	r3, #0
 8008088:	4615      	mov	r5, r2
 800808a:	6123      	str	r3, [r4, #16]
 800808c:	e7ba      	b.n	8008004 <_printf_i+0x150>
 800808e:	682b      	ldr	r3, [r5, #0]
 8008090:	2100      	movs	r1, #0
 8008092:	1d1a      	adds	r2, r3, #4
 8008094:	602a      	str	r2, [r5, #0]
 8008096:	681d      	ldr	r5, [r3, #0]
 8008098:	6862      	ldr	r2, [r4, #4]
 800809a:	4628      	mov	r0, r5
 800809c:	f000 fb3c 	bl	8008718 <memchr>
 80080a0:	b108      	cbz	r0, 80080a6 <_printf_i+0x1f2>
 80080a2:	1b40      	subs	r0, r0, r5
 80080a4:	6060      	str	r0, [r4, #4]
 80080a6:	6863      	ldr	r3, [r4, #4]
 80080a8:	6123      	str	r3, [r4, #16]
 80080aa:	2300      	movs	r3, #0
 80080ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80080b0:	e7a8      	b.n	8008004 <_printf_i+0x150>
 80080b2:	6923      	ldr	r3, [r4, #16]
 80080b4:	462a      	mov	r2, r5
 80080b6:	4649      	mov	r1, r9
 80080b8:	4640      	mov	r0, r8
 80080ba:	47d0      	blx	sl
 80080bc:	3001      	adds	r0, #1
 80080be:	d0ab      	beq.n	8008018 <_printf_i+0x164>
 80080c0:	6823      	ldr	r3, [r4, #0]
 80080c2:	079b      	lsls	r3, r3, #30
 80080c4:	d413      	bmi.n	80080ee <_printf_i+0x23a>
 80080c6:	68e0      	ldr	r0, [r4, #12]
 80080c8:	9b03      	ldr	r3, [sp, #12]
 80080ca:	4298      	cmp	r0, r3
 80080cc:	bfb8      	it	lt
 80080ce:	4618      	movlt	r0, r3
 80080d0:	e7a4      	b.n	800801c <_printf_i+0x168>
 80080d2:	2301      	movs	r3, #1
 80080d4:	4632      	mov	r2, r6
 80080d6:	4649      	mov	r1, r9
 80080d8:	4640      	mov	r0, r8
 80080da:	47d0      	blx	sl
 80080dc:	3001      	adds	r0, #1
 80080de:	d09b      	beq.n	8008018 <_printf_i+0x164>
 80080e0:	3501      	adds	r5, #1
 80080e2:	68e3      	ldr	r3, [r4, #12]
 80080e4:	9903      	ldr	r1, [sp, #12]
 80080e6:	1a5b      	subs	r3, r3, r1
 80080e8:	42ab      	cmp	r3, r5
 80080ea:	dcf2      	bgt.n	80080d2 <_printf_i+0x21e>
 80080ec:	e7eb      	b.n	80080c6 <_printf_i+0x212>
 80080ee:	2500      	movs	r5, #0
 80080f0:	f104 0619 	add.w	r6, r4, #25
 80080f4:	e7f5      	b.n	80080e2 <_printf_i+0x22e>
 80080f6:	bf00      	nop
 80080f8:	08008ef1 	.word	0x08008ef1
 80080fc:	08008f02 	.word	0x08008f02

08008100 <iprintf>:
 8008100:	b40f      	push	{r0, r1, r2, r3}
 8008102:	4b0a      	ldr	r3, [pc, #40]	; (800812c <iprintf+0x2c>)
 8008104:	b513      	push	{r0, r1, r4, lr}
 8008106:	681c      	ldr	r4, [r3, #0]
 8008108:	b124      	cbz	r4, 8008114 <iprintf+0x14>
 800810a:	69a3      	ldr	r3, [r4, #24]
 800810c:	b913      	cbnz	r3, 8008114 <iprintf+0x14>
 800810e:	4620      	mov	r0, r4
 8008110:	f000 f9fc 	bl	800850c <__sinit>
 8008114:	ab05      	add	r3, sp, #20
 8008116:	9a04      	ldr	r2, [sp, #16]
 8008118:	68a1      	ldr	r1, [r4, #8]
 800811a:	4620      	mov	r0, r4
 800811c:	9301      	str	r3, [sp, #4]
 800811e:	f7ff fd1f 	bl	8007b60 <_vfiprintf_r>
 8008122:	b002      	add	sp, #8
 8008124:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008128:	b004      	add	sp, #16
 800812a:	4770      	bx	lr
 800812c:	20000020 	.word	0x20000020

08008130 <putchar>:
 8008130:	4b09      	ldr	r3, [pc, #36]	; (8008158 <putchar+0x28>)
 8008132:	b513      	push	{r0, r1, r4, lr}
 8008134:	681c      	ldr	r4, [r3, #0]
 8008136:	4601      	mov	r1, r0
 8008138:	b134      	cbz	r4, 8008148 <putchar+0x18>
 800813a:	69a3      	ldr	r3, [r4, #24]
 800813c:	b923      	cbnz	r3, 8008148 <putchar+0x18>
 800813e:	9001      	str	r0, [sp, #4]
 8008140:	4620      	mov	r0, r4
 8008142:	f000 f9e3 	bl	800850c <__sinit>
 8008146:	9901      	ldr	r1, [sp, #4]
 8008148:	68a2      	ldr	r2, [r4, #8]
 800814a:	4620      	mov	r0, r4
 800814c:	b002      	add	sp, #8
 800814e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008152:	f000 bbcf 	b.w	80088f4 <_putc_r>
 8008156:	bf00      	nop
 8008158:	20000020 	.word	0x20000020

0800815c <__swbuf_r>:
 800815c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800815e:	460e      	mov	r6, r1
 8008160:	4614      	mov	r4, r2
 8008162:	4605      	mov	r5, r0
 8008164:	b118      	cbz	r0, 800816e <__swbuf_r+0x12>
 8008166:	6983      	ldr	r3, [r0, #24]
 8008168:	b90b      	cbnz	r3, 800816e <__swbuf_r+0x12>
 800816a:	f000 f9cf 	bl	800850c <__sinit>
 800816e:	4b21      	ldr	r3, [pc, #132]	; (80081f4 <__swbuf_r+0x98>)
 8008170:	429c      	cmp	r4, r3
 8008172:	d12b      	bne.n	80081cc <__swbuf_r+0x70>
 8008174:	686c      	ldr	r4, [r5, #4]
 8008176:	69a3      	ldr	r3, [r4, #24]
 8008178:	60a3      	str	r3, [r4, #8]
 800817a:	89a3      	ldrh	r3, [r4, #12]
 800817c:	071a      	lsls	r2, r3, #28
 800817e:	d52f      	bpl.n	80081e0 <__swbuf_r+0x84>
 8008180:	6923      	ldr	r3, [r4, #16]
 8008182:	b36b      	cbz	r3, 80081e0 <__swbuf_r+0x84>
 8008184:	6923      	ldr	r3, [r4, #16]
 8008186:	b2f6      	uxtb	r6, r6
 8008188:	6820      	ldr	r0, [r4, #0]
 800818a:	4637      	mov	r7, r6
 800818c:	1ac0      	subs	r0, r0, r3
 800818e:	6963      	ldr	r3, [r4, #20]
 8008190:	4283      	cmp	r3, r0
 8008192:	dc04      	bgt.n	800819e <__swbuf_r+0x42>
 8008194:	4621      	mov	r1, r4
 8008196:	4628      	mov	r0, r5
 8008198:	f000 f924 	bl	80083e4 <_fflush_r>
 800819c:	bb30      	cbnz	r0, 80081ec <__swbuf_r+0x90>
 800819e:	68a3      	ldr	r3, [r4, #8]
 80081a0:	3001      	adds	r0, #1
 80081a2:	3b01      	subs	r3, #1
 80081a4:	60a3      	str	r3, [r4, #8]
 80081a6:	6823      	ldr	r3, [r4, #0]
 80081a8:	1c5a      	adds	r2, r3, #1
 80081aa:	6022      	str	r2, [r4, #0]
 80081ac:	701e      	strb	r6, [r3, #0]
 80081ae:	6963      	ldr	r3, [r4, #20]
 80081b0:	4283      	cmp	r3, r0
 80081b2:	d004      	beq.n	80081be <__swbuf_r+0x62>
 80081b4:	89a3      	ldrh	r3, [r4, #12]
 80081b6:	07db      	lsls	r3, r3, #31
 80081b8:	d506      	bpl.n	80081c8 <__swbuf_r+0x6c>
 80081ba:	2e0a      	cmp	r6, #10
 80081bc:	d104      	bne.n	80081c8 <__swbuf_r+0x6c>
 80081be:	4621      	mov	r1, r4
 80081c0:	4628      	mov	r0, r5
 80081c2:	f000 f90f 	bl	80083e4 <_fflush_r>
 80081c6:	b988      	cbnz	r0, 80081ec <__swbuf_r+0x90>
 80081c8:	4638      	mov	r0, r7
 80081ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081cc:	4b0a      	ldr	r3, [pc, #40]	; (80081f8 <__swbuf_r+0x9c>)
 80081ce:	429c      	cmp	r4, r3
 80081d0:	d101      	bne.n	80081d6 <__swbuf_r+0x7a>
 80081d2:	68ac      	ldr	r4, [r5, #8]
 80081d4:	e7cf      	b.n	8008176 <__swbuf_r+0x1a>
 80081d6:	4b09      	ldr	r3, [pc, #36]	; (80081fc <__swbuf_r+0xa0>)
 80081d8:	429c      	cmp	r4, r3
 80081da:	bf08      	it	eq
 80081dc:	68ec      	ldreq	r4, [r5, #12]
 80081de:	e7ca      	b.n	8008176 <__swbuf_r+0x1a>
 80081e0:	4621      	mov	r1, r4
 80081e2:	4628      	mov	r0, r5
 80081e4:	f000 f80c 	bl	8008200 <__swsetup_r>
 80081e8:	2800      	cmp	r0, #0
 80081ea:	d0cb      	beq.n	8008184 <__swbuf_r+0x28>
 80081ec:	f04f 37ff 	mov.w	r7, #4294967295
 80081f0:	e7ea      	b.n	80081c8 <__swbuf_r+0x6c>
 80081f2:	bf00      	nop
 80081f4:	08008f34 	.word	0x08008f34
 80081f8:	08008f54 	.word	0x08008f54
 80081fc:	08008f14 	.word	0x08008f14

08008200 <__swsetup_r>:
 8008200:	4b32      	ldr	r3, [pc, #200]	; (80082cc <__swsetup_r+0xcc>)
 8008202:	b570      	push	{r4, r5, r6, lr}
 8008204:	681d      	ldr	r5, [r3, #0]
 8008206:	4606      	mov	r6, r0
 8008208:	460c      	mov	r4, r1
 800820a:	b125      	cbz	r5, 8008216 <__swsetup_r+0x16>
 800820c:	69ab      	ldr	r3, [r5, #24]
 800820e:	b913      	cbnz	r3, 8008216 <__swsetup_r+0x16>
 8008210:	4628      	mov	r0, r5
 8008212:	f000 f97b 	bl	800850c <__sinit>
 8008216:	4b2e      	ldr	r3, [pc, #184]	; (80082d0 <__swsetup_r+0xd0>)
 8008218:	429c      	cmp	r4, r3
 800821a:	d10f      	bne.n	800823c <__swsetup_r+0x3c>
 800821c:	686c      	ldr	r4, [r5, #4]
 800821e:	89a3      	ldrh	r3, [r4, #12]
 8008220:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008224:	0719      	lsls	r1, r3, #28
 8008226:	d42c      	bmi.n	8008282 <__swsetup_r+0x82>
 8008228:	06dd      	lsls	r5, r3, #27
 800822a:	d411      	bmi.n	8008250 <__swsetup_r+0x50>
 800822c:	2309      	movs	r3, #9
 800822e:	6033      	str	r3, [r6, #0]
 8008230:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008234:	f04f 30ff 	mov.w	r0, #4294967295
 8008238:	81a3      	strh	r3, [r4, #12]
 800823a:	e03e      	b.n	80082ba <__swsetup_r+0xba>
 800823c:	4b25      	ldr	r3, [pc, #148]	; (80082d4 <__swsetup_r+0xd4>)
 800823e:	429c      	cmp	r4, r3
 8008240:	d101      	bne.n	8008246 <__swsetup_r+0x46>
 8008242:	68ac      	ldr	r4, [r5, #8]
 8008244:	e7eb      	b.n	800821e <__swsetup_r+0x1e>
 8008246:	4b24      	ldr	r3, [pc, #144]	; (80082d8 <__swsetup_r+0xd8>)
 8008248:	429c      	cmp	r4, r3
 800824a:	bf08      	it	eq
 800824c:	68ec      	ldreq	r4, [r5, #12]
 800824e:	e7e6      	b.n	800821e <__swsetup_r+0x1e>
 8008250:	0758      	lsls	r0, r3, #29
 8008252:	d512      	bpl.n	800827a <__swsetup_r+0x7a>
 8008254:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008256:	b141      	cbz	r1, 800826a <__swsetup_r+0x6a>
 8008258:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800825c:	4299      	cmp	r1, r3
 800825e:	d002      	beq.n	8008266 <__swsetup_r+0x66>
 8008260:	4630      	mov	r0, r6
 8008262:	f000 fa67 	bl	8008734 <_free_r>
 8008266:	2300      	movs	r3, #0
 8008268:	6363      	str	r3, [r4, #52]	; 0x34
 800826a:	89a3      	ldrh	r3, [r4, #12]
 800826c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008270:	81a3      	strh	r3, [r4, #12]
 8008272:	2300      	movs	r3, #0
 8008274:	6063      	str	r3, [r4, #4]
 8008276:	6923      	ldr	r3, [r4, #16]
 8008278:	6023      	str	r3, [r4, #0]
 800827a:	89a3      	ldrh	r3, [r4, #12]
 800827c:	f043 0308 	orr.w	r3, r3, #8
 8008280:	81a3      	strh	r3, [r4, #12]
 8008282:	6923      	ldr	r3, [r4, #16]
 8008284:	b94b      	cbnz	r3, 800829a <__swsetup_r+0x9a>
 8008286:	89a3      	ldrh	r3, [r4, #12]
 8008288:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800828c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008290:	d003      	beq.n	800829a <__swsetup_r+0x9a>
 8008292:	4621      	mov	r1, r4
 8008294:	4630      	mov	r0, r6
 8008296:	f000 f9ff 	bl	8008698 <__smakebuf_r>
 800829a:	89a0      	ldrh	r0, [r4, #12]
 800829c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80082a0:	f010 0301 	ands.w	r3, r0, #1
 80082a4:	d00a      	beq.n	80082bc <__swsetup_r+0xbc>
 80082a6:	2300      	movs	r3, #0
 80082a8:	60a3      	str	r3, [r4, #8]
 80082aa:	6963      	ldr	r3, [r4, #20]
 80082ac:	425b      	negs	r3, r3
 80082ae:	61a3      	str	r3, [r4, #24]
 80082b0:	6923      	ldr	r3, [r4, #16]
 80082b2:	b943      	cbnz	r3, 80082c6 <__swsetup_r+0xc6>
 80082b4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80082b8:	d1ba      	bne.n	8008230 <__swsetup_r+0x30>
 80082ba:	bd70      	pop	{r4, r5, r6, pc}
 80082bc:	0781      	lsls	r1, r0, #30
 80082be:	bf58      	it	pl
 80082c0:	6963      	ldrpl	r3, [r4, #20]
 80082c2:	60a3      	str	r3, [r4, #8]
 80082c4:	e7f4      	b.n	80082b0 <__swsetup_r+0xb0>
 80082c6:	2000      	movs	r0, #0
 80082c8:	e7f7      	b.n	80082ba <__swsetup_r+0xba>
 80082ca:	bf00      	nop
 80082cc:	20000020 	.word	0x20000020
 80082d0:	08008f34 	.word	0x08008f34
 80082d4:	08008f54 	.word	0x08008f54
 80082d8:	08008f14 	.word	0x08008f14

080082dc <__sflush_r>:
 80082dc:	898a      	ldrh	r2, [r1, #12]
 80082de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082e2:	4605      	mov	r5, r0
 80082e4:	0710      	lsls	r0, r2, #28
 80082e6:	460c      	mov	r4, r1
 80082e8:	d458      	bmi.n	800839c <__sflush_r+0xc0>
 80082ea:	684b      	ldr	r3, [r1, #4]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	dc05      	bgt.n	80082fc <__sflush_r+0x20>
 80082f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	dc02      	bgt.n	80082fc <__sflush_r+0x20>
 80082f6:	2000      	movs	r0, #0
 80082f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80082fe:	2e00      	cmp	r6, #0
 8008300:	d0f9      	beq.n	80082f6 <__sflush_r+0x1a>
 8008302:	2300      	movs	r3, #0
 8008304:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008308:	682f      	ldr	r7, [r5, #0]
 800830a:	602b      	str	r3, [r5, #0]
 800830c:	d032      	beq.n	8008374 <__sflush_r+0x98>
 800830e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008310:	89a3      	ldrh	r3, [r4, #12]
 8008312:	075a      	lsls	r2, r3, #29
 8008314:	d505      	bpl.n	8008322 <__sflush_r+0x46>
 8008316:	6863      	ldr	r3, [r4, #4]
 8008318:	1ac0      	subs	r0, r0, r3
 800831a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800831c:	b10b      	cbz	r3, 8008322 <__sflush_r+0x46>
 800831e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008320:	1ac0      	subs	r0, r0, r3
 8008322:	2300      	movs	r3, #0
 8008324:	4602      	mov	r2, r0
 8008326:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008328:	4628      	mov	r0, r5
 800832a:	6a21      	ldr	r1, [r4, #32]
 800832c:	47b0      	blx	r6
 800832e:	1c43      	adds	r3, r0, #1
 8008330:	89a3      	ldrh	r3, [r4, #12]
 8008332:	d106      	bne.n	8008342 <__sflush_r+0x66>
 8008334:	6829      	ldr	r1, [r5, #0]
 8008336:	291d      	cmp	r1, #29
 8008338:	d82c      	bhi.n	8008394 <__sflush_r+0xb8>
 800833a:	4a29      	ldr	r2, [pc, #164]	; (80083e0 <__sflush_r+0x104>)
 800833c:	40ca      	lsrs	r2, r1
 800833e:	07d6      	lsls	r6, r2, #31
 8008340:	d528      	bpl.n	8008394 <__sflush_r+0xb8>
 8008342:	2200      	movs	r2, #0
 8008344:	04d9      	lsls	r1, r3, #19
 8008346:	6062      	str	r2, [r4, #4]
 8008348:	6922      	ldr	r2, [r4, #16]
 800834a:	6022      	str	r2, [r4, #0]
 800834c:	d504      	bpl.n	8008358 <__sflush_r+0x7c>
 800834e:	1c42      	adds	r2, r0, #1
 8008350:	d101      	bne.n	8008356 <__sflush_r+0x7a>
 8008352:	682b      	ldr	r3, [r5, #0]
 8008354:	b903      	cbnz	r3, 8008358 <__sflush_r+0x7c>
 8008356:	6560      	str	r0, [r4, #84]	; 0x54
 8008358:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800835a:	602f      	str	r7, [r5, #0]
 800835c:	2900      	cmp	r1, #0
 800835e:	d0ca      	beq.n	80082f6 <__sflush_r+0x1a>
 8008360:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008364:	4299      	cmp	r1, r3
 8008366:	d002      	beq.n	800836e <__sflush_r+0x92>
 8008368:	4628      	mov	r0, r5
 800836a:	f000 f9e3 	bl	8008734 <_free_r>
 800836e:	2000      	movs	r0, #0
 8008370:	6360      	str	r0, [r4, #52]	; 0x34
 8008372:	e7c1      	b.n	80082f8 <__sflush_r+0x1c>
 8008374:	6a21      	ldr	r1, [r4, #32]
 8008376:	2301      	movs	r3, #1
 8008378:	4628      	mov	r0, r5
 800837a:	47b0      	blx	r6
 800837c:	1c41      	adds	r1, r0, #1
 800837e:	d1c7      	bne.n	8008310 <__sflush_r+0x34>
 8008380:	682b      	ldr	r3, [r5, #0]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d0c4      	beq.n	8008310 <__sflush_r+0x34>
 8008386:	2b1d      	cmp	r3, #29
 8008388:	d001      	beq.n	800838e <__sflush_r+0xb2>
 800838a:	2b16      	cmp	r3, #22
 800838c:	d101      	bne.n	8008392 <__sflush_r+0xb6>
 800838e:	602f      	str	r7, [r5, #0]
 8008390:	e7b1      	b.n	80082f6 <__sflush_r+0x1a>
 8008392:	89a3      	ldrh	r3, [r4, #12]
 8008394:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008398:	81a3      	strh	r3, [r4, #12]
 800839a:	e7ad      	b.n	80082f8 <__sflush_r+0x1c>
 800839c:	690f      	ldr	r7, [r1, #16]
 800839e:	2f00      	cmp	r7, #0
 80083a0:	d0a9      	beq.n	80082f6 <__sflush_r+0x1a>
 80083a2:	0793      	lsls	r3, r2, #30
 80083a4:	680e      	ldr	r6, [r1, #0]
 80083a6:	600f      	str	r7, [r1, #0]
 80083a8:	bf0c      	ite	eq
 80083aa:	694b      	ldreq	r3, [r1, #20]
 80083ac:	2300      	movne	r3, #0
 80083ae:	eba6 0807 	sub.w	r8, r6, r7
 80083b2:	608b      	str	r3, [r1, #8]
 80083b4:	f1b8 0f00 	cmp.w	r8, #0
 80083b8:	dd9d      	ble.n	80082f6 <__sflush_r+0x1a>
 80083ba:	4643      	mov	r3, r8
 80083bc:	463a      	mov	r2, r7
 80083be:	6a21      	ldr	r1, [r4, #32]
 80083c0:	4628      	mov	r0, r5
 80083c2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80083c4:	47b0      	blx	r6
 80083c6:	2800      	cmp	r0, #0
 80083c8:	dc06      	bgt.n	80083d8 <__sflush_r+0xfc>
 80083ca:	89a3      	ldrh	r3, [r4, #12]
 80083cc:	f04f 30ff 	mov.w	r0, #4294967295
 80083d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083d4:	81a3      	strh	r3, [r4, #12]
 80083d6:	e78f      	b.n	80082f8 <__sflush_r+0x1c>
 80083d8:	4407      	add	r7, r0
 80083da:	eba8 0800 	sub.w	r8, r8, r0
 80083de:	e7e9      	b.n	80083b4 <__sflush_r+0xd8>
 80083e0:	20400001 	.word	0x20400001

080083e4 <_fflush_r>:
 80083e4:	b538      	push	{r3, r4, r5, lr}
 80083e6:	690b      	ldr	r3, [r1, #16]
 80083e8:	4605      	mov	r5, r0
 80083ea:	460c      	mov	r4, r1
 80083ec:	b913      	cbnz	r3, 80083f4 <_fflush_r+0x10>
 80083ee:	2500      	movs	r5, #0
 80083f0:	4628      	mov	r0, r5
 80083f2:	bd38      	pop	{r3, r4, r5, pc}
 80083f4:	b118      	cbz	r0, 80083fe <_fflush_r+0x1a>
 80083f6:	6983      	ldr	r3, [r0, #24]
 80083f8:	b90b      	cbnz	r3, 80083fe <_fflush_r+0x1a>
 80083fa:	f000 f887 	bl	800850c <__sinit>
 80083fe:	4b14      	ldr	r3, [pc, #80]	; (8008450 <_fflush_r+0x6c>)
 8008400:	429c      	cmp	r4, r3
 8008402:	d11b      	bne.n	800843c <_fflush_r+0x58>
 8008404:	686c      	ldr	r4, [r5, #4]
 8008406:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d0ef      	beq.n	80083ee <_fflush_r+0xa>
 800840e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008410:	07d0      	lsls	r0, r2, #31
 8008412:	d404      	bmi.n	800841e <_fflush_r+0x3a>
 8008414:	0599      	lsls	r1, r3, #22
 8008416:	d402      	bmi.n	800841e <_fflush_r+0x3a>
 8008418:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800841a:	f000 f915 	bl	8008648 <__retarget_lock_acquire_recursive>
 800841e:	4628      	mov	r0, r5
 8008420:	4621      	mov	r1, r4
 8008422:	f7ff ff5b 	bl	80082dc <__sflush_r>
 8008426:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008428:	4605      	mov	r5, r0
 800842a:	07da      	lsls	r2, r3, #31
 800842c:	d4e0      	bmi.n	80083f0 <_fflush_r+0xc>
 800842e:	89a3      	ldrh	r3, [r4, #12]
 8008430:	059b      	lsls	r3, r3, #22
 8008432:	d4dd      	bmi.n	80083f0 <_fflush_r+0xc>
 8008434:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008436:	f000 f908 	bl	800864a <__retarget_lock_release_recursive>
 800843a:	e7d9      	b.n	80083f0 <_fflush_r+0xc>
 800843c:	4b05      	ldr	r3, [pc, #20]	; (8008454 <_fflush_r+0x70>)
 800843e:	429c      	cmp	r4, r3
 8008440:	d101      	bne.n	8008446 <_fflush_r+0x62>
 8008442:	68ac      	ldr	r4, [r5, #8]
 8008444:	e7df      	b.n	8008406 <_fflush_r+0x22>
 8008446:	4b04      	ldr	r3, [pc, #16]	; (8008458 <_fflush_r+0x74>)
 8008448:	429c      	cmp	r4, r3
 800844a:	bf08      	it	eq
 800844c:	68ec      	ldreq	r4, [r5, #12]
 800844e:	e7da      	b.n	8008406 <_fflush_r+0x22>
 8008450:	08008f34 	.word	0x08008f34
 8008454:	08008f54 	.word	0x08008f54
 8008458:	08008f14 	.word	0x08008f14

0800845c <std>:
 800845c:	2300      	movs	r3, #0
 800845e:	b510      	push	{r4, lr}
 8008460:	4604      	mov	r4, r0
 8008462:	6083      	str	r3, [r0, #8]
 8008464:	8181      	strh	r1, [r0, #12]
 8008466:	4619      	mov	r1, r3
 8008468:	6643      	str	r3, [r0, #100]	; 0x64
 800846a:	81c2      	strh	r2, [r0, #14]
 800846c:	2208      	movs	r2, #8
 800846e:	6183      	str	r3, [r0, #24]
 8008470:	e9c0 3300 	strd	r3, r3, [r0]
 8008474:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008478:	305c      	adds	r0, #92	; 0x5c
 800847a:	f7ff fb3f 	bl	8007afc <memset>
 800847e:	4b05      	ldr	r3, [pc, #20]	; (8008494 <std+0x38>)
 8008480:	6224      	str	r4, [r4, #32]
 8008482:	6263      	str	r3, [r4, #36]	; 0x24
 8008484:	4b04      	ldr	r3, [pc, #16]	; (8008498 <std+0x3c>)
 8008486:	62a3      	str	r3, [r4, #40]	; 0x28
 8008488:	4b04      	ldr	r3, [pc, #16]	; (800849c <std+0x40>)
 800848a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800848c:	4b04      	ldr	r3, [pc, #16]	; (80084a0 <std+0x44>)
 800848e:	6323      	str	r3, [r4, #48]	; 0x30
 8008490:	bd10      	pop	{r4, pc}
 8008492:	bf00      	nop
 8008494:	080089a5 	.word	0x080089a5
 8008498:	080089c7 	.word	0x080089c7
 800849c:	080089ff 	.word	0x080089ff
 80084a0:	08008a23 	.word	0x08008a23

080084a4 <_cleanup_r>:
 80084a4:	4901      	ldr	r1, [pc, #4]	; (80084ac <_cleanup_r+0x8>)
 80084a6:	f000 b8af 	b.w	8008608 <_fwalk_reent>
 80084aa:	bf00      	nop
 80084ac:	080083e5 	.word	0x080083e5

080084b0 <__sfmoreglue>:
 80084b0:	b570      	push	{r4, r5, r6, lr}
 80084b2:	2268      	movs	r2, #104	; 0x68
 80084b4:	1e4d      	subs	r5, r1, #1
 80084b6:	460e      	mov	r6, r1
 80084b8:	4355      	muls	r5, r2
 80084ba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80084be:	f000 f9a5 	bl	800880c <_malloc_r>
 80084c2:	4604      	mov	r4, r0
 80084c4:	b140      	cbz	r0, 80084d8 <__sfmoreglue+0x28>
 80084c6:	2100      	movs	r1, #0
 80084c8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80084cc:	e9c0 1600 	strd	r1, r6, [r0]
 80084d0:	300c      	adds	r0, #12
 80084d2:	60a0      	str	r0, [r4, #8]
 80084d4:	f7ff fb12 	bl	8007afc <memset>
 80084d8:	4620      	mov	r0, r4
 80084da:	bd70      	pop	{r4, r5, r6, pc}

080084dc <__sfp_lock_acquire>:
 80084dc:	4801      	ldr	r0, [pc, #4]	; (80084e4 <__sfp_lock_acquire+0x8>)
 80084de:	f000 b8b3 	b.w	8008648 <__retarget_lock_acquire_recursive>
 80084e2:	bf00      	nop
 80084e4:	200003a1 	.word	0x200003a1

080084e8 <__sfp_lock_release>:
 80084e8:	4801      	ldr	r0, [pc, #4]	; (80084f0 <__sfp_lock_release+0x8>)
 80084ea:	f000 b8ae 	b.w	800864a <__retarget_lock_release_recursive>
 80084ee:	bf00      	nop
 80084f0:	200003a1 	.word	0x200003a1

080084f4 <__sinit_lock_acquire>:
 80084f4:	4801      	ldr	r0, [pc, #4]	; (80084fc <__sinit_lock_acquire+0x8>)
 80084f6:	f000 b8a7 	b.w	8008648 <__retarget_lock_acquire_recursive>
 80084fa:	bf00      	nop
 80084fc:	200003a2 	.word	0x200003a2

08008500 <__sinit_lock_release>:
 8008500:	4801      	ldr	r0, [pc, #4]	; (8008508 <__sinit_lock_release+0x8>)
 8008502:	f000 b8a2 	b.w	800864a <__retarget_lock_release_recursive>
 8008506:	bf00      	nop
 8008508:	200003a2 	.word	0x200003a2

0800850c <__sinit>:
 800850c:	b510      	push	{r4, lr}
 800850e:	4604      	mov	r4, r0
 8008510:	f7ff fff0 	bl	80084f4 <__sinit_lock_acquire>
 8008514:	69a3      	ldr	r3, [r4, #24]
 8008516:	b11b      	cbz	r3, 8008520 <__sinit+0x14>
 8008518:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800851c:	f7ff bff0 	b.w	8008500 <__sinit_lock_release>
 8008520:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008524:	6523      	str	r3, [r4, #80]	; 0x50
 8008526:	4620      	mov	r0, r4
 8008528:	4b12      	ldr	r3, [pc, #72]	; (8008574 <__sinit+0x68>)
 800852a:	4a13      	ldr	r2, [pc, #76]	; (8008578 <__sinit+0x6c>)
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	62a2      	str	r2, [r4, #40]	; 0x28
 8008530:	42a3      	cmp	r3, r4
 8008532:	bf04      	itt	eq
 8008534:	2301      	moveq	r3, #1
 8008536:	61a3      	streq	r3, [r4, #24]
 8008538:	f000 f820 	bl	800857c <__sfp>
 800853c:	6060      	str	r0, [r4, #4]
 800853e:	4620      	mov	r0, r4
 8008540:	f000 f81c 	bl	800857c <__sfp>
 8008544:	60a0      	str	r0, [r4, #8]
 8008546:	4620      	mov	r0, r4
 8008548:	f000 f818 	bl	800857c <__sfp>
 800854c:	2200      	movs	r2, #0
 800854e:	2104      	movs	r1, #4
 8008550:	60e0      	str	r0, [r4, #12]
 8008552:	6860      	ldr	r0, [r4, #4]
 8008554:	f7ff ff82 	bl	800845c <std>
 8008558:	2201      	movs	r2, #1
 800855a:	2109      	movs	r1, #9
 800855c:	68a0      	ldr	r0, [r4, #8]
 800855e:	f7ff ff7d 	bl	800845c <std>
 8008562:	2202      	movs	r2, #2
 8008564:	2112      	movs	r1, #18
 8008566:	68e0      	ldr	r0, [r4, #12]
 8008568:	f7ff ff78 	bl	800845c <std>
 800856c:	2301      	movs	r3, #1
 800856e:	61a3      	str	r3, [r4, #24]
 8008570:	e7d2      	b.n	8008518 <__sinit+0xc>
 8008572:	bf00      	nop
 8008574:	08008edc 	.word	0x08008edc
 8008578:	080084a5 	.word	0x080084a5

0800857c <__sfp>:
 800857c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800857e:	4607      	mov	r7, r0
 8008580:	f7ff ffac 	bl	80084dc <__sfp_lock_acquire>
 8008584:	4b1e      	ldr	r3, [pc, #120]	; (8008600 <__sfp+0x84>)
 8008586:	681e      	ldr	r6, [r3, #0]
 8008588:	69b3      	ldr	r3, [r6, #24]
 800858a:	b913      	cbnz	r3, 8008592 <__sfp+0x16>
 800858c:	4630      	mov	r0, r6
 800858e:	f7ff ffbd 	bl	800850c <__sinit>
 8008592:	3648      	adds	r6, #72	; 0x48
 8008594:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008598:	3b01      	subs	r3, #1
 800859a:	d503      	bpl.n	80085a4 <__sfp+0x28>
 800859c:	6833      	ldr	r3, [r6, #0]
 800859e:	b30b      	cbz	r3, 80085e4 <__sfp+0x68>
 80085a0:	6836      	ldr	r6, [r6, #0]
 80085a2:	e7f7      	b.n	8008594 <__sfp+0x18>
 80085a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80085a8:	b9d5      	cbnz	r5, 80085e0 <__sfp+0x64>
 80085aa:	4b16      	ldr	r3, [pc, #88]	; (8008604 <__sfp+0x88>)
 80085ac:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80085b0:	6665      	str	r5, [r4, #100]	; 0x64
 80085b2:	60e3      	str	r3, [r4, #12]
 80085b4:	f000 f847 	bl	8008646 <__retarget_lock_init_recursive>
 80085b8:	f7ff ff96 	bl	80084e8 <__sfp_lock_release>
 80085bc:	2208      	movs	r2, #8
 80085be:	4629      	mov	r1, r5
 80085c0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80085c4:	6025      	str	r5, [r4, #0]
 80085c6:	61a5      	str	r5, [r4, #24]
 80085c8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80085cc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80085d0:	f7ff fa94 	bl	8007afc <memset>
 80085d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80085d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80085dc:	4620      	mov	r0, r4
 80085de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085e0:	3468      	adds	r4, #104	; 0x68
 80085e2:	e7d9      	b.n	8008598 <__sfp+0x1c>
 80085e4:	2104      	movs	r1, #4
 80085e6:	4638      	mov	r0, r7
 80085e8:	f7ff ff62 	bl	80084b0 <__sfmoreglue>
 80085ec:	4604      	mov	r4, r0
 80085ee:	6030      	str	r0, [r6, #0]
 80085f0:	2800      	cmp	r0, #0
 80085f2:	d1d5      	bne.n	80085a0 <__sfp+0x24>
 80085f4:	f7ff ff78 	bl	80084e8 <__sfp_lock_release>
 80085f8:	230c      	movs	r3, #12
 80085fa:	603b      	str	r3, [r7, #0]
 80085fc:	e7ee      	b.n	80085dc <__sfp+0x60>
 80085fe:	bf00      	nop
 8008600:	08008edc 	.word	0x08008edc
 8008604:	ffff0001 	.word	0xffff0001

08008608 <_fwalk_reent>:
 8008608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800860c:	4606      	mov	r6, r0
 800860e:	4688      	mov	r8, r1
 8008610:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008614:	2700      	movs	r7, #0
 8008616:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800861a:	f1b9 0901 	subs.w	r9, r9, #1
 800861e:	d505      	bpl.n	800862c <_fwalk_reent+0x24>
 8008620:	6824      	ldr	r4, [r4, #0]
 8008622:	2c00      	cmp	r4, #0
 8008624:	d1f7      	bne.n	8008616 <_fwalk_reent+0xe>
 8008626:	4638      	mov	r0, r7
 8008628:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800862c:	89ab      	ldrh	r3, [r5, #12]
 800862e:	2b01      	cmp	r3, #1
 8008630:	d907      	bls.n	8008642 <_fwalk_reent+0x3a>
 8008632:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008636:	3301      	adds	r3, #1
 8008638:	d003      	beq.n	8008642 <_fwalk_reent+0x3a>
 800863a:	4629      	mov	r1, r5
 800863c:	4630      	mov	r0, r6
 800863e:	47c0      	blx	r8
 8008640:	4307      	orrs	r7, r0
 8008642:	3568      	adds	r5, #104	; 0x68
 8008644:	e7e9      	b.n	800861a <_fwalk_reent+0x12>

08008646 <__retarget_lock_init_recursive>:
 8008646:	4770      	bx	lr

08008648 <__retarget_lock_acquire_recursive>:
 8008648:	4770      	bx	lr

0800864a <__retarget_lock_release_recursive>:
 800864a:	4770      	bx	lr

0800864c <__swhatbuf_r>:
 800864c:	b570      	push	{r4, r5, r6, lr}
 800864e:	460e      	mov	r6, r1
 8008650:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008654:	b096      	sub	sp, #88	; 0x58
 8008656:	4614      	mov	r4, r2
 8008658:	2900      	cmp	r1, #0
 800865a:	461d      	mov	r5, r3
 800865c:	da08      	bge.n	8008670 <__swhatbuf_r+0x24>
 800865e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008662:	2200      	movs	r2, #0
 8008664:	602a      	str	r2, [r5, #0]
 8008666:	061a      	lsls	r2, r3, #24
 8008668:	d410      	bmi.n	800868c <__swhatbuf_r+0x40>
 800866a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800866e:	e00e      	b.n	800868e <__swhatbuf_r+0x42>
 8008670:	466a      	mov	r2, sp
 8008672:	f000 f9fd 	bl	8008a70 <_fstat_r>
 8008676:	2800      	cmp	r0, #0
 8008678:	dbf1      	blt.n	800865e <__swhatbuf_r+0x12>
 800867a:	9a01      	ldr	r2, [sp, #4]
 800867c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008680:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008684:	425a      	negs	r2, r3
 8008686:	415a      	adcs	r2, r3
 8008688:	602a      	str	r2, [r5, #0]
 800868a:	e7ee      	b.n	800866a <__swhatbuf_r+0x1e>
 800868c:	2340      	movs	r3, #64	; 0x40
 800868e:	2000      	movs	r0, #0
 8008690:	6023      	str	r3, [r4, #0]
 8008692:	b016      	add	sp, #88	; 0x58
 8008694:	bd70      	pop	{r4, r5, r6, pc}
	...

08008698 <__smakebuf_r>:
 8008698:	898b      	ldrh	r3, [r1, #12]
 800869a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800869c:	079d      	lsls	r5, r3, #30
 800869e:	4606      	mov	r6, r0
 80086a0:	460c      	mov	r4, r1
 80086a2:	d507      	bpl.n	80086b4 <__smakebuf_r+0x1c>
 80086a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80086a8:	6023      	str	r3, [r4, #0]
 80086aa:	6123      	str	r3, [r4, #16]
 80086ac:	2301      	movs	r3, #1
 80086ae:	6163      	str	r3, [r4, #20]
 80086b0:	b002      	add	sp, #8
 80086b2:	bd70      	pop	{r4, r5, r6, pc}
 80086b4:	ab01      	add	r3, sp, #4
 80086b6:	466a      	mov	r2, sp
 80086b8:	f7ff ffc8 	bl	800864c <__swhatbuf_r>
 80086bc:	9900      	ldr	r1, [sp, #0]
 80086be:	4605      	mov	r5, r0
 80086c0:	4630      	mov	r0, r6
 80086c2:	f000 f8a3 	bl	800880c <_malloc_r>
 80086c6:	b948      	cbnz	r0, 80086dc <__smakebuf_r+0x44>
 80086c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086cc:	059a      	lsls	r2, r3, #22
 80086ce:	d4ef      	bmi.n	80086b0 <__smakebuf_r+0x18>
 80086d0:	f023 0303 	bic.w	r3, r3, #3
 80086d4:	f043 0302 	orr.w	r3, r3, #2
 80086d8:	81a3      	strh	r3, [r4, #12]
 80086da:	e7e3      	b.n	80086a4 <__smakebuf_r+0xc>
 80086dc:	4b0d      	ldr	r3, [pc, #52]	; (8008714 <__smakebuf_r+0x7c>)
 80086de:	62b3      	str	r3, [r6, #40]	; 0x28
 80086e0:	89a3      	ldrh	r3, [r4, #12]
 80086e2:	6020      	str	r0, [r4, #0]
 80086e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80086e8:	6120      	str	r0, [r4, #16]
 80086ea:	81a3      	strh	r3, [r4, #12]
 80086ec:	9b00      	ldr	r3, [sp, #0]
 80086ee:	6163      	str	r3, [r4, #20]
 80086f0:	9b01      	ldr	r3, [sp, #4]
 80086f2:	b15b      	cbz	r3, 800870c <__smakebuf_r+0x74>
 80086f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80086f8:	4630      	mov	r0, r6
 80086fa:	f000 f9cb 	bl	8008a94 <_isatty_r>
 80086fe:	b128      	cbz	r0, 800870c <__smakebuf_r+0x74>
 8008700:	89a3      	ldrh	r3, [r4, #12]
 8008702:	f023 0303 	bic.w	r3, r3, #3
 8008706:	f043 0301 	orr.w	r3, r3, #1
 800870a:	81a3      	strh	r3, [r4, #12]
 800870c:	89a0      	ldrh	r0, [r4, #12]
 800870e:	4305      	orrs	r5, r0
 8008710:	81a5      	strh	r5, [r4, #12]
 8008712:	e7cd      	b.n	80086b0 <__smakebuf_r+0x18>
 8008714:	080084a5 	.word	0x080084a5

08008718 <memchr>:
 8008718:	b2c9      	uxtb	r1, r1
 800871a:	4402      	add	r2, r0
 800871c:	b510      	push	{r4, lr}
 800871e:	4290      	cmp	r0, r2
 8008720:	4603      	mov	r3, r0
 8008722:	d101      	bne.n	8008728 <memchr+0x10>
 8008724:	2300      	movs	r3, #0
 8008726:	e003      	b.n	8008730 <memchr+0x18>
 8008728:	781c      	ldrb	r4, [r3, #0]
 800872a:	3001      	adds	r0, #1
 800872c:	428c      	cmp	r4, r1
 800872e:	d1f6      	bne.n	800871e <memchr+0x6>
 8008730:	4618      	mov	r0, r3
 8008732:	bd10      	pop	{r4, pc}

08008734 <_free_r>:
 8008734:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008736:	2900      	cmp	r1, #0
 8008738:	d043      	beq.n	80087c2 <_free_r+0x8e>
 800873a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800873e:	1f0c      	subs	r4, r1, #4
 8008740:	9001      	str	r0, [sp, #4]
 8008742:	2b00      	cmp	r3, #0
 8008744:	bfb8      	it	lt
 8008746:	18e4      	addlt	r4, r4, r3
 8008748:	f000 f9c6 	bl	8008ad8 <__malloc_lock>
 800874c:	4a1e      	ldr	r2, [pc, #120]	; (80087c8 <_free_r+0x94>)
 800874e:	9801      	ldr	r0, [sp, #4]
 8008750:	6813      	ldr	r3, [r2, #0]
 8008752:	b933      	cbnz	r3, 8008762 <_free_r+0x2e>
 8008754:	6063      	str	r3, [r4, #4]
 8008756:	6014      	str	r4, [r2, #0]
 8008758:	b003      	add	sp, #12
 800875a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800875e:	f000 b9c1 	b.w	8008ae4 <__malloc_unlock>
 8008762:	42a3      	cmp	r3, r4
 8008764:	d908      	bls.n	8008778 <_free_r+0x44>
 8008766:	6825      	ldr	r5, [r4, #0]
 8008768:	1961      	adds	r1, r4, r5
 800876a:	428b      	cmp	r3, r1
 800876c:	bf01      	itttt	eq
 800876e:	6819      	ldreq	r1, [r3, #0]
 8008770:	685b      	ldreq	r3, [r3, #4]
 8008772:	1949      	addeq	r1, r1, r5
 8008774:	6021      	streq	r1, [r4, #0]
 8008776:	e7ed      	b.n	8008754 <_free_r+0x20>
 8008778:	461a      	mov	r2, r3
 800877a:	685b      	ldr	r3, [r3, #4]
 800877c:	b10b      	cbz	r3, 8008782 <_free_r+0x4e>
 800877e:	42a3      	cmp	r3, r4
 8008780:	d9fa      	bls.n	8008778 <_free_r+0x44>
 8008782:	6811      	ldr	r1, [r2, #0]
 8008784:	1855      	adds	r5, r2, r1
 8008786:	42a5      	cmp	r5, r4
 8008788:	d10b      	bne.n	80087a2 <_free_r+0x6e>
 800878a:	6824      	ldr	r4, [r4, #0]
 800878c:	4421      	add	r1, r4
 800878e:	1854      	adds	r4, r2, r1
 8008790:	6011      	str	r1, [r2, #0]
 8008792:	42a3      	cmp	r3, r4
 8008794:	d1e0      	bne.n	8008758 <_free_r+0x24>
 8008796:	681c      	ldr	r4, [r3, #0]
 8008798:	685b      	ldr	r3, [r3, #4]
 800879a:	4421      	add	r1, r4
 800879c:	6053      	str	r3, [r2, #4]
 800879e:	6011      	str	r1, [r2, #0]
 80087a0:	e7da      	b.n	8008758 <_free_r+0x24>
 80087a2:	d902      	bls.n	80087aa <_free_r+0x76>
 80087a4:	230c      	movs	r3, #12
 80087a6:	6003      	str	r3, [r0, #0]
 80087a8:	e7d6      	b.n	8008758 <_free_r+0x24>
 80087aa:	6825      	ldr	r5, [r4, #0]
 80087ac:	1961      	adds	r1, r4, r5
 80087ae:	428b      	cmp	r3, r1
 80087b0:	bf02      	ittt	eq
 80087b2:	6819      	ldreq	r1, [r3, #0]
 80087b4:	685b      	ldreq	r3, [r3, #4]
 80087b6:	1949      	addeq	r1, r1, r5
 80087b8:	6063      	str	r3, [r4, #4]
 80087ba:	bf08      	it	eq
 80087bc:	6021      	streq	r1, [r4, #0]
 80087be:	6054      	str	r4, [r2, #4]
 80087c0:	e7ca      	b.n	8008758 <_free_r+0x24>
 80087c2:	b003      	add	sp, #12
 80087c4:	bd30      	pop	{r4, r5, pc}
 80087c6:	bf00      	nop
 80087c8:	200003a4 	.word	0x200003a4

080087cc <sbrk_aligned>:
 80087cc:	b570      	push	{r4, r5, r6, lr}
 80087ce:	4e0e      	ldr	r6, [pc, #56]	; (8008808 <sbrk_aligned+0x3c>)
 80087d0:	460c      	mov	r4, r1
 80087d2:	4605      	mov	r5, r0
 80087d4:	6831      	ldr	r1, [r6, #0]
 80087d6:	b911      	cbnz	r1, 80087de <sbrk_aligned+0x12>
 80087d8:	f000 f8d4 	bl	8008984 <_sbrk_r>
 80087dc:	6030      	str	r0, [r6, #0]
 80087de:	4621      	mov	r1, r4
 80087e0:	4628      	mov	r0, r5
 80087e2:	f000 f8cf 	bl	8008984 <_sbrk_r>
 80087e6:	1c43      	adds	r3, r0, #1
 80087e8:	d00a      	beq.n	8008800 <sbrk_aligned+0x34>
 80087ea:	1cc4      	adds	r4, r0, #3
 80087ec:	f024 0403 	bic.w	r4, r4, #3
 80087f0:	42a0      	cmp	r0, r4
 80087f2:	d007      	beq.n	8008804 <sbrk_aligned+0x38>
 80087f4:	1a21      	subs	r1, r4, r0
 80087f6:	4628      	mov	r0, r5
 80087f8:	f000 f8c4 	bl	8008984 <_sbrk_r>
 80087fc:	3001      	adds	r0, #1
 80087fe:	d101      	bne.n	8008804 <sbrk_aligned+0x38>
 8008800:	f04f 34ff 	mov.w	r4, #4294967295
 8008804:	4620      	mov	r0, r4
 8008806:	bd70      	pop	{r4, r5, r6, pc}
 8008808:	200003a8 	.word	0x200003a8

0800880c <_malloc_r>:
 800880c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008810:	1ccd      	adds	r5, r1, #3
 8008812:	4607      	mov	r7, r0
 8008814:	f025 0503 	bic.w	r5, r5, #3
 8008818:	3508      	adds	r5, #8
 800881a:	2d0c      	cmp	r5, #12
 800881c:	bf38      	it	cc
 800881e:	250c      	movcc	r5, #12
 8008820:	2d00      	cmp	r5, #0
 8008822:	db01      	blt.n	8008828 <_malloc_r+0x1c>
 8008824:	42a9      	cmp	r1, r5
 8008826:	d905      	bls.n	8008834 <_malloc_r+0x28>
 8008828:	230c      	movs	r3, #12
 800882a:	2600      	movs	r6, #0
 800882c:	603b      	str	r3, [r7, #0]
 800882e:	4630      	mov	r0, r6
 8008830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008834:	4e2e      	ldr	r6, [pc, #184]	; (80088f0 <_malloc_r+0xe4>)
 8008836:	f000 f94f 	bl	8008ad8 <__malloc_lock>
 800883a:	6833      	ldr	r3, [r6, #0]
 800883c:	461c      	mov	r4, r3
 800883e:	bb34      	cbnz	r4, 800888e <_malloc_r+0x82>
 8008840:	4629      	mov	r1, r5
 8008842:	4638      	mov	r0, r7
 8008844:	f7ff ffc2 	bl	80087cc <sbrk_aligned>
 8008848:	1c43      	adds	r3, r0, #1
 800884a:	4604      	mov	r4, r0
 800884c:	d14d      	bne.n	80088ea <_malloc_r+0xde>
 800884e:	6834      	ldr	r4, [r6, #0]
 8008850:	4626      	mov	r6, r4
 8008852:	2e00      	cmp	r6, #0
 8008854:	d140      	bne.n	80088d8 <_malloc_r+0xcc>
 8008856:	6823      	ldr	r3, [r4, #0]
 8008858:	4631      	mov	r1, r6
 800885a:	4638      	mov	r0, r7
 800885c:	eb04 0803 	add.w	r8, r4, r3
 8008860:	f000 f890 	bl	8008984 <_sbrk_r>
 8008864:	4580      	cmp	r8, r0
 8008866:	d13a      	bne.n	80088de <_malloc_r+0xd2>
 8008868:	6821      	ldr	r1, [r4, #0]
 800886a:	3503      	adds	r5, #3
 800886c:	4638      	mov	r0, r7
 800886e:	1a6d      	subs	r5, r5, r1
 8008870:	f025 0503 	bic.w	r5, r5, #3
 8008874:	3508      	adds	r5, #8
 8008876:	2d0c      	cmp	r5, #12
 8008878:	bf38      	it	cc
 800887a:	250c      	movcc	r5, #12
 800887c:	4629      	mov	r1, r5
 800887e:	f7ff ffa5 	bl	80087cc <sbrk_aligned>
 8008882:	3001      	adds	r0, #1
 8008884:	d02b      	beq.n	80088de <_malloc_r+0xd2>
 8008886:	6823      	ldr	r3, [r4, #0]
 8008888:	442b      	add	r3, r5
 800888a:	6023      	str	r3, [r4, #0]
 800888c:	e00e      	b.n	80088ac <_malloc_r+0xa0>
 800888e:	6822      	ldr	r2, [r4, #0]
 8008890:	1b52      	subs	r2, r2, r5
 8008892:	d41e      	bmi.n	80088d2 <_malloc_r+0xc6>
 8008894:	2a0b      	cmp	r2, #11
 8008896:	d916      	bls.n	80088c6 <_malloc_r+0xba>
 8008898:	1961      	adds	r1, r4, r5
 800889a:	42a3      	cmp	r3, r4
 800889c:	6025      	str	r5, [r4, #0]
 800889e:	bf18      	it	ne
 80088a0:	6059      	strne	r1, [r3, #4]
 80088a2:	6863      	ldr	r3, [r4, #4]
 80088a4:	bf08      	it	eq
 80088a6:	6031      	streq	r1, [r6, #0]
 80088a8:	5162      	str	r2, [r4, r5]
 80088aa:	604b      	str	r3, [r1, #4]
 80088ac:	f104 060b 	add.w	r6, r4, #11
 80088b0:	4638      	mov	r0, r7
 80088b2:	f000 f917 	bl	8008ae4 <__malloc_unlock>
 80088b6:	1d23      	adds	r3, r4, #4
 80088b8:	f026 0607 	bic.w	r6, r6, #7
 80088bc:	1af2      	subs	r2, r6, r3
 80088be:	d0b6      	beq.n	800882e <_malloc_r+0x22>
 80088c0:	1b9b      	subs	r3, r3, r6
 80088c2:	50a3      	str	r3, [r4, r2]
 80088c4:	e7b3      	b.n	800882e <_malloc_r+0x22>
 80088c6:	6862      	ldr	r2, [r4, #4]
 80088c8:	42a3      	cmp	r3, r4
 80088ca:	bf0c      	ite	eq
 80088cc:	6032      	streq	r2, [r6, #0]
 80088ce:	605a      	strne	r2, [r3, #4]
 80088d0:	e7ec      	b.n	80088ac <_malloc_r+0xa0>
 80088d2:	4623      	mov	r3, r4
 80088d4:	6864      	ldr	r4, [r4, #4]
 80088d6:	e7b2      	b.n	800883e <_malloc_r+0x32>
 80088d8:	4634      	mov	r4, r6
 80088da:	6876      	ldr	r6, [r6, #4]
 80088dc:	e7b9      	b.n	8008852 <_malloc_r+0x46>
 80088de:	230c      	movs	r3, #12
 80088e0:	4638      	mov	r0, r7
 80088e2:	603b      	str	r3, [r7, #0]
 80088e4:	f000 f8fe 	bl	8008ae4 <__malloc_unlock>
 80088e8:	e7a1      	b.n	800882e <_malloc_r+0x22>
 80088ea:	6025      	str	r5, [r4, #0]
 80088ec:	e7de      	b.n	80088ac <_malloc_r+0xa0>
 80088ee:	bf00      	nop
 80088f0:	200003a4 	.word	0x200003a4

080088f4 <_putc_r>:
 80088f4:	b570      	push	{r4, r5, r6, lr}
 80088f6:	460d      	mov	r5, r1
 80088f8:	4614      	mov	r4, r2
 80088fa:	4606      	mov	r6, r0
 80088fc:	b118      	cbz	r0, 8008906 <_putc_r+0x12>
 80088fe:	6983      	ldr	r3, [r0, #24]
 8008900:	b90b      	cbnz	r3, 8008906 <_putc_r+0x12>
 8008902:	f7ff fe03 	bl	800850c <__sinit>
 8008906:	4b1c      	ldr	r3, [pc, #112]	; (8008978 <_putc_r+0x84>)
 8008908:	429c      	cmp	r4, r3
 800890a:	d124      	bne.n	8008956 <_putc_r+0x62>
 800890c:	6874      	ldr	r4, [r6, #4]
 800890e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008910:	07d8      	lsls	r0, r3, #31
 8008912:	d405      	bmi.n	8008920 <_putc_r+0x2c>
 8008914:	89a3      	ldrh	r3, [r4, #12]
 8008916:	0599      	lsls	r1, r3, #22
 8008918:	d402      	bmi.n	8008920 <_putc_r+0x2c>
 800891a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800891c:	f7ff fe94 	bl	8008648 <__retarget_lock_acquire_recursive>
 8008920:	68a3      	ldr	r3, [r4, #8]
 8008922:	3b01      	subs	r3, #1
 8008924:	2b00      	cmp	r3, #0
 8008926:	60a3      	str	r3, [r4, #8]
 8008928:	da05      	bge.n	8008936 <_putc_r+0x42>
 800892a:	69a2      	ldr	r2, [r4, #24]
 800892c:	4293      	cmp	r3, r2
 800892e:	db1c      	blt.n	800896a <_putc_r+0x76>
 8008930:	b2eb      	uxtb	r3, r5
 8008932:	2b0a      	cmp	r3, #10
 8008934:	d019      	beq.n	800896a <_putc_r+0x76>
 8008936:	6823      	ldr	r3, [r4, #0]
 8008938:	1c5a      	adds	r2, r3, #1
 800893a:	6022      	str	r2, [r4, #0]
 800893c:	701d      	strb	r5, [r3, #0]
 800893e:	b2ed      	uxtb	r5, r5
 8008940:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008942:	07da      	lsls	r2, r3, #31
 8008944:	d405      	bmi.n	8008952 <_putc_r+0x5e>
 8008946:	89a3      	ldrh	r3, [r4, #12]
 8008948:	059b      	lsls	r3, r3, #22
 800894a:	d402      	bmi.n	8008952 <_putc_r+0x5e>
 800894c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800894e:	f7ff fe7c 	bl	800864a <__retarget_lock_release_recursive>
 8008952:	4628      	mov	r0, r5
 8008954:	bd70      	pop	{r4, r5, r6, pc}
 8008956:	4b09      	ldr	r3, [pc, #36]	; (800897c <_putc_r+0x88>)
 8008958:	429c      	cmp	r4, r3
 800895a:	d101      	bne.n	8008960 <_putc_r+0x6c>
 800895c:	68b4      	ldr	r4, [r6, #8]
 800895e:	e7d6      	b.n	800890e <_putc_r+0x1a>
 8008960:	4b07      	ldr	r3, [pc, #28]	; (8008980 <_putc_r+0x8c>)
 8008962:	429c      	cmp	r4, r3
 8008964:	bf08      	it	eq
 8008966:	68f4      	ldreq	r4, [r6, #12]
 8008968:	e7d1      	b.n	800890e <_putc_r+0x1a>
 800896a:	4629      	mov	r1, r5
 800896c:	4622      	mov	r2, r4
 800896e:	4630      	mov	r0, r6
 8008970:	f7ff fbf4 	bl	800815c <__swbuf_r>
 8008974:	4605      	mov	r5, r0
 8008976:	e7e3      	b.n	8008940 <_putc_r+0x4c>
 8008978:	08008f34 	.word	0x08008f34
 800897c:	08008f54 	.word	0x08008f54
 8008980:	08008f14 	.word	0x08008f14

08008984 <_sbrk_r>:
 8008984:	b538      	push	{r3, r4, r5, lr}
 8008986:	2300      	movs	r3, #0
 8008988:	4d05      	ldr	r5, [pc, #20]	; (80089a0 <_sbrk_r+0x1c>)
 800898a:	4604      	mov	r4, r0
 800898c:	4608      	mov	r0, r1
 800898e:	602b      	str	r3, [r5, #0]
 8008990:	f7f8 ff74 	bl	800187c <_sbrk>
 8008994:	1c43      	adds	r3, r0, #1
 8008996:	d102      	bne.n	800899e <_sbrk_r+0x1a>
 8008998:	682b      	ldr	r3, [r5, #0]
 800899a:	b103      	cbz	r3, 800899e <_sbrk_r+0x1a>
 800899c:	6023      	str	r3, [r4, #0]
 800899e:	bd38      	pop	{r3, r4, r5, pc}
 80089a0:	200003ac 	.word	0x200003ac

080089a4 <__sread>:
 80089a4:	b510      	push	{r4, lr}
 80089a6:	460c      	mov	r4, r1
 80089a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089ac:	f000 f8a0 	bl	8008af0 <_read_r>
 80089b0:	2800      	cmp	r0, #0
 80089b2:	bfab      	itete	ge
 80089b4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80089b6:	89a3      	ldrhlt	r3, [r4, #12]
 80089b8:	181b      	addge	r3, r3, r0
 80089ba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80089be:	bfac      	ite	ge
 80089c0:	6563      	strge	r3, [r4, #84]	; 0x54
 80089c2:	81a3      	strhlt	r3, [r4, #12]
 80089c4:	bd10      	pop	{r4, pc}

080089c6 <__swrite>:
 80089c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089ca:	461f      	mov	r7, r3
 80089cc:	898b      	ldrh	r3, [r1, #12]
 80089ce:	4605      	mov	r5, r0
 80089d0:	460c      	mov	r4, r1
 80089d2:	05db      	lsls	r3, r3, #23
 80089d4:	4616      	mov	r6, r2
 80089d6:	d505      	bpl.n	80089e4 <__swrite+0x1e>
 80089d8:	2302      	movs	r3, #2
 80089da:	2200      	movs	r2, #0
 80089dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089e0:	f000 f868 	bl	8008ab4 <_lseek_r>
 80089e4:	89a3      	ldrh	r3, [r4, #12]
 80089e6:	4632      	mov	r2, r6
 80089e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80089ec:	4628      	mov	r0, r5
 80089ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80089f2:	81a3      	strh	r3, [r4, #12]
 80089f4:	463b      	mov	r3, r7
 80089f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089fa:	f000 b817 	b.w	8008a2c <_write_r>

080089fe <__sseek>:
 80089fe:	b510      	push	{r4, lr}
 8008a00:	460c      	mov	r4, r1
 8008a02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a06:	f000 f855 	bl	8008ab4 <_lseek_r>
 8008a0a:	1c43      	adds	r3, r0, #1
 8008a0c:	89a3      	ldrh	r3, [r4, #12]
 8008a0e:	bf15      	itete	ne
 8008a10:	6560      	strne	r0, [r4, #84]	; 0x54
 8008a12:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008a16:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008a1a:	81a3      	strheq	r3, [r4, #12]
 8008a1c:	bf18      	it	ne
 8008a1e:	81a3      	strhne	r3, [r4, #12]
 8008a20:	bd10      	pop	{r4, pc}

08008a22 <__sclose>:
 8008a22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a26:	f000 b813 	b.w	8008a50 <_close_r>
	...

08008a2c <_write_r>:
 8008a2c:	b538      	push	{r3, r4, r5, lr}
 8008a2e:	4604      	mov	r4, r0
 8008a30:	4d06      	ldr	r5, [pc, #24]	; (8008a4c <_write_r+0x20>)
 8008a32:	4608      	mov	r0, r1
 8008a34:	4611      	mov	r1, r2
 8008a36:	2200      	movs	r2, #0
 8008a38:	602a      	str	r2, [r5, #0]
 8008a3a:	461a      	mov	r2, r3
 8008a3c:	f7f8 fecd 	bl	80017da <_write>
 8008a40:	1c43      	adds	r3, r0, #1
 8008a42:	d102      	bne.n	8008a4a <_write_r+0x1e>
 8008a44:	682b      	ldr	r3, [r5, #0]
 8008a46:	b103      	cbz	r3, 8008a4a <_write_r+0x1e>
 8008a48:	6023      	str	r3, [r4, #0]
 8008a4a:	bd38      	pop	{r3, r4, r5, pc}
 8008a4c:	200003ac 	.word	0x200003ac

08008a50 <_close_r>:
 8008a50:	b538      	push	{r3, r4, r5, lr}
 8008a52:	2300      	movs	r3, #0
 8008a54:	4d05      	ldr	r5, [pc, #20]	; (8008a6c <_close_r+0x1c>)
 8008a56:	4604      	mov	r4, r0
 8008a58:	4608      	mov	r0, r1
 8008a5a:	602b      	str	r3, [r5, #0]
 8008a5c:	f7f8 fed9 	bl	8001812 <_close>
 8008a60:	1c43      	adds	r3, r0, #1
 8008a62:	d102      	bne.n	8008a6a <_close_r+0x1a>
 8008a64:	682b      	ldr	r3, [r5, #0]
 8008a66:	b103      	cbz	r3, 8008a6a <_close_r+0x1a>
 8008a68:	6023      	str	r3, [r4, #0]
 8008a6a:	bd38      	pop	{r3, r4, r5, pc}
 8008a6c:	200003ac 	.word	0x200003ac

08008a70 <_fstat_r>:
 8008a70:	b538      	push	{r3, r4, r5, lr}
 8008a72:	2300      	movs	r3, #0
 8008a74:	4d06      	ldr	r5, [pc, #24]	; (8008a90 <_fstat_r+0x20>)
 8008a76:	4604      	mov	r4, r0
 8008a78:	4608      	mov	r0, r1
 8008a7a:	4611      	mov	r1, r2
 8008a7c:	602b      	str	r3, [r5, #0]
 8008a7e:	f7f8 fed4 	bl	800182a <_fstat>
 8008a82:	1c43      	adds	r3, r0, #1
 8008a84:	d102      	bne.n	8008a8c <_fstat_r+0x1c>
 8008a86:	682b      	ldr	r3, [r5, #0]
 8008a88:	b103      	cbz	r3, 8008a8c <_fstat_r+0x1c>
 8008a8a:	6023      	str	r3, [r4, #0]
 8008a8c:	bd38      	pop	{r3, r4, r5, pc}
 8008a8e:	bf00      	nop
 8008a90:	200003ac 	.word	0x200003ac

08008a94 <_isatty_r>:
 8008a94:	b538      	push	{r3, r4, r5, lr}
 8008a96:	2300      	movs	r3, #0
 8008a98:	4d05      	ldr	r5, [pc, #20]	; (8008ab0 <_isatty_r+0x1c>)
 8008a9a:	4604      	mov	r4, r0
 8008a9c:	4608      	mov	r0, r1
 8008a9e:	602b      	str	r3, [r5, #0]
 8008aa0:	f7f8 fed3 	bl	800184a <_isatty>
 8008aa4:	1c43      	adds	r3, r0, #1
 8008aa6:	d102      	bne.n	8008aae <_isatty_r+0x1a>
 8008aa8:	682b      	ldr	r3, [r5, #0]
 8008aaa:	b103      	cbz	r3, 8008aae <_isatty_r+0x1a>
 8008aac:	6023      	str	r3, [r4, #0]
 8008aae:	bd38      	pop	{r3, r4, r5, pc}
 8008ab0:	200003ac 	.word	0x200003ac

08008ab4 <_lseek_r>:
 8008ab4:	b538      	push	{r3, r4, r5, lr}
 8008ab6:	4604      	mov	r4, r0
 8008ab8:	4d06      	ldr	r5, [pc, #24]	; (8008ad4 <_lseek_r+0x20>)
 8008aba:	4608      	mov	r0, r1
 8008abc:	4611      	mov	r1, r2
 8008abe:	2200      	movs	r2, #0
 8008ac0:	602a      	str	r2, [r5, #0]
 8008ac2:	461a      	mov	r2, r3
 8008ac4:	f7f8 fecc 	bl	8001860 <_lseek>
 8008ac8:	1c43      	adds	r3, r0, #1
 8008aca:	d102      	bne.n	8008ad2 <_lseek_r+0x1e>
 8008acc:	682b      	ldr	r3, [r5, #0]
 8008ace:	b103      	cbz	r3, 8008ad2 <_lseek_r+0x1e>
 8008ad0:	6023      	str	r3, [r4, #0]
 8008ad2:	bd38      	pop	{r3, r4, r5, pc}
 8008ad4:	200003ac 	.word	0x200003ac

08008ad8 <__malloc_lock>:
 8008ad8:	4801      	ldr	r0, [pc, #4]	; (8008ae0 <__malloc_lock+0x8>)
 8008ada:	f7ff bdb5 	b.w	8008648 <__retarget_lock_acquire_recursive>
 8008ade:	bf00      	nop
 8008ae0:	200003a0 	.word	0x200003a0

08008ae4 <__malloc_unlock>:
 8008ae4:	4801      	ldr	r0, [pc, #4]	; (8008aec <__malloc_unlock+0x8>)
 8008ae6:	f7ff bdb0 	b.w	800864a <__retarget_lock_release_recursive>
 8008aea:	bf00      	nop
 8008aec:	200003a0 	.word	0x200003a0

08008af0 <_read_r>:
 8008af0:	b538      	push	{r3, r4, r5, lr}
 8008af2:	4604      	mov	r4, r0
 8008af4:	4d06      	ldr	r5, [pc, #24]	; (8008b10 <_read_r+0x20>)
 8008af6:	4608      	mov	r0, r1
 8008af8:	4611      	mov	r1, r2
 8008afa:	2200      	movs	r2, #0
 8008afc:	602a      	str	r2, [r5, #0]
 8008afe:	461a      	mov	r2, r3
 8008b00:	f7f8 fe4e 	bl	80017a0 <_read>
 8008b04:	1c43      	adds	r3, r0, #1
 8008b06:	d102      	bne.n	8008b0e <_read_r+0x1e>
 8008b08:	682b      	ldr	r3, [r5, #0]
 8008b0a:	b103      	cbz	r3, 8008b0e <_read_r+0x1e>
 8008b0c:	6023      	str	r3, [r4, #0]
 8008b0e:	bd38      	pop	{r3, r4, r5, pc}
 8008b10:	200003ac 	.word	0x200003ac

08008b14 <_init>:
 8008b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b16:	bf00      	nop
 8008b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b1a:	bc08      	pop	{r3}
 8008b1c:	469e      	mov	lr, r3
 8008b1e:	4770      	bx	lr

08008b20 <_fini>:
 8008b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b22:	bf00      	nop
 8008b24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b26:	bc08      	pop	{r3}
 8008b28:	469e      	mov	lr, r3
 8008b2a:	4770      	bx	lr
