

================================================================
== Vitis HLS Report for 'mm2_stage_0_1_Pipeline_l_S_k_2_k1_l_S_i_2_i2'
================================================================
* Date:           Wed Jan 14 15:08:59 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4103|     4103|  41.030 us|  41.030 us|  4103|  4103|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k_2_k1_l_S_i_2_i2  |     4101|     4101|         7|          1|          1|  4096|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      137|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      305|      306|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      206|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     5|      511|      547|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_3_full_dsp_1_U41  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U42   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  305|  306|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln73_1_fu_220_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln73_2_fu_144_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln73_fu_156_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln74_fu_259_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln76_fu_248_p2       |         +|   0|  0|  19|          12|          12|
    |icmp_ln73_fu_138_p2      |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln74_fu_162_p2      |      icmp|   0|  0|  11|           7|           8|
    |select_ln73_1_fu_188_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln73_2_fu_212_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln73_fu_168_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 137|          75|          71|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i2_load              |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_k1_load              |   9|          2|    7|         14|
    |i2_fu_46                              |   9|          2|    7|         14|
    |indvar_flatten_fu_54                  |   9|          2|   13|         26|
    |k1_fu_50                              |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   56|        112|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |d_col_addr_reg_315                |   6|   0|    6|          0|
    |i2_fu_46                          |   7|   0|    7|          0|
    |indvar_flatten_fu_54              |  13|   0|   13|          0|
    |k1_fu_50                          |   7|   0|    7|          0|
    |v30_reg_331                       |  32|   0|   32|          0|
    |v31_reg_336                       |  32|   0|   32|          0|
    |v32_reg_341                       |  32|   0|   32|          0|
    |d_col_addr_reg_315                |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 206|  32|  148|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2|  return value|
|zext_ln68          |   in|    6|     ap_none|                                     zext_ln68|        scalar|
|v15_address0       |  out|   12|   ap_memory|                                           v15|         array|
|v15_ce0            |  out|    1|   ap_memory|                                           v15|         array|
|v15_q0             |   in|   32|   ap_memory|                                           v15|         array|
|T_buffer_address0  |  out|   12|   ap_memory|                                      T_buffer|         array|
|T_buffer_ce0       |  out|    1|   ap_memory|                                      T_buffer|         array|
|T_buffer_q0        |   in|   32|   ap_memory|                                      T_buffer|         array|
|d_col_address0     |  out|    6|   ap_memory|                                         d_col|         array|
|d_col_ce0          |  out|    1|   ap_memory|                                         d_col|         array|
|d_col_we0          |  out|    1|   ap_memory|                                         d_col|         array|
|d_col_d0           |  out|   32|   ap_memory|                                         d_col|         array|
|d_col_address1     |  out|    6|   ap_memory|                                         d_col|         array|
|d_col_ce1          |  out|    1|   ap_memory|                                         d_col|         array|
|d_col_q1           |   in|   32|   ap_memory|                                         d_col|         array|
+-------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 10 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k1 = alloca i32 1"   --->   Operation 11 'alloca' 'k1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln68_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln68"   --->   Operation 13 'read' 'zext_ln68_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln68_cast = zext i6 %zext_ln68_read"   --->   Operation 14 'zext' 'zext_ln68_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %k1"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %i2"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [kernel.cpp:73]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.85ns)   --->   "%icmp_ln73 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [kernel.cpp:73]   --->   Operation 20 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.02ns)   --->   "%add_ln73_2 = add i13 %indvar_flatten_load, i13 1" [kernel.cpp:73]   --->   Operation 21 'add' 'add_ln73_2' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %.preheader1, void %.preheader.preheader.exitStub" [kernel.cpp:73]   --->   Operation 22 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i2_load = load i7 %i2" [kernel.cpp:74]   --->   Operation 23 'load' 'i2_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%k1_load = load i7 %k1"   --->   Operation 24 'load' 'k1_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.85ns)   --->   "%add_ln73 = add i7 %k1_load, i7 1" [kernel.cpp:73]   --->   Operation 25 'add' 'add_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.71ns)   --->   "%icmp_ln74 = icmp_eq  i7 %i2_load, i7 64" [kernel.cpp:74]   --->   Operation 26 'icmp' 'icmp_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.37ns)   --->   "%select_ln73 = select i1 %icmp_ln74, i7 0, i7 %i2_load" [kernel.cpp:73]   --->   Operation 27 'select' 'select_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln73_1)   --->   "%empty_43 = trunc i7 %add_ln73" [kernel.cpp:73]   --->   Operation 28 'trunc' 'empty_43' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln73_1)   --->   "%tmp_5_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_43, i6 0" [kernel.cpp:73]   --->   Operation 29 'bitconcatenate' 'tmp_5_cast' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.37ns)   --->   "%select_ln73_1 = select i1 %icmp_ln74, i7 %add_ln73, i7 %k1_load" [kernel.cpp:73]   --->   Operation 30 'select' 'select_ln73_1' <Predicate = (!icmp_ln73)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%select_ln73_1_cast = zext i7 %select_ln73_1" [kernel.cpp:73]   --->   Operation 31 'zext' 'select_ln73_1_cast' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln73_1)   --->   "%empty_44 = trunc i7 %k1_load"   --->   Operation 32 'trunc' 'empty_44' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln73_1)   --->   "%tmp_451_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_44, i6 0" [kernel.cpp:73]   --->   Operation 33 'bitconcatenate' 'tmp_451_cast' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln73_1)   --->   "%select_ln73_2 = select i1 %icmp_ln74, i12 %tmp_5_cast, i12 %tmp_451_cast" [kernel.cpp:73]   --->   Operation 34 'select' 'select_ln73_2' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.99ns) (out node of the LUT)   --->   "%add_ln73_1 = add i12 %select_ln73_2, i12 %zext_ln68_cast" [kernel.cpp:73]   --->   Operation 35 'add' 'add_ln73_1' <Predicate = (!icmp_ln73)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add_ln73_1_cast = zext i12 %add_ln73_1" [kernel.cpp:73]   --->   Operation 36 'zext' 'add_ln73_1_cast' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%v15_addr = getelementptr i32 %v15, i64 0, i64 %add_ln73_1_cast" [kernel.cpp:73]   --->   Operation 37 'getelementptr' 'v15_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.29ns)   --->   "%v15_load = load i12 %v15_addr" [kernel.cpp:73]   --->   Operation 38 'load' 'v15_load' <Predicate = (!icmp_ln73)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i7 %select_ln73" [kernel.cpp:74]   --->   Operation 39 'zext' 'zext_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i7 %select_ln73" [kernel.cpp:76]   --->   Operation 40 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_6_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln76, i6 0" [kernel.cpp:76]   --->   Operation 41 'bitconcatenate' 'tmp_6_cast' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.99ns)   --->   "%add_ln76 = add i12 %tmp_6_cast, i12 %select_ln73_1_cast" [kernel.cpp:76]   --->   Operation 42 'add' 'add_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i12 %add_ln76" [kernel.cpp:76]   --->   Operation 43 'zext' 'zext_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%T_buffer_addr = getelementptr i32 %T_buffer, i64 0, i64 %zext_ln76" [kernel.cpp:76]   --->   Operation 44 'getelementptr' 'T_buffer_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.29ns)   --->   "%v28 = load i12 %T_buffer_addr" [kernel.cpp:76]   --->   Operation 45 'load' 'v28' <Predicate = (!icmp_ln73)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%d_col_addr = getelementptr i32 %d_col, i64 0, i64 %zext_ln74" [kernel.cpp:79]   --->   Operation 46 'getelementptr' 'd_col_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.85ns)   --->   "%add_ln74 = add i7 %select_ln73, i7 1" [kernel.cpp:74]   --->   Operation 47 'add' 'add_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln73 = store i13 %add_ln73_2, i13 %indvar_flatten" [kernel.cpp:73]   --->   Operation 48 'store' 'store_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.46>
ST_1 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln73 = store i7 %select_ln73_1, i7 %k1" [kernel.cpp:73]   --->   Operation 49 'store' 'store_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.46>
ST_1 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln74 = store i7 %add_ln74, i7 %i2" [kernel.cpp:74]   --->   Operation 50 'store' 'store_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 51 [1/2] (1.29ns)   --->   "%v15_load = load i12 %v15_addr" [kernel.cpp:73]   --->   Operation 51 'load' 'v15_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 52 [1/2] (1.29ns)   --->   "%v28 = load i12 %T_buffer_addr" [kernel.cpp:76]   --->   Operation 52 'load' 'v28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 53 [2/2] (5.91ns)   --->   "%v30 = fmul i32 %v28, i32 %v15_load" [kernel.cpp:78]   --->   Operation 53 'fmul' 'v30' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [2/2] (1.29ns)   --->   "%v31 = load i6 %d_col_addr" [kernel.cpp:79]   --->   Operation 54 'load' 'v31' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 5.91>
ST_3 : Operation 55 [1/2] (5.91ns)   --->   "%v30 = fmul i32 %v28, i32 %v15_load" [kernel.cpp:78]   --->   Operation 55 'fmul' 'v30' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/2] (1.29ns)   --->   "%v31 = load i6 %d_col_addr" [kernel.cpp:79]   --->   Operation 56 'load' 'v31' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 57 [3/3] (7.29ns)   --->   "%v32 = fadd i32 %v31, i32 %v30" [kernel.cpp:80]   --->   Operation 57 'fadd' 'v32' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 58 [2/3] (7.29ns)   --->   "%v32 = fadd i32 %v31, i32 %v30" [kernel.cpp:80]   --->   Operation 58 'fadd' 'v32' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 59 [1/3] (7.29ns)   --->   "%v32 = fadd i32 %v31, i32 %v30" [kernel.cpp:80]   --->   Operation 59 'fadd' 'v32' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_k_2_k1_l_S_i_2_i2_str"   --->   Operation 60 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 61 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln74 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [kernel.cpp:74]   --->   Operation 62 'specpipeline' 'specpipeline_ln74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [kernel.cpp:74]   --->   Operation 63 'specloopname' 'specloopname_ln74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (1.29ns)   --->   "%store_ln81 = store i32 %v32, i6 %d_col_addr" [kernel.cpp:81]   --->   Operation 64 'store' 'store_ln81' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 65 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln68]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ T_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ d_col]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i2                  (alloca           ) [ 01000000]
k1                  (alloca           ) [ 01000000]
indvar_flatten      (alloca           ) [ 01000000]
zext_ln68_read      (read             ) [ 00000000]
zext_ln68_cast      (zext             ) [ 00000000]
store_ln0           (store            ) [ 00000000]
store_ln0           (store            ) [ 00000000]
store_ln0           (store            ) [ 00000000]
br_ln0              (br               ) [ 00000000]
indvar_flatten_load (load             ) [ 00000000]
icmp_ln73           (icmp             ) [ 01111110]
add_ln73_2          (add              ) [ 00000000]
br_ln73             (br               ) [ 00000000]
i2_load             (load             ) [ 00000000]
k1_load             (load             ) [ 00000000]
add_ln73            (add              ) [ 00000000]
icmp_ln74           (icmp             ) [ 00000000]
select_ln73         (select           ) [ 00000000]
empty_43            (trunc            ) [ 00000000]
tmp_5_cast          (bitconcatenate   ) [ 00000000]
select_ln73_1       (select           ) [ 00000000]
select_ln73_1_cast  (zext             ) [ 00000000]
empty_44            (trunc            ) [ 00000000]
tmp_451_cast        (bitconcatenate   ) [ 00000000]
select_ln73_2       (select           ) [ 00000000]
add_ln73_1          (add              ) [ 00000000]
add_ln73_1_cast     (zext             ) [ 00000000]
v15_addr            (getelementptr    ) [ 01100000]
zext_ln74           (zext             ) [ 00000000]
trunc_ln76          (trunc            ) [ 00000000]
tmp_6_cast          (bitconcatenate   ) [ 00000000]
add_ln76            (add              ) [ 00000000]
zext_ln76           (zext             ) [ 00000000]
T_buffer_addr       (getelementptr    ) [ 01100000]
d_col_addr          (getelementptr    ) [ 01111111]
add_ln74            (add              ) [ 00000000]
store_ln73          (store            ) [ 00000000]
store_ln73          (store            ) [ 00000000]
store_ln74          (store            ) [ 00000000]
v15_load            (load             ) [ 01010000]
v28                 (load             ) [ 01010000]
v30                 (fmul             ) [ 01001110]
v31                 (load             ) [ 01001110]
v32                 (fadd             ) [ 01000001]
specloopname_ln0    (specloopname     ) [ 00000000]
empty               (speclooptripcount) [ 00000000]
specpipeline_ln74   (specpipeline     ) [ 00000000]
specloopname_ln74   (specloopname     ) [ 00000000]
store_ln81          (store            ) [ 00000000]
br_ln0              (br               ) [ 00000000]
ret_ln0             (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln68">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v15">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="T_buffer">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d_col">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_col"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_k_2_k1_l_S_i_2_i2_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i2_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="k1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="indvar_flatten_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="zext_ln68_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="6" slack="0"/>
<pin id="60" dir="0" index="1" bw="6" slack="0"/>
<pin id="61" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln68_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="v15_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="12" slack="0"/>
<pin id="68" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v15_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="12" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v15_load/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="T_buffer_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="12" slack="0"/>
<pin id="81" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="T_buffer_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="12" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v28/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="d_col_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="7" slack="0"/>
<pin id="94" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_col_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="6" slack="6"/>
<pin id="99" dir="0" index="1" bw="32" slack="1"/>
<pin id="100" dir="0" index="2" bw="0" slack="1"/>
<pin id="102" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="103" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="105" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v31/2 store_ln81/7 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="0" index="1" bw="32" slack="1"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v32/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v30/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln68_cast_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_cast/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln0_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="13" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="7" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="7" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="indvar_flatten_load_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="13" slack="0"/>
<pin id="137" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln73_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="13" slack="0"/>
<pin id="140" dir="0" index="1" bw="13" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add_ln73_2_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="13" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_2/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i2_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="0"/>
<pin id="152" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_load/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="k1_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k1_load/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln73_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln74_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="0"/>
<pin id="164" dir="0" index="1" bw="7" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="select_ln73_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="7" slack="0"/>
<pin id="171" dir="0" index="2" bw="7" slack="0"/>
<pin id="172" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="empty_43_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_43/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_5_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="12" slack="0"/>
<pin id="182" dir="0" index="1" bw="6" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5_cast/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="select_ln73_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="7" slack="0"/>
<pin id="191" dir="0" index="2" bw="7" slack="0"/>
<pin id="192" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="select_ln73_1_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln73_1_cast/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="empty_44_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_44/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_451_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="12" slack="0"/>
<pin id="206" dir="0" index="1" bw="6" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_451_cast/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="select_ln73_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="12" slack="0"/>
<pin id="215" dir="0" index="2" bw="12" slack="0"/>
<pin id="216" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73_2/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln73_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="0"/>
<pin id="222" dir="0" index="1" bw="6" slack="0"/>
<pin id="223" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln73_1_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="12" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln73_1_cast/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln74_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln76_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_6_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="12" slack="0"/>
<pin id="242" dir="0" index="1" bw="6" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6_cast/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln76_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="12" slack="0"/>
<pin id="250" dir="0" index="1" bw="7" slack="0"/>
<pin id="251" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln76_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="12" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln74_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln73_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="13" slack="0"/>
<pin id="267" dir="0" index="1" bw="13" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln73_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="0" index="1" bw="7" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln74_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="0" index="1" bw="7" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/1 "/>
</bind>
</comp>

<comp id="280" class="1005" name="i2_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="7" slack="0"/>
<pin id="282" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="287" class="1005" name="k1_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k1 "/>
</bind>
</comp>

<comp id="294" class="1005" name="indvar_flatten_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="13" slack="0"/>
<pin id="296" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="301" class="1005" name="icmp_ln73_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="5"/>
<pin id="303" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln73 "/>
</bind>
</comp>

<comp id="305" class="1005" name="v15_addr_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="12" slack="1"/>
<pin id="307" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="v15_addr "/>
</bind>
</comp>

<comp id="310" class="1005" name="T_buffer_addr_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="12" slack="1"/>
<pin id="312" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="T_buffer_addr "/>
</bind>
</comp>

<comp id="315" class="1005" name="d_col_addr_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="1"/>
<pin id="317" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="d_col_addr "/>
</bind>
</comp>

<comp id="321" class="1005" name="v15_load_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v15_load "/>
</bind>
</comp>

<comp id="326" class="1005" name="v28_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v28 "/>
</bind>
</comp>

<comp id="331" class="1005" name="v30_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v30 "/>
</bind>
</comp>

<comp id="336" class="1005" name="v31_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v31 "/>
</bind>
</comp>

<comp id="341" class="1005" name="v32_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v32 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="114"><net_src comp="84" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="71" pin="3"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="58" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="135" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="160"><net_src comp="153" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="150" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="162" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="150" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="156" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="162" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="156" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="153" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="153" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="217"><net_src comp="162" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="180" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="204" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="116" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="234"><net_src comp="168" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="239"><net_src comp="168" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="24" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="26" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="240" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="196" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="263"><net_src comp="168" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="20" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="144" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="188" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="259" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="46" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="286"><net_src comp="280" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="290"><net_src comp="50" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="293"><net_src comp="287" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="297"><net_src comp="54" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="304"><net_src comp="138" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="64" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="313"><net_src comp="77" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="318"><net_src comp="90" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="324"><net_src comp="71" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="329"><net_src comp="84" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="334"><net_src comp="110" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="339"><net_src comp="97" pin="7"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="344"><net_src comp="106" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="97" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v15 | {}
	Port: d_col | {7 }
 - Input state : 
	Port: mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2 : zext_ln68 | {1 }
	Port: mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2 : v15 | {1 2 }
	Port: mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2 : T_buffer | {1 2 }
	Port: mm2_stage_0.1_Pipeline_l_S_k_2_k1_l_S_i_2_i2 : d_col | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln73 : 2
		add_ln73_2 : 2
		br_ln73 : 3
		i2_load : 1
		k1_load : 1
		add_ln73 : 2
		icmp_ln74 : 2
		select_ln73 : 3
		empty_43 : 3
		tmp_5_cast : 4
		select_ln73_1 : 3
		select_ln73_1_cast : 4
		empty_44 : 2
		tmp_451_cast : 3
		select_ln73_2 : 5
		add_ln73_1 : 6
		add_ln73_1_cast : 7
		v15_addr : 8
		v15_load : 9
		zext_ln74 : 4
		trunc_ln76 : 4
		tmp_6_cast : 5
		add_ln76 : 6
		zext_ln76 : 7
		T_buffer_addr : 8
		v28 : 9
		d_col_addr : 5
		add_ln74 : 4
		store_ln73 : 3
		store_ln73 : 4
		store_ln74 : 5
	State 2
		v30 : 1
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fadd   |         grp_fu_106        |    2    |   177   |   229   |
|----------|---------------------------|---------|---------|---------|
|   fmul   |         grp_fu_110        |    3    |   128   |    77   |
|----------|---------------------------|---------|---------|---------|
|          |     add_ln73_2_fu_144     |    0    |    0    |    20   |
|          |      add_ln73_fu_156      |    0    |    0    |    14   |
|    add   |     add_ln73_1_fu_220     |    0    |    0    |    19   |
|          |      add_ln76_fu_248      |    0    |    0    |    19   |
|          |      add_ln74_fu_259      |    0    |    0    |    14   |
|----------|---------------------------|---------|---------|---------|
|          |     select_ln73_fu_168    |    0    |    0    |    7    |
|  select  |    select_ln73_1_fu_188   |    0    |    0    |    7    |
|          |    select_ln73_2_fu_212   |    0    |    0    |    12   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln73_fu_138     |    0    |    0    |    12   |
|          |      icmp_ln74_fu_162     |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|   read   | zext_ln68_read_read_fu_58 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |   zext_ln68_cast_fu_116   |    0    |    0    |    0    |
|          | select_ln73_1_cast_fu_196 |    0    |    0    |    0    |
|   zext   |   add_ln73_1_cast_fu_226  |    0    |    0    |    0    |
|          |      zext_ln74_fu_231     |    0    |    0    |    0    |
|          |      zext_ln76_fu_254     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      empty_43_fu_176      |    0    |    0    |    0    |
|   trunc  |      empty_44_fu_200      |    0    |    0    |    0    |
|          |     trunc_ln76_fu_236     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     tmp_5_cast_fu_180     |    0    |    0    |    0    |
|bitconcatenate|    tmp_451_cast_fu_204    |    0    |    0    |    0    |
|          |     tmp_6_cast_fu_240     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    5    |   305   |   440   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| T_buffer_addr_reg_310|   12   |
|  d_col_addr_reg_315  |    6   |
|      i2_reg_280      |    7   |
|   icmp_ln73_reg_301  |    1   |
|indvar_flatten_reg_294|   13   |
|      k1_reg_287      |    7   |
|   v15_addr_reg_305   |   12   |
|   v15_load_reg_321   |   32   |
|      v28_reg_326     |   32   |
|      v30_reg_331     |   32   |
|      v31_reg_336     |   32   |
|      v32_reg_341     |   32   |
+----------------------+--------+
|         Total        |   218  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_84 |  p0  |   2  |  12  |   24   ||    9    |
|    grp_fu_110    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_110    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   176  ||   1.84  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   305  |   440  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   218  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   523  |   476  |
+-----------+--------+--------+--------+--------+
