0.7
2020.2
Oct 14 2022
05:07:14
/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sim_1/imports/new/TestBench.sv,1732946398,systemVerilog,,,,TestBench,,uvm,../../../../Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs,,,,,
/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/control.sv,1728667936,systemVerilog,/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sim_1/imports/new/TestBench.sv;/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/cpu.sv;/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/cpu_to_io.sv;/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/hex_driver.sv;/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/instantiate_ram.sv;/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/load_reg.sv;/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/memory.sv;/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/processor_top.sv;/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/slc3.sv;/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/sync.sv;/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/test_memory.sv;/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/new/dr_select.sv;/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/new/mux_impl.sv,/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/cpu.sv,,$unit_control_sv_2457864134;control,,uvm,../../../../Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs,,,,,
/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/cpu.sv,1728669506,systemVerilog,,/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/cpu_to_io.sv,,cpu,,uvm,../../../../Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs,,,,,
/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/cpu_to_io.sv,1728019552,systemVerilog,,/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/new/dr_select.sv,,cpu_to_io,,uvm,../../../../Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs,,,,,
/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/hex_driver.sv,1728019552,systemVerilog,,/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/instantiate_ram.sv,,hex_driver,,uvm,../../../../Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs,,,,,
/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/instantiate_ram.sv,1728019552,systemVerilog,,/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/load_reg.sv,/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/types.sv,instantiate_ram,,uvm,../../../../Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs,,,,,
/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/load_reg.sv,1728019552,systemVerilog,,/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/memory.sv,,load_reg,,uvm,../../../../Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs,,,,,
/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/memory.sv,1728019552,systemVerilog,,/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/new/mux_impl.sv,,memory,,uvm,../../../../Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs,,,,,
/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/processor_top.sv,1728019552,systemVerilog,,/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/slc3.sv,,processor_top,,uvm,../../../../Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs,,,,,
/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/slc3.sv,1728624940,systemVerilog,,/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/sync.sv,,slc3,,uvm,../../../../Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs,,,,,
/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/sync.sv,1728019552,systemVerilog,,/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/test_memory.sv,,sync_debounce;sync_flop,,uvm,../../../../Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs,,,,,
/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/test_memory.sv,1728019552,systemVerilog,,/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sim_1/imports/new/TestBench.sv,/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/types.sv,test_memory,,uvm,../../../../Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs,,,,,
/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/types.sv,1728019552,verilog,/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/control.sv,,,SLC3_TYPES,,,,,,,,
/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/new/dr_select.sv,1728609890,systemVerilog,,/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/hex_driver.sv,,r_select,,uvm,../../../../Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs,,,,,
/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/new/mux_impl.sv,1728618478,systemVerilog,,/home/sean/Downloads/git/ECE385_FP/Lab5_copy/Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs/processor_top.sv,,nbit4to1mux,,uvm,../../../../Lab5_copy.srcs/sources_1/imports/sources_1/imports/srcs,,,,,
