Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 30 10:54:47 2021
| Host         : jeff running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file base_zynq_wrapper_timing_summary_routed.rpt -pb base_zynq_wrapper_timing_summary_routed.pb -rpx base_zynq_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : base_zynq_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 368 register/latch pins with no clock driven by root clock pin: base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/clk_div_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.601        0.000                      0                32942        0.044        0.000                      0                32942        3.750        0.000                       0                  7467  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.601        0.000                      0                32942        0.044        0.000                      0                32942        3.750        0.000                       0                  7467  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 2.891ns (31.482%)  route 6.292ns (68.518%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        1.792     3.086    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/s00_axi_aclk
    SLICE_X93Y16         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y16         FDRE (Prop_fdre_C_Q)         0.419     3.505 f  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg[3]/Q
                         net (fo=15, routed)          0.721     4.226    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg_n_0_[3]
    SLICE_X93Y16         LUT5 (Prop_lut5_I0_O)        0.297     4.523 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[9]_i_1/O
                         net (fo=64, routed)          0.657     5.181    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/XXO1
    SLICE_X97Y17         LUT3 (Prop_lut3_I1_O)        0.124     5.305 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/toppix_reg_0_255_5_5_i_1/O
                         net (fo=120, routed)         1.561     6.866    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_20_20/A1
    SLICE_X108Y17        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     6.990 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_20_20/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.990    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_20_20/OD
    SLICE_X108Y17        MUXF7 (Prop_muxf7_I0_O)      0.241     7.231 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_20_20/F7.B/O
                         net (fo=1, routed)           0.000     7.231    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_20_20/O0
    SLICE_X108Y17        MUXF8 (Prop_muxf8_I0_O)      0.098     7.329 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_20_20/F8/O
                         net (fo=1, routed)           0.672     8.001    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih_reg[20]_7
    SLICE_X103Y17        LUT6 (Prop_lut6_I2_O)        0.319     8.320 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih[20]_i_3/O
                         net (fo=1, routed)           0.433     8.753    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih[20]_i_3_n_0
    SLICE_X103Y17        LUT6 (Prop_lut6_I5_O)        0.124     8.877 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih[20]_i_1/O
                         net (fo=4, routed)           1.090     9.967    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/intra4x4_TOPI[20]
    SLICE_X89Y17         LUT3 (Prop_lut3_I2_O)        0.124    10.091 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[7]_i_12/O
                         net (fo=2, routed)           0.678    10.768    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[7]_i_12_n_0
    SLICE_X89Y17         LUT5 (Prop_lut5_I4_O)        0.124    10.892 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[7]_i_4__0/O
                         net (fo=2, routed)           0.480    11.372    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[7]_i_4__0_n_0
    SLICE_X88Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.496 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[7]_i_8__0/O
                         net (fo=1, routed)           0.000    11.496    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[7]_i_8__0_n_0
    SLICE_X88Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.046 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.046    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[7]_i_1_n_0
    SLICE_X88Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.269 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.269    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/plusOp6_out[8]
    SLICE_X88Y18         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        1.553    12.733    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/s00_axi_aclk
    SLICE_X88Y18         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[8]/C
                         clock pessimism              0.230    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X88Y18         FDRE (Setup_fdre_C_D)        0.062    12.870    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.870    
                         arrival time                         -12.269    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.117ns  (logic 2.825ns (30.986%)  route 6.292ns (69.014%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        1.792     3.086    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/s00_axi_aclk
    SLICE_X93Y16         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y16         FDRE (Prop_fdre_C_Q)         0.419     3.505 f  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg[3]/Q
                         net (fo=15, routed)          0.721     4.226    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg_n_0_[3]
    SLICE_X93Y16         LUT5 (Prop_lut5_I0_O)        0.297     4.523 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[9]_i_1/O
                         net (fo=64, routed)          0.657     5.181    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/XXO1
    SLICE_X97Y17         LUT3 (Prop_lut3_I1_O)        0.124     5.305 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/toppix_reg_0_255_5_5_i_1/O
                         net (fo=120, routed)         1.561     6.866    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_20_20/A1
    SLICE_X108Y17        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     6.990 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_20_20/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.990    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_20_20/OD
    SLICE_X108Y17        MUXF7 (Prop_muxf7_I0_O)      0.241     7.231 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_20_20/F7.B/O
                         net (fo=1, routed)           0.000     7.231    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_20_20/O0
    SLICE_X108Y17        MUXF8 (Prop_muxf8_I0_O)      0.098     7.329 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_20_20/F8/O
                         net (fo=1, routed)           0.672     8.001    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih_reg[20]_7
    SLICE_X103Y17        LUT6 (Prop_lut6_I2_O)        0.319     8.320 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih[20]_i_3/O
                         net (fo=1, routed)           0.433     8.753    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih[20]_i_3_n_0
    SLICE_X103Y17        LUT6 (Prop_lut6_I5_O)        0.124     8.877 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih[20]_i_1/O
                         net (fo=4, routed)           1.090     9.967    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/intra4x4_TOPI[20]
    SLICE_X89Y17         LUT3 (Prop_lut3_I2_O)        0.124    10.091 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[7]_i_12/O
                         net (fo=2, routed)           0.678    10.768    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[7]_i_12_n_0
    SLICE_X89Y17         LUT5 (Prop_lut5_I4_O)        0.124    10.892 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[7]_i_4__0/O
                         net (fo=2, routed)           0.480    11.372    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[7]_i_4__0_n_0
    SLICE_X88Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.496 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[7]_i_8__0/O
                         net (fo=1, routed)           0.000    11.496    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[7]_i_8__0_n_0
    SLICE_X88Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.046 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.046    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[7]_i_1_n_0
    SLICE_X88Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.203 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[9]_i_2/CO[1]
                         net (fo=1, routed)           0.000    12.203    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/plusOp6_out[9]
    SLICE_X88Y18         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        1.553    12.733    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/s00_axi_aclk
    SLICE_X88Y18         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[9]/C
                         clock pessimism              0.230    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X88Y18         FDRE (Setup_fdre_C_D)        0.046    12.854    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                         -12.203    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 2.758ns (30.475%)  route 6.292ns (69.525%))
  Logic Levels:           11  (CARRY4=1 LUT3=2 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        1.792     3.086    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/s00_axi_aclk
    SLICE_X93Y16         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y16         FDRE (Prop_fdre_C_Q)         0.419     3.505 f  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg[3]/Q
                         net (fo=15, routed)          0.721     4.226    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg_n_0_[3]
    SLICE_X93Y16         LUT5 (Prop_lut5_I0_O)        0.297     4.523 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[9]_i_1/O
                         net (fo=64, routed)          0.657     5.181    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/XXO1
    SLICE_X97Y17         LUT3 (Prop_lut3_I1_O)        0.124     5.305 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/toppix_reg_0_255_5_5_i_1/O
                         net (fo=120, routed)         1.561     6.866    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_20_20/A1
    SLICE_X108Y17        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     6.990 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_20_20/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.990    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_20_20/OD
    SLICE_X108Y17        MUXF7 (Prop_muxf7_I0_O)      0.241     7.231 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_20_20/F7.B/O
                         net (fo=1, routed)           0.000     7.231    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_20_20/O0
    SLICE_X108Y17        MUXF8 (Prop_muxf8_I0_O)      0.098     7.329 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_20_20/F8/O
                         net (fo=1, routed)           0.672     8.001    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih_reg[20]_7
    SLICE_X103Y17        LUT6 (Prop_lut6_I2_O)        0.319     8.320 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih[20]_i_3/O
                         net (fo=1, routed)           0.433     8.753    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih[20]_i_3_n_0
    SLICE_X103Y17        LUT6 (Prop_lut6_I5_O)        0.124     8.877 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih[20]_i_1/O
                         net (fo=4, routed)           1.090     9.967    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/intra4x4_TOPI[20]
    SLICE_X89Y17         LUT3 (Prop_lut3_I2_O)        0.124    10.091 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[7]_i_12/O
                         net (fo=2, routed)           0.678    10.768    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[7]_i_12_n_0
    SLICE_X89Y17         LUT5 (Prop_lut5_I4_O)        0.124    10.892 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[7]_i_4__0/O
                         net (fo=2, routed)           0.480    11.372    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[7]_i_4__0_n_0
    SLICE_X88Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.496 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[7]_i_8__0/O
                         net (fo=1, routed)           0.000    11.496    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[7]_i_8__0_n_0
    SLICE_X88Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.136 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.136    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/plusOp6_out[7]
    SLICE_X88Y17         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        1.555    12.734    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/s00_axi_aclk
    SLICE_X88Y17         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[7]/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X88Y17         FDRE (Setup_fdre_C_D)        0.062    12.872    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                         -12.136    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 2.698ns (30.011%)  route 6.292ns (69.989%))
  Logic Levels:           11  (CARRY4=1 LUT3=2 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        1.792     3.086    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/s00_axi_aclk
    SLICE_X93Y16         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y16         FDRE (Prop_fdre_C_Q)         0.419     3.505 f  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg[3]/Q
                         net (fo=15, routed)          0.721     4.226    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg_n_0_[3]
    SLICE_X93Y16         LUT5 (Prop_lut5_I0_O)        0.297     4.523 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[9]_i_1/O
                         net (fo=64, routed)          0.657     5.181    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/XXO1
    SLICE_X97Y17         LUT3 (Prop_lut3_I1_O)        0.124     5.305 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/toppix_reg_0_255_5_5_i_1/O
                         net (fo=120, routed)         1.561     6.866    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_20_20/A1
    SLICE_X108Y17        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     6.990 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_20_20/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.990    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_20_20/OD
    SLICE_X108Y17        MUXF7 (Prop_muxf7_I0_O)      0.241     7.231 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_20_20/F7.B/O
                         net (fo=1, routed)           0.000     7.231    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_20_20/O0
    SLICE_X108Y17        MUXF8 (Prop_muxf8_I0_O)      0.098     7.329 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_20_20/F8/O
                         net (fo=1, routed)           0.672     8.001    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih_reg[20]_7
    SLICE_X103Y17        LUT6 (Prop_lut6_I2_O)        0.319     8.320 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih[20]_i_3/O
                         net (fo=1, routed)           0.433     8.753    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih[20]_i_3_n_0
    SLICE_X103Y17        LUT6 (Prop_lut6_I5_O)        0.124     8.877 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih[20]_i_1/O
                         net (fo=4, routed)           1.090     9.967    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/intra4x4_TOPI[20]
    SLICE_X89Y17         LUT3 (Prop_lut3_I2_O)        0.124    10.091 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[7]_i_12/O
                         net (fo=2, routed)           0.678    10.768    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[7]_i_12_n_0
    SLICE_X89Y17         LUT5 (Prop_lut5_I4_O)        0.124    10.892 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[7]_i_4__0/O
                         net (fo=2, routed)           0.480    11.372    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[7]_i_4__0_n_0
    SLICE_X88Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.496 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[7]_i_8__0/O
                         net (fo=1, routed)           0.000    11.496    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[7]_i_8__0_n_0
    SLICE_X88Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.076 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.076    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/plusOp6_out[6]
    SLICE_X88Y17         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        1.555    12.734    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/s00_axi_aclk
    SLICE_X88Y17         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[6]/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X88Y17         FDRE (Setup_fdre_C_D)        0.062    12.872    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.987ns  (logic 2.991ns (33.274%)  route 5.997ns (66.726%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        1.792     3.086    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/s00_axi_aclk
    SLICE_X93Y16         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y16         FDRE (Prop_fdre_C_Q)         0.419     3.505 f  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg[3]/Q
                         net (fo=15, routed)          0.721     4.226    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg_n_0_[3]
    SLICE_X93Y16         LUT5 (Prop_lut5_I0_O)        0.297     4.523 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[9]_i_1/O
                         net (fo=64, routed)          0.702     5.226    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/XXO1
    SLICE_X95Y14         LUT3 (Prop_lut3_I1_O)        0.124     5.350 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/toppix_reg_0_255_1_1_i_2/O
                         net (fo=150, routed)         1.575     6.924    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_256_511_1_1/A0
    SLICE_X108Y12        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.274     7.198 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_256_511_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.198    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_256_511_1_1/OA
    SLICE_X108Y12        MUXF7 (Prop_muxf7_I1_O)      0.214     7.412 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_256_511_1_1/F7.A/O
                         net (fo=1, routed)           0.000     7.412    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_256_511_1_1/O1
    SLICE_X108Y12        MUXF8 (Prop_muxf8_I1_O)      0.088     7.500 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_256_511_1_1/F8/O
                         net (fo=1, routed)           0.790     8.290    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih_reg[1]_3
    SLICE_X105Y11        LUT6 (Prop_lut6_I1_O)        0.319     8.609 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih[1]_i_2/O
                         net (fo=1, routed)           0.444     9.052    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih[1]_i_2_n_0
    SLICE_X103Y11        LUT6 (Prop_lut6_I4_O)        0.124     9.176 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih[1]_i_1/O
                         net (fo=3, routed)           1.191    10.367    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/intra4x4_TOPI[1]
    SLICE_X89Y14         LUT4 (Prop_lut4_I3_O)        0.124    10.491 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[3]_i_4__0/O
                         net (fo=2, routed)           0.574    11.065    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[3]_i_4__0_n_0
    SLICE_X88Y16         LUT4 (Prop_lut4_I0_O)        0.124    11.189 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[3]_i_7/O
                         net (fo=1, routed)           0.000    11.189    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[3]_i_7_n_0
    SLICE_X88Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.739 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.739    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[3]_i_1_n_0
    SLICE_X88Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.073 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.073    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/plusOp6_out[5]
    SLICE_X88Y17         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        1.555    12.734    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/s00_axi_aclk
    SLICE_X88Y17         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[5]/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X88Y17         FDRE (Setup_fdre_C_D)        0.062    12.872    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.876ns  (logic 2.880ns (32.440%)  route 5.997ns (67.560%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        1.792     3.086    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/s00_axi_aclk
    SLICE_X93Y16         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y16         FDRE (Prop_fdre_C_Q)         0.419     3.505 f  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg[3]/Q
                         net (fo=15, routed)          0.721     4.226    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg_n_0_[3]
    SLICE_X93Y16         LUT5 (Prop_lut5_I0_O)        0.297     4.523 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[9]_i_1/O
                         net (fo=64, routed)          0.702     5.226    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/XXO1
    SLICE_X95Y14         LUT3 (Prop_lut3_I1_O)        0.124     5.350 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/toppix_reg_0_255_1_1_i_2/O
                         net (fo=150, routed)         1.575     6.924    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_256_511_1_1/A0
    SLICE_X108Y12        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.274     7.198 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_256_511_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.198    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_256_511_1_1/OA
    SLICE_X108Y12        MUXF7 (Prop_muxf7_I1_O)      0.214     7.412 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_256_511_1_1/F7.A/O
                         net (fo=1, routed)           0.000     7.412    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_256_511_1_1/O1
    SLICE_X108Y12        MUXF8 (Prop_muxf8_I1_O)      0.088     7.500 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_256_511_1_1/F8/O
                         net (fo=1, routed)           0.790     8.290    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih_reg[1]_3
    SLICE_X105Y11        LUT6 (Prop_lut6_I1_O)        0.319     8.609 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih[1]_i_2/O
                         net (fo=1, routed)           0.444     9.052    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih[1]_i_2_n_0
    SLICE_X103Y11        LUT6 (Prop_lut6_I4_O)        0.124     9.176 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih[1]_i_1/O
                         net (fo=3, routed)           1.191    10.367    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/intra4x4_TOPI[1]
    SLICE_X89Y14         LUT4 (Prop_lut4_I3_O)        0.124    10.491 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[3]_i_4__0/O
                         net (fo=2, routed)           0.574    11.065    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[3]_i_4__0_n_0
    SLICE_X88Y16         LUT4 (Prop_lut4_I0_O)        0.124    11.189 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[3]_i_7/O
                         net (fo=1, routed)           0.000    11.189    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[3]_i_7_n_0
    SLICE_X88Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.739 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.739    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[3]_i_1_n_0
    SLICE_X88Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.962 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.962    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/plusOp6_out[4]
    SLICE_X88Y17         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        1.555    12.734    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/s00_axi_aclk
    SLICE_X88Y17         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[4]/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X88Y17         FDRE (Setup_fdre_C_D)        0.062    12.872    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                         -11.962    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.743ns  (logic 2.747ns (31.412%)  route 5.997ns (68.588%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        1.792     3.086    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/s00_axi_aclk
    SLICE_X93Y16         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y16         FDRE (Prop_fdre_C_Q)         0.419     3.505 f  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg[3]/Q
                         net (fo=15, routed)          0.721     4.226    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/state_reg_n_0_[3]
    SLICE_X93Y16         LUT5 (Prop_lut5_I0_O)        0.297     4.523 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[9]_i_1/O
                         net (fo=64, routed)          0.702     5.226    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/XXO1
    SLICE_X95Y14         LUT3 (Prop_lut3_I1_O)        0.124     5.350 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/toppix_reg_0_255_1_1_i_2/O
                         net (fo=150, routed)         1.575     6.924    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_256_511_1_1/A0
    SLICE_X108Y12        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.274     7.198 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_256_511_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.198    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_256_511_1_1/OA
    SLICE_X108Y12        MUXF7 (Prop_muxf7_I1_O)      0.214     7.412 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_256_511_1_1/F7.A/O
                         net (fo=1, routed)           0.000     7.412    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_256_511_1_1/O1
    SLICE_X108Y12        MUXF8 (Prop_muxf8_I1_O)      0.088     7.500 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_256_511_1_1/F8/O
                         net (fo=1, routed)           0.790     8.290    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih_reg[1]_3
    SLICE_X105Y11        LUT6 (Prop_lut6_I1_O)        0.319     8.609 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih[1]_i_2/O
                         net (fo=1, routed)           0.444     9.052    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih[1]_i_2_n_0
    SLICE_X103Y11        LUT6 (Prop_lut6_I4_O)        0.124     9.176 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/topih[1]_i_1/O
                         net (fo=3, routed)           1.191    10.367    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/intra4x4_TOPI[1]
    SLICE_X89Y14         LUT4 (Prop_lut4_I3_O)        0.124    10.491 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[3]_i_4__0/O
                         net (fo=2, routed)           0.574    11.065    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[3]_i_4__0_n_0
    SLICE_X88Y16         LUT4 (Prop_lut4_I0_O)        0.124    11.189 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[3]_i_7/O
                         net (fo=1, routed)           0.000    11.189    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt[3]_i_7_n_0
    SLICE_X88Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.829 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.829    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/plusOp6_out[3]
    SLICE_X88Y16         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        1.556    12.736    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/s00_axi_aclk
    SLICE_X88Y16         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[3]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X88Y16         FDRE (Setup_fdre_C_D)        0.062    12.873    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/sumt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 base_zynq_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.567ns  (logic 2.806ns (32.753%)  route 5.761ns (67.247%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        1.737     3.031    base_zynq_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_zynq_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.484 r  base_zynq_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          1.665     6.149    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X32Y99         LUT6 (Prop_lut6_I1_O)        0.124     6.273 r  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.273    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70_carry_i_3__0_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.806 f  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70_carry/CO[3]
                         net (fo=1, routed)           1.027     7.833    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70
    SLICE_X32Y95         LUT5 (Prop_lut5_I0_O)        0.117     7.950 f  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_3/O
                         net (fo=4, routed)           1.082     9.032    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_3_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I5_O)        0.331     9.363 f  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=8, routed)           0.890    10.253    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5_n_0
    SLICE_X31Y101        LUT5 (Prop_lut5_I3_O)        0.124    10.377 r  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[25]_i_1/O
                         net (fo=18, routed)          0.774    11.151    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X29Y101        LUT4 (Prop_lut4_I0_O)        0.124    11.275 r  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[27]_i_1/O
                         net (fo=4, routed)           0.323    11.598    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X30Y101        FDRE                                         r  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        1.700    12.879    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X30Y101        FDRE                                         r  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[24]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y101        FDRE (Setup_fdre_C_CE)      -0.169    12.685    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 base_zynq_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.567ns  (logic 2.806ns (32.753%)  route 5.761ns (67.247%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        1.737     3.031    base_zynq_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_zynq_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.484 r  base_zynq_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          1.665     6.149    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X32Y99         LUT6 (Prop_lut6_I1_O)        0.124     6.273 r  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.273    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70_carry_i_3__0_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.806 f  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70_carry/CO[3]
                         net (fo=1, routed)           1.027     7.833    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70
    SLICE_X32Y95         LUT5 (Prop_lut5_I0_O)        0.117     7.950 f  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_3/O
                         net (fo=4, routed)           1.082     9.032    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_3_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I5_O)        0.331     9.363 f  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=8, routed)           0.890    10.253    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5_n_0
    SLICE_X31Y101        LUT5 (Prop_lut5_I3_O)        0.124    10.377 r  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[25]_i_1/O
                         net (fo=18, routed)          0.774    11.151    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X29Y101        LUT4 (Prop_lut4_I0_O)        0.124    11.275 r  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[27]_i_1/O
                         net (fo=4, routed)           0.323    11.598    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X30Y101        FDRE                                         r  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        1.700    12.879    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X30Y101        FDRE                                         r  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[25]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y101        FDRE (Setup_fdre_C_CE)      -0.169    12.685    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 base_zynq_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.567ns  (logic 2.806ns (32.753%)  route 5.761ns (67.247%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        1.737     3.031    base_zynq_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  base_zynq_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.453     4.484 r  base_zynq_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=17, routed)          1.665     6.149    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[3]
    SLICE_X32Y99         LUT6 (Prop_lut6_I1_O)        0.124     6.273 r  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.273    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70_carry_i_3__0_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.806 f  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70_carry/CO[3]
                         net (fo=1, routed)           1.027     7.833    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70
    SLICE_X32Y95         LUT5 (Prop_lut5_I0_O)        0.117     7.950 f  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_3/O
                         net (fo=4, routed)           1.082     9.032    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_3_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I5_O)        0.331     9.363 f  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=8, routed)           0.890    10.253    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5_n_0
    SLICE_X31Y101        LUT5 (Prop_lut5_I3_O)        0.124    10.377 r  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[25]_i_1/O
                         net (fo=18, routed)          0.774    11.151    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X29Y101        LUT4 (Prop_lut4_I0_O)        0.124    11.275 r  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[27]_i_1/O
                         net (fo=4, routed)           0.323    11.598    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_15
    SLICE_X30Y101        FDRE                                         r  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        1.700    12.879    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X30Y101        FDRE                                         r  base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[26]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y101        FDRE (Setup_fdre_C_CE)      -0.169    12.685    base_zynq_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                  1.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.717%)  route 0.117ns (45.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        0.605     0.941    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y18         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y18         FDRE (Prop_fdre_C_Q)         0.141     1.082 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[17]/Q
                         net (fo=3, routed)           0.117     1.198    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/O158[17]
    RAMB18_X4Y7          RAMB18E1                                     r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        0.916     1.282    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/s00_axi_aclk
    RAMB18_X4Y7          RAMB18E1                                     r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.999    
    RAMB18_X4Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     1.154    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 base_zynq_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.848%)  route 0.194ns (54.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        0.543     0.879    base_zynq_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X50Y79         FDRE                                         r  base_zynq_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.164     1.043 r  base_zynq_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/Q
                         net (fo=18, routed)          0.194     1.236    base_zynq_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/r_push_r
    SLICE_X46Y79         SRLC32E                                      r  base_zynq_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        0.813     1.179    base_zynq_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y79         SRLC32E                                      r  base_zynq_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.035     1.144    
    SLICE_X46Y79         SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     1.191    base_zynq_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.242%)  route 0.119ns (45.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        0.604     0.940    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y19         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y19         FDRE (Prop_fdre_C_Q)         0.141     1.081 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[23]/Q
                         net (fo=3, routed)           0.119     1.199    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/O158[23]
    RAMB18_X4Y7          RAMB18E1                                     r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        0.916     1.282    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/s00_axi_aclk
    RAMB18_X4Y7          RAMB18E1                                     r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.999    
    RAMB18_X4Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     1.154    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        0.604     0.940    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y19         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y19         FDRE (Prop_fdre_C_Q)         0.141     1.081 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[21]/Q
                         net (fo=3, routed)           0.119     1.200    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/O158[21]
    RAMB18_X4Y7          RAMB18E1                                     r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        0.916     1.282    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/s00_axi_aclk
    RAMB18_X4Y7          RAMB18E1                                     r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.999    
    RAMB18_X4Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     1.154    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        0.604     0.940    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y19         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y19         FDRE (Prop_fdre_C_Q)         0.141     1.081 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[22]/Q
                         net (fo=3, routed)           0.119     1.200    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/O158[22]
    RAMB18_X4Y7          RAMB18E1                                     r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        0.916     1.282    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/s00_axi_aclk
    RAMB18_X4Y7          RAMB18E1                                     r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.999    
    RAMB18_X4Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     1.154    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/pix_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.837%)  route 0.116ns (45.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        0.607     0.943    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y16         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y16         FDRE (Prop_fdre_C_Q)         0.141     1.084 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[10]/Q
                         net (fo=3, routed)           0.116     1.200    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/O158[10]
    RAMB18_X4Y6          RAMB18E1                                     r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/pix_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        0.916     1.282    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/s00_axi_aclk
    RAMB18_X4Y6          RAMB18E1                                     r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/pix_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.999    
    RAMB18_X4Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.155     1.154    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/pix_reg
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        0.605     0.941    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y18         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y18         FDRE (Prop_fdre_C_Q)         0.141     1.082 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[18]/Q
                         net (fo=3, routed)           0.119     1.201    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/O158[18]
    RAMB18_X4Y7          RAMB18E1                                     r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        0.916     1.282    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/s00_axi_aclk
    RAMB18_X4Y7          RAMB18E1                                     r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.999    
    RAMB18_X4Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     1.154    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        0.605     0.941    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y18         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y18         FDRE (Prop_fdre_C_Q)         0.141     1.082 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[19]/Q
                         net (fo=3, routed)           0.119     1.201    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/O158[19]
    RAMB18_X4Y7          RAMB18E1                                     r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        0.916     1.282    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/s00_axi_aclk
    RAMB18_X4Y7          RAMB18E1                                     r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.999    
    RAMB18_X4Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     1.154    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.256%)  route 0.129ns (47.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        0.604     0.940    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y19         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y19         FDRE (Prop_fdre_C_Q)         0.141     1.081 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[20]/Q
                         net (fo=3, routed)           0.129     1.209    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/O158[20]
    RAMB18_X4Y7          RAMB18E1                                     r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        0.916     1.282    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/s00_axi_aclk
    RAMB18_X4Y7          RAMB18E1                                     r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.999    
    RAMB18_X4Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     1.154    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/pix_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.760%)  route 0.126ns (47.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        0.608     0.944    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y14         FDRE                                         r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y14         FDRE (Prop_fdre_C_Q)         0.141     1.085 r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/intra4x4_DATAI_reg[1]/Q
                         net (fo=3, routed)           0.126     1.211    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/O158[1]
    RAMB18_X4Y6          RAMB18E1                                     r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/pix_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    base_zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  base_zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7467, routed)        0.916     1.282    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/s00_axi_aclk
    RAMB18_X4Y6          RAMB18E1                                     r  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/pix_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.999    
    RAMB18_X4Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     1.154    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/pix_reg
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { base_zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y12    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/dequantise/w2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y8     base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/quantise/zr_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y10   base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/xbuffer/buf_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y6    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/pix_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y6    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra4x4/pix_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y7    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y7    base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/intra8x8cc/pix_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y12   base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/nintop_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y10   base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/xbuffer/buf_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15   base_zynq_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SP_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X100Y26  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X100Y26  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_4_4/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X100Y26  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_4_4/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X100Y26  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1280_1535_4_4/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y33   base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppixcc_reg_1024_1279_28_28/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y33   base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppixcc_reg_1024_1279_28_28/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y33   base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppixcc_reg_1024_1279_28_28/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y33   base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppixcc_reg_1024_1279_28_28/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X98Y26   base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1536_1791_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X98Y26   base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppix_reg_1536_1791_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X102Y33  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppixcc_reg_0_255_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X102Y33  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppixcc_reg_0_255_4_4/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X102Y33  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppixcc_reg_0_255_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y32  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppixcc_reg_0_255_5_5/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y32  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppixcc_reg_0_255_5_5/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y32  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppixcc_reg_0_255_5_5/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y32  base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppixcc_reg_0_255_5_5/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X82Y40   base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppixcc_reg_0_255_6_6/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X82Y40   base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppixcc_reg_0_255_6_6/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X82Y40   base_zynq_i/ece751_h264_enc_0/inst/ece751_h264_enc_v1_0_S00_AXI_inst/my_h264_enc/toppixcc_reg_0_255_6_6/RAMS64E_C/CLK



