v 20110115 2
P 800 12100 800 11800 1 0 0
{
T 850 11900 5 8 1 1 0 0 1
pinnumber=61
T 750 11900 5 8 0 1 0 6 1
pinseq=61
T 800 11750 9 8 1 1 0 5 1
pinlabel=Avcc
T 800 11600 5 8 0 1 0 5 1
pintype=pwr
}
P 1400 12100 1400 11800 1 0 0
{
T 1450 11900 5 8 1 1 0 0 1
pinnumber=15
T 1350 11900 5 8 0 1 0 6 1
pinseq=15
T 1400 11750 9 8 1 1 0 5 1
pinlabel=Vcc
T 1400 11600 5 8 0 1 0 5 1
pintype=pwr
}
P 1800 12100 1800 11800 1 0 0
{
T 1850 11900 5 8 1 1 0 0 1
pinnumber=25
T 1750 11900 5 8 0 1 0 6 1
pinseq=25
T 1800 11750 9 8 1 1 0 5 1
pinlabel=Vcc
T 1800 11600 5 8 0 1 0 5 1
pintype=pwr
}
P 2200 12100 2200 11800 1 0 0
{
T 2250 11900 5 8 1 1 0 0 1
pinnumber=35
T 2150 11900 5 8 0 1 0 6 1
pinseq=35
T 2200 11750 9 8 1 1 0 5 1
pinlabel=Vcc
T 2200 11600 5 8 0 1 0 5 1
pintype=pwr
}
P 2600 12100 2600 11800 1 0 0
{
T 2650 11900 5 8 1 1 0 0 1
pinnumber=44
T 2550 11900 5 8 0 1 0 6 1
pinseq=44
T 2600 11750 9 8 1 1 0 5 1
pinlabel=Vcc
T 2600 11600 5 8 0 1 0 5 1
pintype=pwr
}
P 3000 12100 3000 11800 1 0 0
{
T 3050 11900 5 8 1 1 0 0 1
pinnumber=53
T 2950 11900 5 8 0 1 0 6 1
pinseq=53
T 3000 11750 9 8 1 1 0 5 1
pinlabel=Vcc
T 3000 11600 5 8 0 1 0 5 1
pintype=pwr
}
P 3600 11300 3300 11300 1 0 0
{
T 3400 11350 5 8 1 1 0 0 1
pinnumber=26
T 3400 11250 5 8 0 1 0 2 1
pinseq=26
T 3250 11300 9 8 1 1 0 6 1
pinlabel=PD0
T 3250 11300 5 8 0 1 0 8 1
pintype=io
}
P 3600 10900 3300 10900 1 0 0
{
T 3400 10950 5 8 1 1 0 0 1
pinnumber=27
T 3400 10850 5 8 0 1 0 2 1
pinseq=27
T 3250 10900 9 8 1 1 0 6 1
pinlabel=PD1
T 3250 10900 5 8 0 1 0 8 1
pintype=io
}
P 3600 10500 3300 10500 1 0 0
{
T 3400 10550 5 8 1 1 0 0 1
pinnumber=28
T 3400 10450 5 8 0 1 0 2 1
pinseq=28
T 3250 10500 9 8 1 1 0 6 1
pinlabel=PD2
T 3250 10500 5 8 0 1 0 8 1
pintype=io
}
P 3600 10100 3300 10100 1 0 0
{
T 3400 10150 5 8 1 1 0 0 1
pinnumber=29
T 3400 10050 5 8 0 1 0 2 1
pinseq=29
T 3250 10100 9 8 1 1 0 6 1
pinlabel=PD3
T 3250 10100 5 8 0 1 0 8 1
pintype=io
}
P 3600 9700 3300 9700 1 0 0
{
T 3400 9750 5 8 1 1 0 0 1
pinnumber=30
T 3400 9650 5 8 0 1 0 2 1
pinseq=30
T 3250 9700 9 8 1 1 0 6 1
pinlabel=PD4
T 3250 9700 5 8 0 1 0 8 1
pintype=io
}
P 3600 9300 3300 9300 1 0 0
{
T 3400 9350 5 8 1 1 0 0 1
pinnumber=31
T 3400 9250 5 8 0 1 0 2 1
pinseq=31
T 3250 9300 9 8 1 1 0 6 1
pinlabel=PD5
T 3250 9300 5 8 0 1 0 8 1
pintype=io
}
P 3600 8900 3300 8900 1 0 0
{
T 3400 8950 5 8 1 1 0 0 1
pinnumber=32
T 3400 8850 5 8 0 1 0 2 1
pinseq=32
T 3250 8900 9 8 1 1 0 6 1
pinlabel=PD6
T 3250 8900 5 8 0 1 0 8 1
pintype=io
}
P 3600 8500 3300 8500 1 0 0
{
T 3400 8550 5 8 1 1 0 0 1
pinnumber=33
T 3400 8450 5 8 0 1 0 2 1
pinseq=33
T 3250 8500 9 8 1 1 0 6 1
pinlabel=PD7
T 3250 8500 5 8 0 1 0 8 1
pintype=io
}
P 3600 7900 3300 7900 1 0 0
{
T 3400 7950 5 8 1 1 0 0 1
pinnumber=36
T 3400 7850 5 8 0 1 0 2 1
pinseq=36
T 3250 7900 9 8 1 1 0 6 1
pinlabel=PE0
T 3250 7900 5 8 0 1 0 8 1
pintype=io
}
P 3600 7500 3300 7500 1 0 0
{
T 3400 7550 5 8 1 1 0 0 1
pinnumber=37
T 3400 7450 5 8 0 1 0 2 1
pinseq=37
T 3250 7500 9 8 1 1 0 6 1
pinlabel=PE1
T 3250 7500 5 8 0 1 0 8 1
pintype=io
}
P 3600 7100 3300 7100 1 0 0
{
T 3400 7150 5 8 1 1 0 0 1
pinnumber=38
T 3400 7050 5 8 0 1 0 2 1
pinseq=38
T 3250 7100 9 8 1 1 0 6 1
pinlabel=PE2
T 3250 7100 5 8 0 1 0 8 1
pintype=io
}
P 3600 6700 3300 6700 1 0 0
{
T 3400 6750 5 8 1 1 0 0 1
pinnumber=39
T 3400 6650 5 8 0 1 0 2 1
pinseq=39
T 3250 6700 9 8 1 1 0 6 1
pinlabel=PE3
T 3250 6700 5 8 0 1 0 8 1
pintype=io
}
P 3600 6300 3300 6300 1 0 0
{
T 3400 6350 5 8 1 1 0 0 1
pinnumber=40
T 3400 6250 5 8 0 1 0 2 1
pinseq=40
T 3250 6300 9 8 1 1 0 6 1
pinlabel=PE4
T 3250 6300 5 8 0 1 0 8 1
pintype=io
}
P 3600 5900 3300 5900 1 0 0
{
T 3400 5950 5 8 1 1 0 0 1
pinnumber=41
T 3400 5850 5 8 0 1 0 2 1
pinseq=41
T 3250 5900 9 8 1 1 0 6 1
pinlabel=PE5
T 3250 5900 5 8 0 1 0 8 1
pintype=io
}
P 3600 5500 3300 5500 1 0 0
{
T 3400 5550 5 8 1 1 0 0 1
pinnumber=42
T 3400 5450 5 8 0 1 0 2 1
pinseq=42
T 3250 5500 9 8 1 1 0 6 1
pinlabel=PE6
T 3250 5500 5 8 0 1 0 8 1
pintype=io
}
P 3600 5100 3300 5100 1 0 0
{
T 3400 5150 5 8 1 1 0 0 1
pinnumber=43
T 3400 5050 5 8 0 1 0 2 1
pinseq=43
T 3250 5100 9 8 1 1 0 6 1
pinlabel=PE7
T 3250 5100 5 8 0 1 0 8 1
pintype=io
}
P 3600 4500 3300 4500 1 0 0
{
T 3400 4550 5 8 1 1 0 0 1
pinnumber=46
T 3400 4450 5 8 0 1 0 2 1
pinseq=46
T 3250 4500 9 8 1 1 0 6 1
pinlabel=PF0
T 3250 4500 5 8 0 1 0 8 1
pintype=io
}
P 3600 4100 3300 4100 1 0 0
{
T 3400 4150 5 8 1 1 0 0 1
pinnumber=47
T 3400 4050 5 8 0 1 0 2 1
pinseq=47
T 3250 4100 9 8 1 1 0 6 1
pinlabel=PF1
T 3250 4100 5 8 0 1 0 8 1
pintype=io
}
P 3600 3700 3300 3700 1 0 0
{
T 3400 3750 5 8 1 1 0 0 1
pinnumber=48
T 3400 3650 5 8 0 1 0 2 1
pinseq=48
T 3250 3700 9 8 1 1 0 6 1
pinlabel=PF2
T 3250 3700 5 8 0 1 0 8 1
pintype=io
}
P 3600 3300 3300 3300 1 0 0
{
T 3400 3350 5 8 1 1 0 0 1
pinnumber=49
T 3400 3250 5 8 0 1 0 2 1
pinseq=49
T 3250 3300 9 8 1 1 0 6 1
pinlabel=PF3
T 3250 3300 5 8 0 1 0 8 1
pintype=io
}
P 3600 2900 3300 2900 1 0 0
{
T 3400 2950 5 8 1 1 0 0 1
pinnumber=50
T 3400 2850 5 8 0 1 0 2 1
pinseq=50
T 3250 2900 9 8 1 1 0 6 1
pinlabel=PF4
T 3250 2900 5 8 0 1 0 8 1
pintype=io
}
P 3600 2500 3300 2500 1 0 0
{
T 3400 2550 5 8 1 1 0 0 1
pinnumber=51
T 3400 2450 5 8 0 1 0 2 1
pinseq=51
T 3250 2500 9 8 1 1 0 6 1
pinlabel=PF5
T 3250 2500 5 8 0 1 0 8 1
pintype=io
}
P 3600 2100 3300 2100 1 0 0
{
T 3400 2150 5 8 1 1 0 0 1
pinnumber=54
T 3400 2050 5 8 0 1 0 2 1
pinseq=54
T 3250 2100 9 8 1 1 0 6 1
pinlabel=PF6
T 3250 2100 5 8 0 1 0 8 1
pintype=io
}
P 3600 1700 3300 1700 1 0 0
{
T 3400 1750 5 8 1 1 0 0 1
pinnumber=55
T 3400 1650 5 8 0 1 0 2 1
pinseq=55
T 3250 1700 9 8 1 1 0 6 1
pinlabel=PF7
T 3250 1700 5 8 0 1 0 8 1
pintype=io
}
P 3600 1100 3300 1100 1 0 0
{
T 3400 1150 5 8 1 1 0 0 1
pinnumber=58
T 3400 1050 5 8 0 1 0 2 1
pinseq=58
T 3250 1100 9 8 1 1 0 6 1
pinlabel=PR0, X0
T 3250 1100 5 8 0 1 0 8 1
pintype=io
}
P 3600 700 3300 700 1 0 0
{
T 3400 750 5 8 1 1 0 0 1
pinnumber=59
T 3400 650 5 8 0 1 0 2 1
pinseq=59
T 3250 700 9 8 1 1 0 6 1
pinlabel=PR1, X1
T 3250 700 5 8 0 1 0 8 1
pintype=io
}
P 0 11300 300 11300 1 0 0
{
T 200 11350 5 8 1 1 0 6 1
pinnumber=62
T 200 11250 5 8 0 1 0 8 1
pinseq=62
T 350 11300 9 8 1 1 0 0 1
pinlabel=PA0
T 350 11300 5 8 0 1 0 2 1
pintype=io
}
P 0 10900 300 10900 1 0 0
{
T 200 10950 5 8 1 1 0 6 1
pinnumber=63
T 200 10850 5 8 0 1 0 8 1
pinseq=63
T 350 10900 9 8 1 1 0 0 1
pinlabel=PA1
T 350 10900 5 8 0 1 0 2 1
pintype=io
}
P 0 10500 300 10500 1 0 0
{
T 200 10550 5 8 1 1 0 6 1
pinnumber=64
T 200 10450 5 8 0 1 0 8 1
pinseq=64
T 350 10500 9 8 1 1 0 0 1
pinlabel=PA2
T 350 10500 5 8 0 1 0 2 1
pintype=io
}
P 0 10100 300 10100 1 0 0
{
T 200 10150 5 8 1 1 0 6 1
pinnumber=1
T 200 10050 5 8 0 1 0 8 1
pinseq=1
T 350 10100 9 8 1 1 0 0 1
pinlabel=PA3
T 350 10100 5 8 0 1 0 2 1
pintype=io
}
P 0 9700 300 9700 1 0 0
{
T 200 9750 5 8 1 1 0 6 1
pinnumber=2
T 200 9650 5 8 0 1 0 8 1
pinseq=2
T 350 9700 9 8 1 1 0 0 1
pinlabel=PA4
T 350 9700 5 8 0 1 0 2 1
pintype=io
}
P 0 9300 300 9300 1 0 0
{
T 200 9350 5 8 1 1 0 6 1
pinnumber=3
T 200 9250 5 8 0 1 0 8 1
pinseq=3
T 350 9300 9 8 1 1 0 0 1
pinlabel=PA5
T 350 9300 5 8 0 1 0 2 1
pintype=io
}
P 0 8900 300 8900 1 0 0
{
T 200 8950 5 8 1 1 0 6 1
pinnumber=4
T 200 8850 5 8 0 1 0 8 1
pinseq=4
T 350 8900 9 8 1 1 0 0 1
pinlabel=PA6
T 350 8900 5 8 0 1 0 2 1
pintype=io
}
P 0 8500 300 8500 1 0 0
{
T 200 8550 5 8 1 1 0 6 1
pinnumber=5
T 200 8450 5 8 0 1 0 8 1
pinseq=5
T 350 8500 9 8 1 1 0 0 1
pinlabel=PA7
T 350 8500 5 8 0 1 0 2 1
pintype=io
}
P 0 7900 300 7900 1 0 0
{
T 200 7950 5 8 1 1 0 6 1
pinnumber=6
T 200 7850 5 8 0 1 0 8 1
pinseq=6
T 350 7900 9 8 1 1 0 0 1
pinlabel=PB0
T 350 7900 5 8 0 1 0 2 1
pintype=io
}
P 0 7500 300 7500 1 0 0
{
T 200 7550 5 8 1 1 0 6 1
pinnumber=7
T 200 7450 5 8 0 1 0 8 1
pinseq=7
T 350 7500 9 8 1 1 0 0 1
pinlabel=PB1
T 350 7500 5 8 0 1 0 2 1
pintype=io
}
P 0 7100 300 7100 1 0 0
{
T 200 7150 5 8 1 1 0 6 1
pinnumber=8
T 200 7050 5 8 0 1 0 8 1
pinseq=8
T 350 7100 9 8 1 1 0 0 1
pinlabel=PB2
T 350 7100 5 8 0 1 0 2 1
pintype=io
}
P 0 6700 300 6700 1 0 0
{
T 200 6750 5 8 1 1 0 6 1
pinnumber=9
T 200 6650 5 8 0 1 0 8 1
pinseq=9
T 350 6700 9 8 1 1 0 0 1
pinlabel=PB3
T 350 6700 5 8 0 1 0 2 1
pintype=io
}
P 0 6300 300 6300 1 0 0
{
T 200 6350 5 8 1 1 0 6 1
pinnumber=10
T 200 6250 5 8 0 1 0 8 1
pinseq=10
T 350 6300 9 8 1 1 0 0 1
pinlabel=PB4
T 350 6300 5 8 0 1 0 2 1
pintype=io
}
P 0 5900 300 5900 1 0 0
{
T 200 5950 5 8 1 1 0 6 1
pinnumber=11
T 200 5850 5 8 0 1 0 8 1
pinseq=11
T 350 5900 9 8 1 1 0 0 1
pinlabel=PB5
T 350 5900 5 8 0 1 0 2 1
pintype=io
}
P 0 5500 300 5500 1 0 0
{
T 200 5550 5 8 1 1 0 6 1
pinnumber=12
T 200 5450 5 8 0 1 0 8 1
pinseq=12
T 350 5500 9 8 1 1 0 0 1
pinlabel=PB6
T 350 5500 5 8 0 1 0 2 1
pintype=io
}
P 0 5100 300 5100 1 0 0
{
T 200 5150 5 8 1 1 0 6 1
pinnumber=13
T 200 5050 5 8 0 1 0 8 1
pinseq=13
T 350 5100 9 8 1 1 0 0 1
pinlabel=PB7
T 350 5100 5 8 0 1 0 2 1
pintype=io
}
P 0 4500 300 4500 1 0 0
{
T 200 4550 5 8 1 1 0 6 1
pinnumber=16
T 200 4450 5 8 0 1 0 8 1
pinseq=16
T 350 4500 9 8 1 1 0 0 1
pinlabel=PC0
T 350 4500 5 8 0 1 0 2 1
pintype=io
}
P 0 4100 300 4100 1 0 0
{
T 200 4150 5 8 1 1 0 6 1
pinnumber=17
T 200 4050 5 8 0 1 0 8 1
pinseq=17
T 350 4100 9 8 1 1 0 0 1
pinlabel=PC1
T 350 4100 5 8 0 1 0 2 1
pintype=io
}
P 0 3700 300 3700 1 0 0
{
T 200 3750 5 8 1 1 0 6 1
pinnumber=18
T 200 3650 5 8 0 1 0 8 1
pinseq=18
T 350 3700 9 8 1 1 0 0 1
pinlabel=PC2
T 350 3700 5 8 0 1 0 2 1
pintype=io
}
P 0 3300 300 3300 1 0 0
{
T 200 3350 5 8 1 1 0 6 1
pinnumber=19
T 200 3250 5 8 0 1 0 8 1
pinseq=19
T 350 3300 9 8 1 1 0 0 1
pinlabel=PC3
T 350 3300 5 8 0 1 0 2 1
pintype=io
}
P 0 2900 300 2900 1 0 0
{
T 200 2950 5 8 1 1 0 6 1
pinnumber=20
T 200 2850 5 8 0 1 0 8 1
pinseq=20
T 350 2900 9 8 1 1 0 0 1
pinlabel=PC4
T 350 2900 5 8 0 1 0 2 1
pintype=io
}
P 0 2500 300 2500 1 0 0
{
T 200 2550 5 8 1 1 0 6 1
pinnumber=21
T 200 2450 5 8 0 1 0 8 1
pinseq=21
T 350 2500 9 8 1 1 0 0 1
pinlabel=PC5
T 350 2500 5 8 0 1 0 2 1
pintype=io
}
P 0 2100 300 2100 1 0 0
{
T 200 2150 5 8 1 1 0 6 1
pinnumber=22
T 200 2050 5 8 0 1 0 8 1
pinseq=22
T 350 2100 9 8 1 1 0 0 1
pinlabel=PC6
T 350 2100 5 8 0 1 0 2 1
pintype=io
}
P 0 1700 300 1700 1 0 0
{
T 200 1750 5 8 1 1 0 6 1
pinnumber=23
T 200 1650 5 8 0 1 0 8 1
pinseq=23
T 350 1700 9 8 1 1 0 0 1
pinlabel=PC7
T 350 1700 5 8 0 1 0 2 1
pintype=io
}
P 0 1100 300 1100 1 0 0
{
T 200 1150 5 8 1 1 0 6 1
pinnumber=56
T 200 1050 5 8 0 1 0 8 1
pinseq=56
T 350 1100 9 8 1 1 0 0 1
pinlabel=PDI_DATA
T 350 1100 5 8 0 1 0 2 1
pintype=in
}
P 0 700 200 700 1 0 0
{
T 200 750 5 8 1 1 0 6 1
pinnumber=57
T 200 650 5 8 0 1 0 8 1
pinseq=57
T 350 700 9 8 1 1 0 0 1
pinlabel=\_RESET\_, PDI_CLK
T 350 700 5 8 0 1 0 2 1
pintype=in
}
V 250 700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 800 0 800 300 1 0 0
{
T 850 200 5 8 1 1 0 2 1
pinnumber=14
T 750 200 5 8 0 1 0 8 1
pinseq=14
T 800 350 9 8 1 1 0 3 1
pinlabel=GND
T 800 500 5 8 0 1 0 3 1
pintype=pwr
}
P 1200 0 1200 300 1 0 0
{
T 1250 200 5 8 1 1 0 2 1
pinnumber=24
T 1150 200 5 8 0 1 0 8 1
pinseq=24
T 1200 350 9 8 1 1 0 3 1
pinlabel=GND
T 1200 500 5 8 0 1 0 3 1
pintype=pwr
}
P 1600 0 1600 300 1 0 0
{
T 1650 200 5 8 1 1 0 2 1
pinnumber=34
T 1550 200 5 8 0 1 0 8 1
pinseq=34
T 1600 350 9 8 1 1 0 3 1
pinlabel=GND
T 1600 500 5 8 0 1 0 3 1
pintype=pwr
}
P 2000 0 2000 300 1 0 0
{
T 2050 200 5 8 1 1 0 2 1
pinnumber=45
T 1950 200 5 8 0 1 0 8 1
pinseq=45
T 2000 350 9 8 1 1 0 3 1
pinlabel=GND
T 2000 500 5 8 0 1 0 3 1
pintype=pwr
}
P 2400 0 2400 300 1 0 0
{
T 2450 200 5 8 1 1 0 2 1
pinnumber=52
T 2350 200 5 8 0 1 0 8 1
pinseq=52
T 2400 350 9 8 1 1 0 3 1
pinlabel=GND
T 2400 500 5 8 0 1 0 3 1
pintype=pwr
}
P 2800 0 2800 300 1 0 0
{
T 2850 200 5 8 1 1 0 2 1
pinnumber=60
T 2750 200 5 8 0 1 0 8 1
pinseq=60
T 2800 350 9 8 1 1 0 3 1
pinlabel=GND
T 2800 500 5 8 0 1 0 3 1
pintype=pwr
}
B 300 300 3000 11500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 500 11900 8 10 1 1 0 6 1
refdes=U?
T 1200 8200 9 10 1 0 0 0 1
ATXMEGA-A3
T 1600 5900 5 10 0 0 0 0 1
device=ATXMEGA-A3
T 1600 6100 5 10 0 0 0 0 1
footprint=tssop64
T 1600 6300 5 10 0 0 0 0 1
author=Martin Sivak <mars@montik.net>
T 1600 6500 5 10 0 0 0 0 1
documentation=http://www.atmel.com/dyn/resources/prod_documents/doc8068.pdf
T 1600 6700 5 10 0 0 0 0 1
description=Atmel Xmega A3 CPU family
T 1600 6900 5 10 0 0 0 0 1
numslots=0
T 1600 7100 5 10 0 0 0 0 1
dist-license=CC-BY v.3
T 1600 7300 5 10 0 0 0 0 1
use-license=CC-BY v.3
