Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Tue Aug  2 13:32:41 2022
| Host             : LAPTOP-ISQIQK2U running 64-bit major release  (build 9200)
| Command          : report_power -file GULF_Eval_Board_top_power_routed.rpt -pb GULF_Eval_Board_top_power_summary_routed.pb -rpx GULF_Eval_Board_top_power_routed.rpx
| Design           : GULF_Eval_Board_top
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.757        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.608        |
| Device Static (W)        | 0.148        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.7         |
| Junction Temperature (C) | 45.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.145 |        5 |       --- |             --- |
| Slice Logic              |     0.017 |    21471 |       --- |             --- |
|   LUT as Logic           |     0.014 |     5208 |     53200 |            9.79 |
|   Register               |     0.002 |    12991 |    106400 |           12.21 |
|   CARRY4                 |     0.001 |      107 |     13300 |            0.80 |
|   LUT as Distributed RAM |    <0.001 |       72 |     17400 |            0.41 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register  |    <0.001 |      209 |     17400 |            1.20 |
|   F7/F8 Muxes            |    <0.001 |     1657 |     53200 |            3.11 |
|   Others                 |     0.000 |      592 |       --- |             --- |
| Signals                  |     0.042 |    15858 |       --- |             --- |
| Block RAM                |     0.074 |       18 |       140 |           12.86 |
| I/O                      |     0.074 |       14 |       125 |           11.20 |
| PS7                      |     1.256 |        1 |       --- |             --- |
| Static Power             |     0.148 |          |           |                 |
| Total                    |     1.756 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.290 |       0.274 |      0.016 |
| Vccaux    |       1.800 |     0.020 |       0.004 |      0.015 |
| Vcco33    |       3.300 |     0.021 |       0.020 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.007 |       0.005 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.678 |       0.647 |      0.031 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                   | Constraint (ns) |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                 | u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs     |            33.0 |
| sys_clk_pin                                                                                | clk_i                                                                    |             0.8 |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| GULF_Eval_Board_top                                                                |     1.608 |
|   clk_div_parallel                                                                 |     0.011 |
|   dbg_hub                                                                          |     0.027 |
|     inst                                                                           |     0.027 |
|       BSCANID.u_xsdbm_id                                                           |     0.027 |
|         CORE_XSDB.UUT_MASTER                                                       |     0.026 |
|           U_ICON_INTERFACE                                                         |     0.015 |
|             U_CMD1                                                                 |    <0.001 |
|             U_CMD2                                                                 |    <0.001 |
|             U_CMD3                                                                 |    <0.001 |
|             U_CMD4                                                                 |     0.002 |
|             U_CMD5                                                                 |     0.001 |
|             U_CMD6_RD                                                              |     0.004 |
|               U_RD_FIFO                                                            |     0.004 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                              |     0.004 |
|                   inst_fifo_gen                                                    |     0.004 |
|                     gconvfifo.rf                                                   |     0.004 |
|                       grf.rf                                                       |     0.004 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |     0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.gr1_int.rfwft                                        |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           grhf.rhf                                                 |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |     0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           gwhf.whf                                                 |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |     0.002 |
|                           gdm.dm_gen.dm                                            |     0.002 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD6_WR                                                              |     0.005 |
|               U_WR_FIFO                                                            |     0.005 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                              |     0.005 |
|                   inst_fifo_gen                                                    |     0.005 |
|                     gconvfifo.rf                                                   |     0.005 |
|                       grf.rf                                                       |     0.005 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |     0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |     0.002 |
|                           gras.rsts                                                |    <0.001 |
|                           grhf.rhf                                                 |    <0.001 |
|                           rpntr                                                    |     0.002 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           gwhf.whf                                                 |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |     0.001 |
|                           gdm.dm_gen.dm                                            |     0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD7_CTL                                                             |    <0.001 |
|             U_CMD7_STAT                                                            |    <0.001 |
|             U_STATIC_STATUS                                                        |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                |     0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |     0.002 |
|           U_XSDB_BUS_CONTROLLER                                                    |     0.007 |
|             U_RD_ABORT_FLAG                                                        |    <0.001 |
|             U_RD_REQ_FLAG                                                          |    <0.001 |
|             U_TIMER                                                                |     0.004 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |     0.001 |
|         CORE_XSDB.U_ICON                                                           |    <0.001 |
|           U_CMD                                                                    |    <0.001 |
|           U_STAT                                                                   |    <0.001 |
|           U_SYNC                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   mem_debuig                                                                       |     0.203 |
|     U0                                                                             |     0.203 |
|       ila_core_inst                                                                |     0.203 |
|         ila_trace_memory_inst                                                      |     0.076 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                 |     0.076 |
|             inst_blk_mem_gen                                                       |     0.076 |
|               gnbram.gnativebmg.native_blk_mem_gen                                 |     0.076 |
|                 valid.cstr                                                         |     0.076 |
|                   bindec_a.bindec_inst_a                                           |    <0.001 |
|                   has_mux_b.B                                                      |    <0.001 |
|                   ramloop[0].ram.r                                                 |     0.006 |
|                     prim_noinit.ram                                                |     0.006 |
|                   ramloop[10].ram.r                                                |     0.006 |
|                     prim_noinit.ram                                                |     0.006 |
|                   ramloop[11].ram.r                                                |     0.002 |
|                     prim_noinit.ram                                                |     0.002 |
|                   ramloop[12].ram.r                                                |     0.006 |
|                     prim_noinit.ram                                                |     0.006 |
|                   ramloop[13].ram.r                                                |     0.002 |
|                     prim_noinit.ram                                                |     0.002 |
|                   ramloop[14].ram.r                                                |     0.006 |
|                     prim_noinit.ram                                                |     0.006 |
|                   ramloop[15].ram.r                                                |     0.002 |
|                     prim_noinit.ram                                                |     0.002 |
|                   ramloop[16].ram.r                                                |     0.006 |
|                     prim_noinit.ram                                                |     0.006 |
|                   ramloop[17].ram.r                                                |     0.002 |
|                     prim_noinit.ram                                                |     0.002 |
|                   ramloop[1].ram.r                                                 |     0.002 |
|                     prim_noinit.ram                                                |     0.002 |
|                   ramloop[2].ram.r                                                 |     0.006 |
|                     prim_noinit.ram                                                |     0.006 |
|                   ramloop[3].ram.r                                                 |     0.002 |
|                     prim_noinit.ram                                                |     0.002 |
|                   ramloop[4].ram.r                                                 |     0.006 |
|                     prim_noinit.ram                                                |     0.006 |
|                   ramloop[5].ram.r                                                 |     0.002 |
|                     prim_noinit.ram                                                |     0.002 |
|                   ramloop[6].ram.r                                                 |     0.006 |
|                     prim_noinit.ram                                                |     0.006 |
|                   ramloop[7].ram.r                                                 |     0.002 |
|                     prim_noinit.ram                                                |     0.002 |
|                   ramloop[8].ram.r                                                 |     0.006 |
|                     prim_noinit.ram                                                |     0.006 |
|                   ramloop[9].ram.r                                                 |     0.002 |
|                     prim_noinit.ram                                                |     0.002 |
|         u_ila_cap_ctrl                                                             |     0.025 |
|           U_CDONE                                                                  |    <0.001 |
|           U_NS0                                                                    |    <0.001 |
|           U_NS1                                                                    |    <0.001 |
|           u_cap_addrgen                                                            |     0.024 |
|             U_CMPRESET                                                             |    <0.001 |
|             u_cap_sample_counter                                                   |     0.003 |
|               U_SCE                                                                |    <0.001 |
|               U_SCMPCE                                                             |    <0.001 |
|               U_SCRST                                                              |    <0.001 |
|               u_scnt_cmp                                                           |     0.002 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |     0.002 |
|                   DUT                                                              |     0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|             u_cap_window_counter                                                   |     0.005 |
|               U_WCE                                                                |    <0.001 |
|               U_WHCMPCE                                                            |    <0.001 |
|               U_WLCMPCE                                                            |    <0.001 |
|               u_wcnt_hcmp                                                          |     0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |     0.001 |
|                   DUT                                                              |     0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               u_wcnt_lcmp                                                          |     0.002 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |     0.002 |
|                   DUT                                                              |     0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|         u_ila_regs                                                                 |     0.062 |
|           MU_SRL[1].mu_srl_reg                                                     |     0.003 |
|           MU_SRL[3].mu_srl_reg                                                     |     0.003 |
|           MU_SRL[4].mu_srl_reg                                                     |     0.003 |
|           TC_SRL[0].tc_srl_reg                                                     |     0.003 |
|           U_XSDB_SLAVE                                                             |     0.020 |
|           reg_15                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_16                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_17                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_18                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_19                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_1a                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_6                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_7                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_8                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_80                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_81                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_82                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_83                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_84                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_85                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_887                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_88d                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_890                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_9                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_srl_fff                                                              |     0.003 |
|           reg_stream_ffd                                                           |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_stream_ffe                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|         u_ila_reset_ctrl                                                           |     0.003 |
|           arm_detection_inst                                                       |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                               |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                              |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                              |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                             |    <0.001 |
|           halt_detection_inst                                                      |    <0.001 |
|         u_trig                                                                     |     0.015 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           U_TM                                                                     |     0.014 |
|             N_DDR_MODE.G_NMU[1].U_M                                                |     0.006 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.006 |
|                 DUT                                                                |     0.002 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                |     0.006 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.006 |
|                 DUT                                                                |     0.002 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                |     0.002 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|         xsdb_memory_read_inst                                                      |     0.010 |
|   u_dut                                                                            |     1.275 |
|     GULF_Eval_Board_i                                                              |     1.274 |
|       axi_data_transfer_1                                                          |     0.002 |
|         U0                                                                         |     0.002 |
|           axi_data_transfer_v3_0_S00_AXI_inst                                      |     0.002 |
|       axi_gpio_0                                                                   |    <0.001 |
|         U0                                                                         |    <0.001 |
|           AXI_LITE_IPIF_I                                                          |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                     |    <0.001 |
|               I_DECODER                                                            |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I      |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I      |    <0.001 |
|           gpio_core_1                                                              |    <0.001 |
|       axi_iic_0                                                                    |     0.002 |
|         U0                                                                         |     0.002 |
|           X_IIC                                                                    |     0.002 |
|             DYN_MASTER_I                                                           |    <0.001 |
|             FILTER_I                                                               |    <0.001 |
|               SCL_DEBOUNCE                                                         |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                  |    <0.001 |
|               SDA_DEBOUNCE                                                         |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                  |    <0.001 |
|             IIC_CONTROL_I                                                          |    <0.001 |
|               BITCNT                                                               |    <0.001 |
|               CLKCNT                                                               |    <0.001 |
|               I2CDATA_REG                                                          |    <0.001 |
|               I2CHEADER_REG                                                        |    <0.001 |
|               SETUP_CNT                                                            |    <0.001 |
|             READ_FIFO_I                                                            |    <0.001 |
|             REG_INTERFACE_I                                                        |    <0.001 |
|             WRITE_FIFO_CTRL_I                                                      |    <0.001 |
|             WRITE_FIFO_I                                                           |    <0.001 |
|             X_AXI_IPIF_SSP1                                                        |    <0.001 |
|               AXI_LITE_IPIF_I                                                      |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                 |    <0.001 |
|                   I_DECODER                                                        |    <0.001 |
|               X_INTERRUPT_CONTROL                                                  |    <0.001 |
|               X_SOFT_RESET                                                         |    <0.001 |
|       axi_quad_spi_0                                                               |     0.006 |
|         U0                                                                         |     0.006 |
|           NO_DUAL_QUAD_MODE.QSPI_NORMAL                                            |     0.006 |
|             QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                     |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                   |    <0.001 |
|                 I_DECODER                                                          |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I   |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I   |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I   |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I   |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I   |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|             QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                               |     0.006 |
|               CONTROL_REG_I                                                        |    <0.001 |
|               FIFO_EXISTS.CLK_CROSS_I                                              |    <0.001 |
|               FIFO_EXISTS.FIFO_IF_MODULE_I                                         |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                         |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                        |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_II                                               |     0.002 |
|                 xpm_fifo_instance.xpm_fifo_async_inst                              |     0.002 |
|                   gnuram_async_fifo.xpm_fifo_base_inst                             |     0.002 |
|                     gaf_wptr_p3.wrpp3_inst                                         |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_inst                                  |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg                                      |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg                                      |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg_dc                                   |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_dc_inst                               |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_inst                                  |    <0.001 |
|                     gen_fwft.rdpp1_inst                                            |    <0.001 |
|                     gen_sdpram.xpm_memory_base_inst                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                    |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_15_30_31                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11                   |    <0.001 |
|                     rdp_inst                                                       |    <0.001 |
|                     rdpp1_inst                                                     |    <0.001 |
|                     rst_d1_inst                                                    |    <0.001 |
|                     wrp_inst                                                       |    <0.001 |
|                     wrpp1_inst                                                     |    <0.001 |
|                     wrpp2_inst                                                     |    <0.001 |
|                     xpm_fifo_rst_inst                                              |    <0.001 |
|                       gen_rst_ic.rrst_wr_inst                                      |    <0.001 |
|                       gen_rst_ic.wrst_rd_inst                                      |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                     |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_II                                               |     0.002 |
|                 xpm_fifo_instance.xpm_fifo_async_inst                              |     0.002 |
|                   gnuram_async_fifo.xpm_fifo_base_inst                             |     0.002 |
|                     gaf_wptr_p3.wrpp3_inst                                         |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_dc_inst                               |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_inst                                  |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg                                      |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg_dc                                   |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg                                      |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_inst                                  |    <0.001 |
|                     gen_fwft.rdpp1_inst                                            |    <0.001 |
|                     gen_sdpram.xpm_memory_base_inst                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                    |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_15_30_31                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11                   |    <0.001 |
|                     rdp_inst                                                       |    <0.001 |
|                     rdpp1_inst                                                     |    <0.001 |
|                     rst_d1_inst                                                    |    <0.001 |
|                     wrp_inst                                                       |    <0.001 |
|                     wrpp1_inst                                                     |    <0.001 |
|                     wrpp2_inst                                                     |    <0.001 |
|                     xpm_fifo_rst_inst                                              |    <0.001 |
|                       gen_rst_ic.rrst_wr_inst                                      |    <0.001 |
|                       gen_rst_ic.wrst_rd_inst                                      |    <0.001 |
|               INTERRUPT_CONTROL_I                                                  |    <0.001 |
|               LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                      |     0.001 |
|               RESET_SYNC_AXI_SPI_CLK_INST                                          |    <0.001 |
|               SOFT_RESET_I                                                         |    <0.001 |
|               STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                         |    <0.001 |
|       processing_system7_0                                                         |     1.257 |
|         inst                                                                       |     1.257 |
|       ps7_0_axi_periph                                                             |     0.006 |
|         s00_couplers                                                               |     0.005 |
|           auto_pc                                                                  |     0.005 |
|             inst                                                                   |     0.005 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                 |     0.005 |
|                 RD.ar_channel_0                                                    |    <0.001 |
|                   ar_cmd_fsm_0                                                     |    <0.001 |
|                   cmd_translator_0                                                 |    <0.001 |
|                     incr_cmd_0                                                     |    <0.001 |
|                     wrap_cmd_0                                                     |    <0.001 |
|                 RD.r_channel_0                                                     |     0.001 |
|                   rd_data_fifo_0                                                   |    <0.001 |
|                   transaction_fifo_0                                               |    <0.001 |
|                 SI_REG                                                             |     0.002 |
|                   ar.ar_pipe                                                       |    <0.001 |
|                   aw.aw_pipe                                                       |    <0.001 |
|                   b.b_pipe                                                         |    <0.001 |
|                   r.r_pipe                                                         |    <0.001 |
|                 WR.aw_channel_0                                                    |     0.001 |
|                   aw_cmd_fsm_0                                                     |    <0.001 |
|                   cmd_translator_0                                                 |    <0.001 |
|                     incr_cmd_0                                                     |    <0.001 |
|                     wrap_cmd_0                                                     |    <0.001 |
|                 WR.b_channel_0                                                     |    <0.001 |
|                   bid_fifo_0                                                       |    <0.001 |
|                   bresp_fifo_0                                                     |    <0.001 |
|         xbar                                                                       |    <0.001 |
|           inst                                                                     |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                               |    <0.001 |
|               addr_arbiter_inst                                                    |    <0.001 |
|               gen_decerr.decerr_slave_inst                                         |    <0.001 |
|               reg_slice_r                                                          |    <0.001 |
|               splitter_ar                                                          |    <0.001 |
|               splitter_aw                                                          |    <0.001 |
|       rst_ps7_0_100M                                                               |    <0.001 |
|         U0                                                                         |    <0.001 |
|           EXT_LPF                                                                  |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                              |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                              |    <0.001 |
|           SEQ                                                                      |    <0.001 |
|             SEQ_COUNTER                                                            |    <0.001 |
|     hdmi_in_ddc_scl_iobuf                                                          |     0.000 |
|     hdmi_in_ddc_sda_iobuf                                                          |     0.000 |
|     spi_io0_iobuf                                                                  |    <0.001 |
|     spi_io1_iobuf                                                                  |    <0.001 |
|     spi_sck_iobuf                                                                  |    <0.001 |
|     spi_ss_iobuf                                                                   |    <0.001 |
|   u_emm                                                                            |     0.000 |
|   u_eval_fw                                                                        |     0.018 |
|     U_Decode8b10b                                                                  |     0.001 |
|     adr_fsm                                                                        |    <0.001 |
|     commalink                                                                      |     0.012 |
|       count_10                                                                     |     0.002 |
|     shift_reg                                                                      |     0.001 |
|       SIPO[10].SIPO_reg                                                            |    <0.001 |
|       SIPO[1].SIPO_reg                                                             |    <0.001 |
|       SIPO[2].SIPO_reg                                                             |    <0.001 |
|       SIPO[3].SIPO_reg                                                             |    <0.001 |
|       SIPO[4].SIPO_reg                                                             |    <0.001 |
|       SIPO[5].SIPO_reg                                                             |    <0.001 |
|       SIPO[6].SIPO_reg                                                             |    <0.001 |
|       SIPO[7].SIPO_reg                                                             |    <0.001 |
|       SIPO[8].SIPO_reg                                                             |    <0.001 |
|       SIPO[9].SIPO_reg                                                             |    <0.001 |
|   u_mm                                                                             |     0.000 |
+------------------------------------------------------------------------------------+-----------+


