head	1.4;
access;
symbols
	binutils-2_24-branch:1.4.0.32
	binutils-2_24-branchpoint:1.4
	binutils-2_21_1:1.4
	binutils-2_23_2:1.4
	binutils-2_23_1:1.4
	binutils-2_23:1.4
	binutils-2_23-branch:1.4.0.30
	binutils-2_23-branchpoint:1.4
	binutils-2_22_branch:1.4.0.28
	binutils-2_22:1.4
	binutils-2_22-branch:1.4.0.26
	binutils-2_22-branchpoint:1.4
	binutils-2_21:1.4
	binutils-2_21-branch:1.4.0.24
	binutils-2_21-branchpoint:1.4
	binutils-2_20_1:1.4
	binutils-2_20:1.4
	binutils-arc-20081103-branch:1.4.0.22
	binutils-arc-20081103-branchpoint:1.4
	binutils-2_20-branch:1.4.0.20
	binutils-2_20-branchpoint:1.4
	dje-cgen-play1-branch:1.4.0.18
	dje-cgen-play1-branchpoint:1.4
	arc-20081103-branch:1.4.0.16
	arc-20081103-branchpoint:1.4
	binutils-2_19_1:1.4
	binutils-2_19:1.4
	binutils-2_19-branch:1.4.0.14
	binutils-2_19-branchpoint:1.4
	binutils-2_18:1.4
	binutils-2_18-branch:1.4.0.12
	binutils-2_18-branchpoint:1.4
	binutils-csl-coldfire-4_1-32:1.4
	binutils-csl-sourcerygxx-4_1-32:1.4
	binutils-csl-innovasic-fido-3_4_4-33:1.4
	binutils-csl-sourcerygxx-3_4_4-32:1.4
	binutils-csl-coldfire-4_1-30:1.4
	binutils-csl-sourcerygxx-4_1-30:1.4
	binutils-csl-coldfire-4_1-28:1.4
	binutils-csl-sourcerygxx-4_1-29:1.4
	binutils-csl-sourcerygxx-4_1-28:1.4
	binutils-csl-arm-2006q3-27:1.4
	binutils-csl-sourcerygxx-4_1-27:1.4
	binutils-csl-arm-2006q3-26:1.4
	binutils-csl-sourcerygxx-4_1-26:1.4
	binutils-csl-sourcerygxx-4_1-25:1.4
	binutils-csl-sourcerygxx-4_1-24:1.4
	binutils-csl-sourcerygxx-4_1-23:1.4
	binutils-csl-sourcerygxx-4_1-21:1.4
	binutils-csl-arm-2006q3-21:1.4
	binutils-csl-sourcerygxx-4_1-22:1.4
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.4
	binutils-csl-sourcerygxx-4_1-20:1.4
	binutils-csl-arm-2006q3-19:1.4
	binutils-csl-sourcerygxx-4_1-19:1.4
	binutils-csl-sourcerygxx-4_1-18:1.4
	binutils-csl-renesas-4_1-9:1.4
	binutils-csl-sourcerygxx-3_4_4-25:1.4
	binutils-csl-renesas-4_1-8:1.4
	binutils-csl-renesas-4_1-7:1.4
	binutils-csl-renesas-4_1-6:1.4
	binutils-csl-sourcerygxx-4_1-17:1.4
	binutils-csl-sourcerygxx-4_1-14:1.4
	binutils-csl-sourcerygxx-4_1-15:1.4
	binutils-csl-sourcerygxx-4_1-13:1.4
	binutils-2_17:1.4
	binutils-csl-sourcerygxx-4_1-12:1.4
	binutils-csl-sourcerygxx-3_4_4-21:1.4
	binutils-csl-wrs-linux-3_4_4-24:1.4
	binutils-csl-wrs-linux-3_4_4-23:1.4
	binutils-csl-sourcerygxx-4_1-9:1.4
	binutils-csl-sourcerygxx-4_1-8:1.4
	binutils-csl-sourcerygxx-4_1-7:1.4
	binutils-csl-arm-2006q1-6:1.4
	binutils-csl-sourcerygxx-4_1-6:1.4
	binutils-csl-wrs-linux-3_4_4-22:1.4
	binutils-csl-coldfire-4_1-11:1.4
	binutils-csl-sourcerygxx-3_4_4-19:1.4
	binutils-csl-coldfire-4_1-10:1.4
	binutils-csl-sourcerygxx-4_1-5:1.4
	binutils-csl-sourcerygxx-4_1-4:1.4
	binutils-csl-wrs-linux-3_4_4-21:1.4
	binutils-csl-morpho-4_1-4:1.4
	binutils-csl-sourcerygxx-3_4_4-17:1.4
	binutils-csl-wrs-linux-3_4_4-20:1.4
	binutils-2_17-branch:1.4.0.10
	binutils-2_17-branchpoint:1.4
	binutils-csl-2_17-branch:1.4.0.8
	binutils-csl-2_17-branchpoint:1.4
	binutils-csl-gxxpro-3_4-branch:1.4.0.6
	binutils-csl-gxxpro-3_4-branchpoint:1.4
	binutils-2_16_1:1.4
	binutils-csl-arm-2005q1b:1.4
	binutils-2_16:1.4
	binutils-csl-arm-2005q1a:1.4
	binutils-csl-arm-2005q1-branch:1.4.0.4
	binutils-csl-arm-2005q1-branchpoint:1.4
	binutils-2_16-branch:1.4.0.2
	binutils-2_16-branchpoint:1.4
	csl-arm-2004-q3d:1.3
	csl-arm-2004-q3:1.3
	binutils-2_15:1.3
	binutils-2_15-branchpoint:1.3
	csl-arm-2004-q1a:1.3
	csl-arm-2004-q1:1.3
	binutils-2_15-branch:1.3.0.12
	cagney_bfdfile-20040213-branch:1.3.0.10
	cagney_bfdfile-20040213-branchpoint:1.3
	cagney_bigcore-20040122-branch:1.3.0.8
	cagney_bigcore-20040122-branchpoint:1.3
	csl-arm-2003-q4:1.3
	binutils-2_14:1.3
	binutils-2_14-branch:1.3.0.6
	binutils-2_14-branchpoint:1.3
	binutils-2_13_2_1:1.3
	binutils-2_13_2:1.3
	binutils-2_13_1:1.3
	binutils-2_13:1.3
	binutils-2_13-branchpoint:1.3
	binutils-2_13-branch:1.3.0.4
	binutils-2_12_1:1.3
	binutils-2_12:1.3
	binutils-2_12-branch:1.3.0.2
	binutils-2_12-branchpoint:1.3
	cygnus_cvs_20020108_pre:1.3
	binutils-2_11_2:1.2
	binutils-2_11_1:1.2
	binutils-2_11:1.2
	x86_64versiong3:1.2
	binutils-2_11-branch:1.2.0.2
	binutils-2_10_1:1.1.1.1
	binutils-2_10:1.1.1.1
	binutils-2_10-branch:1.1.1.1.0.2
	binutils-2_10-branchpoint:1.1.1.1
	binutils_latest_snapshot:1.4
	repo-unification-2000-02-06:1.1.1.1
	binu_ss_19990721:1.1.1.1
	binu_ss_19990602:1.1.1.1
	binu_ss_19990502:1.1.1.1
	cygnus:1.1.1;
locks; strict;
comment	@# @;


1.4
date	2004.11.24.12.03.30;	author nickc;	state Exp;
branches
	1.4.22.1;
next	1.3;

1.3
date	2001.05.12.15.14.53;	author amodra;	state Exp;
branches;
next	1.2;

1.2
date	2001.01.11.21.20.18;	author nickc;	state Exp;
branches;
next	1.1;

1.1
date	99.05.03.07.28.48;	author rth;	state Exp;
branches
	1.1.1.1;
next	;

1.4.22.1
date	2009.09.10.15.09.38;	author amylaar;	state Exp;
branches;
next	;

1.1.1.1
date	99.05.03.07.28.48;	author rth;	state Exp;
branches;
next	;


desc
@@


1.4
log
@ Add checks for other variants of the sr and st	instruction.
@
text
@#as: -EL
#objdump: -dr -EL

.*: +file format elf32-.*arc

Disassembly of section .text:

00000000 <.text>:
   0:	00 02 01 10 	10010200     st         r1,\[r2\]
   4:	0e 02 01 10 	1001020e     st         r1,\[r2,14\]
   8:	00 02 41 10 	10410200     stb        r1,\[r2\]
   c:	0e 82 01 11 	1101820e     st.a       r1,\[r3,14\]
  10:	02 02 81 11 	11810202     stw.a      r1,\[r2,2\]
  14:	00 02 1f 10 	101f0200     st         r1,\[0x384\]
  18:	84 03 00 00 
  1c:	00 7e 41 10 	10417e00     stb        0,\[r2\]
  20:	f8 7f 01 10 	10017ff8     st         -8,\[r2,-8\]
  24:	50 7e 1f 10 	101f7e50     st         80,\[0x2ee\]
  28:	9e 02 00 00 
  2c:	00 04 1f 10 	101f0400     st         r2,\[0\]
  30:	00 00 00 00 
			30: R_ARC_32	foo
  34:	02 02 01 14 	14010202     st.di      r1,\[r2,2\]
  38:	03 02 01 15 	15010203     st.a.di    r1,\[r2,3\]
  3c:	04 02 81 15 	15810204     stw.a.di   r1,\[r2,4\]
  40:	04 7c 06 10 	10067c04     st         80,\[r12,4\]
  44:	50 00 00 00 
			44: R_ARC_32	.text
  48:	04 7c 06 10 	10067c04     st         20,\[r12,4\]
  4c:	14 00 00 00 
			4c: R_ARC_B26	.text
  50:	00 02 01 12 	12010200     sr         r1,\[r2\]
  54:	0e 82 1f 12 	121f820e     sr         r1,\[0xe\]
  58:	00 fc 00 12 	1200fc00     sr         0x3e8,\[r1\]
  5c:	e8 03 00 00 
  60:	64 7e 01 12 	12017e64     sr         100,\[r2\]
  64:	00 02 1f 12 	121f0200     sr         r1,\[0x2710\]
  68:	10 27 00 00 
  6c:	64 7e 1f 12 	121f7e64     sr         100,\[0x2710\]
  70:	10 27 00 00 
  74:	64 fc 1f 12 	121ffc64     sr         0x2710,\[0x64\]
  78:	10 27 00 00 
@


1.4.22.1
log
@Commit patches for ARCompact support to binutils-arc-20081103-branch .
@
text
@d9 6
a14 6
   0:	00 02 01 10 	10010200     st         r1,[r2]
   4:	0e 02 01 10 	1001020e     st         r1,[r2,14]
   8:	00 02 41 10 	10410200     stb        r1,[r2]
   c:	0e 82 01 11 	1101820e     st.a       r1,[r3,14]
  10:	02 02 81 11 	11810202     stw.a      r1,[r2,2]
  14:	00 02 1f 10 	101f0200     st         r1,[0x384]
d16 22
a37 22
  1c:	00 7e 41 10 	10417e00     stb        0,[r2]
  20:	f8 7f 01 10 	10017ff8     st         -8,[r2,-8]
  24:	00 04 1f 10 	101f0400     st         r2,[0]
  28:	00 00 00 00 
			28: R_ARC_32	foo
  2c:	02 02 01 14 	14010202     st.di      r1,[r2,2]
  30:	03 02 01 15 	15010203     st.a.di    r1,[r2,3]
  34:	04 02 81 15 	15810204     stw.a.di   r1,[r2,4]
  38:	04 7c 06 10 	10067c04     st         0,[r12,4]
  3c:	00 00 00 00 
			3c: R_ARC_32	.text+0x48
  40:	04 7c 06 10 	10067c04     st         0,[r12,4]
  44:	00 00 00 00 
			44: R_ARC_B26	.text+0x48
  48:	00 02 01 12 	12010200     sr         r1,[r2]
  4c:	0e 82 1f 12 	121f820e     sr         r1,[0xe]
  50:	00 fc 00 12 	1200fc00     sr         0x3e8,[r1]
  54:	e8 03 00 00 
  58:	64 7e 01 12 	12017e64     sr         100,[r2]
  5c:	00 02 1f 12 	121f0200     sr         r1,[0x2710]
  60:	10 27 00 00 
  64:	64 fc 1f 12 	121ffc64     sr         0x2710,[0x64]
d39 4
@


1.3
log
@Peter Targett's backwards compatibility and other arc fixes.
@
text
@d34 9
@


1.2
log
@Updated ARC assembler from arccores.com
@
text
@d26 8
a33 2
  40:	00 02 01 12 	12010200     sr         r1,\[r2\]
  44:	0e 82 1f 12 	121f820e     sr         r1,\[0xe\]
@


1.1
log
@Initial revision
@
text
@d1 2
a2 4
#objdump: -dr
#name: st/sr

# Test the st/sr insn.
d7 21
a27 17
00000000 10008000	st r0,\[r1\]
00000004 10030a01	st r5,\[r6,1\]
00000008 10040fff	st r7,\[r8,-1\]
0000000c 100512ff	st r9,\[r10,255\]
00000010 10061700	st r11,\[r12,-256\]
00000014 101f2600	st r19,\[0\]
		RELOC: 00000018 R_ARC_32 foo
0000001c 101f2800	st r20,\[4\]
		RELOC: 00000020 R_ARC_32 foo
00000024 105f0000	stb r0,\[0\]
0000002c 109f0000	stw r0,\[0\]
00000034 111f0000	st.a r0,\[0\]
0000003c 141f0000	st.di r0,\[0\]
00000044 15400000	stb.a.di r0,\[r0\]
00000048 12008000	sr r0,\[r1\]
0000004c 121f8400	sr r2,\[status\]
00000050 121f0600	sr r3,\[305419896\]
@


1.1.1.1
log
@19990502 sourceware import
@
text
@@

