\hypertarget{union__hw__sim__uidmh}{}\section{\+\_\+hw\+\_\+sim\+\_\+uidmh Union Reference}
\label{union__hw__sim__uidmh}\index{\+\_\+hw\+\_\+sim\+\_\+uidmh@{\+\_\+hw\+\_\+sim\+\_\+uidmh}}


H\+W\+\_\+\+S\+I\+M\+\_\+\+U\+I\+D\+MH -\/ Unique Identification Register Mid-\/\+High (RO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+sim.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__sim__uidmh_1_1__hw__sim__uidmh__bitfields}{\+\_\+hw\+\_\+sim\+\_\+uidmh\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__sim__uidmh_ad515308d85fc68e11332e8a74b26dbb6}{}\label{union__hw__sim__uidmh_ad515308d85fc68e11332e8a74b26dbb6}

\item 
struct \hyperlink{struct__hw__sim__uidmh_1_1__hw__sim__uidmh__bitfields}{\+\_\+hw\+\_\+sim\+\_\+uidmh\+::\+\_\+hw\+\_\+sim\+\_\+uidmh\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__sim__uidmh_a4c3baa721df3fdb64b70d4ad2f5a6276}{}\label{union__hw__sim__uidmh_a4c3baa721df3fdb64b70d4ad2f5a6276}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+I\+M\+\_\+\+U\+I\+D\+MH -\/ Unique Identification Register Mid-\/\+High (RO) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
