0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/poudell/Documents/Lab3/hdl/TWICtl.vhd,1663683551,vhdl,C:/Users/poudell/Documents/Lab3/hdl/TempSensorCtl.vhd,,,twictl;twiutils,,,,,,,,
C:/Users/poudell/Documents/Lab3/hdl/TempSensorCtl.vhd,1663683029,vhdl,,,,tempsensorctl,,,,,,,,
C:/Users/poudell/Documents/Lab3/hdl/conv_sgnmag.sv,1663980372,systemVerilog,,C:/Users/poudell/Documents/Lab3/hdl/dbl_dabble_ext.sv,,conv_sgnmag,,uvm,,,,,,
C:/Users/poudell/Documents/Lab3/hdl/dbl_dabble_ext.sv,1663684481,systemVerilog,,C:/Users/poudell/Documents/Lab3/hdl/round.sv,,dbl_dabble_ext,,uvm,,,,,,
C:/Users/poudell/Documents/Lab3/hdl/round.sv,1664224520,systemVerilog,,C:/Users/poudell/Documents/Lab3/hdl/tconvert.sv,,round,,uvm,,,,,,
C:/Users/poudell/Documents/Lab3/hdl/tconvert.sv,1663979811,systemVerilog,,C:/Users/poudell/Documents/Lab3/hdl/tdisplay.sv,,tconvert,,uvm,,,,,,
C:/Users/poudell/Documents/Lab3/hdl/tconvert_tb.sv,1663981069,systemVerilog,,,,tconvert_tb,,uvm,,,,,,
C:/Users/poudell/Documents/Lab3/hdl/tdisplay.sv,1664223718,systemVerilog,,C:/Users/poudell/Documents/Lab3/hdl/tdisplay_tb.sv,,tdisplay,,uvm,,,,,,
C:/Users/poudell/Documents/Lab3/hdl/tdisplay_tb.sv,1664224923,systemVerilog,,,,tdisplay_tb,,uvm,,,,,,
C:/Users/poudell/Documents/Lab3/projects/Lab03/Lab03.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
