/// Auto-generated bit field definitions for EXTI
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f7::exti {

using namespace alloy::hal::bitfields;

// ============================================================================
// EXTI Bit Field Definitions
// ============================================================================

/// IMR - Interrupt mask register (EXTI_IMR)
namespace imr {
    /// Interrupt Mask on line 0
    /// Position: 0, Width: 1
    using IM0 = BitField<0, 1>;
    constexpr uint32_t IM0_Pos = 0;
    constexpr uint32_t IM0_Msk = IM0::mask;

    /// Interrupt Mask on line 1
    /// Position: 1, Width: 1
    using IM1 = BitField<1, 1>;
    constexpr uint32_t IM1_Pos = 1;
    constexpr uint32_t IM1_Msk = IM1::mask;

    /// Interrupt Mask on line 2
    /// Position: 2, Width: 1
    using IM2 = BitField<2, 1>;
    constexpr uint32_t IM2_Pos = 2;
    constexpr uint32_t IM2_Msk = IM2::mask;

    /// Interrupt Mask on line 3
    /// Position: 3, Width: 1
    using IM3 = BitField<3, 1>;
    constexpr uint32_t IM3_Pos = 3;
    constexpr uint32_t IM3_Msk = IM3::mask;

    /// Interrupt Mask on line 4
    /// Position: 4, Width: 1
    using IM4 = BitField<4, 1>;
    constexpr uint32_t IM4_Pos = 4;
    constexpr uint32_t IM4_Msk = IM4::mask;

    /// Interrupt Mask on line 5
    /// Position: 5, Width: 1
    using IM5 = BitField<5, 1>;
    constexpr uint32_t IM5_Pos = 5;
    constexpr uint32_t IM5_Msk = IM5::mask;

    /// Interrupt Mask on line 6
    /// Position: 6, Width: 1
    using IM6 = BitField<6, 1>;
    constexpr uint32_t IM6_Pos = 6;
    constexpr uint32_t IM6_Msk = IM6::mask;

    /// Interrupt Mask on line 7
    /// Position: 7, Width: 1
    using IM7 = BitField<7, 1>;
    constexpr uint32_t IM7_Pos = 7;
    constexpr uint32_t IM7_Msk = IM7::mask;

    /// Interrupt Mask on line 8
    /// Position: 8, Width: 1
    using IM8 = BitField<8, 1>;
    constexpr uint32_t IM8_Pos = 8;
    constexpr uint32_t IM8_Msk = IM8::mask;

    /// Interrupt Mask on line 9
    /// Position: 9, Width: 1
    using MI9 = BitField<9, 1>;
    constexpr uint32_t MI9_Pos = 9;
    constexpr uint32_t MI9_Msk = MI9::mask;

    /// Interrupt Mask on line 10
    /// Position: 10, Width: 1
    using IM10 = BitField<10, 1>;
    constexpr uint32_t IM10_Pos = 10;
    constexpr uint32_t IM10_Msk = IM10::mask;

    /// Interrupt Mask on line 11
    /// Position: 11, Width: 1
    using IM11 = BitField<11, 1>;
    constexpr uint32_t IM11_Pos = 11;
    constexpr uint32_t IM11_Msk = IM11::mask;

    /// Interrupt Mask on line 12
    /// Position: 12, Width: 1
    using IM12 = BitField<12, 1>;
    constexpr uint32_t IM12_Pos = 12;
    constexpr uint32_t IM12_Msk = IM12::mask;

    /// Interrupt Mask on line 13
    /// Position: 13, Width: 1
    using IM13 = BitField<13, 1>;
    constexpr uint32_t IM13_Pos = 13;
    constexpr uint32_t IM13_Msk = IM13::mask;

    /// Interrupt Mask on line 14
    /// Position: 14, Width: 1
    using IM14 = BitField<14, 1>;
    constexpr uint32_t IM14_Pos = 14;
    constexpr uint32_t IM14_Msk = IM14::mask;

    /// Interrupt Mask on line 15
    /// Position: 15, Width: 1
    using IM15 = BitField<15, 1>;
    constexpr uint32_t IM15_Pos = 15;
    constexpr uint32_t IM15_Msk = IM15::mask;

    /// Interrupt Mask on line 16
    /// Position: 16, Width: 1
    using IM16 = BitField<16, 1>;
    constexpr uint32_t IM16_Pos = 16;
    constexpr uint32_t IM16_Msk = IM16::mask;

    /// Interrupt Mask on line 17
    /// Position: 17, Width: 1
    using IM17 = BitField<17, 1>;
    constexpr uint32_t IM17_Pos = 17;
    constexpr uint32_t IM17_Msk = IM17::mask;

    /// Interrupt Mask on line 18
    /// Position: 18, Width: 1
    using IM18 = BitField<18, 1>;
    constexpr uint32_t IM18_Pos = 18;
    constexpr uint32_t IM18_Msk = IM18::mask;

    /// Interrupt Mask on line 19
    /// Position: 19, Width: 1
    using IM19 = BitField<19, 1>;
    constexpr uint32_t IM19_Pos = 19;
    constexpr uint32_t IM19_Msk = IM19::mask;

    /// Interrupt Mask on line 20
    /// Position: 20, Width: 1
    using IM20 = BitField<20, 1>;
    constexpr uint32_t IM20_Pos = 20;
    constexpr uint32_t IM20_Msk = IM20::mask;

    /// Interrupt Mask on line 21
    /// Position: 21, Width: 1
    using IM21 = BitField<21, 1>;
    constexpr uint32_t IM21_Pos = 21;
    constexpr uint32_t IM21_Msk = IM21::mask;

    /// Interrupt Mask on line 22
    /// Position: 22, Width: 1
    using IM22 = BitField<22, 1>;
    constexpr uint32_t IM22_Pos = 22;
    constexpr uint32_t IM22_Msk = IM22::mask;

    /// Interrupt Mask on line 23
    /// Position: 23, Width: 1
    using IM23 = BitField<23, 1>;
    constexpr uint32_t IM23_Pos = 23;
    constexpr uint32_t IM23_Msk = IM23::mask;

}  // namespace imr

/// EMR - Event mask register (EXTI_EMR)
namespace emr {
    /// Event Mask on line 0
    /// Position: 0, Width: 1
    using EM0 = BitField<0, 1>;
    constexpr uint32_t EM0_Pos = 0;
    constexpr uint32_t EM0_Msk = EM0::mask;

    /// Event Mask on line 1
    /// Position: 1, Width: 1
    using EM1 = BitField<1, 1>;
    constexpr uint32_t EM1_Pos = 1;
    constexpr uint32_t EM1_Msk = EM1::mask;

    /// Event Mask on line 2
    /// Position: 2, Width: 1
    using EM2 = BitField<2, 1>;
    constexpr uint32_t EM2_Pos = 2;
    constexpr uint32_t EM2_Msk = EM2::mask;

    /// Event Mask on line 3
    /// Position: 3, Width: 1
    using EM3 = BitField<3, 1>;
    constexpr uint32_t EM3_Pos = 3;
    constexpr uint32_t EM3_Msk = EM3::mask;

    /// Event Mask on line 4
    /// Position: 4, Width: 1
    using EM4 = BitField<4, 1>;
    constexpr uint32_t EM4_Pos = 4;
    constexpr uint32_t EM4_Msk = EM4::mask;

    /// Event Mask on line 5
    /// Position: 5, Width: 1
    using EM5 = BitField<5, 1>;
    constexpr uint32_t EM5_Pos = 5;
    constexpr uint32_t EM5_Msk = EM5::mask;

    /// Event Mask on line 6
    /// Position: 6, Width: 1
    using EM6 = BitField<6, 1>;
    constexpr uint32_t EM6_Pos = 6;
    constexpr uint32_t EM6_Msk = EM6::mask;

    /// Event Mask on line 7
    /// Position: 7, Width: 1
    using EM7 = BitField<7, 1>;
    constexpr uint32_t EM7_Pos = 7;
    constexpr uint32_t EM7_Msk = EM7::mask;

    /// Event Mask on line 8
    /// Position: 8, Width: 1
    using EM8 = BitField<8, 1>;
    constexpr uint32_t EM8_Pos = 8;
    constexpr uint32_t EM8_Msk = EM8::mask;

    /// Event Mask on line 9
    /// Position: 9, Width: 1
    using EM9 = BitField<9, 1>;
    constexpr uint32_t EM9_Pos = 9;
    constexpr uint32_t EM9_Msk = EM9::mask;

    /// Event Mask on line 10
    /// Position: 10, Width: 1
    using EM10 = BitField<10, 1>;
    constexpr uint32_t EM10_Pos = 10;
    constexpr uint32_t EM10_Msk = EM10::mask;

    /// Event Mask on line 11
    /// Position: 11, Width: 1
    using EM11 = BitField<11, 1>;
    constexpr uint32_t EM11_Pos = 11;
    constexpr uint32_t EM11_Msk = EM11::mask;

    /// Event Mask on line 12
    /// Position: 12, Width: 1
    using EM12 = BitField<12, 1>;
    constexpr uint32_t EM12_Pos = 12;
    constexpr uint32_t EM12_Msk = EM12::mask;

    /// Event Mask on line 13
    /// Position: 13, Width: 1
    using EM13 = BitField<13, 1>;
    constexpr uint32_t EM13_Pos = 13;
    constexpr uint32_t EM13_Msk = EM13::mask;

    /// Event Mask on line 14
    /// Position: 14, Width: 1
    using EM14 = BitField<14, 1>;
    constexpr uint32_t EM14_Pos = 14;
    constexpr uint32_t EM14_Msk = EM14::mask;

    /// Event Mask on line 15
    /// Position: 15, Width: 1
    using EM15 = BitField<15, 1>;
    constexpr uint32_t EM15_Pos = 15;
    constexpr uint32_t EM15_Msk = EM15::mask;

    /// Event Mask on line 16
    /// Position: 16, Width: 1
    using EM16 = BitField<16, 1>;
    constexpr uint32_t EM16_Pos = 16;
    constexpr uint32_t EM16_Msk = EM16::mask;

    /// Event Mask on line 17
    /// Position: 17, Width: 1
    using EM17 = BitField<17, 1>;
    constexpr uint32_t EM17_Pos = 17;
    constexpr uint32_t EM17_Msk = EM17::mask;

    /// Event Mask on line 18
    /// Position: 18, Width: 1
    using EM18 = BitField<18, 1>;
    constexpr uint32_t EM18_Pos = 18;
    constexpr uint32_t EM18_Msk = EM18::mask;

    /// Event Mask on line 19
    /// Position: 19, Width: 1
    using EM19 = BitField<19, 1>;
    constexpr uint32_t EM19_Pos = 19;
    constexpr uint32_t EM19_Msk = EM19::mask;

    /// Event Mask on line 20
    /// Position: 20, Width: 1
    using EM20 = BitField<20, 1>;
    constexpr uint32_t EM20_Pos = 20;
    constexpr uint32_t EM20_Msk = EM20::mask;

    /// Event Mask on line 21
    /// Position: 21, Width: 1
    using EM21 = BitField<21, 1>;
    constexpr uint32_t EM21_Pos = 21;
    constexpr uint32_t EM21_Msk = EM21::mask;

    /// Event Mask on line 22
    /// Position: 22, Width: 1
    using EM22 = BitField<22, 1>;
    constexpr uint32_t EM22_Pos = 22;
    constexpr uint32_t EM22_Msk = EM22::mask;

    /// Event Mask on line 23
    /// Position: 23, Width: 1
    using EM23 = BitField<23, 1>;
    constexpr uint32_t EM23_Pos = 23;
    constexpr uint32_t EM23_Msk = EM23::mask;

}  // namespace emr

/// RTSR - Rising Trigger selection register (EXTI_RTSR)
namespace rtsr {
    /// Rising trigger event configuration of line 0
    /// Position: 0, Width: 1
    using TR0 = BitField<0, 1>;
    constexpr uint32_t TR0_Pos = 0;
    constexpr uint32_t TR0_Msk = TR0::mask;

    /// Rising trigger event configuration of line 1
    /// Position: 1, Width: 1
    using TR1 = BitField<1, 1>;
    constexpr uint32_t TR1_Pos = 1;
    constexpr uint32_t TR1_Msk = TR1::mask;

    /// Rising trigger event configuration of line 2
    /// Position: 2, Width: 1
    using TR2 = BitField<2, 1>;
    constexpr uint32_t TR2_Pos = 2;
    constexpr uint32_t TR2_Msk = TR2::mask;

    /// Rising trigger event configuration of line 3
    /// Position: 3, Width: 1
    using TR3 = BitField<3, 1>;
    constexpr uint32_t TR3_Pos = 3;
    constexpr uint32_t TR3_Msk = TR3::mask;

    /// Rising trigger event configuration of line 4
    /// Position: 4, Width: 1
    using TR4 = BitField<4, 1>;
    constexpr uint32_t TR4_Pos = 4;
    constexpr uint32_t TR4_Msk = TR4::mask;

    /// Rising trigger event configuration of line 5
    /// Position: 5, Width: 1
    using TR5 = BitField<5, 1>;
    constexpr uint32_t TR5_Pos = 5;
    constexpr uint32_t TR5_Msk = TR5::mask;

    /// Rising trigger event configuration of line 6
    /// Position: 6, Width: 1
    using TR6 = BitField<6, 1>;
    constexpr uint32_t TR6_Pos = 6;
    constexpr uint32_t TR6_Msk = TR6::mask;

    /// Rising trigger event configuration of line 7
    /// Position: 7, Width: 1
    using TR7 = BitField<7, 1>;
    constexpr uint32_t TR7_Pos = 7;
    constexpr uint32_t TR7_Msk = TR7::mask;

    /// Rising trigger event configuration of line 8
    /// Position: 8, Width: 1
    using TR8 = BitField<8, 1>;
    constexpr uint32_t TR8_Pos = 8;
    constexpr uint32_t TR8_Msk = TR8::mask;

    /// Rising trigger event configuration of line 9
    /// Position: 9, Width: 1
    using TR9 = BitField<9, 1>;
    constexpr uint32_t TR9_Pos = 9;
    constexpr uint32_t TR9_Msk = TR9::mask;

    /// Rising trigger event configuration of line 10
    /// Position: 10, Width: 1
    using TR10 = BitField<10, 1>;
    constexpr uint32_t TR10_Pos = 10;
    constexpr uint32_t TR10_Msk = TR10::mask;

    /// Rising trigger event configuration of line 11
    /// Position: 11, Width: 1
    using TR11 = BitField<11, 1>;
    constexpr uint32_t TR11_Pos = 11;
    constexpr uint32_t TR11_Msk = TR11::mask;

    /// Rising trigger event configuration of line 12
    /// Position: 12, Width: 1
    using TR12 = BitField<12, 1>;
    constexpr uint32_t TR12_Pos = 12;
    constexpr uint32_t TR12_Msk = TR12::mask;

    /// Rising trigger event configuration of line 13
    /// Position: 13, Width: 1
    using TR13 = BitField<13, 1>;
    constexpr uint32_t TR13_Pos = 13;
    constexpr uint32_t TR13_Msk = TR13::mask;

    /// Rising trigger event configuration of line 14
    /// Position: 14, Width: 1
    using TR14 = BitField<14, 1>;
    constexpr uint32_t TR14_Pos = 14;
    constexpr uint32_t TR14_Msk = TR14::mask;

    /// Rising trigger event configuration of line 15
    /// Position: 15, Width: 1
    using TR15 = BitField<15, 1>;
    constexpr uint32_t TR15_Pos = 15;
    constexpr uint32_t TR15_Msk = TR15::mask;

    /// Rising trigger event configuration of line 16
    /// Position: 16, Width: 1
    using TR16 = BitField<16, 1>;
    constexpr uint32_t TR16_Pos = 16;
    constexpr uint32_t TR16_Msk = TR16::mask;

    /// Rising trigger event configuration of line 17
    /// Position: 17, Width: 1
    using TR17 = BitField<17, 1>;
    constexpr uint32_t TR17_Pos = 17;
    constexpr uint32_t TR17_Msk = TR17::mask;

    /// Rising trigger event configuration of line 18
    /// Position: 18, Width: 1
    using TR18 = BitField<18, 1>;
    constexpr uint32_t TR18_Pos = 18;
    constexpr uint32_t TR18_Msk = TR18::mask;

    /// Rising trigger event configuration of line 19
    /// Position: 19, Width: 1
    using TR19 = BitField<19, 1>;
    constexpr uint32_t TR19_Pos = 19;
    constexpr uint32_t TR19_Msk = TR19::mask;

    /// Rising trigger event configuration of line 20
    /// Position: 20, Width: 1
    using TR20 = BitField<20, 1>;
    constexpr uint32_t TR20_Pos = 20;
    constexpr uint32_t TR20_Msk = TR20::mask;

    /// Rising trigger event configuration of line 21
    /// Position: 21, Width: 1
    using TR21 = BitField<21, 1>;
    constexpr uint32_t TR21_Pos = 21;
    constexpr uint32_t TR21_Msk = TR21::mask;

    /// Rising trigger event configuration of line 22
    /// Position: 22, Width: 1
    using TR22 = BitField<22, 1>;
    constexpr uint32_t TR22_Pos = 22;
    constexpr uint32_t TR22_Msk = TR22::mask;

    /// Rising trigger event configuration of line 23
    /// Position: 23, Width: 1
    using TR23 = BitField<23, 1>;
    constexpr uint32_t TR23_Pos = 23;
    constexpr uint32_t TR23_Msk = TR23::mask;

}  // namespace rtsr

/// FTSR - Falling Trigger selection register (EXTI_FTSR)
namespace ftsr {
    /// Falling trigger event configuration of line 0
    /// Position: 0, Width: 1
    using TR0 = BitField<0, 1>;
    constexpr uint32_t TR0_Pos = 0;
    constexpr uint32_t TR0_Msk = TR0::mask;

    /// Falling trigger event configuration of line 1
    /// Position: 1, Width: 1
    using TR1 = BitField<1, 1>;
    constexpr uint32_t TR1_Pos = 1;
    constexpr uint32_t TR1_Msk = TR1::mask;

    /// Falling trigger event configuration of line 2
    /// Position: 2, Width: 1
    using TR2 = BitField<2, 1>;
    constexpr uint32_t TR2_Pos = 2;
    constexpr uint32_t TR2_Msk = TR2::mask;

    /// Falling trigger event configuration of line 3
    /// Position: 3, Width: 1
    using TR3 = BitField<3, 1>;
    constexpr uint32_t TR3_Pos = 3;
    constexpr uint32_t TR3_Msk = TR3::mask;

    /// Falling trigger event configuration of line 4
    /// Position: 4, Width: 1
    using TR4 = BitField<4, 1>;
    constexpr uint32_t TR4_Pos = 4;
    constexpr uint32_t TR4_Msk = TR4::mask;

    /// Falling trigger event configuration of line 5
    /// Position: 5, Width: 1
    using TR5 = BitField<5, 1>;
    constexpr uint32_t TR5_Pos = 5;
    constexpr uint32_t TR5_Msk = TR5::mask;

    /// Falling trigger event configuration of line 6
    /// Position: 6, Width: 1
    using TR6 = BitField<6, 1>;
    constexpr uint32_t TR6_Pos = 6;
    constexpr uint32_t TR6_Msk = TR6::mask;

    /// Falling trigger event configuration of line 7
    /// Position: 7, Width: 1
    using TR7 = BitField<7, 1>;
    constexpr uint32_t TR7_Pos = 7;
    constexpr uint32_t TR7_Msk = TR7::mask;

    /// Falling trigger event configuration of line 8
    /// Position: 8, Width: 1
    using TR8 = BitField<8, 1>;
    constexpr uint32_t TR8_Pos = 8;
    constexpr uint32_t TR8_Msk = TR8::mask;

    /// Falling trigger event configuration of line 9
    /// Position: 9, Width: 1
    using TR9 = BitField<9, 1>;
    constexpr uint32_t TR9_Pos = 9;
    constexpr uint32_t TR9_Msk = TR9::mask;

    /// Falling trigger event configuration of line 10
    /// Position: 10, Width: 1
    using TR10 = BitField<10, 1>;
    constexpr uint32_t TR10_Pos = 10;
    constexpr uint32_t TR10_Msk = TR10::mask;

    /// Falling trigger event configuration of line 11
    /// Position: 11, Width: 1
    using TR11 = BitField<11, 1>;
    constexpr uint32_t TR11_Pos = 11;
    constexpr uint32_t TR11_Msk = TR11::mask;

    /// Falling trigger event configuration of line 12
    /// Position: 12, Width: 1
    using TR12 = BitField<12, 1>;
    constexpr uint32_t TR12_Pos = 12;
    constexpr uint32_t TR12_Msk = TR12::mask;

    /// Falling trigger event configuration of line 13
    /// Position: 13, Width: 1
    using TR13 = BitField<13, 1>;
    constexpr uint32_t TR13_Pos = 13;
    constexpr uint32_t TR13_Msk = TR13::mask;

    /// Falling trigger event configuration of line 14
    /// Position: 14, Width: 1
    using TR14 = BitField<14, 1>;
    constexpr uint32_t TR14_Pos = 14;
    constexpr uint32_t TR14_Msk = TR14::mask;

    /// Falling trigger event configuration of line 15
    /// Position: 15, Width: 1
    using TR15 = BitField<15, 1>;
    constexpr uint32_t TR15_Pos = 15;
    constexpr uint32_t TR15_Msk = TR15::mask;

    /// Falling trigger event configuration of line 16
    /// Position: 16, Width: 1
    using TR16 = BitField<16, 1>;
    constexpr uint32_t TR16_Pos = 16;
    constexpr uint32_t TR16_Msk = TR16::mask;

    /// Falling trigger event configuration of line 17
    /// Position: 17, Width: 1
    using TR17 = BitField<17, 1>;
    constexpr uint32_t TR17_Pos = 17;
    constexpr uint32_t TR17_Msk = TR17::mask;

    /// Falling trigger event configuration of line 18
    /// Position: 18, Width: 1
    using TR18 = BitField<18, 1>;
    constexpr uint32_t TR18_Pos = 18;
    constexpr uint32_t TR18_Msk = TR18::mask;

    /// Falling trigger event configuration of line 19
    /// Position: 19, Width: 1
    using TR19 = BitField<19, 1>;
    constexpr uint32_t TR19_Pos = 19;
    constexpr uint32_t TR19_Msk = TR19::mask;

    /// Falling trigger event configuration of line 20
    /// Position: 20, Width: 1
    using TR20 = BitField<20, 1>;
    constexpr uint32_t TR20_Pos = 20;
    constexpr uint32_t TR20_Msk = TR20::mask;

    /// Falling trigger event configuration of line 21
    /// Position: 21, Width: 1
    using TR21 = BitField<21, 1>;
    constexpr uint32_t TR21_Pos = 21;
    constexpr uint32_t TR21_Msk = TR21::mask;

    /// Falling trigger event configuration of line 22
    /// Position: 22, Width: 1
    using TR22 = BitField<22, 1>;
    constexpr uint32_t TR22_Pos = 22;
    constexpr uint32_t TR22_Msk = TR22::mask;

    /// Falling trigger event configuration of line 23
    /// Position: 23, Width: 1
    using TR23 = BitField<23, 1>;
    constexpr uint32_t TR23_Pos = 23;
    constexpr uint32_t TR23_Msk = TR23::mask;

}  // namespace ftsr

/// SWIER - Software interrupt event register (EXTI_SWIER)
namespace swier {
    /// Software Interrupt on line 0
    /// Position: 0, Width: 1
    using SWIER0 = BitField<0, 1>;
    constexpr uint32_t SWIER0_Pos = 0;
    constexpr uint32_t SWIER0_Msk = SWIER0::mask;

    /// Software Interrupt on line 1
    /// Position: 1, Width: 1
    using SWIER1 = BitField<1, 1>;
    constexpr uint32_t SWIER1_Pos = 1;
    constexpr uint32_t SWIER1_Msk = SWIER1::mask;

    /// Software Interrupt on line 2
    /// Position: 2, Width: 1
    using SWIER2 = BitField<2, 1>;
    constexpr uint32_t SWIER2_Pos = 2;
    constexpr uint32_t SWIER2_Msk = SWIER2::mask;

    /// Software Interrupt on line 3
    /// Position: 3, Width: 1
    using SWIER3 = BitField<3, 1>;
    constexpr uint32_t SWIER3_Pos = 3;
    constexpr uint32_t SWIER3_Msk = SWIER3::mask;

    /// Software Interrupt on line 4
    /// Position: 4, Width: 1
    using SWIER4 = BitField<4, 1>;
    constexpr uint32_t SWIER4_Pos = 4;
    constexpr uint32_t SWIER4_Msk = SWIER4::mask;

    /// Software Interrupt on line 5
    /// Position: 5, Width: 1
    using SWIER5 = BitField<5, 1>;
    constexpr uint32_t SWIER5_Pos = 5;
    constexpr uint32_t SWIER5_Msk = SWIER5::mask;

    /// Software Interrupt on line 6
    /// Position: 6, Width: 1
    using SWIER6 = BitField<6, 1>;
    constexpr uint32_t SWIER6_Pos = 6;
    constexpr uint32_t SWIER6_Msk = SWIER6::mask;

    /// Software Interrupt on line 7
    /// Position: 7, Width: 1
    using SWIER7 = BitField<7, 1>;
    constexpr uint32_t SWIER7_Pos = 7;
    constexpr uint32_t SWIER7_Msk = SWIER7::mask;

    /// Software Interrupt on line 8
    /// Position: 8, Width: 1
    using SWIER8 = BitField<8, 1>;
    constexpr uint32_t SWIER8_Pos = 8;
    constexpr uint32_t SWIER8_Msk = SWIER8::mask;

    /// Software Interrupt on line 9
    /// Position: 9, Width: 1
    using SWIER9 = BitField<9, 1>;
    constexpr uint32_t SWIER9_Pos = 9;
    constexpr uint32_t SWIER9_Msk = SWIER9::mask;

    /// Software Interrupt on line 10
    /// Position: 10, Width: 1
    using SWIER10 = BitField<10, 1>;
    constexpr uint32_t SWIER10_Pos = 10;
    constexpr uint32_t SWIER10_Msk = SWIER10::mask;

    /// Software Interrupt on line 11
    /// Position: 11, Width: 1
    using SWIER11 = BitField<11, 1>;
    constexpr uint32_t SWIER11_Pos = 11;
    constexpr uint32_t SWIER11_Msk = SWIER11::mask;

    /// Software Interrupt on line 12
    /// Position: 12, Width: 1
    using SWIER12 = BitField<12, 1>;
    constexpr uint32_t SWIER12_Pos = 12;
    constexpr uint32_t SWIER12_Msk = SWIER12::mask;

    /// Software Interrupt on line 13
    /// Position: 13, Width: 1
    using SWIER13 = BitField<13, 1>;
    constexpr uint32_t SWIER13_Pos = 13;
    constexpr uint32_t SWIER13_Msk = SWIER13::mask;

    /// Software Interrupt on line 14
    /// Position: 14, Width: 1
    using SWIER14 = BitField<14, 1>;
    constexpr uint32_t SWIER14_Pos = 14;
    constexpr uint32_t SWIER14_Msk = SWIER14::mask;

    /// Software Interrupt on line 15
    /// Position: 15, Width: 1
    using SWIER15 = BitField<15, 1>;
    constexpr uint32_t SWIER15_Pos = 15;
    constexpr uint32_t SWIER15_Msk = SWIER15::mask;

    /// Software Interrupt on line 16
    /// Position: 16, Width: 1
    using SWIER16 = BitField<16, 1>;
    constexpr uint32_t SWIER16_Pos = 16;
    constexpr uint32_t SWIER16_Msk = SWIER16::mask;

    /// Software Interrupt on line 17
    /// Position: 17, Width: 1
    using SWIER17 = BitField<17, 1>;
    constexpr uint32_t SWIER17_Pos = 17;
    constexpr uint32_t SWIER17_Msk = SWIER17::mask;

    /// Software Interrupt on line 18
    /// Position: 18, Width: 1
    using SWIER18 = BitField<18, 1>;
    constexpr uint32_t SWIER18_Pos = 18;
    constexpr uint32_t SWIER18_Msk = SWIER18::mask;

    /// Software Interrupt on line 19
    /// Position: 19, Width: 1
    using SWIER19 = BitField<19, 1>;
    constexpr uint32_t SWIER19_Pos = 19;
    constexpr uint32_t SWIER19_Msk = SWIER19::mask;

    /// Software Interrupt on line 20
    /// Position: 20, Width: 1
    using SWIER20 = BitField<20, 1>;
    constexpr uint32_t SWIER20_Pos = 20;
    constexpr uint32_t SWIER20_Msk = SWIER20::mask;

    /// Software Interrupt on line 21
    /// Position: 21, Width: 1
    using SWIER21 = BitField<21, 1>;
    constexpr uint32_t SWIER21_Pos = 21;
    constexpr uint32_t SWIER21_Msk = SWIER21::mask;

    /// Software Interrupt on line 22
    /// Position: 22, Width: 1
    using SWIER22 = BitField<22, 1>;
    constexpr uint32_t SWIER22_Pos = 22;
    constexpr uint32_t SWIER22_Msk = SWIER22::mask;

    /// Software Interrupt on line 22
    /// Position: 23, Width: 1
    using SWIER23 = BitField<23, 1>;
    constexpr uint32_t SWIER23_Pos = 23;
    constexpr uint32_t SWIER23_Msk = SWIER23::mask;

}  // namespace swier

/// PR - Pending register (EXTI_PR)
namespace pr {
    /// Pending bit 0
    /// Position: 0, Width: 1
    using PR0 = BitField<0, 1>;
    constexpr uint32_t PR0_Pos = 0;
    constexpr uint32_t PR0_Msk = PR0::mask;

    /// Pending bit 1
    /// Position: 1, Width: 1
    using PR1 = BitField<1, 1>;
    constexpr uint32_t PR1_Pos = 1;
    constexpr uint32_t PR1_Msk = PR1::mask;

    /// Pending bit 2
    /// Position: 2, Width: 1
    using PR2 = BitField<2, 1>;
    constexpr uint32_t PR2_Pos = 2;
    constexpr uint32_t PR2_Msk = PR2::mask;

    /// Pending bit 3
    /// Position: 3, Width: 1
    using PR3 = BitField<3, 1>;
    constexpr uint32_t PR3_Pos = 3;
    constexpr uint32_t PR3_Msk = PR3::mask;

    /// Pending bit 4
    /// Position: 4, Width: 1
    using PR4 = BitField<4, 1>;
    constexpr uint32_t PR4_Pos = 4;
    constexpr uint32_t PR4_Msk = PR4::mask;

    /// Pending bit 5
    /// Position: 5, Width: 1
    using PR5 = BitField<5, 1>;
    constexpr uint32_t PR5_Pos = 5;
    constexpr uint32_t PR5_Msk = PR5::mask;

    /// Pending bit 6
    /// Position: 6, Width: 1
    using PR6 = BitField<6, 1>;
    constexpr uint32_t PR6_Pos = 6;
    constexpr uint32_t PR6_Msk = PR6::mask;

    /// Pending bit 7
    /// Position: 7, Width: 1
    using PR7 = BitField<7, 1>;
    constexpr uint32_t PR7_Pos = 7;
    constexpr uint32_t PR7_Msk = PR7::mask;

    /// Pending bit 8
    /// Position: 8, Width: 1
    using PR8 = BitField<8, 1>;
    constexpr uint32_t PR8_Pos = 8;
    constexpr uint32_t PR8_Msk = PR8::mask;

    /// Pending bit 9
    /// Position: 9, Width: 1
    using PR9 = BitField<9, 1>;
    constexpr uint32_t PR9_Pos = 9;
    constexpr uint32_t PR9_Msk = PR9::mask;

    /// Pending bit 10
    /// Position: 10, Width: 1
    using PR10 = BitField<10, 1>;
    constexpr uint32_t PR10_Pos = 10;
    constexpr uint32_t PR10_Msk = PR10::mask;

    /// Pending bit 11
    /// Position: 11, Width: 1
    using PR11 = BitField<11, 1>;
    constexpr uint32_t PR11_Pos = 11;
    constexpr uint32_t PR11_Msk = PR11::mask;

    /// Pending bit 12
    /// Position: 12, Width: 1
    using PR12 = BitField<12, 1>;
    constexpr uint32_t PR12_Pos = 12;
    constexpr uint32_t PR12_Msk = PR12::mask;

    /// Pending bit 13
    /// Position: 13, Width: 1
    using PR13 = BitField<13, 1>;
    constexpr uint32_t PR13_Pos = 13;
    constexpr uint32_t PR13_Msk = PR13::mask;

    /// Pending bit 14
    /// Position: 14, Width: 1
    using PR14 = BitField<14, 1>;
    constexpr uint32_t PR14_Pos = 14;
    constexpr uint32_t PR14_Msk = PR14::mask;

    /// Pending bit 15
    /// Position: 15, Width: 1
    using PR15 = BitField<15, 1>;
    constexpr uint32_t PR15_Pos = 15;
    constexpr uint32_t PR15_Msk = PR15::mask;

    /// Pending bit 16
    /// Position: 16, Width: 1
    using PR16 = BitField<16, 1>;
    constexpr uint32_t PR16_Pos = 16;
    constexpr uint32_t PR16_Msk = PR16::mask;

    /// Pending bit 17
    /// Position: 17, Width: 1
    using PR17 = BitField<17, 1>;
    constexpr uint32_t PR17_Pos = 17;
    constexpr uint32_t PR17_Msk = PR17::mask;

    /// Pending bit 18
    /// Position: 18, Width: 1
    using PR18 = BitField<18, 1>;
    constexpr uint32_t PR18_Pos = 18;
    constexpr uint32_t PR18_Msk = PR18::mask;

    /// Pending bit 19
    /// Position: 19, Width: 1
    using PR19 = BitField<19, 1>;
    constexpr uint32_t PR19_Pos = 19;
    constexpr uint32_t PR19_Msk = PR19::mask;

    /// Pending bit 20
    /// Position: 20, Width: 1
    using PR20 = BitField<20, 1>;
    constexpr uint32_t PR20_Pos = 20;
    constexpr uint32_t PR20_Msk = PR20::mask;

    /// Pending bit 21
    /// Position: 21, Width: 1
    using PR21 = BitField<21, 1>;
    constexpr uint32_t PR21_Pos = 21;
    constexpr uint32_t PR21_Msk = PR21::mask;

    /// Pending bit 22
    /// Position: 22, Width: 1
    using PR22 = BitField<22, 1>;
    constexpr uint32_t PR22_Pos = 22;
    constexpr uint32_t PR22_Msk = PR22::mask;

    /// Pending bit 23
    /// Position: 23, Width: 1
    using PR23 = BitField<23, 1>;
    constexpr uint32_t PR23_Pos = 23;
    constexpr uint32_t PR23_Msk = PR23::mask;

}  // namespace pr

}  // namespace alloy::hal::st::stm32f7::exti
