library ieee;
use ieee.std_logic_1164.all;

entity mux3to1 is
    Port (
        sel : in std_logic_vector(6 downto 0);
        y : out std_logic
    );
end mux3to1;

architecture Behavioral of mux3to1 is

	 constant Tsol : std_logic_vector(4 downto 0) := "10100";
	 constant Tlua : std_logic_vector(4 downto 0) := "10000";
	 constant Tgelo : std_logic_vector(4 downto 0) := "00100";
    


begin
    process(sel)
    begin
        case sel is
            when "1000000" => y <= Tsol;
            when "0001000" => y <= Tlua;
            when "0000001" => y <= Tgelo;
            when others => y <= (others => '0'); 
        end case;
    end process;
end Behavioral;
