#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x25147b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2514940 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x25072d0 .functor NOT 1, L_0x2561fb0, C4<0>, C4<0>, C4<0>;
L_0x2561d90 .functor XOR 2, L_0x2561c30, L_0x2561cf0, C4<00>, C4<00>;
L_0x2561ea0 .functor XOR 2, L_0x2561d90, L_0x2561e00, C4<00>, C4<00>;
v0x255d950_0 .net *"_ivl_10", 1 0, L_0x2561e00;  1 drivers
v0x255da50_0 .net *"_ivl_12", 1 0, L_0x2561ea0;  1 drivers
v0x255db30_0 .net *"_ivl_2", 1 0, L_0x2560d10;  1 drivers
v0x255dbf0_0 .net *"_ivl_4", 1 0, L_0x2561c30;  1 drivers
v0x255dcd0_0 .net *"_ivl_6", 1 0, L_0x2561cf0;  1 drivers
v0x255de00_0 .net *"_ivl_8", 1 0, L_0x2561d90;  1 drivers
v0x255dee0_0 .net "a", 0 0, v0x255ab60_0;  1 drivers
v0x255df80_0 .net "b", 0 0, v0x255ac00_0;  1 drivers
v0x255e020_0 .net "c", 0 0, v0x255aca0_0;  1 drivers
v0x255e0c0_0 .var "clk", 0 0;
v0x255e160_0 .net "d", 0 0, v0x255ade0_0;  1 drivers
v0x255e200_0 .net "out_pos_dut", 0 0, L_0x25619b0;  1 drivers
v0x255e2a0_0 .net "out_pos_ref", 0 0, L_0x255f7d0;  1 drivers
v0x255e340_0 .net "out_sop_dut", 0 0, L_0x2560730;  1 drivers
v0x255e3e0_0 .net "out_sop_ref", 0 0, L_0x2535310;  1 drivers
v0x255e480_0 .var/2u "stats1", 223 0;
v0x255e520_0 .var/2u "strobe", 0 0;
v0x255e5c0_0 .net "tb_match", 0 0, L_0x2561fb0;  1 drivers
v0x255e690_0 .net "tb_mismatch", 0 0, L_0x25072d0;  1 drivers
v0x255e730_0 .net "wavedrom_enable", 0 0, v0x255b0b0_0;  1 drivers
v0x255e800_0 .net "wavedrom_title", 511 0, v0x255b150_0;  1 drivers
L_0x2560d10 .concat [ 1 1 0 0], L_0x255f7d0, L_0x2535310;
L_0x2561c30 .concat [ 1 1 0 0], L_0x255f7d0, L_0x2535310;
L_0x2561cf0 .concat [ 1 1 0 0], L_0x25619b0, L_0x2560730;
L_0x2561e00 .concat [ 1 1 0 0], L_0x255f7d0, L_0x2535310;
L_0x2561fb0 .cmp/eeq 2, L_0x2560d10, L_0x2561ea0;
S_0x2514ad0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2514940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x25076b0 .functor AND 1, v0x255aca0_0, v0x255ade0_0, C4<1>, C4<1>;
L_0x2507a90 .functor NOT 1, v0x255ab60_0, C4<0>, C4<0>, C4<0>;
L_0x2507e70 .functor NOT 1, v0x255ac00_0, C4<0>, C4<0>, C4<0>;
L_0x25080f0 .functor AND 1, L_0x2507a90, L_0x2507e70, C4<1>, C4<1>;
L_0x251f340 .functor AND 1, L_0x25080f0, v0x255aca0_0, C4<1>, C4<1>;
L_0x2535310 .functor OR 1, L_0x25076b0, L_0x251f340, C4<0>, C4<0>;
L_0x255ec50 .functor NOT 1, v0x255ac00_0, C4<0>, C4<0>, C4<0>;
L_0x255ecc0 .functor OR 1, L_0x255ec50, v0x255ade0_0, C4<0>, C4<0>;
L_0x255edd0 .functor AND 1, v0x255aca0_0, L_0x255ecc0, C4<1>, C4<1>;
L_0x255ee90 .functor NOT 1, v0x255ab60_0, C4<0>, C4<0>, C4<0>;
L_0x255ef60 .functor OR 1, L_0x255ee90, v0x255ac00_0, C4<0>, C4<0>;
L_0x255efd0 .functor AND 1, L_0x255edd0, L_0x255ef60, C4<1>, C4<1>;
L_0x255f150 .functor NOT 1, v0x255ac00_0, C4<0>, C4<0>, C4<0>;
L_0x255f1c0 .functor OR 1, L_0x255f150, v0x255ade0_0, C4<0>, C4<0>;
L_0x255f0e0 .functor AND 1, v0x255aca0_0, L_0x255f1c0, C4<1>, C4<1>;
L_0x255f350 .functor NOT 1, v0x255ab60_0, C4<0>, C4<0>, C4<0>;
L_0x255f450 .functor OR 1, L_0x255f350, v0x255ade0_0, C4<0>, C4<0>;
L_0x255f510 .functor AND 1, L_0x255f0e0, L_0x255f450, C4<1>, C4<1>;
L_0x255f6c0 .functor XNOR 1, L_0x255efd0, L_0x255f510, C4<0>, C4<0>;
v0x2506c00_0 .net *"_ivl_0", 0 0, L_0x25076b0;  1 drivers
v0x2507000_0 .net *"_ivl_12", 0 0, L_0x255ec50;  1 drivers
v0x25073e0_0 .net *"_ivl_14", 0 0, L_0x255ecc0;  1 drivers
v0x25077c0_0 .net *"_ivl_16", 0 0, L_0x255edd0;  1 drivers
v0x2507ba0_0 .net *"_ivl_18", 0 0, L_0x255ee90;  1 drivers
v0x2507f80_0 .net *"_ivl_2", 0 0, L_0x2507a90;  1 drivers
v0x2508200_0 .net *"_ivl_20", 0 0, L_0x255ef60;  1 drivers
v0x25590d0_0 .net *"_ivl_24", 0 0, L_0x255f150;  1 drivers
v0x25591b0_0 .net *"_ivl_26", 0 0, L_0x255f1c0;  1 drivers
v0x2559290_0 .net *"_ivl_28", 0 0, L_0x255f0e0;  1 drivers
v0x2559370_0 .net *"_ivl_30", 0 0, L_0x255f350;  1 drivers
v0x2559450_0 .net *"_ivl_32", 0 0, L_0x255f450;  1 drivers
v0x2559530_0 .net *"_ivl_36", 0 0, L_0x255f6c0;  1 drivers
L_0x7f013efb9018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x25595f0_0 .net *"_ivl_38", 0 0, L_0x7f013efb9018;  1 drivers
v0x25596d0_0 .net *"_ivl_4", 0 0, L_0x2507e70;  1 drivers
v0x25597b0_0 .net *"_ivl_6", 0 0, L_0x25080f0;  1 drivers
v0x2559890_0 .net *"_ivl_8", 0 0, L_0x251f340;  1 drivers
v0x2559970_0 .net "a", 0 0, v0x255ab60_0;  alias, 1 drivers
v0x2559a30_0 .net "b", 0 0, v0x255ac00_0;  alias, 1 drivers
v0x2559af0_0 .net "c", 0 0, v0x255aca0_0;  alias, 1 drivers
v0x2559bb0_0 .net "d", 0 0, v0x255ade0_0;  alias, 1 drivers
v0x2559c70_0 .net "out_pos", 0 0, L_0x255f7d0;  alias, 1 drivers
v0x2559d30_0 .net "out_sop", 0 0, L_0x2535310;  alias, 1 drivers
v0x2559df0_0 .net "pos0", 0 0, L_0x255efd0;  1 drivers
v0x2559eb0_0 .net "pos1", 0 0, L_0x255f510;  1 drivers
L_0x255f7d0 .functor MUXZ 1, L_0x7f013efb9018, L_0x255efd0, L_0x255f6c0, C4<>;
S_0x255a030 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2514940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x255ab60_0 .var "a", 0 0;
v0x255ac00_0 .var "b", 0 0;
v0x255aca0_0 .var "c", 0 0;
v0x255ad40_0 .net "clk", 0 0, v0x255e0c0_0;  1 drivers
v0x255ade0_0 .var "d", 0 0;
v0x255aed0_0 .var/2u "fail", 0 0;
v0x255af70_0 .var/2u "fail1", 0 0;
v0x255b010_0 .net "tb_match", 0 0, L_0x2561fb0;  alias, 1 drivers
v0x255b0b0_0 .var "wavedrom_enable", 0 0;
v0x255b150_0 .var "wavedrom_title", 511 0;
E_0x2513120/0 .event negedge, v0x255ad40_0;
E_0x2513120/1 .event posedge, v0x255ad40_0;
E_0x2513120 .event/or E_0x2513120/0, E_0x2513120/1;
S_0x255a360 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x255a030;
 .timescale -12 -12;
v0x255a5a0_0 .var/2s "i", 31 0;
E_0x2512fc0 .event posedge, v0x255ad40_0;
S_0x255a6a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x255a030;
 .timescale -12 -12;
v0x255a8a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x255a980 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x255a030;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x255b330 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2514940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x255f980 .functor NOT 1, v0x255ab60_0, C4<0>, C4<0>, C4<0>;
L_0x255fa10 .functor NOT 1, v0x255ac00_0, C4<0>, C4<0>, C4<0>;
L_0x255fbb0 .functor AND 1, L_0x255f980, L_0x255fa10, C4<1>, C4<1>;
L_0x255fcc0 .functor NOT 1, v0x255aca0_0, C4<0>, C4<0>, C4<0>;
L_0x255fe70 .functor AND 1, L_0x255fbb0, L_0x255fcc0, C4<1>, C4<1>;
L_0x255ff80 .functor AND 1, L_0x255fe70, v0x255ade0_0, C4<1>, C4<1>;
L_0x2560190 .functor NOT 1, v0x255ac00_0, C4<0>, C4<0>, C4<0>;
L_0x2560200 .functor AND 1, v0x255ab60_0, L_0x2560190, C4<1>, C4<1>;
L_0x2560420 .functor AND 1, L_0x2560200, v0x255aca0_0, C4<1>, C4<1>;
L_0x25604e0 .functor AND 1, L_0x2560420, v0x255ade0_0, C4<1>, C4<1>;
L_0x2560600 .functor OR 1, L_0x255ff80, L_0x25604e0, C4<0>, C4<0>;
L_0x25606c0 .functor AND 1, v0x255ab60_0, v0x255ac00_0, C4<1>, C4<1>;
L_0x25607a0 .functor AND 1, L_0x25606c0, v0x255aca0_0, C4<1>, C4<1>;
L_0x2560860 .functor AND 1, L_0x25607a0, v0x255ade0_0, C4<1>, C4<1>;
L_0x2560730 .functor OR 1, L_0x2560600, L_0x2560860, C4<0>, C4<0>;
L_0x2560a90 .functor NOT 1, v0x255ab60_0, C4<0>, C4<0>, C4<0>;
L_0x2560b90 .functor NOT 1, v0x255ac00_0, C4<0>, C4<0>, C4<0>;
L_0x2560c00 .functor OR 1, L_0x2560a90, L_0x2560b90, C4<0>, C4<0>;
L_0x2560db0 .functor NOT 1, v0x255aca0_0, C4<0>, C4<0>, C4<0>;
L_0x2560e20 .functor OR 1, L_0x2560c00, L_0x2560db0, C4<0>, C4<0>;
L_0x2560fe0 .functor OR 1, L_0x2560e20, v0x255ade0_0, C4<0>, C4<0>;
L_0x25610a0 .functor NOT 1, v0x255ac00_0, C4<0>, C4<0>, C4<0>;
L_0x25611d0 .functor OR 1, v0x255ab60_0, L_0x25610a0, C4<0>, C4<0>;
L_0x2561290 .functor OR 1, L_0x25611d0, v0x255aca0_0, C4<0>, C4<0>;
L_0x2561420 .functor OR 1, L_0x2561290, v0x255ade0_0, C4<0>, C4<0>;
L_0x25614e0 .functor AND 1, L_0x2560fe0, L_0x2561420, C4<1>, C4<1>;
L_0x25616d0 .functor OR 1, v0x255ab60_0, v0x255ac00_0, C4<0>, C4<0>;
L_0x2561740 .functor OR 1, L_0x25616d0, v0x255aca0_0, C4<0>, C4<0>;
L_0x25618f0 .functor OR 1, L_0x2561740, v0x255ade0_0, C4<0>, C4<0>;
L_0x25619b0 .functor AND 1, L_0x25614e0, L_0x25618f0, C4<1>, C4<1>;
v0x255b4f0_0 .net *"_ivl_0", 0 0, L_0x255f980;  1 drivers
v0x255b5d0_0 .net *"_ivl_10", 0 0, L_0x255ff80;  1 drivers
v0x255b6b0_0 .net *"_ivl_12", 0 0, L_0x2560190;  1 drivers
v0x255b7a0_0 .net *"_ivl_14", 0 0, L_0x2560200;  1 drivers
v0x255b880_0 .net *"_ivl_16", 0 0, L_0x2560420;  1 drivers
v0x255b9b0_0 .net *"_ivl_18", 0 0, L_0x25604e0;  1 drivers
v0x255ba90_0 .net *"_ivl_2", 0 0, L_0x255fa10;  1 drivers
v0x255bb70_0 .net *"_ivl_20", 0 0, L_0x2560600;  1 drivers
v0x255bc50_0 .net *"_ivl_22", 0 0, L_0x25606c0;  1 drivers
v0x255bdc0_0 .net *"_ivl_24", 0 0, L_0x25607a0;  1 drivers
v0x255bea0_0 .net *"_ivl_26", 0 0, L_0x2560860;  1 drivers
v0x255bf80_0 .net *"_ivl_30", 0 0, L_0x2560a90;  1 drivers
v0x255c060_0 .net *"_ivl_32", 0 0, L_0x2560b90;  1 drivers
v0x255c140_0 .net *"_ivl_34", 0 0, L_0x2560c00;  1 drivers
v0x255c220_0 .net *"_ivl_36", 0 0, L_0x2560db0;  1 drivers
v0x255c300_0 .net *"_ivl_38", 0 0, L_0x2560e20;  1 drivers
v0x255c3e0_0 .net *"_ivl_4", 0 0, L_0x255fbb0;  1 drivers
v0x255c5d0_0 .net *"_ivl_40", 0 0, L_0x2560fe0;  1 drivers
v0x255c6b0_0 .net *"_ivl_42", 0 0, L_0x25610a0;  1 drivers
v0x255c790_0 .net *"_ivl_44", 0 0, L_0x25611d0;  1 drivers
v0x255c870_0 .net *"_ivl_46", 0 0, L_0x2561290;  1 drivers
v0x255c950_0 .net *"_ivl_48", 0 0, L_0x2561420;  1 drivers
v0x255ca30_0 .net *"_ivl_50", 0 0, L_0x25614e0;  1 drivers
v0x255cb10_0 .net *"_ivl_52", 0 0, L_0x25616d0;  1 drivers
v0x255cbf0_0 .net *"_ivl_54", 0 0, L_0x2561740;  1 drivers
v0x255ccd0_0 .net *"_ivl_56", 0 0, L_0x25618f0;  1 drivers
v0x255cdb0_0 .net *"_ivl_6", 0 0, L_0x255fcc0;  1 drivers
v0x255ce90_0 .net *"_ivl_8", 0 0, L_0x255fe70;  1 drivers
v0x255cf70_0 .net "a", 0 0, v0x255ab60_0;  alias, 1 drivers
v0x255d010_0 .net "b", 0 0, v0x255ac00_0;  alias, 1 drivers
v0x255d100_0 .net "c", 0 0, v0x255aca0_0;  alias, 1 drivers
v0x255d1f0_0 .net "d", 0 0, v0x255ade0_0;  alias, 1 drivers
v0x255d2e0_0 .net "out_pos", 0 0, L_0x25619b0;  alias, 1 drivers
v0x255d5b0_0 .net "out_sop", 0 0, L_0x2560730;  alias, 1 drivers
S_0x255d730 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2514940;
 .timescale -12 -12;
E_0x24fc9f0 .event anyedge, v0x255e520_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x255e520_0;
    %nor/r;
    %assign/vec4 v0x255e520_0, 0;
    %wait E_0x24fc9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x255a030;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x255aed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x255af70_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x255a030;
T_4 ;
    %wait E_0x2513120;
    %load/vec4 v0x255b010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x255aed0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x255a030;
T_5 ;
    %wait E_0x2512fc0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x255ade0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255aca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255ac00_0, 0;
    %assign/vec4 v0x255ab60_0, 0;
    %wait E_0x2512fc0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x255ade0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255aca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255ac00_0, 0;
    %assign/vec4 v0x255ab60_0, 0;
    %wait E_0x2512fc0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x255ade0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255aca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255ac00_0, 0;
    %assign/vec4 v0x255ab60_0, 0;
    %wait E_0x2512fc0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x255ade0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255aca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255ac00_0, 0;
    %assign/vec4 v0x255ab60_0, 0;
    %wait E_0x2512fc0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x255ade0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255aca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255ac00_0, 0;
    %assign/vec4 v0x255ab60_0, 0;
    %wait E_0x2512fc0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x255ade0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255aca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255ac00_0, 0;
    %assign/vec4 v0x255ab60_0, 0;
    %wait E_0x2512fc0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x255ade0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255aca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255ac00_0, 0;
    %assign/vec4 v0x255ab60_0, 0;
    %wait E_0x2512fc0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x255ade0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255aca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255ac00_0, 0;
    %assign/vec4 v0x255ab60_0, 0;
    %wait E_0x2512fc0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x255ade0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255aca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255ac00_0, 0;
    %assign/vec4 v0x255ab60_0, 0;
    %wait E_0x2512fc0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x255ade0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255aca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255ac00_0, 0;
    %assign/vec4 v0x255ab60_0, 0;
    %wait E_0x2512fc0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x255ade0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255aca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255ac00_0, 0;
    %assign/vec4 v0x255ab60_0, 0;
    %wait E_0x2512fc0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x255ade0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255aca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255ac00_0, 0;
    %assign/vec4 v0x255ab60_0, 0;
    %wait E_0x2512fc0;
    %load/vec4 v0x255aed0_0;
    %store/vec4 v0x255af70_0, 0, 1;
    %fork t_1, S_0x255a360;
    %jmp t_0;
    .scope S_0x255a360;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x255a5a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x255a5a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2512fc0;
    %load/vec4 v0x255a5a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x255ade0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255aca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255ac00_0, 0;
    %assign/vec4 v0x255ab60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x255a5a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x255a5a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x255a030;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2513120;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x255ade0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255aca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255ac00_0, 0;
    %assign/vec4 v0x255ab60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x255aed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x255af70_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2514940;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x255e0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x255e520_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2514940;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x255e0c0_0;
    %inv;
    %store/vec4 v0x255e0c0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2514940;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x255ad40_0, v0x255e690_0, v0x255dee0_0, v0x255df80_0, v0x255e020_0, v0x255e160_0, v0x255e3e0_0, v0x255e340_0, v0x255e2a0_0, v0x255e200_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2514940;
T_9 ;
    %load/vec4 v0x255e480_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x255e480_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x255e480_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x255e480_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x255e480_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x255e480_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x255e480_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x255e480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x255e480_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x255e480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2514940;
T_10 ;
    %wait E_0x2513120;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x255e480_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x255e480_0, 4, 32;
    %load/vec4 v0x255e5c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x255e480_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x255e480_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x255e480_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x255e480_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x255e3e0_0;
    %load/vec4 v0x255e3e0_0;
    %load/vec4 v0x255e340_0;
    %xor;
    %load/vec4 v0x255e3e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x255e480_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x255e480_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x255e480_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x255e480_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x255e2a0_0;
    %load/vec4 v0x255e2a0_0;
    %load/vec4 v0x255e200_0;
    %xor;
    %load/vec4 v0x255e2a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x255e480_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x255e480_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x255e480_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x255e480_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/ece241_2013_q2/iter0/response1/top_module.sv";
