<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p415" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_415{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_415{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_415{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_415{left:86px;bottom:998px;letter-spacing:-0.15px;}
#t5_415{left:147px;bottom:998px;letter-spacing:-0.12px;}
#t6_415{left:190px;bottom:998px;letter-spacing:-0.15px;}
#t7_415{left:396px;bottom:998px;letter-spacing:-0.14px;}
#t8_415{left:483px;bottom:998px;letter-spacing:-0.11px;}
#t9_415{left:483px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ta_415{left:86px;bottom:952px;letter-spacing:-0.18px;}
#tb_415{left:147px;bottom:952px;letter-spacing:-0.12px;}
#tc_415{left:190px;bottom:952px;letter-spacing:-0.16px;}
#td_415{left:396px;bottom:952px;letter-spacing:-0.12px;}
#te_415{left:483px;bottom:952px;letter-spacing:-0.12px;}
#tf_415{left:483px;bottom:930px;letter-spacing:-0.11px;word-spacing:-0.42px;}
#tg_415{left:483px;bottom:914px;letter-spacing:-0.11px;}
#th_415{left:483px;bottom:897px;letter-spacing:-0.11px;}
#ti_415{left:483px;bottom:875px;}
#tj_415{left:499px;bottom:875px;letter-spacing:-0.12px;}
#tk_415{left:483px;bottom:860px;}
#tl_415{left:499px;bottom:860px;letter-spacing:-0.11px;}
#tm_415{left:499px;bottom:845px;letter-spacing:-0.12px;}
#tn_415{left:86px;bottom:820px;letter-spacing:-0.18px;}
#to_415{left:147px;bottom:820px;letter-spacing:-0.12px;}
#tp_415{left:190px;bottom:820px;letter-spacing:-0.16px;}
#tq_415{left:396px;bottom:820px;letter-spacing:-0.12px;}
#tr_415{left:483px;bottom:820px;letter-spacing:-0.12px;}
#ts_415{left:483px;bottom:799px;letter-spacing:-0.13px;}
#tt_415{left:86px;bottom:774px;letter-spacing:-0.18px;}
#tu_415{left:147px;bottom:774px;letter-spacing:-0.12px;}
#tv_415{left:190px;bottom:774px;letter-spacing:-0.16px;}
#tw_415{left:396px;bottom:774px;letter-spacing:-0.12px;}
#tx_415{left:483px;bottom:774px;letter-spacing:-0.12px;}
#ty_415{left:483px;bottom:753px;letter-spacing:-0.12px;}
#tz_415{left:86px;bottom:729px;letter-spacing:-0.18px;}
#t10_415{left:147px;bottom:729px;letter-spacing:-0.12px;}
#t11_415{left:190px;bottom:729px;letter-spacing:-0.16px;}
#t12_415{left:396px;bottom:729px;letter-spacing:-0.12px;}
#t13_415{left:483px;bottom:729px;letter-spacing:-0.12px;}
#t14_415{left:483px;bottom:707px;letter-spacing:-0.13px;}
#t15_415{left:86px;bottom:683px;letter-spacing:-0.18px;}
#t16_415{left:147px;bottom:683px;letter-spacing:-0.12px;}
#t17_415{left:190px;bottom:683px;letter-spacing:-0.16px;}
#t18_415{left:396px;bottom:683px;letter-spacing:-0.12px;}
#t19_415{left:483px;bottom:683px;letter-spacing:-0.12px;}
#t1a_415{left:483px;bottom:661px;letter-spacing:-0.13px;}
#t1b_415{left:86px;bottom:637px;letter-spacing:-0.18px;}
#t1c_415{left:147px;bottom:637px;letter-spacing:-0.12px;}
#t1d_415{left:190px;bottom:637px;letter-spacing:-0.16px;}
#t1e_415{left:396px;bottom:637px;letter-spacing:-0.12px;}
#t1f_415{left:483px;bottom:637px;letter-spacing:-0.12px;}
#t1g_415{left:483px;bottom:616px;letter-spacing:-0.12px;}
#t1h_415{left:86px;bottom:591px;letter-spacing:-0.18px;}
#t1i_415{left:147px;bottom:591px;letter-spacing:-0.12px;}
#t1j_415{left:190px;bottom:591px;letter-spacing:-0.16px;}
#t1k_415{left:396px;bottom:591px;letter-spacing:-0.12px;}
#t1l_415{left:483px;bottom:591px;letter-spacing:-0.12px;}
#t1m_415{left:483px;bottom:570px;letter-spacing:-0.12px;}
#t1n_415{left:86px;bottom:545px;letter-spacing:-0.18px;}
#t1o_415{left:147px;bottom:545px;letter-spacing:-0.12px;}
#t1p_415{left:190px;bottom:545px;letter-spacing:-0.16px;}
#t1q_415{left:396px;bottom:545px;letter-spacing:-0.12px;}
#t1r_415{left:483px;bottom:545px;letter-spacing:-0.12px;}
#t1s_415{left:483px;bottom:524px;letter-spacing:-0.12px;}
#t1t_415{left:86px;bottom:499px;letter-spacing:-0.18px;}
#t1u_415{left:143px;bottom:499px;letter-spacing:-0.17px;}
#t1v_415{left:190px;bottom:499px;letter-spacing:-0.14px;}
#t1w_415{left:396px;bottom:499px;letter-spacing:-0.14px;}
#t1x_415{left:483px;bottom:499px;letter-spacing:-0.12px;}
#t1y_415{left:483px;bottom:478px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1z_415{left:86px;bottom:454px;letter-spacing:-0.17px;}
#t20_415{left:143px;bottom:454px;letter-spacing:-0.17px;}
#t21_415{left:190px;bottom:454px;letter-spacing:-0.13px;}
#t22_415{left:396px;bottom:454px;letter-spacing:-0.14px;}
#t23_415{left:483px;bottom:454px;letter-spacing:-0.12px;}
#t24_415{left:483px;bottom:432px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t25_415{left:87px;bottom:408px;letter-spacing:-0.16px;}
#t26_415{left:143px;bottom:408px;letter-spacing:-0.16px;}
#t27_415{left:190px;bottom:408px;letter-spacing:-0.15px;}
#t28_415{left:396px;bottom:408px;letter-spacing:-0.12px;}
#t29_415{left:483px;bottom:408px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2a_415{left:483px;bottom:386px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2b_415{left:87px;bottom:362px;letter-spacing:-0.16px;}
#t2c_415{left:143px;bottom:362px;letter-spacing:-0.16px;}
#t2d_415{left:190px;bottom:362px;letter-spacing:-0.15px;}
#t2e_415{left:396px;bottom:362px;letter-spacing:-0.12px;}
#t2f_415{left:483px;bottom:362px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2g_415{left:483px;bottom:341px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2h_415{left:86px;bottom:316px;letter-spacing:-0.14px;}
#t2i_415{left:143px;bottom:316px;letter-spacing:-0.17px;}
#t2j_415{left:190px;bottom:316px;letter-spacing:-0.15px;}
#t2k_415{left:396px;bottom:316px;letter-spacing:-0.14px;}
#t2l_415{left:483px;bottom:316px;letter-spacing:-0.12px;}
#t2m_415{left:483px;bottom:295px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2n_415{left:190px;bottom:270px;letter-spacing:-0.11px;}
#t2o_415{left:483px;bottom:270px;}
#t2p_415{left:499px;bottom:270px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2q_415{left:483px;bottom:255px;}
#t2r_415{left:499px;bottom:255px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2s_415{left:483px;bottom:240px;}
#t2t_415{left:499px;bottom:240px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2u_415{left:483px;bottom:209px;letter-spacing:-0.11px;}
#t2v_415{left:483px;bottom:192px;letter-spacing:-0.12px;}
#t2w_415{left:483px;bottom:171px;letter-spacing:-0.11px;}
#t2x_415{left:483px;bottom:154px;letter-spacing:-0.13px;}
#t2y_415{left:190px;bottom:130px;letter-spacing:-0.15px;}
#t2z_415{left:483px;bottom:130px;letter-spacing:-0.14px;}
#t30_415{left:93px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t31_415{left:178px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t32_415{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t33_415{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t34_415{left:241px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t35_415{left:409px;bottom:1063px;letter-spacing:-0.15px;}
#t36_415{left:412px;bottom:1046px;letter-spacing:-0.14px;}
#t37_415{left:618px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t38_415{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t39_415{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_415{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_415{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_415{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_415{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_415{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts415" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg415Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg415" style="-webkit-user-select: none;"><object width="935" height="1210" data="415/415.svg" type="image/svg+xml" id="pdf415" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_415" class="t s1_415">Vol. 4 </span><span id="t2_415" class="t s1_415">2-399 </span>
<span id="t3_415" class="t s2_415">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_415" class="t s3_415">3AH </span><span id="t5_415" class="t s3_415">58 </span><span id="t6_415" class="t s3_415">IA32_FEATURE_CONTROL </span><span id="t7_415" class="t s3_415">Unique </span><span id="t8_415" class="t s3_415">Control Features in IA-32 Processor (R/W) </span>
<span id="t9_415" class="t s3_415">See Table 2-2. </span>
<span id="ta_415" class="t s3_415">40H </span><span id="tb_415" class="t s3_415">64 </span><span id="tc_415" class="t s3_415">MSR_LASTBRANCH_0 </span><span id="td_415" class="t s3_415">Unique </span><span id="te_415" class="t s3_415">Last Branch Record 0 (R/W) </span>
<span id="tf_415" class="t s3_415">One of 8 last branch record registers on the last branch record </span>
<span id="tg_415" class="t s3_415">stack: bits 31-0 hold the ‘from’ address and bits 63-32 hold </span>
<span id="th_415" class="t s3_415">the ‘to’ address. See also: </span>
<span id="ti_415" class="t s3_415">• </span><span id="tj_415" class="t s3_415">Last Branch Record Stack TOS at 1C9H </span>
<span id="tk_415" class="t s3_415">• </span><span id="tl_415" class="t s3_415">Section 18.15, “Last Branch, Interrupt, and Exception </span>
<span id="tm_415" class="t s3_415">Recording (Pentium M Processors).” </span>
<span id="tn_415" class="t s3_415">41H </span><span id="to_415" class="t s3_415">65 </span><span id="tp_415" class="t s3_415">MSR_LASTBRANCH_1 </span><span id="tq_415" class="t s3_415">Unique </span><span id="tr_415" class="t s3_415">Last Branch Record 1 (R/W) </span>
<span id="ts_415" class="t s3_415">See description of MSR_LASTBRANCH_0. </span>
<span id="tt_415" class="t s3_415">42H </span><span id="tu_415" class="t s3_415">66 </span><span id="tv_415" class="t s3_415">MSR_LASTBRANCH_2 </span><span id="tw_415" class="t s3_415">Unique </span><span id="tx_415" class="t s3_415">Last Branch Record 2 (R/W) </span>
<span id="ty_415" class="t s3_415">See description of MSR_LASTBRANCH_0. </span>
<span id="tz_415" class="t s3_415">43H </span><span id="t10_415" class="t s3_415">67 </span><span id="t11_415" class="t s3_415">MSR_LASTBRANCH_3 </span><span id="t12_415" class="t s3_415">Unique </span><span id="t13_415" class="t s3_415">Last Branch Record 3 (R/W) </span>
<span id="t14_415" class="t s3_415">See description of MSR_LASTBRANCH_0. </span>
<span id="t15_415" class="t s3_415">44H </span><span id="t16_415" class="t s3_415">68 </span><span id="t17_415" class="t s3_415">MSR_LASTBRANCH_4 </span><span id="t18_415" class="t s3_415">Unique </span><span id="t19_415" class="t s3_415">Last Branch Record 4 (R/W) </span>
<span id="t1a_415" class="t s3_415">See description of MSR_LASTBRANCH_0. </span>
<span id="t1b_415" class="t s3_415">45H </span><span id="t1c_415" class="t s3_415">69 </span><span id="t1d_415" class="t s3_415">MSR_LASTBRANCH_5 </span><span id="t1e_415" class="t s3_415">Unique </span><span id="t1f_415" class="t s3_415">Last Branch Record 5 (R/W) </span>
<span id="t1g_415" class="t s3_415">See description of MSR_LASTBRANCH_0. </span>
<span id="t1h_415" class="t s3_415">46H </span><span id="t1i_415" class="t s3_415">70 </span><span id="t1j_415" class="t s3_415">MSR_LASTBRANCH_6 </span><span id="t1k_415" class="t s3_415">Unique </span><span id="t1l_415" class="t s3_415">Last Branch Record 6 (R/W) </span>
<span id="t1m_415" class="t s3_415">See description of MSR_LASTBRANCH_0. </span>
<span id="t1n_415" class="t s3_415">47H </span><span id="t1o_415" class="t s3_415">71 </span><span id="t1p_415" class="t s3_415">MSR_LASTBRANCH_7 </span><span id="t1q_415" class="t s3_415">Unique </span><span id="t1r_415" class="t s3_415">Last Branch Record 7 (R/W) </span>
<span id="t1s_415" class="t s3_415">See description of MSR_LASTBRANCH_0. </span>
<span id="t1t_415" class="t s3_415">79H </span><span id="t1u_415" class="t s3_415">121 </span><span id="t1v_415" class="t s3_415">IA32_BIOS_UPDT_TRIG </span><span id="t1w_415" class="t s3_415">Unique </span><span id="t1x_415" class="t s3_415">BIOS Update Trigger Register (W) </span>
<span id="t1y_415" class="t s3_415">See Table 2-2. </span>
<span id="t1z_415" class="t s3_415">8BH </span><span id="t20_415" class="t s3_415">139 </span><span id="t21_415" class="t s3_415">IA32_BIOS_SIGN_ID </span><span id="t22_415" class="t s3_415">Unique </span><span id="t23_415" class="t s3_415">BIOS Update Signature ID (R/W) </span>
<span id="t24_415" class="t s3_415">See Table 2-2. </span>
<span id="t25_415" class="t s3_415">C1H </span><span id="t26_415" class="t s3_415">193 </span><span id="t27_415" class="t s3_415">IA32_PMC0 </span><span id="t28_415" class="t s3_415">Unique </span><span id="t29_415" class="t s3_415">Performance Counter Register </span>
<span id="t2a_415" class="t s3_415">See Table 2-2. </span>
<span id="t2b_415" class="t s3_415">C2H </span><span id="t2c_415" class="t s3_415">194 </span><span id="t2d_415" class="t s3_415">IA32_PMC1 </span><span id="t2e_415" class="t s3_415">Unique </span><span id="t2f_415" class="t s3_415">Performance Counter Register </span>
<span id="t2g_415" class="t s3_415">See Table 2-2. </span>
<span id="t2h_415" class="t s3_415">CDH </span><span id="t2i_415" class="t s3_415">205 </span><span id="t2j_415" class="t s3_415">MSR_FSB_FREQ </span><span id="t2k_415" class="t s3_415">Shared </span><span id="t2l_415" class="t s3_415">Scaleable Bus Speed (R/O) </span>
<span id="t2m_415" class="t s3_415">This field indicates the scalable bus clock speed: </span>
<span id="t2n_415" class="t s3_415">2:0 </span><span id="t2o_415" class="t s3_415">• </span><span id="t2p_415" class="t s3_415">101B: 100 MHz (FSB 400) </span>
<span id="t2q_415" class="t s3_415">• </span><span id="t2r_415" class="t s3_415">001B: 133 MHz (FSB 533) </span>
<span id="t2s_415" class="t s3_415">• </span><span id="t2t_415" class="t s3_415">011B: 167 MHz (FSB 667) </span>
<span id="t2u_415" class="t s3_415">133.33 MHz should be utilized if performing calculation with </span>
<span id="t2v_415" class="t s3_415">System Bus Speed when encoding is 101B. </span>
<span id="t2w_415" class="t s3_415">166.67 MHz should be utilized if performing calculation with </span>
<span id="t2x_415" class="t s3_415">System Bus Speed when encoding is 001B. </span>
<span id="t2y_415" class="t s3_415">63:3 </span><span id="t2z_415" class="t s3_415">Reserved </span>
<span id="t30_415" class="t s4_415">Table 2-58. </span><span id="t31_415" class="t s4_415">MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV </span>
<span id="t32_415" class="t s5_415">Register </span>
<span id="t33_415" class="t s5_415">Address </span><span id="t34_415" class="t s5_415">Register Name </span>
<span id="t35_415" class="t s5_415">Shared/ </span>
<span id="t36_415" class="t s5_415">Unique </span><span id="t37_415" class="t s5_415">Bit Description </span>
<span id="t38_415" class="t s5_415">Hex </span><span id="t39_415" class="t s5_415">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
