$date
  Thu Jun 20 22:47:23 2024
$end
$version
  GHDL v0
$end
$timescale
  1 ps
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module genericcomponent $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 4 # din[3:0] $end
$var reg 4 $ dout[3:0] $end
$var reg 4 % inversa[3:0] $end
$var integer 32 & counter $end
$comment state is not handled $end
$var reg 1 ' enable $end
$var reg 4 ( array_signal[3:0] $end
$var reg 4 ) temporal[3:0] $end
$var reg 4 * temp_inversa[3:0] $end
$scope module u_inversor $end
$var reg 4 + entrada[3:0] $end
$var reg 4 , salida[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
1"
b0001 #
b0000 $
b0000 %
b0 &
0'
b0000 (
bUUUU )
b1110 *
b0001 +
b1110 ,
#5000
0!
#10000
1!
0"
#15000
0!
#20000
1!
1'
#25000
0!
#30000
1!
bUUUU $
b1110 %
b1 &
bUUUU (
b0001 )
#35000
0!
#40000
1!
b0001 $
b10 &
b0001 (
#45000
0!
#50000
1!
b11 &
#55000
0!
#60000
1!
b100 &
#65000
0!
#70000
1!
b101 &
#75000
0!
#80000
1!
b110 &
#85000
0!
#90000
1!
b111 &
#95000
0!
#100000
1!
b1000 &
#105000
0!
#110000
1!
b1001 &
#115000
0!
#120000
1!
b1010 &
#125000
0!
#130000
1!
b1111 $
b1111 (
#135000
0!
#140000
1!
#145000
0!
#150000
