#ifndef __LINUX_MFD_APW8889_H
#define __LINUX_MFD_APW8889_H

/* button registers */
#define APW8889_REG_INTR                (0x00)
#define APW8889_REG_INTR_MASK           (0x01)
#define APW8889_REG_PWRKEY              (0x02)
#define APW8889_REG_SYS_CONTROL         (0x04)

/* regulator control registers */
#define APW8889_REG_FAULT_STATUS        (0x03)
#define APW8889_REG_ONOFF               (0x05)
#define APW8889_REG_DISCHG              (0x06)
#define APW8889_REG_DC1DC2_MODE         (0x07)
#define APW8889_REG_DC1_MODE            (APW8889_REG_DC1DC2_MODE)
#define APW8889_REG_DC2_MODE            (APW8889_REG_DC1DC2_MODE)
#define APW8889_REG_DC3DC4_MODE         (0x08)
#define APW8889_REG_DC3_MODE            (APW8889_REG_DC3DC4_MODE)
#define APW8889_REG_DC4_MODE            (APW8889_REG_DC3DC4_MODE)
#define APW8889_REG_DC5DC6_MODE         (0x09)
#define APW8889_REG_DC5_MODE            (APW8889_REG_DC5DC6_MODE)
#define APW8889_REG_DC6_MODE            (APW8889_REG_DC5DC6_MODE)
#define APW8889_REG_LDO1_MODE           (0x0A)
#define APW8889_REG_DC1_NRMVOLT         (0x0B)
#define APW8889_REG_DC2_NRMVOLT         (0x0C)
#define APW8889_REG_DC3_NRMVOLT         (0x0D)
#define APW8889_REG_DC4_NRMVOLT         (0x0E)
#define APW8889_REG_DC6_NRMVOLT         (0x0F)
#define APW8889_REG_LDO1_NRMVOLT        (0x10)
#define APW8889_REG_DC1_SLPVOLT         (0x11)
#define APW8889_REG_DC2_SLPVOLT         (0x12)
#define APW8889_REG_DC3_SLPVOLT         (0x13)
#define APW8889_REG_DC4_SLPVOLT         (0x14)
#define APW8889_REG_DC6_SLPVOLT         (0x15)
#define APW8889_REG_LDO1_SLPVOLT        (0x16)
#define APW8889_REG_CLAMP               (0x17)

/* misc registers */
#define APW8889_REG_CHIP_ID             (0x1D)
#define APW8889_REG_VERSION             (0x1E)

/* register field: ONOFF */
#define APW8889_DC1_ON_MASK             (0x80)
#define APW8889_DC1_ON_SHIFT            (7)
#define APW8889_DC1_ON_WIDTH            (1)
#define APW8889_DC2_ON_MASK             (0x40)
#define APW8889_DC2_ON_SHIFT            (6)
#define APW8889_DC2_ON_WIDTH            (1)
#define APW8889_DC3_ON_MASK             (0x20)
#define APW8889_DC3_ON_SHIFT            (5)
#define APW8889_DC3_ON_WIDTH            (1)
#define APW8889_DC4_ON_MASK             (0x10)
#define APW8889_DC4_ON_SHIFT            (4)
#define APW8889_DC4_ON_WIDTH            (1)
#define APW8889_DC5_ON_MASK             (0x08)
#define APW8889_DC5_ON_SHIFT            (3)
#define APW8889_DC5_ON_WIDTH            (1)
#define APW8889_DC6_ON_MASK             (0x04)
#define APW8889_DC6_ON_SHIFT            (2)
#define APW8889_DC6_ON_WIDTH            (1)
#define APW8889_LDO1_ON_MASK            (0x01)
#define APW8889_LDO1_ON_SHIFT           (0)
#define APW8889_LDO1_ON_WIDTH           (1)

/* register field: DISCHG */
#define APW8889_DC1_DISCHG_MASK         (0x80)
#define APW8889_DC1_DISCHG_SHIFT        (7)
#define APW8889_DC1_DISCHG_WIDTH        (1)
#define APW8889_DC2_DISCHG_MASK         (0x40)
#define APW8889_DC2_DISCHG_SHIFT        (6)
#define APW8889_DC2_DISCHG_WIDTH        (1)
#define APW8889_DC3_DISCHG_MASK         (0x20)
#define APW8889_DC3_DISCHG_SHIFT        (5)
#define APW8889_DC3_DISCHG_WIDTH        (1)
#define APW8889_DC4_DISCHG_MASK         (0x10)
#define APW8889_DC4_DISCHG_SHIFT        (4)
#define APW8889_DC4_DISCHG_WIDTH        (1)
#define APW8889_DC5_DISCHG_MASK         (0x08)
#define APW8889_DC5_DISCHG_SHIFT        (3)
#define APW8889_DC5_DISCHG_WIDTH        (1)
#define APW8889_DC6_DISCHG_MASK         (0x04)
#define APW8889_DC6_DISCHG_SHIFT        (2)
#define APW8889_DC6_DISCHG_WIDTH        (1)
#define APW8889_LDO1_DISCHG_MASK        (0x01)
#define APW8889_LDO1_DISCHG_SHIFT       (0)
#define APW8889_LDO1_DISCHG_WIDTH       (1)

/* register field: MODE */
#define APW8889_DC1_NRMMODE_MASK        (0xC0)
#define APW8889_DC1_NRMMODE_SHIFT       (6)
#define APW8889_DC1_NRMMODE_WIDTH       (2)
#define APW8889_DC1_SLPMODE_MASK        (0x30)
#define APW8889_DC1_SLPMODE_SHIFT       (4)
#define APW8889_DC1_SLPMODE_WIDTH       (2)
#define APW8889_DC2_NRMMODE_MASK        (0x0C)
#define APW8889_DC2_NRMMODE_SHIFT       (2)
#define APW8889_DC2_NRMMODE_WIDTH       (2)
#define APW8889_DC2_SLPMODE_MASK        (0x03)
#define APW8889_DC2_SLPMODE_SHIFT       (0)
#define APW8889_DC2_SLPMODE_WIDTH       (2)
#define APW8889_DC3_NRMMODE_MASK        (0xC0)
#define APW8889_DC3_NRMMODE_SHIFT       (6)
#define APW8889_DC3_NRMMODE_WIDTH       (2)
#define APW8889_DC3_SLPMODE_MASK        (0x30)
#define APW8889_DC3_SLPMODE_SHIFT       (4)
#define APW8889_DC3_SLPMODE_WIDTH       (2)
#define APW8889_DC4_NRMMODE_MASK        (0x0C)
#define APW8889_DC4_NRMMODE_SHIFT       (2)
#define APW8889_DC4_NRMMODE_WIDTH       (2)
#define APW8889_DC4_SLPMODE_MASK        (0x03)
#define APW8889_DC4_SLPMODE_SHIFT       (0)
#define APW8889_DC4_SLPMODE_WIDTH       (2)
#define APW8889_DC5_NRMMODE_MASK        (0xC0)
#define APW8889_DC5_NRMMODE_SHIFT       (6)
#define APW8889_DC5_NRMMODE_WIDTH       (2)
#define APW8889_DC5_SLPMODE_MASK        (0x30)
#define APW8889_DC5_SLPMODE_SHIFT       (4)
#define APW8889_DC5_SLPMODE_WIDTH       (2)
#define APW8889_DC6_NRMMODE_MASK        (0x0C)
#define APW8889_DC6_NRMMODE_SHIFT       (2)
#define APW8889_DC6_NRMMODE_WIDTH       (2)
#define APW8889_DC6_SLPMODE_MASK        (0x03)
#define APW8889_DC6_SLPMODE_SHIFT       (0)
#define APW8889_DC6_SLPMODE_WIDTH       (2)
#define APW8889_LDO1_NRMMODE_MASK       (0xC0)
#define APW8889_LDO1_NRMMODE_SHIFT      (6)
#define APW8889_LDO1_NRMMODE_WIDTH      (2)
#define APW8889_LDO1_SLPMODE_MASK       (0x30)
#define APW8889_LDO1_SLPMODE_SHIFT      (4)
#define APW8889_LDO1_SLPMODE_WIDTH      (2)

/* register field: NRMVOLT / SLPVOLT */
#define APW8889_DC1_NRMVOLT_MASK        (0x3F)
#define APW8889_DC1_NRMVOLT_SHIFT       (0)
#define APW8889_DC1_NRMVOLT_WIDTH       (6)
#define APW8889_DC1_SLPVOLT_MASK        (0x3F)
#define APW8889_DC1_SLPVOLT_SHIFT       (0)
#define APW8889_DC1_SLPVOLT_WIDTH       (6)
#define APW8889_DC2_NRMVOLT_MASK        (0x3F)
#define APW8889_DC2_NRMVOLT_SHIFT       (0)
#define APW8889_DC2_NRMVOLT_WIDTH       (6)
#define APW8889_DC2_SLPVOLT_MASK        (0x3F)
#define APW8889_DC2_SLPVOLT_SHIFT       (0)
#define APW8889_DC2_SLPVOLT_WIDTH       (6)
#define APW8889_DC3_NRMVOLT_MASK        (0x3F)
#define APW8889_DC3_NRMVOLT_SHIFT       (0)
#define APW8889_DC3_NRMVOLT_WIDTH       (6)
#define APW8889_DC3_SLPVOLT_MASK        (0x3F)
#define APW8889_DC3_SLPVOLT_SHIFT       (0)
#define APW8889_DC3_SLPVOLT_WIDTH       (6)
#define APW8889_DC4_NRMVOLT_MASK        (0x3F)
#define APW8889_DC4_NRMVOLT_SHIFT       (0)
#define APW8889_DC4_NRMVOLT_WIDTH       (6)
#define APW8889_DC4_SLPVOLT_MASK        (0x3F)
#define APW8889_DC4_SLPVOLT_SHIFT       (0)
#define APW8889_DC4_SLPVOLT_WIDTH       (6)
#define APW8889_DC6_NRMVOLT_MASK        (0x3F)
#define APW8889_DC6_NRMVOLT_SHIFT       (2)
#define APW8889_DC6_NRMVOLT_WIDTH       (6)
#define APW8889_DC6_SLPVOLT_MASK        (0x3F)
#define APW8889_DC6_SLPVOLT_SHIFT       (0)
#define APW8889_DC6_SLPVOLT_WIDTH       (6)
#define APW8889_LDO1_NRMVOLT_MASK       (0x1F)
#define APW8889_LDO1_NRMVOLT_SHIFT      (0)
#define APW8889_LDO1_NRMVOLT_WIDTH      (5)
#define APW8889_LDO1_SLPVOLT_MASK       (0x1F)
#define APW8889_LDO1_SLPVOLT_SHIFT      (0)
#define APW8889_LDO1_SLPVOLT_WIDTH      (5)

/* register field: CLAMP */
#define APW8889_DC2_CLAMP_MASK          (0x4)
#define APW8889_DC2_CLAMP_SHIFT         (2)
#define APW8889_DC2_CLAMP_WIDTH         (1)
#define APW8889_DC3_CLAMP_MASK          (0x2)
#define APW8889_DC3_CLAMP_SHIFT         (1)
#define APW8889_DC3_CLAMP_WIDTH         (1)
#define APW8889_DC4_CLAMP_MASK          (0x1)
#define APW8889_DC4_CLAMP_SHIFT         (0)
#define APW8889_DC4_CLAMP_WIDTH         (1)

#endif /* __LINUX_MFD_APW8889_H */
