$date
	Sun Aug 13 23:20:40 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ShiftRegister_tb $end
$var wire 8 ! data_out [7:0] $end
$var reg 1 " clk $end
$var reg 1 # data_in $end
$var reg 1 $ reset_n $end
$var reg 1 % shift_enable $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # data_in $end
$var wire 1 $ reset_n $end
$var wire 1 % shift_enable $end
$var reg 8 & data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
0%
0$
0#
0"
b0 !
$end
#5000
1"
#10000
0"
1$
#15000
1"
#20000
0"
1#
#25000
1"
#30000
0"
#35000
1"
#40000
b1 !
b1 &
1%
1"
#45000
0"
#50000
b0 !
b0 &
1"
0$
#55000
0"
#60000
b1 !
b1 &
1"
1$
#65000
0"
#70000
b11 !
b11 &
0"
