@misc{e2,
  author = {Smith, A. and Bakhoda, A.},
  title = {Microsoft Research Development Kit for EDGE Architectures},
  howpublished = {\url{https://www.microsoft.com/en-us/research/project/e2/}},
  note = {Accessed: 2017-07-14},
  year = {2017},
}
@misc{e2TheReg,
  author = {The Register},
  title = {Now Microsoft ports Windows 10, Linux to homegrown CPU design},
  howpublished = {\url{https://www.theregister.co.uk/2018/06/18/microsoft_e2_edge_windows_10/}},
  note = {Accessed: 2018-11-20},
  year = {2018},
}

@misc{eurolab4hpc,
  author = {EuroLab4HPC},
  title = {Eurolab4HPC Industry Day Co-organized with Multicore Day 2018},
  howpublished = {\url{
https://www.eurolab4hpc.eu/communication/events/24/eurolab4hpc-industry-day-co-organized-with-multicore-day-2018/}},
  note = {Accessed: 2019-03-09},
  year = {2019},
}

@misc{aarontalk,
  author = {EuroLab4HPC},
  title = {Aaron Smith; Microsoft \& Univeristy of Edinburgh - Is it Time for RISC and CISC to Die ?},
  howpublished = {\url{
https://www.youtube.com/watch?v=VNGuTE6OUGc&t=1413s}},
  note = {Accessed: 2019-03-09},
  year = {2019},
}



@misc{twitter,
  author = {Gray, Jan},
  title = {ISCA 2018 E2 Keynote Summary},
  howpublished ={\url{https://twitter.com/jangray/status/1004874394957578242}},
  note = {Accessed: 2018-11-20},
  year = {2018},
}

@misc{iscakeynote,
  author = {Burger, D and Smith, A. and Wright, G.},
  title = {ISCA 2018 Keynote Speakers},
  howpublished = {\url{https://iscaconf.org/isca2018/keynotes.html}},
  note = {Accessed: 2018-11-20},
  year = {2018},
}

@misc{samsung2018,
  author = {Anandtech},
  title = {The Samsung Exynos M3 6 Wide Decode With 50%+ IPC Increase},
  howpublished = {\url{https://www.anandtech.com/show/12361/samsung-exynos-m3-architecture}},
  note = {Accessed: 2018-11-20},
  year = {2018},
}

@misc{apple,
  author = {Anandtech},
  title = {The A12 Vortex CPU micro-architecture},
  howpublished ={ \url{https://www.anandtech.com/show/13392/the-iphone-xs-xs-max-review-unveiling-the-silicon-secrets/3}},
  note = {Accessed: 2018-11-20},
  year = {2018},
}

@misc{intelmanual,
  author = {Intel},
  title = {IntelÂ® 64 and IA-32 Architectures Optimization Reference Manual},
  howpublished={\url{https://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-optimization-manual.pdf}},
  year = {2016},
}

@article{burger1997simplescalar,
  title={The SimpleScalar tool set, version 2.0},
  author={Burger, D. and Austin, T. M.},
  journal={ACM SIGARCH computer architecture news},
  volume={25},
  number={3},
  pages={13--25},
  year={1997},
  publisher={ACM}
}
@article{simulatedAnnealing1983,
  title={Optimization by simulated annealing},
  author={Kirkpatrick, S. and Gelatt, C. D. and Vecchi, M. P.},
  journal={science},
  volume={220},
  number={4598},
  pages={671--680},
  year={1983},
  publisher={American Association for the Advancement of Science}
}

@article{bosboom2014streamjit,
 author = {Bosboom, J. and Rajadurai, S. and Wong, W.F. and Amarasinghe, S.},
 title = {StreamJIT: A Commensal Compiler for High-performance Stream Programming},
 journal = {SIGPLAN Not.},
 issue_date = {October 2014},
 volume = {49},
 number = {10},
 month = oct,
 year = {2014},
 issn = {0362-1340},
 pages = {177--195},
 numpages = {19},
 url = {http://doi.acm.org/10.1145/2714064.2660236},
 doi = {10.1145/2714064.2660236},
 acmid = {2660236},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {domain-specific languages, embedded domain-specific languages},
} 
@INPROCEEDINGS{mibench,
author={Guthaus, M. R. and Ringenberg, J. S. and Ernst, D. and Austin, T. M. and Mudge, T. and Brown, R. B.},
booktitle={Proceedings of the Fourth Annual IEEE WWC},
title={MiBench: A free, commercially representative embedded benchmark suite},
year={2001},
volume={},
number={},
pages={3-14},
keywords={security of data;software performance evaluation;telecommunication computing;instruction sets;embedded systems;embedded programs;benchmark suite;SPEC2000;SimpleScalar;ARM instruction set;performance;representative embedded programs;benchmarking;Microprocessors;Application software;Parallel processing;Process design;Microcontrollers;Code standards;Instruction sets;Digital audio players;Computer science;Multimedia systems},
doi={10.1109/WWC.2001.990739},
ISSN={},
month={Dec},}

@INPROCEEDINGS{mediabench,
author={Lee, C. and Potkonjak, M. and Mangione-Smith, W. H.},
booktitle={Proceedings of 30th Annual MICRO},
title={MediaBench: a tool for evaluating and synthesizing multimedia and communications systems},
year={1997},
volume={},
number={},
pages={330-335},
keywords={multimedia systems;program compilers;parallel programming;instruction sets;microprogramming;parallel architectures;program control structures;software performance evaluation;MediaBench;multimedia systems;communications systems;compilation technology;instruction-level parallelism;general-purpose computing;SPEC benchmark suite;microprocessor architectures;VLIW;SIMD;embedded applications;general-purpose systems;optimization;inner-loops;benchmark suite;experimental measurement;Multimedia communication;Multimedia systems;Computer architecture;Application software;Parallel processing;Microprocessors;VLIW;Program processors;Pipeline processing;Digital signal processing},
doi={10.1109/MICRO.1997.645830},
ISSN={1072-4451},
month={Dec},}
@article{pricopi2012bahurupi,
 author = {Pricopi, M. and Mitra, T.},
 title = {Bahurupi: A Polymorphic Heterogeneous Multi-core Architecture},
 journal = {TACO},
 issue_date = {January 2012},
 volume = {8},
 number = {4},
 month = jan,
 year = {2012},
 articleno = {22},
 publisher = {ACM},
 keywords = {Instruction-level parallelism, multi-core, thread-level parallelism},
} 
@misc{turleywhite,
  title={White Paper Introduction to Intel{\textregistered} Architecture},
  author={Turley, J.},
  year={2014},
  url={https://www.intel.com/content/dam/www/public/us/en/documents/white-papers/ia-introduction-basics-paper.pdf}
}
@article{kanungoKMeans02,
author = {Kanungo, T. and  Mount, D. M. and Netanyahu, N. S. and Piatko, C. D. and Silverman, R. and Wu, A. Y.},
journal = {TPAMI},
title = {An Efficient k-Means Clustering Algorithm: Analysis and Implementation},
year = {2002},
volume = {24},
number = {},
pages = {881-892},
keywords={Pattern recognition; machine learning; data mining; k-means clustering; nearest-neighbor searching; k-d tree; computational geometry; knowledge discovery.},
doi = {10.1109/TPAMI.2002.1017616},
url = {doi.ieeecomputersociety.org/10.1109/TPAMI.2002.1017616},
ISSN = {0162-8828},
month={07}
}

@inproceedings{pingaliTao2011,
 author = {Pingali, K. and Nguyen, D. and Kulkarni, M. and Burtscher, M. and Hassaan, M. A. and Kaleem, R. and Lee, T.H. and Lenharth, A. and Manevich, R. and M{\'e}ndez-Lojo, M. and Prountzos, D. and Sui, X.},
 title = {The Tao of Parallelism in Algorithms},
 booktitle = {Proceedings of the 32Nd ACM SIGPLAN PLDI},
 series = {PLDI '11},
 year = {2011},
 isbn = {978-1-4503-0663-8},
 location = {San Jose, California, USA},
 pages = {12--25},
 numpages = {14},
 url = {http://doi.acm.org/10.1145/1993498.1993501},
 doi = {10.1145/1993498.1993501},
 acmid = {1993501},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {amorphous data-parallelism, galois system, irregular programs, operator formulation, tao-analysis},
} 

@inproceedings{prabhu2011LanguagePar,
 author = {Prabhu, P. and Ghosh, S. and Zhang, Y. and Johnson, N. P. and August, D. I.},
 title = {Commutative Set: A Language Extension for Implicit Parallel Programming},
 booktitle = {Proceedings of the 32Nd ACM SIGPLAN PLDI},
 series = {PLDI '11},
 year = {2011},
 isbn = {978-1-4503-0663-8},
 location = {San Jose, California, USA},
 pages = {1--11},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1993498.1993500},
 doi = {10.1145/1993498.1993500},
 acmid = {1993500},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {automatic parallelization, implicit parallelism, programming model, semantic commutativity, static analysis},
} 


@article{openmp,
 author = {Dagum, L. and Menon, R.},
 title = {OpenMP: An Industry-Standard API for Shared-Memory Programming},
 journal = {IEEE Comput. Sci. Eng.},
 issue_date = {January 1998},
 volume = {5},
 number = {1},
 month = jan,
 year = {1998},
 issn = {1070-9924},
 pages = {46--55},
 numpages = {10},
 url = {https://doi.org/10.1109/99.660313},
 doi = {10.1109/99.660313},
 acmid = {615542},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
} 

@INPROCEEDINGS{Joseph2006LinReg, 
author={Joseph, P. J.  and Vaswani, Kapil and Thazhuthaveetil, M. J. }, 
booktitle={The Twelfth HPCA, 2006.}, 
title={Construction and use of linear regression models for processor performance analysis}, 
year={2006}, 
volume={}, 
number={}, 
pages={99-108}, 
keywords={multiprocessing systems;computer architecture;performance evaluation;digital simulation;regression analysis;linear regression models;processor performance analysis;microarchitectural parameters;simulation based experiments;iterative process;D-optimal experimental designs;cycle-by-cycle superscalar processor simulator;Akaike information criteria;Linear regression;Performance analysis;Buildings;Computer science;Automation;Design optimization;Data mining;Design for experiments;Process design;Pipelines}, 
doi={10.1109/HPCA.2006.1598116}, 
ISSN={1530-0897}, 
month={Feb},}
@inproceedings{Lukefahr2012Composite,
 author = {Lukefahr, A. and Padmanabha, S. and Das, R. and Sleiman, F. M. and Dreslinski, R. and Wenisch, T. F. and Mahlke, S.},
 title = {Composite Cores: Pushing Heterogeneity Into a Core},
 booktitle = {Proceedings of the 2012 45th Annual IEEE/ACM MICRO},
 series = {MICRO-45},
 year = {2012},
 isbn = {978-0-7695-4924-8},
 location = {Vancouver, B.C., CANADA},
 pages = {317--328},
 numpages = {12},
 url = {https://doi.org/10.1109/MICRO.2012.37},
 doi = {10.1109/MICRO.2012.37},
 acmid = {2457508},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {heterogeneous architecture, core microarchitecure, split pipelines, reactive controller},
} 
@article{putnam2010e2,
 author = {Putnam, A. and Smith, A. and Burger, D.},
 title = {Dynamic Vectorization in the E2 Dynamic Multicore Architecture},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {September 2010},
 volume = {38},
 number = {4},
 month = jan,
 year = {2011},
 issn = {0163-5964},
 pages = {27--32},
 numpages = {6},
 publisher = {ACM},
 keywords = {explicit data graph execution (EDGE)},
} 

@article{lee2006linreg,
 author = {Lee, B. C. and Brooks, D. M.},
 title = {Accurate and Efficient Regression Modeling for Microarchitectural Performance and Power Prediction},
 journal = {SIGPLAN Not.},
 issue_date = {November 2006},
 volume = {41},
 number = {11},
 month = oct,
 year = {2006},
 issn = {0362-1340},
 pages = {185--194},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1168918.1168881},
 doi = {10.1145/1168918.1168881},
 acmid = {1168881},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {inference, microarchitecture, regression, simulation, statistics},
} 
@inproceedings{simpoint,
 author = {Perelman, E. and Hamerly, G. and Van Biesbrouck, M. and Sherwood, T. and Calder, B.},
 title = {Using SimPoint for Accurate and Efficient Simulation},
 booktitle = {Proceedings of the 2003 ACM SIGMETRICS},
 series = {SIGMETRICS '03},
 year = {2003},
 isbn = {1-58113-664-1},
 location = {San Diego, CA, USA},
 pages = {318--319},
 numpages = {2},
 url = {http://doi.acm.org/10.1145/781027.781076},
 doi = {10.1145/781027.781076},
 acmid = {781076},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {SimPoint, clustering, fast-forwarding, sampling, simulation},
} 
@article{gray2018edge,
  author    = {Gray, J. and
               Smith, A.},
  title     = {Towards an Area-Efficient Implementation of a High {ILP} {EDGE} Soft
               Processor},
  journal   = {CoRR},
  volume    = {abs/1803.06617},
  year      = {2018},
  url       = {http://arxiv.org/abs/1803.06617},
  archivePrefix = {arXiv},
  eprint    = {1803.06617},
  timestamp = {Mon, 13 Aug 2018 16:47:45 +0200},
  biburl    = {https://dblp.org/rec/bib/journals/corr/abs-1803-06617},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{kim2007tflex,
 author = {Kim, C. and Sethumadhavan, S. and Govindan, M. S. and Ranganathan, N. and Gulati, Divya and Burger, D. and Keckler, S. W.},
 title = {Composable Lightweight Processors},
 booktitle = {Proceedings of the 40th Annual IEEE/ACM MICRO},
 series = {MICRO 40},
 year = {2007},
 isbn = {0-7695-3047-8},
 pages = {381--394},
 numpages = {14},
 publisher = {IEEE Computer Society},
} 

@inproceedings{smith2006edge,
 author = {Smith, A. and Gibson, J. and Maher, B. and Nethercote, N. and Yoder, B. and Burger, D. and McKinley, K. S. and Burrill, J.},
 title = {Compiling for EDGE Architectures},
 booktitle = {CGO},
 series = {CGO '06},
 year = {2006},
 isbn = {0-7695-2499-0}
 } 
@article{lipasti96valpred,
 author = {Lipasti, M. H. and Wilkerson, C. B. and Shen, J. P.},
 title = {Value Locality and Load Value Prediction},
 journal = {SIGPLAN Not.},
 issue_date = {Sept. 1996},
 volume = {31},
 number = {9},
 month = sep,
 year = {1996},
 issn = {0362-1340},
 pages = {138--147},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/248209.237173},
 doi = {10.1145/248209.237173},
 acmid = {237173},
 publisher = {ACM},
 address = {New York, NY, USA},
} 
@article{sibi2014,
 author = {Govindan, M.S. and Robatmili, B. and Li, D. and Maher, B. and Smith, A. and Keckler, S.W. and  Burger, D.},
 title = {Scaling Power and Performance via Processor Composability},
 journal = {IEEE Transactions on Computers},
 issue_date = {August 2014},
 volume = {63},
 number = {8},
 month = aug,
 year = {2014},
 pages = {2025--2038},
 publisher = {IEEE Computer Society Press},
} 
@INPROCEEDINGS{vega2013crank, 
author={Vega, A. and Buyuktosunoglu, A. and Hanson, H. and Bose, P. and Ramani, S.}, 
booktitle={2013 46th Annual IEEE/ACM MICRO (MICRO)}, 
title={Crank it up or dial it down: Coordinated multiprocessor frequency and folding control}, 
year={2013}, 
volume={}, 
number={}, 
pages={210-221}, 
keywords={multiprocessing systems;power aware computing;coordinated multiprocessor frequency;folding control;dynamic power management;processor chip;system design;dynamic voltage and frequency scaling;DVFS;core folding;per-core power gating;PCPG;power control actuators;multicore systems;actuation protocol;system utilization dynamics;power-performance efficiency;coordination protocol;multiknob power management protocol;POWER7+ multicore system;PAMPA;Heuristic algorithms;Robustness;Benchmark testing;Software algorithms;Actuators;Protocols;Servers;robust power management;dynamic voltage and frequency scaling;per-core power gating;multi-core systems}, 
doi={}, 
ISSN={}, 
month={Dec},}
@article{burger04edge,
 author = {Burger, D. and Keckler, S. W. and McKinley, K. S. and Dahlin, M. and John, L. K. and Lin, C. and Moore, C. R. and Burrill, J. and McDonald, R. G. and Yoder, W. and Chen, X. and Desikan, R. and Drolia, S. and Gibson, J. and Govindan, M. S. and Gratz, P. and Hanson, H. and Kim, C. and Kushwaha, S. K. and Liu, H. and Nagarajan, R. and Ranganathan, N. and Reeber, R. and Sankaralingam, K. and Sethumadhavan, S. and Sivakumar, P. and Smith, A.},
 title = {Scaling to the End of Silicon with EDGE Architectures},
 journal = {Computer},
 issue_date = {July 2004},
 volume = {37},
 number = {7},
 month = jul,
 year = {2004},
 issn = {0018-9162},
 pages = {44--55},
 numpages = {12},
 publisher = {IEEE Computer Society Press},
} 

@inproceedings{micolet2016dmpstream,
author = {Micolet, P. J. and Smith, A. and Dubach, C.},
title = {A Machine Learning Approach to Mapping Streaming Workloads to Dynamic Multicore Processors},
booktitle = {LCTES},
series = {LCTES '16},
year = {2016},
isbn = {978-1-4503-4316-9},
location = {Santa Barbara, CA, USA},
pages = {113--122},
numpages = {10},
publisher = {ACM},
keywords = {Dynamic Multicore Processor, Machine Learning, Streaming Programming Languages},
} 

@article{madriles2016anaphase,
 author = {Madriles, C. and L\'{o}pez, P. and Codina, J. M. and Gibert, E. and Latorre, F. and Martinez, A. and Martinez, R. and Gonzalez, A.},
 title = {Boosting Single-thread Performance in Multi-core Systems Through Fine-grain Multi-threading},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {June 2009},
 volume = {37},
 number = {3},
 month = jun,
 year = {2009},
 issn = {0163-5964},
 pages = {474--483},
 numpages = {10},
 publisher = {ACM},
 keywords = {automatic parallelization, core fusion, multicore, single-thread performance, speculative multithreading, thread-level parallelism},
}

@article{mittal2016acmpsurv,
 author = {Mittal, S.},
 title = {A Survey of Techniques for Architecting and Managing Asymmetric Multicore Processors},
 journal = {ACM Computing Surveys},
 issue_date = {February 2016},
 volume = {48},
 number = {3},
 month = feb,
 year = {2016},
 issn = {0360-0300},
 articleno = {45},
 publisher = {ACM},
 keywords = {Review, asymmetric multicore processor, big/little system, classification, heterogeneous multicore architecture, reconfigurable AMP},
}

@inproceedings{Watanabe2010Widget,
author = {Watanabe, Y. and Davis, J. D. and Wood, D. A.},
title = {WiDGET: Wisconsin Decoupled Grid Execution Tiles},
booktitle = {ISCA},
series = {ISCA '10},
year = {2010},
location = {Saint-Malo, France},
pages = {2--13},
numpages = {12},
publisher = {ACM},
keywords = {hardware, instruction steering, performance, power efficiency, power proportional computing},
} 

 

@inproceedings{ipek2007CoreFusion,
author = {Ipek, E. and Kirman, M. and Kirman, N. and Martinez, J. F.},
title = {Core Fusion: Accommodating Software Diversity in Chip Multiprocessors},
booktitle = {ISCA},
series = {ISCA '07},
year = {2007},
location = {San Diego, California, USA},
pages = {186--197},
numpages = {12},
publisher = {ACM},
keywords = {chip multiprocessors, reconfigurable architectures, software diversity},
} 


@inproceedings{sdvbs,
 author = {Venkata, S. K. and Ahn, I. and Jeon, D. and Gupta, A. and Louie, C. and Garcia, S. and Belongie, S. and Taylor, M. B.},
 title = {SD-VBS: The San Diego Vision Benchmark Suite},
 booktitle = {IISWC},
 series = {IISWC '09},
 year = {2009},
 isbn = {978-1-4244-5156-2},
 pages = {55--64},
 numpages = {10},
 publisher = {IEEE Computer Society},
} 

@article{pricopiSchedCoreComp2014,
 author = {Pricopi, M. and Mitra, T.},
 title = {Task Scheduling on Adaptive Multi-Core},
 journal = {IEEE Transactions on Computer},
 issue_date = {October 2014},
 volume = {63},
 number = {10},
 month = oct,
 year = {2014},
 issn = {0018-9340},
 pages = {2590--2603},
 publisher = {IEEE Computer Society},
} 

@inproceedings{thiesStreamit2010,
 author = {Thies, W. and Amarasinghe, S.},
 title = {An Empirical Characterization of Stream Programs and Its Implications for Language and Compiler Design},
 booktitle = {PACT},
 series = {PACT '10},
 year = {2010},
 isbn = {978-1-4503-0178-7},
 pages = {365--376},
 numpages = {12},
 publisher = {ACM},
 keywords = {benchmark suite, stream programming, streamit, synchronous dataflow, workload characterization},
} 

@book{everitCluster2001,
author = {Everitt, Landau, Leese},
title= {Cluster Analysis},
year={2001}
}

@article{dubach13dynamic,
  author = {Dubach, C. and Jones T. M. and Bonilla E. V.},
  title = {Dynamic Microarchitectural Adaptation using Machine Learning},
  journal = {TACO},
  series = {TACO},
  volume = 10,
  issue = 4,
  year = 2013
}

@ARTICLE{dubachDSE2011,
author={Dubach, C. and Jones, T. M. and O'Boyle, M},
journal={IEEE Transactions on Computers},
title={An Empirical Architecture-Centric Approach to Microarchitectural Design Space Exploration},
year={2011},
volume={60},
number={10},
pages={1445-1458},
keywords={benchmark testing;computer architecture;learning (artificial intelligence);microcomputers;microprocessor chips;SPEC CPU 2000;architecture-centric approach;benchmark suite;energy consumption;energy-delay-squared;machine-learning model;microarchitectural configuration;microarchitectural design space exploration;microarchitectural parameter;microarchitecture configuration space;microcomputer;microprocessor;offline learning;offline training;prediction error;prior knowledge;program-specific predictor;Benchmark testing;Energy consumption;Microarchitecture;Predictive models;Radio frequency;Registers;Space exploration;Microprocessors and microcomputers;machine learning.;modeling techniques;performance analysis and design aids},
ISSN={0018-9340},
month={Oct},}

@inproceedings{LoEnPro2014,
 author = {Lo, D. and Cheng, L. and Govindaraju, R. and Barroso, L. A. and Kozyrakis, C.},
 title = {Towards Energy Proportionality for Large-scale Latency-critical Workloads},
 booktitle = {ISCA},
 series = {ISCA '14},
 year = {2014},
 isbn = {978-1-4799-4394-4},
 pages = {301--312},
 numpages = {12},
} 

@article{BenmoussaDyps2014,
 author = {Benmoussa, Y. and Boukhobza, J. and Senn, E. and Hadjadj-Aoul, Y. and Benazzouz, D.},
 title = {DyPS: Dynamic Processor Switching for Energy-aware Video Decoding on Multi-core SoCs},
 journal = {SIGBED Rev.},
 issue_date = {February 2014},
 volume = {11},
 number = {1},
 month = feb,
 year = {2014},
 issn = {1551-3688},
 pages = {56--61},
 numpages = {6},
 publisher = {ACM},
 keywords = {ARM, DSP, GStreamer, adaptive video decoding, embedded Linux, energy},
} 
@inproceedings{jeff2012big,
  title={Big. LITTLE system architecture from ARM: saving power through heterogeneous multiprocessing and task context migration},
  author={Jeff, B.},
  booktitle={DAC},
  pages={1143--1146},
  year={2012},
  organization={ACM}
}

@misc{armbig,
  title={big. LITTLE Technology: The Future of Mobile},
  author={ARM, R},
  year={2013},
  howpublished={\url{https://www.arm.com/files/pdf/big\_LITTLE\_Technology\_the\_Futue\_of\_Mobile.pdf}}
}
@inproceedings{cong2012charm,
 author = {Cong, J. and Ghodrat, M. A. and Gill, M. and Grigorian, B. and Reinman, G.},
 title = {CHARM: A Composable Heterogeneous Accelerator-rich Microprocessor},
 booktitle = {ISPLED},
 series = {ISLPED '12},
 year = {2012},
 isbn = {978-1-4503-1249-3},
 location = {Redondo Beach, California, USA},
 pages = {379--384},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/2333660.2333747},
 doi = {10.1145/2333660.2333747},
 acmid = {2333747},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {accelerator composition, chip multiprocessor, hardware accelerators},
} 
@inproceedings{Padmanabha2017mirage,
 author = {Padmanabha, S. and Lukefahr, A. and Das, R. and Mahlke, S.},
 title = {Mirage Cores: The Illusion of Many Out-of-order Cores Using In-order Hardware},
 booktitle = {MICRO},
 series = {MICRO-50 '17},
 year = {2017},
 isbn = {978-1-4503-4952-9},
 location = {Cambridge, Massachusetts},
 pages = {745--758},
 numpages = {14},
 url = {http://doi.acm.org/10.1145/3123939.3123969},
 doi = {10.1145/3123939.3123969},
 acmid = {3123969},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CMP scheduling, energy-efficient architectures, heterogeneous multicores},
} 
@inproceedings{PouwelseDVS2001,
 author = {Pouwelse, J. and Langendoen, K. and Sips, H.},
 title = {Dynamic Voltage Scaling on a Low-power Microprocessor},
 booktitle = {MobiCom},
 series = {MobiCom '01},
 year = {2001},
 isbn = {1-58113-422-3},
 pages = {251--259},
 numpages = {9},
 publisher = {ACM},
} 

@article{MittalSurv2016,
 author = {Mittal, S.},
 title = {A Survey of Techniques for Architecting and Managing Asymmetric Multicore Processors},
 journal = {ACM Computing Surveys},
 issue_date = {February 2016},
 volume = {48},
 number = {3},
 month = feb,
 year = {2016},
 issn = {0360-0300},
 articleno = {45},
 publisher = {ACM},
 keywords = {Review, asymmetric multicore processor, big/little system, classification, heterogeneous multicore architecture, reconfigurable AMP},
} 
@inproceedings{MuthakaruppanHier2013,
 author = {Muthukaruppan, T. S. and Pricopi, M. and Venkataramani, V. and Mitra, T. and Vishin, S.},
 title = {Hierarchical Power Management for Asymmetric Multi-core in Dark Silicon Era},
 booktitle = {DAC},
 series = {DAC '13},
 year = {2013},
 isbn = {978-1-4503-2071-9},
 pages = {174:1--174:9},
 articleno = {174},
 numpages = {9},
 publisher = {ACM},
 keywords = {asymmetric multi-core, feedback controller, power management},
} 
@inproceedings{JibajaPPerf2016,
 author = {Jibaja, I. and Cao, T. and Blackburn, S. M. and McKinley, K. S.},
 title = {Portable Performance on Asymmetric Multicore Processors},
 booktitle = {CGO},
 series = {CGO '16},
 year = {2016},
 isbn = {978-1-4503-3778-6},
 pages = {24--35},
 numpages = {12},
 publisher = {ACM},
 keywords = {Asymmetric, Energy, Heterogeneous, Managed Software, Multicore, Performance, Scheduling},
} 
@inproceedings{VenkatISADiv2014,
 author = {Venkat, A. and Tullsen, D. M.},
 title = {Harnessing ISA Diversity: Design of a Heterogeneous-ISA Chip Multiprocessor},
 booktitle = {ISCA},
 series = {ISCA '14},
 year = {2014},
 isbn = {978-1-4799-4394-4},
 pages = {121--132},
 numpages = {12},
} 
@article{TomuskHet2015,
 author = {Tomusk, E. and Dubach, C. and O'Boyle, M.},
 title = {Four Metrics to Evaluate Heterogeneous Multicores},
 journal = {TACO},
 issue_date = {January 2016},
 volume = {12},
 number = {4},
 month = nov,
 year = {2015},
 issn = {1544-3566},
 articleno = {37},
 publisher = {ACM},
 keywords = {Localized nonuniformity, effective speed, gap overhead, generality, set overhead, single-ISA},
} 
@article{DubachExpl2012,
 author = {Dubach, C. and Jones, T. M. and O'Boyle, M. F. P.},
 title = {Exploring and Predicting the Effects of Microarchitectural Parameters and Compiler Optimizations on Performance and Energy},
 journal = {TECS},
 issue_date = {June 2012},
 volume = {11S},
 number = {1},
 month = jun,
 year = {2012},
 issn = {1539-9087},
 articleno = {24},
 publisher = {ACM},
 keywords = {Architecture/compiler codesign, design-space exploration, performance prediction},
} 
@inproceedings{Homayoun3DPooling2012,
 author = {Homayoun, H. and Kontorinis, V. and Shayan, A. and Lin, T. and Tullsen, D. M.},
 title = {Dynamically Heterogeneous Cores Through 3D Resource Pooling},
 booktitle = {HPCA},
 series = {HPCA '12},
 year = {2012},
 isbn = {978-1-4673-0827-4},
 pages = {1--12},
 numpages = {12},
 publisher = {IEEE Computer Society},
}
@INPROCEEDINGS{fallinhetblock2014,
author={Fallin, C. and Wilkerson, C. and Mutlu, O.},
booktitle={ICCD},
title={The Heterogeneous Block Architecture},
year={2014},
series={ICCD},
pages={386-393},
keywords={multiprocessing systems;parallel architectures;processor scheduling;HBA design;VLIW;dynamic instruction blocks;energy efficiency;fine-grained heterogeneity;fine-grained heterogeneous core design;heterogeneous block architecture;heterogeneous execution backends;in-order backends;microarchitectures;multiple baseline core designs;out-of-order backends;serial code;Random access memory;Schedules;VLIW},
ISSN={1063-6404},
month={Oct},}

@inproceedings{BauerRSE08,
 author = {Bauer, L. and Shafique, M. and Kreutz, S. and Henkel, J.},
 title = {Run-time System for an Extensible Embedded Processor with Dynamic Instruction Set},
 booktitle = {DATE},
 series = {DATE '08},
 year = {2008},
 numpages = {6},
 publisher = {ACM},
} 
@ARTICLE{paganiEECHM2017,
author={Pagani, S. and Pathania, A. and Shafique, M. and Chen, J. J. and Henkel, J.},
journal={TPDS},
title={Energy Efficiency for Clustered Heterogeneous Multicores},
year={2017},
volume={28},
number={5},
pages={1315-1330},
keywords={Energy consumption;Minimization;Multicore processing;Partitioning algorithms;Real-time systems;Time-frequency analysis;Timing;Energy efficiency;energy minimization;heterogeneous multicores;power management;single frequency approximation (SFA);task partitioning;voltage frequency islands (VFI)},
month={May},}

@INPROCEEDINGS{sfaScheme, 
author={Pagani, S. and Chen, J.}, 
booktitle={RTSS}, 
title={Energy Efficient Task Partitioning Based on the Single Frequency Approximation Scheme}, 
year={2013}, 
volume={}, 
number={}, 
pages={308-318}, 
keywords={approximation theory;energy conservation;power aware computing;resource allocation;scheduling;energy efficient task partitioning;single frequency approximation scheme;computing systems;voltage islands;supply voltage;dynamic voltage and frequency scaling;energy minimization;SFA scheme;energy efficiency;optimal DVFS schedule;approximation factor;dynamic power consumption;sleeping;uni-core procrastination algorithm;ready queue;Approximation methods;Energy consumption;Time-frequency analysis;Power demand;Schedules;Equations;Real-time systems;Energy Efficiency;Task Partitioning;Multiple Voltage Islands;Power Management;Multi-core;Single Frequency Approximation Scheme;SFA}, 
doi={10.1109/RTSS.2013.38}, 
ISSN={1052-8725}, 
month={Dec},}

@INPROCEEDINGS{tavanaElastic, 
author={Tavana, M. K. and Hajkazemi, M. H. and Pathak, D. and Savidis, I. and Homayoun, H.}, 
booktitle={DAC}, 
title={ElasticCore: Enabling Dynamic Heterogeneity with Joint Core and Voltage/Frequency Scaling}, 
year={2015}, 
series={DAC '15},
pages={1-6}, 
keywords={computer architecture;energy conservation;power aware computing;voltage regulators;BigLitte architecture;ElasticCore platform;Oracle predictor;dynamic heterogeneity;energy efficiency;heterogeneous architectures;joint core;voltage regulators;voltage/frequency scaling;Bandwidth;Benchmark testing;Computer architecture;Energy efficiency;Regulators;Sensitivity;Voltage control;DVFS;Energy efficiency;regression model;voltage regulator}, 
month={June},}

@inproceedings{khubaibMorphCore2012,
 author = {Khubaib and Suleman, M. A. and Hashemi, M. and Wilkerson, C. and Patt, Y. N.},
 title = {MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP},
 booktitle = {MICRO},
 series = {MICRO-45},
 year = {2012},
} 

@article{gem5,
 author = {Binkert, N. and Beckmann, B. and Black, G. and Reinhardt, S. K. and Saidi, A. and Basu, A. and Hestness, J. and Hower, D. R. and Krishna, T. and Sardashti, S. and Sen, R. and Sewell, K. and Shoaib, M. and Vaish, N. and Hill, M. D. and Wood, D. A.},
 title = {The Gem5 Simulator},
 journal = {SIGARCH Computer Architecture News},
 issue_date = {May 2011},
 volume = {39},
 number = {2},
 month = aug,
 year = {2011},
 pages = {1--7},
 numpages = {7},
 publisher = {ACM},
}

#streamit#

@article{gebhart2009evaluationtrips,
 author = {Gebhart, M. and Maher, B. A. and Coons, K. E. and Diamond, J. and Gratz, P. and Marino, M. and Ranganathan, N. and Robatmili, B. and Smith, A. and Burrill, J. and Keckler, S. W. and Burger, D. and McKinley, K. S.},
 title = {An Evaluation of the TRIPS Computer System},
 journal = {SIGPLAN Not.},
 issue_date = {March 2009},
 volume = {44},
 number = {3},
 month = mar,
 year = {2009},
 pages = {1--12},
 numpages = {12},
 acmid = {1508246},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {trips}
} 


@article{zhou2014sharingarch,
 author = {Zhou, Y. and Wentzlaff, D.},
 title = {The Sharing Architecture: Sub-core Configurability for IaaS Clouds},
 journal = {SIGPLAN Not.},
 issue_date = {April 2014},
 volume = {49},
 number = {4},
 month = feb,
 year = {2014},
 pages = {559--574},
 numpages = {16},
 acmid = {2541950},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache, cache banks, infrastructure as a service (iaas), market efficiency, slice, utility, virtual core (vcore), virtual machine (vm)}
} 

@INPROCEEDINGS{nagarajan2004parallelarch, 
author={Nagarajan, R. and Kushwaha, S.K. and Burger, D. and McKinley, K. and Lin, C. and Keckler, S.W.}, 
booktitle={PACT}, 
title={Static placement, dynamic issue (SPDI) scheduling for EDGE architectures}, 
year={2004}, 
month={Sept}, 
pages={74-84}, 
keywords={instruction sets;parallel architectures;parallel programming;performance evaluation;processor scheduling;program compilers;EDGE architecture;data graph execution architecture;instruction schedulers;instructions-per-cycle;on-chip latency;processor architectures;static placement dynamic issue scheduling;Computer architecture;Delay;Dynamic scheduling;Hardware;Laboratories;Out of order;Processor scheduling;Scheduling algorithm;VLIW;Wire}} 


@inproceedings{theis2002streamit,
	 author = {Thies, W. and Karczmarek, M. and Amarasinghe, S. P.},
	  title = {StreamIt: A Language for Streaming Applications},
	   booktitle = {CC},
	     year = {2002},
	       pages = {179--196},
	        numpages = {18},
		  acmid = {727935},
		   publisher = {Springer-Verlag},
		    address = {London, UK, UK}
} 

@article{theis2002languagegrid,
 author = {Thies, W. and Karczmarek, M. and Gordon, M. and Maze, D. and Wong, J. and Hoffmann, H. and Brown, M. and Amarasinghe, S.},
 title = {A Common Machine Language for Grid-based Architectures},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {June 2002},
 volume = {30},
 number = {3},
 month = jun,
 year = {2002},
 pages = {13--14},
 numpages = {2},
 acmid = {571673},
 publisher = {ACM},
 address = {New York, NY, USA}
} 

@article{wang2013partitionstreamit,
 author = {Wang, Z. and O'Boyle, M.},
 title = {Using Machine Learning to Partition Streaming Programs},
 journal = {TACO},
 issue_date = {September 2013},
 volume = {10},
 number = {3},
 month = sep,
 year = {2008},
 pages = {20:1--20:25},
 articleno = {20},
 numpages = {25},
 acmid = {2512436},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Compiler optimization, machine learning, multicore, partitioning streaming parallelism}
} 

@article{newton2008compilerembedded,
	 author = {Newton, R. R. and Girod, L. D. and Craig, M. B. and Madden, S. R. and Morrisett, J. G.},
	  title = {Design and Evaluation of a Compiler for Embedded Stream Programs},
	   journal = {SIGPLAN Not.},
	    issue_date = {July 2008},
	     volume = {43},
	      number = {7},
	       month = jun,
	        year = {2008},
		  pages = {131--140},
		   numpages = {10},
		      acmid = {1375675},
		       publisher = {ACM},
		        address = {New York, NY, USA},
			 keywords = {sensor networks, stream processing language}
} 

@online{rknn,
author={R},
title={R: K-Nearest Neighbor},
}

@misc{ecdf,
title={Edinburgh Compute and Data Facility Web Site},
author={University of Edinburgh},
year={1 August 2007, accessed 4th of April. 2016},
note={\url{www.ecdf.ed.ac.uk}}
}

@article{mark2008amdahl,
author = {Mark D. Hill and Michael R. M.},
title = {Amdahl's Law in the Multicore Era},
journal ={Computer},
volume = {41},
number = {7},
year = {2008},
pages = {33-38},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA}
}

@article{suleman2009asymmetric,
 author = {Suleman, M. Aater and Mutlu, Onur and Qureshi, Moinuddin K. and Patt, Yale N.},
 title = {Accelerating Critical Section Execution with Asymmetric Multi-core Architectures},
 journal = {SIGPLAN Not.},
 issue_date = {March 2009},
 volume = {44},
 number = {3},
 month = mar,
 year = {2009},
 pages = {253--264},
 numpages = {12},
 acmid = {1508274},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cmp, critical sections, heterogeneous cores, locks, multi-core, parallel programming}
} 

@article{nagatsuka2011coresymphony,
 author = {Nagatsuka, T. and Sakaguchi, Y. and Matsumura, T. and Kise, K.},
 title = {CoreSymphony: An Efficient Reconfigurable Multi-core Architecture},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {September 2011},
 volume = {39},
 number = {4},
 month = dec,
 year = {2011},
 pages = {32--37},
 numpages = {6},
 acmid = {2082165},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {multi-core architecture, phase variety of application, reconfigurable architecture}
}

@ARTICLE{waingold1997raw, 
author={Waingold, E. and Taylor, M. and Srikrishna, D. and Sarkar, V. and Lee, W. and Lee, V. and Kim, J. and Frank, M. and Finch, P. and Barua, R. and Babb, J. and Amarasinghe, S. and Agarwal, A.}, 
journal={Computer}, 
title={Baring it all to software: Raw machines}, 
year={1997}, 
volume={30}, 
number={9}, 
pages={86-93}, 
keywords={parallel architectures;reconfigurable architectures;Raw processors;compiler;configurable logic;intertile communication;parallel architectures;Application software;Computer architecture;Computer science;Hardware;Laboratories;Logic;Microprocessors;Registers;Switches;Tiles}, 
month={Sep}}


@INPROCEEDINGS{auerbach2012lime, 
author={Auerbach, J. and Bacon, D.F. and Burcea, I. and Cheng, P. and Fink, S.J. and Rabbah, R. and Shukla, S.}, 
booktitle={DAC}, 
title={A compiler and runtime for heterogeneous computing}, 
year={2012}, 
pages={271-276}, 
keywords={field programmable gate arrays;graphics processing units;program compilers;programming languages;CPU;FPGA enabled architectures;GPU;Lime applications;Liquid Metal approach;co-execution;comprehensive compiler;computational elements;graphics processors;heterogeneous computing platforms;heterogeneous systems;program execution orchestration;programming language;reconfigurable hardware;runtime system;Arrays;Field programmable gate arrays;Graphics processing unit;Liquids;Metals;Runtime;FPGA;GPU;Heterogeneous;Java;Streaming}, 
month={June}}

@inproceedings{buck2004brook,
 author = {Buck, I. and Foley, T. and Horn, D. and Sugerman, J. and Fatahalian, K. and Houston, M. and Hanrahan, P.},
 title = {Brook for GPUs: Stream Computing on Graphics Hardware},
 booktitle = {ACM SIGGRAPH 2004},
 year = {2004},
 location = {Los Angeles, California},
 pages = {777--786},
 numpages = {10},
 acmid = {1015800},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Data Parallel Computing, GPU Computing, Brook, Programmable Graphics Hardware, Stream Computing}
} 

@inproceedings{chen2005rawstream,
 author = {Chen, J. and Gordon, M. I. and Thies, W. and Zwicker, M. and Pulli, K. and Durand, F.},
 title = {A Reconfigurable Architecture for Load-balanced Rendering},
 booktitle = {HWWS},
 year = {2005},
 location = {Los Angeles, California},
 pages = {71--80},
 numpages = {10},
 acmid = {1071878},
 publisher = {ACM},
 address = {New York, NY, USA}
} 

@article{gordon2006coarsegrainstream,
 author = {Gordon, M. I. and Thies, W. and Amarasinghe, S.},
 title = {Exploiting Coarse-grained Task, Data, and Pipeline Parallelism in Stream Programs},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {December 2006},
 volume = {34},
 number = {5},
 month = oct,
 year = {2006},
 pages = {151--162},
 numpages = {12},
 acmid = {1168877},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Raw, StreamIt, coarse-grained dataflow, multicore, software pipelining, streams}
} 

@inproceedings{newton2008wavescript,
 author = {Newton, R. R. and Girod, L. D. and Craig, M. B. and Madden, S. R. and Morrisett, J. G.},
 title = {Design and Evaluation of a Compiler for Embedded Stream Programs},
 booktitle = {LCTES},
 year = {2008},
 location = {Tucson, AZ, USA},
 pages = {131--140},
 numpages = {10},
 acmid = {1375675},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {sensor networks, stream processing language}
} 

@article{kudlur2008orchestratingstreamprog,
 author = {Kudlur, M. and Mahlke, S.},
 title = {Orchestrating the Execution of Stream Programs on Multicore Platforms},
 journal = {SIGPLAN Not.},
 issue_date = {June 2008},
 volume = {43},
 number = {6},
 month = jun,
 year = {2008},
 pages = {114--124},
 numpages = {11},
 acmid = {1375596},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cell processor, multicore, software pipelining, stream programming, streamit}
}

@inproceedings{hagiescu2009fpgafolding,
 author = {Hagiescu, A. and Wong, W. F. and Bacon, D. F. and Rabbah, R.},
 title = {A Computing Origami: Folding Streams in FPGAs},
 booktitle = {DAC},
 year = {2009},
 location = {San Francisco, California},
 pages = {282--287},
 numpages = {6},
 acmid = {1629987},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {FPGA, latency, streaming, throughput}
} 
@inproceedings{carpenter2009streammap,
 author = {Carpenter, P. M. and Ramirez, A. and Ayguade, E.},
 title = {Mapping Stream Programs Onto Heterogeneous Multiprocessor Systems},
 booktitle = {CASES},
 year = {2009},
 location = {Grenoble, France},
 pages = {57--66},
 numpages = {10},
 acmid = {1629406},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {convexity, multicore, partitioning, stream programming}
} 

@INPROCEEDINGS{bell2008tile, 
author={Bell, S. and Edwards, B. and Amann, J. and Conlin, R. and Joyce, K. and Leung, V. and MacKay, J. and Reif, M. and Liewei Bao and Brown, J. and Mattina, M. and Chyi-Chang Miao and Ramey, C. and Wentzlaff, D. and Anderson, W. and Berger, E. and Fairbanks, N. and Khan, D. and Montenegro, F. and Stickney, J. and Zook, J.}, 
booktitle={ISSCC}, 
title={TILE64 - Processor: A 64-Core SoC with Mesh Interconnect}, 
year={2008}, 
pages={88-598}, 
keywords={general purpose computers;microprocessor chips;system-on-chip;2D mesh network;SMP Linux;general-purpose processor;mesh interconnect;system-on-chip;Bandwidth;Communication system control;Engines;Microprocessors;Read-write memory;Registers;Silicon;Tail;Telecommunication traffic;Tiles},
month={Feb}}


@article{gulati2008multitaskingdmc,
 author = {Gulati, D. P. and Kim, C. and Sethumadhavan, S. and Keckler, S. W. and Burger, D.},
 title = {Multitasking Workload Scheduling on Flexible Core Chip Multiprocessors},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {May 2008},
 volume = {36},
 number = {2},
 month = may,
 year = {2008},
 pages = {46--55},
 numpages = {10},
 acmid = {1399981},
 publisher = {ACM},
 address = {New York, NY, USA}
} 

@article{wells2009needfordmc,
 author = {Wells, P. M. and Chakraborty, K. and Sohi, G. S.},
 title = {Dynamic Heterogeneity and the Need for Multicore Virtualization},
 journal = {SIGOPS Oper. Syst. Rev.},
 issue_date = {April 2009},
 volume = {43},
 number = {2},
 month = apr,
 year = {2009},
 pages = {5--14},
 numpages = {10},
 acmid = {1531797},
 publisher = {ACM},
 address = {New York, NY, USA}
} 

@inproceedings{santos2013nocdmc,
  author    = "Santos, P.C. and Nazar, G.L. and Anjam, F. and Wong, S. and Matos, D. and Carro, L.",
  title     = "A Fully Dynamic Reconfigurable NoC-based MPSoC: The Advantages of Total Reconfiguration",
  booktitle = "HiPEAC",
  address   = "Berlin, Germany",
  month     = "January",
  year      = "2013",
  pages     = ""
}

@article{eyerman2010amdahl,
 author = {Eyerman, S. and Eeckhout, L.},
 title = {Modeling Critical Sections in Amdahl's Law and Its Implications for Multicore Design},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {June 2010},
 volume = {38},
 number = {3},
 month = jun,
 year = {2010},
 pages = {362--370},
 numpages = {9},
 doi = {10.1145/1816038.1816011},
 acmid = {1816011},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Amdahl's law, analytical performance modeling, critical sections, synchronization},
} 

@inproceedings{amdahl1967validity,
  title={Validity of the single processor approach to achieving large scale computing capabilities},
  author={Amdahl, G. M},
  booktitle={SJCC},
  pages={483--485},
  year={1967},
  organization={ACM}
}

@ARTICLE{bower2008impactd, 
author={Bower, F.A. and Sorin, D.J. and Cox, L.P.}, 
journal={Micro, IEEE}, 
title={The Impact of Dynamically Heterogeneous Multicore Processors on Thread Scheduling}, 
year={2008}, 
volume={28}, 
number={3}, 
pages={17-25}, 
keywords={microprocessor chips;multi-threading;operating systems (computers);power aware computing;processor scheduling;chip multiprocessors;dynamically heterogeneous multicore processors;microarchitecture;operating system schedulers;power-efficiency;thread scheduling;Dynamic scheduling;Energy management;Job shop scheduling;Moore's Law;Multicore processing;Operating systems;Parallel processing;Processor scheduling;Runtime;Yarn;heterogeneous;multicore;operating system;power-efficiency;scheduling}, 
doi={10.1109/MM.2008.46}, 
ISSN={0272-1732}, 
month={May},}

@phdthesis{vuduc2003AutomaticPerf,
 author = {Vuduc, R.},
 title = {Automatic Performance Tuning of Sparse Matrix Kernels},
 year = {2003},
 note = {AAI3121741},
 publisher = {University of California, Berkeley},
} 

@article{gordon2002streamcomp,
 author = {Gordon, M. I. and Thies, W. and Karczmarek, M. and Lin, J. and Meli, A. S. and Lamb, A. A. and Leger, C. and Wong, J. and Hoffmann, H. and Maze, D. and Amarasinghe, S.},
 title = {A Stream Compiler for Communication-exposed Architectures},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {December 2002},
 volume = {30},
 number = {5},
 month = oct,
 year = {2002},
 issn = {0163-5964},
 pages = {291--303},
 numpages = {13},
 doi = {10.1145/635506.605428},
 acmid = {605428},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{farhad2012streamilp,
 author = {Farhad, S. M. and Ko, Y. and Burgstaller, B. and Scholz, B.},
 title = {Profile-guided Deployment of Stream Programs on Multicores},
 series = {LCTES '12},
 year = {2012},
 pages = {79--88},
 numpages = {10},
 doi = {10.1145/2248418.2248430},
 acmid = {2248430},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {multicore, optimization, profiling, stream programming, streamit},
} 


@INPROCEEDINGS{rodrigues2014perf,
author={Rodrigues, R. and Koren, I. and Kundu, S.},
booktitle={VLSI},
title={Performance and Power Benefits of Sharing Execution Units between a High Performance Core and a Low Power Core},
year={2014},
volume={},
number={},
pages={204-209},
keywords={low-power electronics;multiprocessing systems;AMP designs;SMP;asymmetric multicore processor designs;execution units;high performance core;low power core;power benefits;symmetric multicore processors;Art;Hardware;Multicore processing;Out of order;Resource management;Sensitivity;Asymmetric Multicore Processor (AMP);Symmetric Multicore Processor (SMP);performance;performance/ Watt;resource sharing},
doi={10.1109/VLSID.2014.42},
ISSN={1063-9667},
month={Jan},}

@article{venkatHipstr2016,
 author = {Venkat, A. and Shamasunder, S. and Shacham, H. and Tullsen, D. M.},
 title = {HIPStR: Heterogeneous-ISA Program State Relocation},
 journal = {SIGPLAN Not.},
 issue_date = {April 2016},
 volume = {51},
 number = {4},
 month = mar,
 year = {2016},
 issn = {0362-1340},
 pages = {727--741},
 numpages = {15},
 url = {http://doi.acm.org/10.1145/2954679.2872408},
 doi = {10.1145/2954679.2872408},
 acmid = {2872408},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {heterogeneous-ISA CMP, return-oriented programming},
} 

@inproceedings{venkat2014harnessingisa,
 author = {Venkat, A. and Tullsen, D. M.},
 title = {Harnessing ISA Diversity: Design of a heterogeneous-ISA Chip Multiprocessor},
 booktitle = {ISCA},
 series = {ISCA '14},
 year = {2014},
 isbn = {978-1-4799-4394-4},
 location = {Minneapolis, Minnesota, USA},
 pages = {121--132},
 numpages = {12},
 url = {http://dl.acm.org/citation.cfm?id=2665671.2665692},
 acmid = {2665692},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
} 


@article{Gupta2017Dypo,
 author = {Gupta, U. and Patil, C. A. and Bhat, G. and Mishra, P. and Ogras, U. Y.},
 title = {DyPO: Dynamic Pareto-Optimal Configuration Selection for Heterogeneous MpSoCs},
 journal = {TECS},
 issue_date = {October 2017},
 volume = {16},
 number = {5s},
 month = sep,
 year = {2017},
 issn = {1539-9087},
 pages = {123:1--123:20},
 articleno = {123},
 numpages = {20},
 url = {http://doi.acm.org/10.1145/3126530},
 doi = {10.1145/3126530},
 acmid = {3126530},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Basic blocks, Clang, DPM, DVFS, Energy, LLVM, Logistic regression, Mobile platforms, Multi-cores, PAPI, Pareto optimization, Performance per watt, Power},
} 

@article{DeVuystMigration2012,
 author = {DeVuyst, M. and Venkat, A. and Tullsen, D. M.},
 title = {Execution Migration in a heterogeneous-ISA Chip Multiprocessor},
 journal = {SIGPLAN Not.},
 issue_date = {April 2012},
 volume = {47},
 number = {4},
 month = mar,
 year = {2012},
 issn = {0362-1340},
 pages = {261--272},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2248487.2151004},
 doi = {10.1145/2248487.2151004},
 acmid = {2151004},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {heterogeneous CMP, thread migration},
} 

@INPROCEEDINGS{cumminsopencl2017,
author={Cummins, C. and Petoumenos, P. and Wang, Z. and Leather, H.},
booktitle={CGO},
title={Synthesizing benchmarks for predictive modeling},
year={2017},
volume={},
number={},
pages={86-99},
keywords={learning (artificial intelligence);program compilers;public domain software;CLgen;OpenCL programs;deep learning techniques;hand-written code;machine learning;open source repositories mining;predictive modeling;runnable training programs;Benchmark testing;Data models;Grammar;Machine learning;Predictive models;Semantics;Training;Benchmarking;Deep Learning;GPUs;OpenCL;Synthetic program generation},
doi={10.1109/CGO.2017.7863731},
ISSN={},
month={Feb},}

@INPROCEEDINGS{cummins2017pact,
author={Cummins, C. and Petoumenos, P. and Wang, Z. and Leather, H.},
booktitle={PACT},
title={End-to-End Deep Learning of Optimization Heuristics},
year={2017},
volume={},
number={},
pages={219-232},
keywords={learning (artificial intelligence);multi-threading;neural nets;GPU threadcoarsening factors;accurate automatic optimization heuristics;deep learning;deepneural network;end-to-end deep learning;expert domain knowledge;human experts;machine learning;needfor manual feature creation;neural nets;optimization problem;Feature extraction;Neural networks;Optimization;Predictive models;Runtime;Vocabulary;Compiler Optimizations;Heterogeneous Systems;Machine Learning;Optimization Heuristics},
doi={10.1109/PACT.2017.24},
ISSN={},
month={Sept},}

@ARTICLE{wang2018ml,
author={Wang, Z. and O'Boyle, M.},
journal={Proceedings of the IEEE},
title={Machine Learning in Compiler Optimization},
year={2018},
volume={},
number={},
pages={1-23},
keywords={Data models;Feature extraction;Kernel;Machine learning;Optimization;Program processors;Training;Code optimization;compiler;machine learning;program tuning},
doi={10.1109/JPROC.2018.2817118},
ISSN={0018-9219},
month={},}

@article{micolet2017cases,
 author = {Micolet, P. J. and Smith, A. and Dubach, C.},
 title = {A Study of Dynamic Phase Adaptation Using a Dynamic Multicore Processor},
 journal = {TECS},
 issue_date = {October 2017},
 volume = {16},
 number = {5s},
 month = sep,
 year = {2017},
 issn = {1539-9087},
 pages = {121:1--121:19},
 articleno = {121},
 numpages = {19},
 url = {http://doi.acm.org/10.1145/3126523},
 doi = {10.1145/3126523},
 acmid = {3126523},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Dynamic Multicore Processor, Limit Study},
} 

@article{SeznecMultipleBlock,
 author = {Seznec, A. and Jourdan, S. and Sainrat, P. and Michaud, P.},
 title = {Multiple-block Ahead Branch Predictors},
 journal = {SIGOPS Oper. Syst. Rev.},
 issue_date = {Dec. 1996},
 volume = {30},
 number = {5},
 month = sep,
 year = {1996},
 issn = {0163-5980},
 pages = {116--127},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/248208.237169},
 doi = {10.1145/248208.237169},
 acmid = {237169},
 publisher = {ACM},
 address = {New York, NY, USA},
}
@ARTICLE{opencl,
author={Stone, J. E. and Gohara, D. and Shi, G.},
journal={Computing in Science Engineering},
title={OpenCL: A Parallel Programming Standard for Heterogeneous Computing Systems},
year={2010},
volume={12},
number={3},
pages={66-73},
keywords={application program interfaces;computer graphic equipment;coprocessors;parallel programming;parallel programming standard;heterogeneous computing systems;OpenCL standard;API;program execution;computational devices;multicore CPU;GPU;Parallel programming;Concurrent computing;Hardware;High performance computing;Computer architecture;Kernel;Microprocessors;Computer interfaces;Runtime;Software standards},
doi={10.1109/MCSE.2010.69},
ISSN={1521-9615},
month={May},}


@inproceedings{SeznecITTAGE,
 author = {Seznec, A.},
 title = {A New Case for the TAGE Branch Predictor},
 booktitle = {MICRO},
 series = {MICRO-44},
 year = {2011},
 isbn = {978-1-4503-1053-6},
 location = {Porto Alegre, Brazil},
 pages = {117--127},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/2155620.2155635},
 doi = {10.1145/2155620.2155635},
 acmid = {2155635},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@article{chrysos1998storesets,
 author = {Chrysos, G. Z. and Emer, J. S.},
 title = {Memory Dependence Prediction Using Store Sets},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {June 1998},
 volume = {26},
 number = {3},
 month = apr,
 year = {1998},
 issn = {0163-5964},
 pages = {142--153},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/279361.279378},
 doi = {10.1145/279361.279378},
 acmid = {279378},
 publisher = {ACM},
 address = {New York, NY, USA},
}
 
@INPROCEEDINGS{goeman01dfcm,
author={Goeman, B. and Vandierendonck, H. and de Bosschere, K.},
booktitle={HPCA},
title={Differential FCM: increasing value prediction accuracy by improving table usage efficiency},
year={2001},
volume={},
number={},
pages={207-216},
keywords={microprocessor chips;computer architecture;value prediction accuracy;table usage efficiency;differential finite context method;microprocessors;value predictor;finite context method;metrics;hybrid predictors;perfect meta-predictor;Accuracy;Interference;Upper bound;Information systems;Microprocessors;Counting circuits},
doi={10.1109/HPCA.2001.903264},
ISSN={1530-0897},
month={Jan},}
@article{gabbayVPOrig,
 author = {Gabbay, F. and Mendelson, A.},
 title = {Using Value Prediction to Increase the Power of Speculative Execution Hardware},
 journal = {ACM Trans. Comput. Syst.},
 issue_date = {Aug. 1998},
 volume = {16},
 number = {3},
 month = aug,
 year = {1998},
 issn = {0734-2071},
 pages = {234--270},
 numpages = {37},
 url = {http://doi.acm.org/10.1145/290409.290411},
 doi = {10.1145/290409.290411},
 acmid = {290411},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {speculative execution, stride value prediction, value prediction},
} 
@inproceedings{sheikh2017value,
 author = {Sheikh, R. and Cain, H. W. and Damodaran, R.},
 title = {Load Value Prediction via Path-based Address Prediction: Avoiding Mispredictions Due to Conflicting Stores},
 booktitle = {MICRO},
 series = {MICRO-50 '17},
 year = {2017},
 isbn = {978-1-4503-4952-9},
 location = {Cambridge, Massachusetts},
 pages = {423--435},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/3123939.3123951},
 doi = {10.1145/3123939.3123951},
 acmid = {3123951},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {address prediction, microarchitecture, path-based predictor, value prediction},
} 
@INPROCEEDINGS{peraisBeBop2015,
author={Perais, A. and Seznec, A.},
booktitle={HPCA},
title={BeBoP: A cost effective predictor infrastructure for superscalar value prediction},
year={2015},
volume={},
number={},
pages={13-25},
keywords={checkpointing;circuit complexity;computer architecture;power aware computing;power consumption;BeBoP;D-VTAGE predictor;EOLE architecture proposition;OoO engine;baseline 6-issue superscalar processor;block-based value prediction scheme;branch predictor;checkpointing mechanism;computed value;cost effective predictor infrastructure;differential VTAGE predictor;fetch block;hardware complexity;hardware cost;hybrid predictor;instruction fetch mechanism;multiported structure;out-of-order engine;performance-effective implementation;power consumption;predicted value;stride-based value predictor;superscalar value prediction;Complexity theory;Engines;Hardware;History;Out of order;Pipelines;Radiation detectors},
doi={10.1109/HPCA.2015.7056018},
ISSN={1530-0897},
month={Feb},}
@inproceedings{peraisEOLE2014,
 author = {Perais, A. and Seznec, A.},
 title = {EOLE: Paving the Way for an Effective Implementation of Value Prediction},
 booktitle = {ISCA},
 series = {ISCA '14},
 year = {2014},
 isbn = {978-1-4799-4394-4},
 location = {Minneapolis, Minnesota, USA},
 pages = {481--492},
 numpages = {12},
 url = {http://dl.acm.org/citation.cfm?id=2665671.2665742},
 acmid = {2665742},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
}
@INPROCEEDINGS{peraisVTAGE2014,
author={Perais, A. and Seznec, A.},
booktitle={HPCA},
title={Practical data value speculation for future high-end processors},
year={2014},
volume={},
number={},
pages={428-439},
keywords={microprocessor chips;multiprocessing systems;pipeline processing;SPEC'00 benchmarks;SPEC'06 benchmarks;VP;VTAGE;aggressive pipeline;back-to-back occurrence prediction;complex critical loop;confidence estimation;context-based value predictors;data value speculation;global branch history;heterogeneous multicores;high-end uniprocessors;in-order pipeline back-end;in-order pipeline frond-end;out-of-order engine;silicon area;single thread performance;true data dependencies;Accuracy;Engines;Hardware;History;Pipelines;Radiation detectors;Registers},
doi={10.1109/HPCA.2014.6835952},
ISSN={1530-0897},
month={Feb},}

@misc{streamitrepo,
title={StreamIt Github Repository},
author={William T.},
year={2018},
note={\url{https://github.com/bthies/streamit}}
}

@INPROCEEDINGS{mcpat,
author={Li, S. and Ahn, J. H. and Strong, R. D. and Brockman, J. B. and Tullsen, D. M.  and Jouppi, N. P. },
booktitle={MICRO},
title={McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures},
year={2009},
volume={},
number={},
pages={469-480},
keywords={cache storage;computer architecture;logic design;microprocessor chips;performance evaluation;XML;manycore architectures;multicore architectures;McPAT;manycore processor configurations;microarchitectural level;chip multiprocessor;networks-on-chip;out-of-order processor cores;in-order processor cores;integrated memory controllers;shared caches;multiple-domain clocking;critical-path timing modeling;leakage power modeling;ITRS roadmap;bulk CMOS;SOI;double-gate transistors;XML interface;energy-delay-area product;cache sharing;PARSEC benchmark simulation;performance simulator;size 90 nm to 22 nm;Timing;Multicore processing;Semiconductor device modeling;Predictive models;Costs;Out of order;Electronic design automation and methodology;Integrated circuit interconnections;Space exploration;Microarchitecture;Performance;Verification},
doi={},
ISSN={1072-4451},
month={Dec},}
@article{Endo2017VTAGEComp,
 author = {Endo, F. A. and Perais, A. and Seznec, A.},
 title = {On the Interactions Between Value Prediction and Compiler Optimizations in the Context of EOLE},
 journal = {TACO},
 issue_date = {July 2017},
 volume = {14},
 number = {2},
 month = jul,
 year = {2017},
 issn = {1544-3566},
 pages = {18:1--18:24},
 articleno = {18},
 numpages = {24},
 url = {http://doi.acm.org/10.1145/3090634},
 doi = {10.1145/3090634},
 acmid = {3090634},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {\{Early \| Out-of-order \| Late\} Execution microarchitecture, general-purpose processor, high performance, single-thread performance},
} 

@INPROCEEDINGS{miguel2014LoadVal,
author={Miguel, J. S. and Badr, M. and Jerger, N. E. },
booktitle={MICRO},
title={Load Value Approximation},
year={2014},
volume={},
number={},
pages={127-139},
keywords={fault tolerant computing;microprocessor chips;performance evaluation;power aware computing;load value approximation;error tolerance;approximate computing;multimedia processing;machine learning;processor performance;energy-efficiency;memory accesses;microarchitectural technique;load instructions;PARSEC workloads;Approximation methods;Radiation detectors;Estimation;Accuracy;Prefetching;Delays;History},
doi={10.1109/MICRO.2014.22},
ISSN={1072-4451},
month={Dec},}

@INPROCEEDINGS{soman2017predinst,
author={Soman, J. and Jones, T. M.},
booktitle={DFT},
title={High performance fault tolerance through predictive instruction re-execution},
year={2017},
volume={},
number={},
pages={1-4},
keywords={fault tolerant computing;microprocessor chips;multiprocessing systems;pipeline processing;faulty core running;faulty structures;faulty components;processor lifetime;high performance fault tolerance;predictive instruction;permanent fault tolerance;hard fault tolerance;hard errors;Circuit faults;Pipelines;Detectors;Monitoring;Instruction sets;Fault trees;Fabrication},
doi={10.1109/DFT.2017.8244459},
ISSN={2377-7966},
month={Oct},}
@inproceedings{murphy2016loopdata,
 author = {Murphy, N. and Jones, T. and Mullins, R. and Campanoni, S.},
 title = {Performance Implications of Transient Loop-carried Data Dependences in Automatically Parallelized Loops},
 booktitle = {CC},
 series = {CC 2016},
 year = {2016},
 isbn = {978-1-4503-4241-4},
 location = {Barcelona, Spain},
 pages = {23--33},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/2892208.2892214},
 doi = {10.1145/2892208.2892214},
 acmid = {2892214},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Thread-Level Speculation, Transactional Memory},
} 
@inproceedings{herbertDVFS07,
 author = {Herbert, S. and Marculescu, D.},
 title = {Analysis of Dynamic Voltage/Frequency Scaling in Chip-multiprocessors},
 booktitle = {ISPLED},
 series = {ISLPED '07},
 year = {2007},
 isbn = {978-1-59593-709-4},
 location = {Portland, OR, USA},
 pages = {38--43},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/1283780.1283790},
 doi = {10.1145/1283780.1283790},
 acmid = {1283790},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {chip-multiprocessor, dynamic voltage/frequency scaling},
} 
@inproceedings{koch2013spec,
 author = {Edler von Koch, T. J.K. and Franke, B.},
 title = {Limits of Region-based Dynamic Binary Parallelization},
 booktitle = {VEE},
 series = {VEE '13},
 year = {2013},
 isbn = {978-1-4503-1266-0},
 location = {Houston, Texas, USA},
 pages = {13--22},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2451512.2451518},
 doi = {10.1145/2451512.2451518},
 acmid = {2451518},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {automatic parallelization, dynamic binary parallelization, runtime systems, thread-level speculation, transactional memory},
}
@INPROCEEDINGS{Abeydeera2017SpecMulti,
author={ Abeydeera, M. and Subramanian, S. and Jeffrey, M. C. and  Emer, J. and Sanchez, D.},
booktitle={PACT},
title={SAM: Optimizing Multithreaded Cores for Speculative Parallelism},
year={2017},
volume={},
number={},
pages={64-78},
keywords={multiprocessing systems;multi-threading;storage management;transaction processing;speculative execution resources;speculation-aware multithreading;instruction dispatch;conflict resolution priorities;design SAM;out-of-order cores;speculative parallel programs;8-threaded cores;speculation-oblivious policy yields;speculative parallelism;transactional memory;multithreaded cores;speculation resources;SMT cores;Multithreading;Instruction sets;Pathology;Pipelines;Multicore processing;speculative parallelism;multithreading;multicore},
doi={10.1109/PACT.2017.37},
ISSN={},
month={Sept},}

@inproceedings{becchi2006ThreadOnCore,
 author = {Becchi, M. and Crowley, P.},
 title = {Dynamic Thread Assignment on Heterogeneous Multiprocessor Architectures},
 booktitle = {CF},
 series = {CF '06},
 year = {2006},
 isbn = {1-59593-302-6},
 location = {Ischia, Italy},
 pages = {29--40},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1128022.1128029},
 doi = {10.1145/1128022.1128029},
 acmid = {1128029},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {chip multiprocessor, heterogeneous architectures, simulation},
} 

@article{adileh2016power,
 author = {Adileh, A. and Eyerman, S. and Jaleel, A. and Eeckhout, L.},
 title = {Maximizing Heterogeneous Processor Performance Under Power Constraints},
 journal = {TACO},
 issue_date = {September 2016},
 volume = {13},
 number = {3},
 month = sep,
 year = {2016},
 issn = {1544-3566},
 pages = {29:1--29:23},
 articleno = {29},
 numpages = {23},
 url = {http://doi.acm.org/10.1145/2976739},
 doi = {10.1145/2976739},
 acmid = {2976739},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {DPDP, Heterogeneous chip multiprocessors, power management, scheduling},
} 

@INPROCEEDINGS{riley2006fpc,
author={ Riley N. and Zilles C.},
booktitle={HPCA},
title={Probabilistic counter updates for predictor hysteresis and stratification},
year={2006},
volume={},
number={},
pages={110-120},
keywords={parallel architectures;performance evaluation;probabilistic counter update;predictor hysteresis;predictor stratification;high-performance processor;pseudo-random number generator;branch confidence;criticality predictor;4-bit counter;Likelihood of Criticality;counter increment;counter decrement;frequency stratifier;Counting circuits;Hysteresis;Hardware;Negative feedback;Frequency;Computer science;Application software;Linear feedback shift registers;Encoding},
doi={10.1109/HPCA.2006.1598118},
ISSN={1530-0897},
month={Feb},}

@article{craeynest2013hetisa,
 author = {Van C. K. and Eeckhout, L.},
 title = {Understanding Fundamental Design Choices in single-ISA Heterogeneous Multicore Architectures},
 journal = {TACO},
 issue_date = {January 2013},
 volume = {9},
 number = {4},
 month = jan,
 year = {2013},
 issn = {1544-3566},
 pages = {32:1--32:23},
 articleno = {32},
 numpages = {23},
 url = {http://doi.acm.org/10.1145/2400682.2400691},
 doi = {10.1145/2400682.2400691},
 acmid = {2400691},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Multicore processor, analytical modeling, design space exploration, single-ISA heterogeneous architecture},
} 

@techreport{asanovic2006landscape,
  title={The landscape of parallel computing research: A view from berkeley},
  author={Asanovic, K. and Bodik, R. and Catanzaro, B. C. and Gebis, J. J. and Husbands, P. and Keutzer, K. and Patterson, D. A and Plishker, W. L. and Shalf, J. and Williams, S. W. and others},
  year={2006},
  institution={Technical Report UCB/EECS-2006-183, EECS Department, University of California, Berkeley}
}

@article{spec2000,
 author = {Henning, J. L.},
 title = {SPEC CPU2000: Measuring CPU Performance in the New Millennium},
 journal = {Computer},
 issue_date = {July 2000},
 volume = {33},
 number = {7},
 month = jul,
 year = {2000},
 issn = {0018-9162},
 pages = {28--35},
 numpages = {8},
 url = {http://dx.doi.org/10.1109/2.869367},
 doi = {10.1109/2.869367},
 acmid = {621510},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
} 
@ARTICLE{eembc,
author={Poovey, J. A. and Conlte, T. M. and Levy, M. and Gal-On, S.},
journal={IEEE Micro},
title={A Benchmark Characterization of the EEMBC Benchmark Suite},
year={2009},
volume={29},
number={5},
pages={18-29},
keywords={benchmark testing;embedded systems;microprocessor chips;performance evaluation;benchmark score characterization technique;EEMBC embedded benchmark suite;processor performance measurement;Embedded Microprocessor Benchmark Consortium;Benchmark testing;Microprocessors;Hardware;Performance analysis;Microarchitecture;Office automation;Automatic testing;Stress measurement;Performance evaluation;Art;benchmarking;benchmark characterization;embedded systems;workload characterization;EEMBC},
doi={10.1109/MM.2009.74},
ISSN={0272-1732},
month={Sept},}

@ARTICLE{kMeans,
author={Lloyd, S.},
journal={IEEE Transactions on Information Theory},
title={Least squares quantization in PCM},
year={1982},
volume={28},
number={2},
pages={129-137},
keywords={Least-squares approximation;PCM communication;Quantization (signal);Signal quantization},
doi={10.1109/TIT.1982.1056489},
ISSN={0018-9448},
month={March},}

 BibTeX | EndNote | ACM Ref

@inproceedings{tailAMP2017,
 author = {Haque, Md E. and He, Y. and Elnikety, S. and Nguyen, T. D. and Bianchini, R. and McKinley, K. S.},
 title = {Exploiting Heterogeneity for Tail Latency and Energy Efficiency},
 booktitle = {MICRO},
 series = {MICRO-50 '17},
 year = {2017},
 isbn = {978-1-4503-4952-9},
 location = {Cambridge, Massachusetts},
 pages = {625--638},
 numpages = {14},
 url = {http://doi.acm.org/10.1145/3123939.3123956},
 doi = {10.1145/3123939.3123956},
 acmid = {3123956},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {energy efficiency, heterogeneous processors, tail latency},
} 

@ARTICLE{swarm2016,
author={Jeffrey,M. C. and Subramanian, S. and Yan, C. and Emer, J. and Sanchez, D.},
journal={IEEE Micro},
title={Unlocking Ordered Parallelism with the Swarm Architecture},
year={2016},
volume={36},
number={3},
pages={105-117},
keywords={data analysis;parallel algorithms;parallel architectures;ordered parallelism;Swarm;parallel architecture;programmer-specified order constraint;graph analytics;parallel algorithm;Parallel processing;Schedules;Multicore processing;Synchronization;Benchmark testing;Analytical models;multicore;ordered parallelism;fine-grained parallelism;synchronization;speculative execution},
doi={10.1109/MM.2016.12},
ISSN={0272-1732},
month={May},}

@inproceedings{graphPrefetch2016,
 author = {Ainsworth, S. and Jones, T. M.},
 title = {Graph Prefetching Using Data Structure Knowledge},
 booktitle = {ISC},
 series = {ICS '16},
 year = {2016},
 isbn = {978-1-4503-4361-9},
 location = {Istanbul, Turkey},
 pages = {39:1--39:11},
 articleno = {39},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/2925426.2926254},
 doi = {10.1145/2925426.2926254},
 acmid = {2926254},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Graphs, Prefetching},
} 
@inproceedings{prefetchForIndirect2017,
 author = {Ainsworth, S. and Jones, T. M.},
 title = {Software Prefetching for Indirect Memory Accesses},
 booktitle = {CGO},
 series = {CGO '17},
 year = {2017},
 isbn = {978-1-5090-4931-8},
 location = {Austin, USA},
 pages = {305--317},
 numpages = {13},
 url = {http://dl.acm.org/citation.cfm?id=3049832.3049865},
 acmid = {3049865},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
 keywords = {Compiler Analysis, Software Prefetching},
} 
@inproceedings{eventTriggeredPrefetcher2018,
 author = {Ainsworth, S. and Jones, T. M.},
 title = {An Event-Triggered Programmable Prefetcher for Irregular Workloads},
 booktitle = {ASPLOS},
 series = {ASPLOS '18},
 year = {2018},
 isbn = {978-1-4503-4911-6},
 location = {Williamsburg, VA, USA},
 pages = {578--592},
 numpages = {15},
 url = {http://doi.acm.org/10.1145/3173162.3173189},
 doi = {10.1145/3173162.3173189},
 acmid = {3173189},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {prefetching},
} 

@inproceedings{waitNGo2013,
 author = {Jafri, S. A. R. and Voskuilen, G. and Vijaykumar, T. N.},
 title = {Wait-n-GoTM: Improving HTM Performance by Serializing Cyclic Dependencies},
 booktitle = {ASPLOS},
 series = {ASPLOS '13},
 year = {2013},
 isbn = {978-1-4503-1870-9},
 location = {Houston, Texas, USA},
 pages = {521--534},
 numpages = {14},
 url = {http://doi.acm.org/10.1145/2451116.2451173},
 doi = {10.1145/2451116.2451173},
 acmid = {2451173},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cyclic dependencies, serializing transactions, transactional conflicts, transactional memory},
} 

@inproceedings{fractal2017,
 author = {Subramanian, S. and Jeffrey, M. C. and Abeydeera, M. and Lee, H. R. and Ying, V. A. and Emer, J. and Sanchez, D.},
 title = {Fractal: An Execution Model for Fine-Grain Nested Speculative Parallelism},
 booktitle = {ISCA},
 series = {ISCA '17},
 year = {2017},
 isbn = {978-1-4503-4892-8},
 location = {Toronto, ON, Canada},
 pages = {587--599},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/3079856.3080218},
 doi = {10.1145/3079856.3080218},
 acmid = {3080218},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Fine-grain parallelism, Multicore, Nested parallelism, Speculative parallelization, Thread-level speculation, Transactional memory},
} 

@INPROCEEDINGS{dbtspec2011,
author={Hertzberg, B. and Olukotun K.},
booktitle={CGO},
title={Runtime automatic speculative parallelization},
year={2011},
volume={},
number={},
pages={64-73},
keywords={data flow computing;parallel programming;program compilers;runtime automatic speculative parallelization;dynamic extraction;speculative threads;user-transparent fashion;CMP;running sequential program;dynamic binary translation;source code recompilation;parallel programming;SPEC2006 integer benchmarks;Hardware;Registers;Instruction sets;Optimization;Runtime;Buffer storage},
doi={10.1109/CGO.2011.5764675},
ISSN={},
month={April},}

@inproceedings{runtimeSpec,
 author = {Rauchwerger, L. and Padua, D.},
 title = {The LRPD Test: Speculative Run-time Parallelization of Loops with Privatization and Reduction Parallelization},
 booktitle = {PLDI},
 series = {PLDI '95},
 year = {1995},
 isbn = {0-89791-697-2},
 location = {La Jolla, California, USA},
 pages = {218--232},
 numpages = {15},
 url = {http://doi.acm.org/10.1145/207110.207148},
 doi = {10.1145/207110.207148},
 acmid = {207148},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@inproceedings{smith2006dataflowpred,
 author = {Smith, A. and Nagarajan, R. and Sankaralingam, K. and McDonald, R. and Burger, D. and Keckler, S. W. and McKinley, K. S.},
 title = {Dataflow Predication},
 booktitle = {MICRO},
 series = {MICRO 39},
 year = {2006},
 isbn = {0-7695-2732-9},
 pages = {89--102},
 numpages = {14},
 url = {https://doi.org/10.1109/MICRO.2006.17},
 doi = {10.1109/MICRO.2006.17},
 acmid = {1194830},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@inproceedings{swoop2018tran,
 author = {Tran, K.A. and Jimborean, A. and Carlson, T. E. and Koukos, K. and Sj\"{a}lander, M. and Kaxiras, S.},
 title = {SWOOP: Software-hardware Co-design for Non-speculative, Execute-ahead, In-order Cores},
 booktitle = {PLDI},
 series = {PLDI 2018},
 year = {2018},
 isbn = {978-1-4503-5698-5},
 location = {Philadelphia, PA, USA},
 pages = {328--343},
 numpages = {16},
 url = {http://doi.acm.org/10.1145/3192366.3192393},
 doi = {10.1145/3192366.3192393},
 acmid = {3192393},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {compilers, hardware-software co-design, memory level parallelism},
} 

@article{lee2012whenprefetchworks,
 author = {Lee, J. and Kim, H. and Vuduc, R.},
 title = {When Prefetching Works, When It Doesn't, and Why},
 journal = {TACO},
 issue_date = {March 2012},
 volume = {9},
 number = {1},
 month = mar,
 year = {2012},
 issn = {1544-3566},
 pages = {2:1--2:29},
 articleno = {2},
 numpages = {29},
 url = {http://doi.acm.org/10.1145/2133382.2133384},
 doi = {10.1145/2133382.2133384},
 acmid = {2133384},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Prefetching, cache},
} 

@INPROCEEDINGS{robatmili2011uniproc,
author={Robatmili, B. and Govindan, S. and Burger, D. and Keckler, S. W. },
booktitle={HPCA},
title={Exploiting criticality to reduce bottlenecks in distributed uniprocessors},
year={2011},
volume={},
number={},
pages={431-442},
keywords={microprocessor chips;multiprocessing systems;performance evaluation;pipeline processing;distributed uniprocessor;composable multicore system;sequential single threaded workload;partitioning overhead;performance scalability limitation;critical path analysis;cross core register value delivery;block level communication criticality information;fine tune critical instruction;fetch criticality information;fetch stalls;misspeculation;coarse granularity;Registers;Multicore processing;Microarchitecture;Pipelines;Hardware;Benchmark testing;Bandwidth},
doi={10.1109/HPCA.2011.5749749},
ISSN={2378-203X},
month={Feb},}
