<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="halfaddr_160.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="halfaddr.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="halfaddr.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="halfaddr.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="halfaddr.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="halfaddr.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="halfaddr.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="halfaddr.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="halfaddr.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="halfaddr.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="halfaddr.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="halfaddr.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="halfaddr.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="halfaddr.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="halfaddr.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="halfaddr.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="halfaddr.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="halfaddr.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="halfaddr.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="halfaddr.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="halfaddr.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="halfaddr.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="halfaddr.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="halfaddr.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="halfaddr_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="halfaddr_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="halfaddr_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="halfaddr_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="halfaddr_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="halfaddr_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="halfaddr_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="halfaddr_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="halfaddr_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="halfaddr_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="halfaddr_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="halfaddr_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="halfaddr_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="halfaddr_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="halfaddr_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_halfaddr_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_halfaddr_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_halfaddr_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1357027292" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1357027292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661401132" xil_pn:in_ck="-4680758532836932247" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1661401132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="halfaddr.v"/>
      <outfile xil_pn:name="tb_halfaddr.v"/>
    </transform>
    <transform xil_pn:end_ts="1357027292" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2136566508264376478" xil_pn:start_ts="1357027292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357027292" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8384349275344299136" xil_pn:start_ts="1357027292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357027292" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4228627173216385069" xil_pn:start_ts="1357027292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661401132" xil_pn:in_ck="-4680758532836932247" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1661401132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="halfaddr.v"/>
      <outfile xil_pn:name="tb_halfaddr.v"/>
    </transform>
    <transform xil_pn:end_ts="1661401134" xil_pn:in_ck="-4680758532836932247" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1880675960417505197" xil_pn:start_ts="1661401132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_halfaddr_beh.prj"/>
      <outfile xil_pn:name="tb_halfaddr_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1661401135" xil_pn:in_ck="3412860900103256250" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4149882681558718762" xil_pn:start_ts="1661401134">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_halfaddr_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1357027024" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1357027024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357027024" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="759069652467015563" xil_pn:start_ts="1357027024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357027024" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4228627173216385069" xil_pn:start_ts="1357027024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357027024" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1357027024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357027024" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6332913124380529235" xil_pn:start_ts="1357027024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357027024" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1357027024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1357027024" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1075113977551444573" xil_pn:start_ts="1357027024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1660193479" xil_pn:in_ck="4967954453791546" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="1270042807613230064" xil_pn:start_ts="1660193472">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="halfaddr.lso"/>
      <outfile xil_pn:name="halfaddr.ngc"/>
      <outfile xil_pn:name="halfaddr.ngr"/>
      <outfile xil_pn:name="halfaddr.prj"/>
      <outfile xil_pn:name="halfaddr.stx"/>
      <outfile xil_pn:name="halfaddr.syr"/>
      <outfile xil_pn:name="halfaddr.xst"/>
      <outfile xil_pn:name="halfaddr_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1661402178" xil_pn:in_ck="5410102400178995874" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893702711945432" xil_pn:start_ts="1661402178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661402185" xil_pn:in_ck="4500763077974118910" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3202470573525769156" xil_pn:start_ts="1661402178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="halfaddr.bld"/>
      <outfile xil_pn:name="halfaddr.ngd"/>
      <outfile xil_pn:name="halfaddr_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1661402205" xil_pn:in_ck="6168652592927103871" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1661402185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="halfaddr.pcf"/>
      <outfile xil_pn:name="halfaddr_map.map"/>
      <outfile xil_pn:name="halfaddr_map.mrp"/>
      <outfile xil_pn:name="halfaddr_map.ncd"/>
      <outfile xil_pn:name="halfaddr_map.ngm"/>
      <outfile xil_pn:name="halfaddr_map.xrpt"/>
      <outfile xil_pn:name="halfaddr_summary.xml"/>
      <outfile xil_pn:name="halfaddr_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1661402237" xil_pn:in_ck="1723263454890402200" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1661402205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="halfaddr.ncd"/>
      <outfile xil_pn:name="halfaddr.pad"/>
      <outfile xil_pn:name="halfaddr.par"/>
      <outfile xil_pn:name="halfaddr.ptwx"/>
      <outfile xil_pn:name="halfaddr.unroutes"/>
      <outfile xil_pn:name="halfaddr.xpi"/>
      <outfile xil_pn:name="halfaddr_pad.csv"/>
      <outfile xil_pn:name="halfaddr_pad.txt"/>
      <outfile xil_pn:name="halfaddr_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1661402276" xil_pn:in_ck="5410102400178988249" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1661402237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="halfaddr.bgn"/>
      <outfile xil_pn:name="halfaddr.bit"/>
      <outfile xil_pn:name="halfaddr.drc"/>
      <outfile xil_pn:name="halfaddr.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1661402279" xil_pn:in_ck="5410102400178975395" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6383737364629502382" xil_pn:start_ts="1661402276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661402237" xil_pn:in_ck="7368165503647708411" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1661402226">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="halfaddr.twr"/>
      <outfile xil_pn:name="halfaddr.twx"/>
    </transform>
  </transforms>

</generated_project>
