{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586386689646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586386689660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 08 18:58:09 2020 " "Processing started: Wed Apr 08 18:58:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586386689660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386689660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CodeBlockSegmentation -c HardwareTB " "Command: quartus_map --read_settings_files=on --write_settings_files=off CodeBlockSegmentation -c HardwareTB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386689660 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386691223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586386691319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 cb_seg " "Found entity 1: cb_seg" {  } { { "src/top_module.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/src/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386709069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386709069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "filling FILLING data_path_control.v(28) " "Verilog HDL Declaration information at data_path_control.v(28): object \"filling\" differs only in case from object \"FILLING\" in the same scope" {  } { { "src/data_path_control.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/src/data_path_control.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1586386709082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_path_control.v 1 1 " "Found 1 design units, including 1 entities, in source file src/data_path_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_fsm " "Found entity 1: data_fsm" {  } { { "src/data_path_control.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/src/data_path_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386709088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386709088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/crc24.v 1 1 " "Found 1 design units, including 1 entities, in source file src/crc24.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc24 " "Found entity 1: crc24" {  } { { "src/crc24.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/src/crc24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386709105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386709105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/crc_size.sv 2 2 " "Found 2 design units, including 2 entities, in source file src/crc_size.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cal_size " "Found entity 1: cal_size" {  } { { "src/CRC_size.sv" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/src/CRC_size.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386709126 ""} { "Info" "ISGN_ENTITY_NAME" "2 CRC_size " "Found entity 2: CRC_size" {  } { { "src/CRC_size.sv" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/src/CRC_size.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386709126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386709126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "IP/shiftreg.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/shiftreg.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386709148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386709148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/register_2bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/register_2bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_2bits " "Found entity 1: register_2bits" {  } { { "IP/register_2bits.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/register_2bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386709167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386709167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/register_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/register_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_1bit " "Found entity 1: register_1bit" {  } { { "IP/register_1bit.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/register_1bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386709186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386709186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/mux_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/mux_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ip " "Found entity 1: mux_ip" {  } { { "IP/mux_ip.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/mux_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386709204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386709204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/itl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/itl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 itl_fifo " "Found entity 1: itl_fifo" {  } { { "IP/itl_fifo.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/itl_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386709224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386709224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fifo_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/fifo_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_tb " "Found entity 1: fifo_tb" {  } { { "IP/fifo_tb.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/fifo_tb.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386709243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386709243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/enc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/enc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 enc_fifo " "Found entity 1: enc_fifo" {  } { { "IP/enc_fifo.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/enc_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386709265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386709265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/htb_cbseg.v 3 3 " "Found 3 design units, including 3 entities, in source file src/htb_cbseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_tb_cb_seg " "Found entity 1: mem_tb_cb_seg" {  } { { "src/htb_cbseg.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/src/htb_cbseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386709298 ""} { "Info" "ISGN_ENTITY_NAME" "2 write_ctl " "Found entity 2: write_ctl" {  } { { "src/htb_cbseg.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/src/htb_cbseg.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386709298 ""} { "Info" "ISGN_ENTITY_NAME" "3 read_ctl " "Found entity 3: read_ctl" {  } { { "src/htb_cbseg.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/src/htb_cbseg.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386709298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386709298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/test_input.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/test_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_input " "Found entity 1: test_input" {  } { { "IP/test_input.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/test_input.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386709318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386709318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ref_large.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ref_large.v" { { "Info" "ISGN_ENTITY_NAME" "1 ref_large " "Found entity 1: ref_large" {  } { { "IP/ref_large.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/ref_large.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386709338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386709338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ref_small.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ref_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 ref_small " "Found entity 1: ref_small" {  } { { "IP/ref_small.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/ref_small.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386709359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386709359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_mem_htb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/tb_mem_htb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mem_htb " "Found entity 1: tb_mem_htb" {  } { { "tb/tb_mem_htb.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/tb/tb_mem_htb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386709382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386709382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/register_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/register_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bits " "Found entity 1: register_8bits" {  } { { "IP/register_8bits.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/register_8bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386709403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386709403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/crc_shift_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/crc_shift_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_shift_mux " "Found entity 1: crc_shift_mux" {  } { { "IP/crc_shift_mux.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/crc_shift_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386709423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386709423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fifo12.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/fifo12.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo12 " "Found entity 1: fifo12" {  } { { "IP/fifo12.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/fifo12.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386709443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386709443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fifo14.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/fifo14.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo14 " "Found entity 1: fifo14" {  } { { "IP/fifo14.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/fifo14.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386709465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386709465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/counter_10bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/counter_10bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_10bits " "Found entity 1: counter_10bits" {  } { { "IP/counter_10bits.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/counter_10bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386709487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386709487 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cb_seg " "Elaborating entity \"cb_seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586386710038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ip mux_ip:padding_mux " "Elaborating entity \"mux_ip\" for hierarchy \"mux_ip:padding_mux\"" {  } { { "src/top_module.v" "padding_mux" { Text "E:/Courses/ECE559/Code-Block-Segmentation/src/top_module.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386710059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux_ip:padding_mux\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux_ip:padding_mux\|lpm_mux:LPM_MUX_component\"" {  } { { "IP/mux_ip.v" "LPM_MUX_component" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/mux_ip.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386710197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux_ip:padding_mux\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux_ip:padding_mux\|lpm_mux:LPM_MUX_component\"" {  } { { "IP/mux_ip.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/mux_ip.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386710199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux_ip:padding_mux\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux_ip:padding_mux\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386710200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386710200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386710200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386710200 ""}  } { { "IP/mux_ip.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/mux_ip.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586386710200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0kc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kc " "Found entity 1: mux_0kc" {  } { { "db/mux_0kc.tdf" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/mux_0kc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386710330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386710330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0kc mux_ip:padding_mux\|lpm_mux:LPM_MUX_component\|mux_0kc:auto_generated " "Elaborating entity \"mux_0kc\" for hierarchy \"mux_ip:padding_mux\|lpm_mux:LPM_MUX_component\|mux_0kc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386710337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_shift_mux crc_shift_mux:crc_shift_mux_inst " "Elaborating entity \"crc_shift_mux\" for hierarchy \"crc_shift_mux:crc_shift_mux_inst\"" {  } { { "src/top_module.v" "crc_shift_mux_inst" { Text "E:/Courses/ECE559/Code-Block-Segmentation/src/top_module.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386710441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux crc_shift_mux:crc_shift_mux_inst\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"crc_shift_mux:crc_shift_mux_inst\|lpm_mux:LPM_MUX_component\"" {  } { { "IP/crc_shift_mux.v" "LPM_MUX_component" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/crc_shift_mux.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386710458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crc_shift_mux:crc_shift_mux_inst\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"crc_shift_mux:crc_shift_mux_inst\|lpm_mux:LPM_MUX_component\"" {  } { { "IP/crc_shift_mux.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/crc_shift_mux.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386710460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crc_shift_mux:crc_shift_mux_inst\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"crc_shift_mux:crc_shift_mux_inst\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 3 " "Parameter \"lpm_size\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386710460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386710460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386710460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386710460 ""}  } { { "IP/crc_shift_mux.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/crc_shift_mux.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586386710460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2kc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2kc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2kc " "Found entity 1: mux_2kc" {  } { { "db/mux_2kc.tdf" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/mux_2kc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386710589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386710589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2kc crc_shift_mux:crc_shift_mux_inst\|lpm_mux:LPM_MUX_component\|mux_2kc:auto_generated " "Elaborating entity \"mux_2kc\" for hierarchy \"crc_shift_mux:crc_shift_mux_inst\|lpm_mux:LPM_MUX_component\|mux_2kc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386710598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_tb fifo_tb:data_fifo " "Elaborating entity \"fifo_tb\" for hierarchy \"fifo_tb:data_fifo\"" {  } { { "src/top_module.v" "data_fifo" { Text "E:/Courses/ECE559/Code-Block-Segmentation/src/top_module.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386710638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo_tb:data_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo_tb:data_fifo\|scfifo:scfifo_component\"" {  } { { "IP/fifo_tb.v" "scfifo_component" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/fifo_tb.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386711110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_tb:data_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo_tb:data_fifo\|scfifo:scfifo_component\"" {  } { { "IP/fifo_tb.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/fifo_tb.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386711113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_tb:data_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"fifo_tb:data_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386711113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386711113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386711113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386711113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386711113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386711113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386711113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386711113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386711113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386711113 ""}  } { { "IP/fifo_tb.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/fifo_tb.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586386711113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_f891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_f891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_f891 " "Found entity 1: scfifo_f891" {  } { { "db/scfifo_f891.tdf" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/scfifo_f891.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386711262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386711262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_f891 fifo_tb:data_fifo\|scfifo:scfifo_component\|scfifo_f891:auto_generated " "Elaborating entity \"scfifo_f891\" for hierarchy \"fifo_tb:data_fifo\|scfifo:scfifo_component\|scfifo_f891:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386711271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_me91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_me91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_me91 " "Found entity 1: a_dpfifo_me91" {  } { { "db/a_dpfifo_me91.tdf" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/a_dpfifo_me91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386711354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386711354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_me91 fifo_tb:data_fifo\|scfifo:scfifo_component\|scfifo_f891:auto_generated\|a_dpfifo_me91:dpfifo " "Elaborating entity \"a_dpfifo_me91\" for hierarchy \"fifo_tb:data_fifo\|scfifo:scfifo_component\|scfifo_f891:auto_generated\|a_dpfifo_me91:dpfifo\"" {  } { { "db/scfifo_f891.tdf" "dpfifo" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/scfifo_f891.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386711366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dnn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dnn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dnn1 " "Found entity 1: altsyncram_dnn1" {  } { { "db/altsyncram_dnn1.tdf" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/altsyncram_dnn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386711493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386711493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dnn1 fifo_tb:data_fifo\|scfifo:scfifo_component\|scfifo_f891:auto_generated\|a_dpfifo_me91:dpfifo\|altsyncram_dnn1:FIFOram " "Elaborating entity \"altsyncram_dnn1\" for hierarchy \"fifo_tb:data_fifo\|scfifo:scfifo_component\|scfifo_f891:auto_generated\|a_dpfifo_me91:dpfifo\|altsyncram_dnn1:FIFOram\"" {  } { { "db/a_dpfifo_me91.tdf" "FIFOram" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/a_dpfifo_me91.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386711510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hm8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hm8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hm8 " "Found entity 1: cmpr_hm8" {  } { { "db/cmpr_hm8.tdf" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/cmpr_hm8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386711635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386711635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hm8 fifo_tb:data_fifo\|scfifo:scfifo_component\|scfifo_f891:auto_generated\|a_dpfifo_me91:dpfifo\|cmpr_hm8:almost_full_comparer " "Elaborating entity \"cmpr_hm8\" for hierarchy \"fifo_tb:data_fifo\|scfifo:scfifo_component\|scfifo_f891:auto_generated\|a_dpfifo_me91:dpfifo\|cmpr_hm8:almost_full_comparer\"" {  } { { "db/a_dpfifo_me91.tdf" "almost_full_comparer" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/a_dpfifo_me91.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386711652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hm8 fifo_tb:data_fifo\|scfifo:scfifo_component\|scfifo_f891:auto_generated\|a_dpfifo_me91:dpfifo\|cmpr_hm8:two_comparison " "Elaborating entity \"cmpr_hm8\" for hierarchy \"fifo_tb:data_fifo\|scfifo:scfifo_component\|scfifo_f891:auto_generated\|a_dpfifo_me91:dpfifo\|cmpr_hm8:two_comparison\"" {  } { { "db/a_dpfifo_me91.tdf" "two_comparison" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/a_dpfifo_me91.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386711677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhb " "Found entity 1: cntr_uhb" {  } { { "db/cntr_uhb.tdf" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/cntr_uhb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386711801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386711801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uhb fifo_tb:data_fifo\|scfifo:scfifo_component\|scfifo_f891:auto_generated\|a_dpfifo_me91:dpfifo\|cntr_uhb:rd_ptr_msb " "Elaborating entity \"cntr_uhb\" for hierarchy \"fifo_tb:data_fifo\|scfifo:scfifo_component\|scfifo_f891:auto_generated\|a_dpfifo_me91:dpfifo\|cntr_uhb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_me91.tdf" "rd_ptr_msb" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/a_dpfifo_me91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386711819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bi7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bi7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bi7 " "Found entity 1: cntr_bi7" {  } { { "db/cntr_bi7.tdf" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/cntr_bi7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386711946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386711946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bi7 fifo_tb:data_fifo\|scfifo:scfifo_component\|scfifo_f891:auto_generated\|a_dpfifo_me91:dpfifo\|cntr_bi7:usedw_counter " "Elaborating entity \"cntr_bi7\" for hierarchy \"fifo_tb:data_fifo\|scfifo:scfifo_component\|scfifo_f891:auto_generated\|a_dpfifo_me91:dpfifo\|cntr_bi7:usedw_counter\"" {  } { { "db/a_dpfifo_me91.tdf" "usedw_counter" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/a_dpfifo_me91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386711964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vhb " "Found entity 1: cntr_vhb" {  } { { "db/cntr_vhb.tdf" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/cntr_vhb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386712093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386712093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vhb fifo_tb:data_fifo\|scfifo:scfifo_component\|scfifo_f891:auto_generated\|a_dpfifo_me91:dpfifo\|cntr_vhb:wr_ptr " "Elaborating entity \"cntr_vhb\" for hierarchy \"fifo_tb:data_fifo\|scfifo:scfifo_component\|scfifo_f891:auto_generated\|a_dpfifo_me91:dpfifo\|cntr_vhb:wr_ptr\"" {  } { { "db/a_dpfifo_me91.tdf" "wr_ptr" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/a_dpfifo_me91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386712111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc24 crc24:crc_mod " "Elaborating entity \"crc24\" for hierarchy \"crc24:crc_mod\"" {  } { { "src/top_module.v" "crc_mod" { Text "E:/Courses/ECE559/Code-Block-Segmentation/src/top_module.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386712157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg crc24:crc_mod\|shiftreg:shiftreg_inst " "Elaborating entity \"shiftreg\" for hierarchy \"crc24:crc_mod\|shiftreg:shiftreg_inst\"" {  } { { "src/crc24.v" "shiftreg_inst" { Text "E:/Courses/ECE559/Code-Block-Segmentation/src/crc24.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386712174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg crc24:crc_mod\|shiftreg:shiftreg_inst\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"crc24:crc_mod\|shiftreg:shiftreg_inst\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "IP/shiftreg.v" "LPM_SHIFTREG_component" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/shiftreg.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386712301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "crc24:crc_mod\|shiftreg:shiftreg_inst\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"crc24:crc_mod\|shiftreg:shiftreg_inst\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "IP/shiftreg.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/shiftreg.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386712304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crc24:crc_mod\|shiftreg:shiftreg_inst\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"crc24:crc_mod\|shiftreg:shiftreg_inst\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386712304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386712304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386712304 ""}  } { { "IP/shiftreg.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/shiftreg.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586386712304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_fsm data_fsm:datapath_control_unit " "Elaborating entity \"data_fsm\" for hierarchy \"data_fsm:datapath_control_unit\"" {  } { { "src/top_module.v" "datapath_control_unit" { Text "E:/Courses/ECE559/Code-Block-Segmentation/src/top_module.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386712346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_10bits data_fsm:datapath_control_unit\|counter_10bits:cnt_fill " "Elaborating entity \"counter_10bits\" for hierarchy \"data_fsm:datapath_control_unit\|counter_10bits:cnt_fill\"" {  } { { "src/data_path_control.v" "cnt_fill" { Text "E:/Courses/ECE559/Code-Block-Segmentation/src/data_path_control.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386712368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter data_fsm:datapath_control_unit\|counter_10bits:cnt_fill\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"data_fsm:datapath_control_unit\|counter_10bits:cnt_fill\|lpm_counter:LPM_COUNTER_component\"" {  } { { "IP/counter_10bits.v" "LPM_COUNTER_component" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/counter_10bits.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386712610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_fsm:datapath_control_unit\|counter_10bits:cnt_fill\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"data_fsm:datapath_control_unit\|counter_10bits:cnt_fill\|lpm_counter:LPM_COUNTER_component\"" {  } { { "IP/counter_10bits.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/counter_10bits.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386712613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_fsm:datapath_control_unit\|counter_10bits:cnt_fill\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"data_fsm:datapath_control_unit\|counter_10bits:cnt_fill\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386712613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386712613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386712613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386712613 ""}  } { { "IP/counter_10bits.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/counter_10bits.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586386712613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2sj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2sj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2sj " "Found entity 1: cntr_2sj" {  } { { "db/cntr_2sj.tdf" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/cntr_2sj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386712776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386712776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2sj data_fsm:datapath_control_unit\|counter_10bits:cnt_fill\|lpm_counter:LPM_COUNTER_component\|cntr_2sj:auto_generated " "Elaborating entity \"cntr_2sj\" for hierarchy \"data_fsm:datapath_control_unit\|counter_10bits:cnt_fill\|lpm_counter:LPM_COUNTER_component\|cntr_2sj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386712790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1bit data_fsm:datapath_control_unit\|register_1bit:req_crc " "Elaborating entity \"register_1bit\" for hierarchy \"data_fsm:datapath_control_unit\|register_1bit:req_crc\"" {  } { { "src/data_path_control.v" "req_crc" { Text "E:/Courses/ECE559/Code-Block-Segmentation/src/data_path_control.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386712975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg data_fsm:datapath_control_unit\|register_1bit:req_crc\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"data_fsm:datapath_control_unit\|register_1bit:req_crc\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "IP/register_1bit.v" "LPM_SHIFTREG_component" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/register_1bit.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386712983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_fsm:datapath_control_unit\|register_1bit:req_crc\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"data_fsm:datapath_control_unit\|register_1bit:req_crc\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "IP/register_1bit.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/register_1bit.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386712986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_fsm:datapath_control_unit\|register_1bit:req_crc\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"data_fsm:datapath_control_unit\|register_1bit:req_crc\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386712986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386712986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386712986 ""}  } { { "IP/register_1bit.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/register_1bit.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586386712986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bits data_fsm:datapath_control_unit\|register_8bits:wait_cycles " "Elaborating entity \"register_8bits\" for hierarchy \"data_fsm:datapath_control_unit\|register_8bits:wait_cycles\"" {  } { { "src/data_path_control.v" "wait_cycles" { Text "E:/Courses/ECE559/Code-Block-Segmentation/src/data_path_control.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386713038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg data_fsm:datapath_control_unit\|register_8bits:wait_cycles\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"data_fsm:datapath_control_unit\|register_8bits:wait_cycles\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "IP/register_8bits.v" "LPM_SHIFTREG_component" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/register_8bits.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386713048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_fsm:datapath_control_unit\|register_8bits:wait_cycles\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"data_fsm:datapath_control_unit\|register_8bits:wait_cycles\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "IP/register_8bits.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/register_8bits.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386713051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_fsm:datapath_control_unit\|register_8bits:wait_cycles\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"data_fsm:datapath_control_unit\|register_8bits:wait_cycles\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386713051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386713051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386713051 ""}  } { { "IP/register_8bits.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/register_8bits.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586386713051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_2bits data_fsm:datapath_control_unit\|register_2bits:cm " "Elaborating entity \"register_2bits\" for hierarchy \"data_fsm:datapath_control_unit\|register_2bits:cm\"" {  } { { "src/data_path_control.v" "cm" { Text "E:/Courses/ECE559/Code-Block-Segmentation/src/data_path_control.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386713102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg data_fsm:datapath_control_unit\|register_2bits:cm\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"data_fsm:datapath_control_unit\|register_2bits:cm\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "IP/register_2bits.v" "LPM_SHIFTREG_component" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/register_2bits.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386713110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_fsm:datapath_control_unit\|register_2bits:cm\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"data_fsm:datapath_control_unit\|register_2bits:cm\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "IP/register_2bits.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/register_2bits.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386713114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_fsm:datapath_control_unit\|register_2bits:cm\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"data_fsm:datapath_control_unit\|register_2bits:cm\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386713114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386713114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386713114 ""}  } { { "IP/register_2bits.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/register_2bits.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586386713114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_size CRC_size:cb_size_computation " "Elaborating entity \"CRC_size\" for hierarchy \"CRC_size:cb_size_computation\"" {  } { { "src/top_module.v" "cb_size_computation" { Text "E:/Courses/ECE559/Code-Block-Segmentation/src/top_module.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386713185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo12 CRC_size:cb_size_computation\|fifo12:fifo12_inst " "Elaborating entity \"fifo12\" for hierarchy \"CRC_size:cb_size_computation\|fifo12:fifo12_inst\"" {  } { { "src/CRC_size.sv" "fifo12_inst" { Text "E:/Courses/ECE559/Code-Block-Segmentation/src/CRC_size.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386713206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CRC_size:cb_size_computation\|fifo12:fifo12_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"CRC_size:cb_size_computation\|fifo12:fifo12_inst\|scfifo:scfifo_component\"" {  } { { "IP/fifo12.v" "scfifo_component" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/fifo12.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386713493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CRC_size:cb_size_computation\|fifo12:fifo12_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"CRC_size:cb_size_computation\|fifo12:fifo12_inst\|scfifo:scfifo_component\"" {  } { { "IP/fifo12.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/fifo12.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386713497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CRC_size:cb_size_computation\|fifo12:fifo12_inst\|scfifo:scfifo_component " "Instantiated megafunction \"CRC_size:cb_size_computation\|fifo12:fifo12_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386713497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386713497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386713497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386713497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386713497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386713497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386713497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386713497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386713497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386713497 ""}  } { { "IP/fifo12.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/fifo12.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586386713497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_nj91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_nj91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_nj91 " "Found entity 1: scfifo_nj91" {  } { { "db/scfifo_nj91.tdf" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/scfifo_nj91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386713643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386713643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_nj91 CRC_size:cb_size_computation\|fifo12:fifo12_inst\|scfifo:scfifo_component\|scfifo_nj91:auto_generated " "Elaborating entity \"scfifo_nj91\" for hierarchy \"CRC_size:cb_size_computation\|fifo12:fifo12_inst\|scfifo:scfifo_component\|scfifo_nj91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386713656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_up91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_up91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_up91 " "Found entity 1: a_dpfifo_up91" {  } { { "db/a_dpfifo_up91.tdf" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/a_dpfifo_up91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386713731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386713731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_up91 CRC_size:cb_size_computation\|fifo12:fifo12_inst\|scfifo:scfifo_component\|scfifo_nj91:auto_generated\|a_dpfifo_up91:dpfifo " "Elaborating entity \"a_dpfifo_up91\" for hierarchy \"CRC_size:cb_size_computation\|fifo12:fifo12_inst\|scfifo:scfifo_component\|scfifo_nj91:auto_generated\|a_dpfifo_up91:dpfifo\"" {  } { { "db/scfifo_nj91.tdf" "dpfifo" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/scfifo_nj91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386713747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ngn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ngn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ngn1 " "Found entity 1: altsyncram_ngn1" {  } { { "db/altsyncram_ngn1.tdf" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/altsyncram_ngn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386713883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386713883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ngn1 CRC_size:cb_size_computation\|fifo12:fifo12_inst\|scfifo:scfifo_component\|scfifo_nj91:auto_generated\|a_dpfifo_up91:dpfifo\|altsyncram_ngn1:FIFOram " "Elaborating entity \"altsyncram_ngn1\" for hierarchy \"CRC_size:cb_size_computation\|fifo12:fifo12_inst\|scfifo:scfifo_component\|scfifo_nj91:auto_generated\|a_dpfifo_up91:dpfifo\|altsyncram_ngn1:FIFOram\"" {  } { { "db/a_dpfifo_up91.tdf" "FIFOram" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/a_dpfifo_up91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386713903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4l8 " "Found entity 1: cmpr_4l8" {  } { { "db/cmpr_4l8.tdf" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/cmpr_4l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386714032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386714032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 CRC_size:cb_size_computation\|fifo12:fifo12_inst\|scfifo:scfifo_component\|scfifo_nj91:auto_generated\|a_dpfifo_up91:dpfifo\|cmpr_4l8:almost_full_comparer " "Elaborating entity \"cmpr_4l8\" for hierarchy \"CRC_size:cb_size_computation\|fifo12:fifo12_inst\|scfifo:scfifo_component\|scfifo_nj91:auto_generated\|a_dpfifo_up91:dpfifo\|cmpr_4l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_up91.tdf" "almost_full_comparer" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/a_dpfifo_up91.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386714055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 CRC_size:cb_size_computation\|fifo12:fifo12_inst\|scfifo:scfifo_component\|scfifo_nj91:auto_generated\|a_dpfifo_up91:dpfifo\|cmpr_4l8:two_comparison " "Elaborating entity \"cmpr_4l8\" for hierarchy \"CRC_size:cb_size_computation\|fifo12:fifo12_inst\|scfifo:scfifo_component\|scfifo_nj91:auto_generated\|a_dpfifo_up91:dpfifo\|cmpr_4l8:two_comparison\"" {  } { { "db/a_dpfifo_up91.tdf" "two_comparison" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/a_dpfifo_up91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386714089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/cntr_hgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386714216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386714216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb CRC_size:cb_size_computation\|fifo12:fifo12_inst\|scfifo:scfifo_component\|scfifo_nj91:auto_generated\|a_dpfifo_up91:dpfifo\|cntr_hgb:rd_ptr_msb " "Elaborating entity \"cntr_hgb\" for hierarchy \"CRC_size:cb_size_computation\|fifo12:fifo12_inst\|scfifo:scfifo_component\|scfifo_nj91:auto_generated\|a_dpfifo_up91:dpfifo\|cntr_hgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_up91.tdf" "rd_ptr_msb" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/a_dpfifo_up91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386714238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ug7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ug7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ug7 " "Found entity 1: cntr_ug7" {  } { { "db/cntr_ug7.tdf" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/cntr_ug7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386714364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386714364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ug7 CRC_size:cb_size_computation\|fifo12:fifo12_inst\|scfifo:scfifo_component\|scfifo_nj91:auto_generated\|a_dpfifo_up91:dpfifo\|cntr_ug7:usedw_counter " "Elaborating entity \"cntr_ug7\" for hierarchy \"CRC_size:cb_size_computation\|fifo12:fifo12_inst\|scfifo:scfifo_component\|scfifo_nj91:auto_generated\|a_dpfifo_up91:dpfifo\|cntr_ug7:usedw_counter\"" {  } { { "db/a_dpfifo_up91.tdf" "usedw_counter" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/a_dpfifo_up91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386714390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igb " "Found entity 1: cntr_igb" {  } { { "db/cntr_igb.tdf" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/cntr_igb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386714521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386714521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_igb CRC_size:cb_size_computation\|fifo12:fifo12_inst\|scfifo:scfifo_component\|scfifo_nj91:auto_generated\|a_dpfifo_up91:dpfifo\|cntr_igb:wr_ptr " "Elaborating entity \"cntr_igb\" for hierarchy \"CRC_size:cb_size_computation\|fifo12:fifo12_inst\|scfifo:scfifo_component\|scfifo_nj91:auto_generated\|a_dpfifo_up91:dpfifo\|cntr_igb:wr_ptr\"" {  } { { "db/a_dpfifo_up91.tdf" "wr_ptr" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/a_dpfifo_up91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386714544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo14 CRC_size:cb_size_computation\|fifo14:fifo14_inst " "Elaborating entity \"fifo14\" for hierarchy \"CRC_size:cb_size_computation\|fifo14:fifo14_inst\"" {  } { { "src/CRC_size.sv" "fifo14_inst" { Text "E:/Courses/ECE559/Code-Block-Segmentation/src/CRC_size.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386714602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CRC_size:cb_size_computation\|fifo14:fifo14_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"CRC_size:cb_size_computation\|fifo14:fifo14_inst\|scfifo:scfifo_component\"" {  } { { "IP/fifo14.v" "scfifo_component" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/fifo14.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386714896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CRC_size:cb_size_computation\|fifo14:fifo14_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"CRC_size:cb_size_computation\|fifo14:fifo14_inst\|scfifo:scfifo_component\"" {  } { { "IP/fifo14.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/fifo14.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386714900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CRC_size:cb_size_computation\|fifo14:fifo14_inst\|scfifo:scfifo_component " "Instantiated megafunction \"CRC_size:cb_size_computation\|fifo14:fifo14_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386714900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386714900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386714900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386714900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386714900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386714900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386714900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386714900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386714900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586386714900 ""}  } { { "IP/fifo14.v" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/IP/fifo14.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586386714900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_pj91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_pj91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_pj91 " "Found entity 1: scfifo_pj91" {  } { { "db/scfifo_pj91.tdf" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/scfifo_pj91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386715047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386715047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_pj91 CRC_size:cb_size_computation\|fifo14:fifo14_inst\|scfifo:scfifo_component\|scfifo_pj91:auto_generated " "Elaborating entity \"scfifo_pj91\" for hierarchy \"CRC_size:cb_size_computation\|fifo14:fifo14_inst\|scfifo:scfifo_component\|scfifo_pj91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386715061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0q91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0q91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0q91 " "Found entity 1: a_dpfifo_0q91" {  } { { "db/a_dpfifo_0q91.tdf" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/a_dpfifo_0q91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386715138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386715138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0q91 CRC_size:cb_size_computation\|fifo14:fifo14_inst\|scfifo:scfifo_component\|scfifo_pj91:auto_generated\|a_dpfifo_0q91:dpfifo " "Elaborating entity \"a_dpfifo_0q91\" for hierarchy \"CRC_size:cb_size_computation\|fifo14:fifo14_inst\|scfifo:scfifo_component\|scfifo_pj91:auto_generated\|a_dpfifo_0q91:dpfifo\"" {  } { { "db/scfifo_pj91.tdf" "dpfifo" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/scfifo_pj91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386715155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgn1 " "Found entity 1: altsyncram_rgn1" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/altsyncram_rgn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586386715294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386715294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgn1 CRC_size:cb_size_computation\|fifo14:fifo14_inst\|scfifo:scfifo_component\|scfifo_pj91:auto_generated\|a_dpfifo_0q91:dpfifo\|altsyncram_rgn1:FIFOram " "Elaborating entity \"altsyncram_rgn1\" for hierarchy \"CRC_size:cb_size_computation\|fifo14:fifo14_inst\|scfifo:scfifo_component\|scfifo_pj91:auto_generated\|a_dpfifo_0q91:dpfifo\|altsyncram_rgn1:FIFOram\"" {  } { { "db/a_dpfifo_0q91.tdf" "FIFOram" { Text "E:/Courses/ECE559/Code-Block-Segmentation/db/a_dpfifo_0q91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386715319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cal_size CRC_size:cb_size_computation\|cal_size:cal_size_inst " "Elaborating entity \"cal_size\" for hierarchy \"CRC_size:cb_size_computation\|cal_size:cal_size_inst\"" {  } { { "src/CRC_size.sv" "cal_size_inst" { Text "E:/Courses/ECE559/Code-Block-Segmentation/src/CRC_size.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386715511 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 69 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 69 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1586386716821 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586386717234 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1586386717683 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Courses/ECE559/Code-Block-Segmentation/output_files/HardwareTB.map.smsg " "Generated suppressed messages file E:/Courses/ECE559/Code-Block-Segmentation/output_files/HardwareTB.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386718113 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586386718903 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586386718903 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "371 " "Implemented 371 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586386719134 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586386719134 ""} { "Info" "ICUT_CUT_TM_LCELLS" "301 " "Implemented 301 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586386719134 ""} { "Info" "ICUT_CUT_TM_RAMS" "34 " "Implemented 34 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1586386719134 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586386719134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586386719200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 08 18:58:39 2020 " "Processing ended: Wed Apr 08 18:58:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586386719200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586386719200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586386719200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586386719200 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1586386721609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586386721625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 08 18:58:40 2020 " "Processing started: Wed Apr 08 18:58:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586386721625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1586386721625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CodeBlockSegmentation -c HardwareTB " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CodeBlockSegmentation -c HardwareTB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1586386721625 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1586386721913 ""}
{ "Info" "0" "" "Project  = CodeBlockSegmentation" {  } {  } 0 0 "Project  = CodeBlockSegmentation" 0 0 "Fitter" 0 0 1586386721914 ""}
{ "Info" "0" "" "Revision = HardwareTB" {  } {  } 0 0 "Revision = HardwareTB" 0 0 "Fitter" 0 0 1586386721914 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1586386722249 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1586386722253 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HardwareTB 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"HardwareTB\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1586386722274 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1586386722352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1586386722352 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1586386722857 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1586386722903 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1586386723215 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1586386723238 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "No exact pin location assignment(s) for 36 pins of 36 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1586386723508 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1586386730527 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 216 global CLKCTRL_G10 " "clk~inputCLKENA0 with 216 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1586386730792 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1586386730792 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset~inputCLKENA0 148 global CLKCTRL_G9 " "reset~inputCLKENA0 with 148 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1586386730792 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1586386730792 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586386730793 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1586386730805 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1586386730806 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1586386730809 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1586386730810 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1586386730810 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1586386730811 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraints.sdc " "Reading SDC File: 'timing_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1586386732260 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1586386732266 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1586386732308 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1586386732309 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1586386732309 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1586386732309 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000        clock " "   5.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1586386732309 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1586386732309 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1586386732364 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1586386732365 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1586386732365 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1586386732414 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1586386732639 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 82 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 82 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1586386732961 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1586386732965 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1586386733017 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1586386733017 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1586386733112 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1586386733115 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1586386733170 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1586386733902 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1586386733974 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1586386733977 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1586386733977 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1586386733977 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1586386734097 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1586386734098 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1586386734098 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586386734146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1586386738107 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1586386738413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586386741656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1586386743967 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1586386751391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586386751391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1586386753632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "E:/Courses/ECE559/Code-Block-Segmentation/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1586386758893 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1586386758893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586386760930 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.49 " "Total time spent on timing analysis during the Fitter is 1.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1586386763416 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1586386763448 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1586386764219 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1586386764219 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1586386765086 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586386768834 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Courses/ECE559/Code-Block-Segmentation/output_files/HardwareTB.fit.smsg " "Generated suppressed messages file E:/Courses/ECE559/Code-Block-Segmentation/output_files/HardwareTB.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1586386769261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6417 " "Peak virtual memory: 6417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586386770520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 08 18:59:30 2020 " "Processing ended: Wed Apr 08 18:59:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586386770520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586386770520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586386770520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1586386770520 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1586386772210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586386772224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 08 18:59:32 2020 " "Processing started: Wed Apr 08 18:59:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586386772224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1586386772224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CodeBlockSegmentation -c HardwareTB " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CodeBlockSegmentation -c HardwareTB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1586386772224 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1586386778909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586386779404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 08 18:59:39 2020 " "Processing ended: Wed Apr 08 18:59:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586386779404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586386779404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586386779404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1586386779404 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1586386780180 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1586386781756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586386781770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 08 18:59:40 2020 " "Processing started: Wed Apr 08 18:59:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586386781770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1586386781770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CodeBlockSegmentation -c HardwareTB " "Command: quartus_sta CodeBlockSegmentation -c HardwareTB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1586386781770 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1586386782072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1586386783815 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586386783890 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586386783890 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraints.sdc " "Reading SDC File: 'timing_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1586386784590 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1586386784597 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586386784610 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1586386784611 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1586386784630 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1586386784662 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1586386784662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.011 " "Worst-case setup slack is -0.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386784667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386784667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011              -0.011 clock  " "   -0.011              -0.011 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386784667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586386784667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.291 " "Worst-case hold slack is 0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386784681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386784681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 clock  " "    0.291               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386784681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586386784681 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586386784687 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586386784696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.179 " "Worst-case minimum pulse width slack is 1.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386784701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386784701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.179               0.000 clock  " "    1.179               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386784701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586386784701 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1586386784726 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1586386784787 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1586386786907 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586386787052 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1586386787067 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1586386787067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.001 " "Worst-case setup slack is -0.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386787073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386787073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001              -0.001 clock  " "   -0.001              -0.001 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386787073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586386787073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.268 " "Worst-case hold slack is 0.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386787081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386787081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 clock  " "    0.268               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386787081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586386787081 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586386787087 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586386787094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.091 " "Worst-case minimum pulse width slack is 1.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386787099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386787099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.091               0.000 clock  " "    1.091               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386787099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586386787099 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1586386787120 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1586386787434 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1586386789291 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586386789425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.407 " "Worst-case setup slack is 2.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386789435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386789435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.407               0.000 clock  " "    2.407               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386789435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586386789435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.159 " "Worst-case hold slack is 0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386789443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386789443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 clock  " "    0.159               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386789443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586386789443 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586386789449 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586386789455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.283 " "Worst-case minimum pulse width slack is 1.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386789460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386789460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.283               0.000 clock  " "    1.283               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386789460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586386789460 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1586386789481 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586386789831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.616 " "Worst-case setup slack is 2.616" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386789840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386789840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.616               0.000 clock  " "    2.616               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386789840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586386789840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386789850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386789850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 clock  " "    0.144               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386789850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586386789850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586386789856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586386789862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.276 " "Worst-case minimum pulse width slack is 1.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386789867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386789867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.276               0.000 clock  " "    1.276               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586386789867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586386789867 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1586386792401 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1586386792403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5098 " "Peak virtual memory: 5098 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586386792493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 08 18:59:52 2020 " "Processing ended: Wed Apr 08 18:59:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586386792493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586386792493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586386792493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1586386792493 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1586386794102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586386794116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 08 18:59:53 2020 " "Processing started: Wed Apr 08 18:59:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586386794116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1586386794116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CodeBlockSegmentation -c HardwareTB " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CodeBlockSegmentation -c HardwareTB" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1586386794116 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1586386796396 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "HardwareTB.vo E:/Courses/ECE559/Code-Block-Segmentation/simulation/modelsim/ simulation " "Generated file HardwareTB.vo in folder \"E:/Courses/ECE559/Code-Block-Segmentation/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1586386796948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586386797065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 08 18:59:57 2020 " "Processing ended: Wed Apr 08 18:59:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586386797065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586386797065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586386797065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1586386797065 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Quartus Prime Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1586386797848 ""}
