% !TEX root = ../thesis.tex
\makeglossaries
\newacronym{EDiC}{EDiC}{Educational Digital Computer}
\newacronym{RISC}{RISC}{Reduced Instruction Set Computer}
\newacronym{CISC}{CISC}{Complex Instruction Set Computer}
\newacronym{ALU}{ALU}{Arithmetic Logic Unit}
\newacronym{EEPROM}{EEPROM}{Electrically Erasable Programmable Read-Only Memory}
\newacronym{ROM}{ROM}{Read-Only Memory}
\newacronym{MAR}{MAR}{Memory Address Register}
\newacronym{RDMA}{RDMA}{Remote Direct Memory Access}
\newacronym{RoCEv2}{RoCEv2}{Remote Direct Memory Access over Converged Ethernet v2}
\newacronym{FPGA}{FPGA}{Field Programmable Gate Array}
\newacronym{ASIC}{ASIC}{Application-Specific Integrated Circuit}
\newacronym{UDP}{UDP}{User Datagram Protocol}
\newacronym{TCP}{TCP}{Transmission Control Protocol}
\newacronym{AXI}{AXI}{Advanced eXtensible Interface}
\newacronym{CPU}{CPU}{Central Processing Unit}
\newacronym{SIFT}{SIFT}{Scale-Invariant Feature Transform}
\newacronym{PCB}{PCB}{Printed Circuit Board}
\newacronym{DMA}{DMA}{Direct Memory Access}
\newacronym{RAM}{RAM}{Random-Access Memory}
\newacronym{SRAM}{SRAM}{Static Random-Access Memory}
\newacronym{IB}{IB}{InfiniBand}
\newacronym{IP}{IP}{Internet Protocol}
\newacronym{DSP}{DSP}{Digital Signal Processor}
\newacronym{BRAM}{BRAM}{Block RAM}
\newacronym{EPROM}{EPROM}{Erasable Programmable Read-Only Memory}
\newacronym{CLB}{CLB}{Configurable Logic Block}
\newacronym{LUT}{LUT}{Lookup Table}
\newacronym{MUX}{MUX}{Multiplexer}
\newacronym{MTU}{MTU}{Maximum Transmission Unit}
\newacronym{PSN}{PSN}{Package Sequence Number}
\newacronym{CM}{CM}{Connection Management}
\newacronym{RC}{RC}{Reliable Connection}
\newacronym{UD}{UD}{Unreliable Datagram}
\newacronym{ICRC}{ICRC}{Invariant Cycling Redundancy Check}
\newacronym{CRC}{CRC}{Cycling Redundancy Check}
\newacronym{IANA}{IANA}{Internet Assigned Number Authority}
\newacronym{TTL}{TTL}{Transistor-transistor logic}
\newacronym{RTL}{RTL}{Register-transistor logic}
\newacronym{CMOS}{CMOS}{Complementary metal-oxide-semiconductor}
\newacronym{IO}{I/O}{Input / Output}
\newacronym{DIL}{DIL}{dual in-line}
\newacronym{DIP}{DIP}{dual in-line package}
\newacronym{SMD}{SMD}{surface-mounted device}
\newacronym{QP}{QP}{Queue Pair}
\newacronym{BTH}{BTH}{Base Transport Header}
\newacronym{DETH}{DETH}{Datagram Extended Transport Header}
\newacronym{MAD}{MAD}{Common Management Datagram}
\newacronym{RNR}{RNR}{Receiver Not Ready}
\newacronym{ARI}{ARI}{Additional Reject Information}
\newacronym{MSB}{MSB}{Most Significant Bit}
\newacronym{LSB}{LSB}{Least Significant Bit}
\newacronym{LRH}{LRH}{Local Routing Header}
\newacronym{GRH}{GRH}{Global Routing Header}
\newacronym{AETH}{AETH}{ACK Extended Transport Header}
\newacronym{RETH}{RETH}{RDMA Extended Transport Header}
\newacronym{NAK}{NAK}{Not Acknowledge}
\newacronym{MAC}{MAC}{Media Access Control}
\newacronym{DDR}{DDR}{Double Data Rate}
\newacronym{FIFO}{FIFO}{First In First Out Storage}
\newacronym{VHDL}{VHDL}{VHSIC (Very High Speed Integrated Circuit) Hardware Description Language}
\newacronym{VHSIC}{VHSIC}{Very High Speed Integrated Circuit}
\newacronym{HDL}{HDL}{Hardware Description Language}
\newacronym{LFSR}{LFSR}{Linear Feedback Shift Register}
\newacronym{DUT}{DUT}{Device Under Testing}
\newacronym{ALM}{ALM}{Adaptive Logic Module}
\newacronym{LAB}{LAB}{Logic Array Block}
\newacronym{MLAB}{MLAB}{Memory Logic Array Block}
\newacronym{OS}{OS}{Operating System}
\newacronym{TUB}{TUB}{Technical University Berlin}
\newacronym{IC}{IC}{Integrated Circuit}
\newacronym{LED}{LED}{Light-Emitting Diode}
\newacronym{PC}{PC}{Program Counter}
\newacronym{SP}{SP}{Stack Pointer}
\newacronym{NOP}{NOP}{No Operation}
\newacronym{CSON}{CSON}{CoffeeScript-Object-Notation}
\newacronym{JSON}{JSON}{JavaScript Object Notation}
\newacronym{PRNG}{PRNG}{Pseudo Random Number Generator}
\newacronym{UART}{UART}{Universal Asynchronous Receiver-Transmitter}
\newacronym{IDE}{IDE}{Integrated Development Environment}
\newacronym{ISA}{ISA}{Instruction Set Architecture}
\newacronym{CE}{CE}{chip enable}
\newacronym{EDIF}{EDIF}{Electronic Design Interchange Format}
