
---------- Begin Simulation Statistics ----------
host_inst_rate                                 385570                       # Simulator instruction rate (inst/s)
host_mem_usage                                 376524                       # Number of bytes of host memory used
host_seconds                                    51.87                       # Real time elapsed on the host
host_tick_rate                              459252395                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.023823                       # Number of seconds simulated
sim_ticks                                 23822805000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4697575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 34011.319057                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30374.323088                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4277487                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    14287747000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.089427                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               420088                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            284545                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   4116996500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028854                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135542                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 79670.175780                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 75657.458006                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2082859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   16314778926                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.089515                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              204779                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           132579                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   5462468468                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031561                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72200                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 40031.311671                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.038615                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           94725                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   3791965998                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6985213                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 48974.463247                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 46112.317047                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6360346                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     30602525926                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.089456                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                624867                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             417124                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   9579464968                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029740                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207742                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996235                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.144495                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6985213                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 48974.463247                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 46112.317047                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6360346                       # number of overall hits
system.cpu.dcache.overall_miss_latency    30602525926                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.089456                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               624867                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            417124                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   9579464968                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029740                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207742                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167849                       # number of replacements
system.cpu.dcache.sampled_refs                 168873                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.144495                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6423695                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525113304000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72162                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13676078                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 70158.163265                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        69350                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13675784                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       20626500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  294                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                63                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     15950500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        87000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               59202.528139                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       348000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13676078                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 70158.163265                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        69350                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13675784                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        20626500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000021                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   294                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 63                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     15950500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.207943                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            106.466926                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13676078                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 70158.163265                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        69350                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13675784                       # number of overall hits
system.cpu.icache.overall_miss_latency       20626500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000021                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  294                       # number of overall misses
system.cpu.icache.overall_mshr_hits                63                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     15950500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                106.466926                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13675784                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 58842.689045                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      4379779031                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 74432                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33330                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     90843.115193                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 75815.746260                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          446                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           2987285000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.986619                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      32884                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      2493125000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.986619                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 32884                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135774                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       75930.697300                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  65428.944146                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          95992                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             3020675000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.293002                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        39782                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      5476                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        2244474500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.252655                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   34304                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38870                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    61323.694134                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 45592.847955                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2383651991                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38870                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1772194000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38870                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72162                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72162                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.860616                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169104                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        82679.107148                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   70512.584092                       # average overall mshr miss latency
system.l2.demand_hits                           96438                       # number of demand (read+write) hits
system.l2.demand_miss_latency              6007960000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.429712                       # miss rate for demand accesses
system.l2.demand_misses                         72666                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       5476                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         4737599500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.397318                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    67188                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.356813                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.159200                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5846.016298                       # Average occupied blocks per context
system.l2.occ_blocks::1                   2608.338044                       # Average occupied blocks per context
system.l2.overall_accesses                     169104                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       82679.107148                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  64379.173358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          96438                       # number of overall hits
system.l2.overall_miss_latency             6007960000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.429712                       # miss rate for overall accesses
system.l2.overall_misses                        72666                       # number of overall misses
system.l2.overall_mshr_hits                      5476                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        9117378531                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.837473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  141620                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.796176                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         59261                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        30146                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       109536                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            74432                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         4958                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          82803                       # number of replacements
system.l2.sampled_refs                          92600                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       8454.354342                       # Cycle average of tags in use
system.l2.total_refs                           172293                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            43576                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31872040                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2001779                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2087522                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        50442                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2096147                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2111676                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7525                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       208639                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     13856593                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.724422                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.749593                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     10916577     78.78%     78.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       738487      5.33%     84.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       585198      4.22%     88.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       485731      3.51%     91.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       399147      2.88%     94.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        87344      0.63%     95.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        78762      0.57%     95.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       356708      2.57%     98.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       208639      1.51%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     13856593                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        50335                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8380112                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.577357                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.577357                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1227764                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          114                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7614                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     25129401                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      8327789                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4242647                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1481008                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          456                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        58392                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        5192306                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            5002945                       # DTB hits
system.switch_cpus_1.dtb.data_misses           189361                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3992530                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3805675                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           186855                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199776                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197270                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2506                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2111676                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3671538                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8843864                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        41272                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             32020437                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        975655                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.133874                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3671687                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2009304                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.030006                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     15337601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.087708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.214171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       10165302     66.28%     66.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         584153      3.81%     70.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          49616      0.32%     70.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37794      0.25%     70.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         508503      3.32%     73.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43254      0.28%     74.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         751181      4.90%     79.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        1116082      7.28%     86.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2081716     13.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     15337601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                435968                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1033712                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73885                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.077415                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6482209                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1336603                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7717549                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            15294882                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.813019                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6274516                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.969653                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15497825                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        62089                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        470720                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5372563                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       111556                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1852008                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18555713                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5145606                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       308864                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     16994686                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          847                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           26                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1481008                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        10692                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1471618                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1579                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        65075                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      2428670                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       555621                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        65075                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4736                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57353                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.633972                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.633972                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8835888     51.06%     51.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         4068      0.02%     51.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     51.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       867467      5.01%     56.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3374      0.02%     56.12% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     56.12% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1020675      5.90%     62.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          664      0.00%     62.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     62.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5220425     30.17%     92.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1350910      7.81%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     17303552                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        56010                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003237                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          783      1.40%      1.40% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.40% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.40% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          821      1.47%      2.86% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      2.86% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      2.86% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42840     76.49%     79.35% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv           11      0.02%     79.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     79.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        11047     19.72%     99.09% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          508      0.91%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     15337601                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.128179                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.837584                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      9687863     63.16%     63.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1625164     10.60%     73.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       732636      4.78%     78.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1189240      7.75%     86.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       908738      5.92%     92.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       254647      1.66%     93.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       845360      5.51%     99.39% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        86575      0.56%     99.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         7378      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     15337601                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.096997                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18481828                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        17303552                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8417817                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        11433                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3872619                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3671568                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3671538                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       986690                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      1000138                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5372563                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1852008                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               15773569                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       958315                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21474                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8419941                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       247709                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        12075                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35026412                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     24640467                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     17140142                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4206238                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1481008                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       272098                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     10100679                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       472685                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  8157                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
