INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generic values...
Finished resolving generic values.
Generating IP...
WARNING:sim:89 - A core named <viterbi_decoder> already exists in the output
   directory. Output products for this core may be overwritten.
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Partition Report
XST: Final Report
Generating Implementation files.
Generating the VHDL instantiation template.
Generating NGC file.
Generating VHDL structural model.
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'viterbi_decoder'...
Generating metadata file...
Generating ISE project...
XCO file found: viterbi_decoder.xco
XMDF file found: viterbi_decoder_xmdf.tcl
Adding /home/fsl/MSE/PdS3/ofdm/ipcore_dir/tmp/_cg/viterbi_decoder.asy -view all
-origin_type imported
Adding /home/fsl/MSE/PdS3/ofdm/ipcore_dir/tmp/_cg/viterbi_decoder.ngc -view all
-origin_type created
Checking file "/home/fsl/MSE/PdS3/ofdm/ipcore_dir/tmp/_cg/viterbi_decoder.ngc"
for project device match ...
File "/home/fsl/MSE/PdS3/ofdm/ipcore_dir/tmp/_cg/viterbi_decoder.ngc" device
information matches project device.
Adding /home/fsl/MSE/PdS3/ofdm/ipcore_dir/tmp/_cg/viterbi_decoder.sym -view all
-origin_type imported
Adding /home/fsl/MSE/PdS3/ofdm/ipcore_dir/tmp/_cg/viterbi_decoder.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/fsl/MSE/PdS3/ofdm/ipcore_dir/tmp/_cg/viterbi_decoder.vhd" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/fsl/MSE/PdS3/ofdm/ipcore_dir/tmp/_cg/viterbi_decoder.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/viterbi_decoder"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'viterbi_decoder'.
