// Seed: 258872977
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  input id_7;
  inout id_6;
  input id_5;
  output id_4;
  inout id_3;
  input id_2;
  inout id_1;
  logic id_8;
  logic id_9;
  logic id_10;
  logic id_11;
  type_1 id_12 (
      .id_0(id_5),
      .id_1(1),
      .id_2(id_1),
      .id_3(1),
      .id_4(1)
  );
  always @(posedge 1'b0 or id_2 ^ 1 - 1) begin
    SystemTFIdentifier(1, 1);
  end
endmodule
