# processor-sim

CPSC 3300 - Project 3, Ahmer Raza and Matthew Everette

Simulates a MIPS 5-stage pipelined processor.