<profile>

<section name = "Vitis HLS Report for 'fir_wrap'" level="0">
<item name = "Date">Wed Jul 12 23:22:08 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">fir_hls_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512">fir_wrap_Pipeline_VITIS_LOOP_41_1, 101, 101, 1.010 us, 1.010 us, 101, 101, no</column>
<column name="grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_717">fir_wrap_Pipeline_VITIS_LOOP_47_2, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 70, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 297, 26251, 9726, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 297, -</column>
<column name="Register">-, -, 3507, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 135, 27, 18, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="CTRL_s_axi_U">CTRL_s_axi, 0, 0, 74, 104, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 240, 424, 0</column>
<column name="grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512">fir_wrap_Pipeline_VITIS_LOOP_41_1, 0, 0, 17, 77, 0</column>
<column name="grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_717">fir_wrap_Pipeline_VITIS_LOOP_47_2, 0, 297, 25090, 8387, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 4, 0, 830, 734, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="icmp_ln47_fu_1164_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="empty_63_fu_1169_p3">select, 0, 0, 31, 1, 31</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">121, 27, 1, 27</column>
<column name="gmem_ARADDR">25, 5, 64, 320</column>
<column name="gmem_ARLEN">25, 5, 32, 160</column>
<column name="gmem_ARVALID">20, 4, 1, 4</column>
<column name="gmem_AWADDR">14, 3, 64, 192</column>
<column name="gmem_AWLEN">14, 3, 32, 96</column>
<column name="gmem_AWVALID">14, 3, 1, 3</column>
<column name="gmem_BREADY">14, 3, 1, 3</column>
<column name="gmem_RREADY">14, 3, 1, 3</column>
<column name="gmem_WVALID">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">26, 0, 26, 0</column>
<column name="c_0">32, 0, 32, 0</column>
<column name="c_1">32, 0, 32, 0</column>
<column name="c_10">32, 0, 32, 0</column>
<column name="c_11">32, 0, 32, 0</column>
<column name="c_12">32, 0, 32, 0</column>
<column name="c_13">32, 0, 32, 0</column>
<column name="c_14">32, 0, 32, 0</column>
<column name="c_15">32, 0, 32, 0</column>
<column name="c_16">32, 0, 32, 0</column>
<column name="c_17">32, 0, 32, 0</column>
<column name="c_18">32, 0, 32, 0</column>
<column name="c_19">32, 0, 32, 0</column>
<column name="c_2">32, 0, 32, 0</column>
<column name="c_20">32, 0, 32, 0</column>
<column name="c_21">32, 0, 32, 0</column>
<column name="c_22">32, 0, 32, 0</column>
<column name="c_23">32, 0, 32, 0</column>
<column name="c_24">32, 0, 32, 0</column>
<column name="c_25">32, 0, 32, 0</column>
<column name="c_26">32, 0, 32, 0</column>
<column name="c_27">32, 0, 32, 0</column>
<column name="c_28">32, 0, 32, 0</column>
<column name="c_29">32, 0, 32, 0</column>
<column name="c_3">32, 0, 32, 0</column>
<column name="c_30">32, 0, 32, 0</column>
<column name="c_31">32, 0, 32, 0</column>
<column name="c_32">32, 0, 32, 0</column>
<column name="c_33">32, 0, 32, 0</column>
<column name="c_34">32, 0, 32, 0</column>
<column name="c_35">32, 0, 32, 0</column>
<column name="c_36">32, 0, 32, 0</column>
<column name="c_37">32, 0, 32, 0</column>
<column name="c_38">32, 0, 32, 0</column>
<column name="c_39">32, 0, 32, 0</column>
<column name="c_4">32, 0, 32, 0</column>
<column name="c_40">32, 0, 32, 0</column>
<column name="c_41">32, 0, 32, 0</column>
<column name="c_42">32, 0, 32, 0</column>
<column name="c_43">32, 0, 32, 0</column>
<column name="c_44">32, 0, 32, 0</column>
<column name="c_45">32, 0, 32, 0</column>
<column name="c_46">32, 0, 32, 0</column>
<column name="c_47">32, 0, 32, 0</column>
<column name="c_48">32, 0, 32, 0</column>
<column name="c_49">32, 0, 32, 0</column>
<column name="c_5">32, 0, 32, 0</column>
<column name="c_50">32, 0, 32, 0</column>
<column name="c_51">32, 0, 32, 0</column>
<column name="c_52">32, 0, 32, 0</column>
<column name="c_53">32, 0, 32, 0</column>
<column name="c_54">32, 0, 32, 0</column>
<column name="c_55">32, 0, 32, 0</column>
<column name="c_56">32, 0, 32, 0</column>
<column name="c_57">32, 0, 32, 0</column>
<column name="c_58">32, 0, 32, 0</column>
<column name="c_59">32, 0, 32, 0</column>
<column name="c_6">32, 0, 32, 0</column>
<column name="c_60">32, 0, 32, 0</column>
<column name="c_61">32, 0, 32, 0</column>
<column name="c_62">32, 0, 32, 0</column>
<column name="c_63">32, 0, 32, 0</column>
<column name="c_64">32, 0, 32, 0</column>
<column name="c_65">32, 0, 32, 0</column>
<column name="c_66">32, 0, 32, 0</column>
<column name="c_67">32, 0, 32, 0</column>
<column name="c_68">32, 0, 32, 0</column>
<column name="c_69">32, 0, 32, 0</column>
<column name="c_7">32, 0, 32, 0</column>
<column name="c_70">32, 0, 32, 0</column>
<column name="c_71">32, 0, 32, 0</column>
<column name="c_72">32, 0, 32, 0</column>
<column name="c_73">32, 0, 32, 0</column>
<column name="c_74">32, 0, 32, 0</column>
<column name="c_75">32, 0, 32, 0</column>
<column name="c_76">32, 0, 32, 0</column>
<column name="c_77">32, 0, 32, 0</column>
<column name="c_78">32, 0, 32, 0</column>
<column name="c_79">32, 0, 32, 0</column>
<column name="c_8">32, 0, 32, 0</column>
<column name="c_80">32, 0, 32, 0</column>
<column name="c_81">32, 0, 32, 0</column>
<column name="c_82">32, 0, 32, 0</column>
<column name="c_83">32, 0, 32, 0</column>
<column name="c_84">32, 0, 32, 0</column>
<column name="c_85">32, 0, 32, 0</column>
<column name="c_86">32, 0, 32, 0</column>
<column name="c_87">32, 0, 32, 0</column>
<column name="c_88">32, 0, 32, 0</column>
<column name="c_89">32, 0, 32, 0</column>
<column name="c_9">32, 0, 32, 0</column>
<column name="c_90">32, 0, 32, 0</column>
<column name="c_91">32, 0, 32, 0</column>
<column name="c_92">32, 0, 32, 0</column>
<column name="c_93">32, 0, 32, 0</column>
<column name="c_94">32, 0, 32, 0</column>
<column name="c_95">32, 0, 32, 0</column>
<column name="c_96">32, 0, 32, 0</column>
<column name="c_97">32, 0, 32, 0</column>
<column name="c_98">32, 0, 32, 0</column>
<column name="empty_63_reg_1234">31, 0, 31, 0</column>
<column name="grp_fir_wrap_Pipeline_VITIS_LOOP_41_1_fu_512_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fir_wrap_Pipeline_VITIS_LOOP_47_2_fu_717_ap_start_reg">1, 0, 1, 0</column>
<column name="len_read_reg_1200">32, 0, 32, 0</column>
<column name="trunc_ln1_reg_1217">62, 0, 62, 0</column>
<column name="trunc_ln31_reg_1206">31, 0, 31, 0</column>
<column name="trunc_ln41_1_reg_1211">62, 0, 62, 0</column>
<column name="trunc_ln47_1_reg_1223">62, 0, 62, 0</column>
<column name="zext_ln47_reg_1244">31, 0, 32, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_AWVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_AWREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_AWADDR">in, 5, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WDATA">in, 32, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WSTRB">in, 4, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARADDR">in, 5, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RVALID">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RREADY">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RDATA">out, 32, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RRESP">out, 2, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BVALID">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BREADY">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BRESP">out, 2, s_axi, CTRL, scalar</column>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir_wrap, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fir_wrap, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fir_wrap, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
