\doxysubsubsubsection{ADC\+\_\+clock\+\_\+source}
\hypertarget{group___a_d_c__clock__source}{}\label{group___a_d_c__clock__source}\index{ADC\_clock\_source@{ADC\_clock\_source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c__clock__source_ga6c341971f2f161320ad150faa3636b41}{RCC\+\_\+\+PCLK2\+\_\+\+Div2}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__clock__source_gaecc7a9370fb7d7772d9c90888792084c}{RCC\+\_\+\+PCLK2\+\_\+\+Div4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__clock__source_gaffb34a845f94f4ea741a45998d28deb3}{RCC\+\_\+\+PCLK2\+\_\+\+Div6}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__clock__source_ga77d5c803e2d31a806467bb7db9d24cd0}{RCC\+\_\+\+PCLK2\+\_\+\+Div8}}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define \mbox{\hyperlink{group___a_d_c__clock__source_ga6a9c4fb239566f0f3d44c8cc266e528b}{IS\+\_\+\+RCC\+\_\+\+ADCCLK}}(ADCCLK)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}




\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___a_d_c__clock__source_ga6a9c4fb239566f0f3d44c8cc266e528b}\label{group___a_d_c__clock__source_ga6a9c4fb239566f0f3d44c8cc266e528b} 
\index{ADC\_clock\_source@{ADC\_clock\_source}!IS\_RCC\_ADCCLK@{IS\_RCC\_ADCCLK}}
\index{IS\_RCC\_ADCCLK@{IS\_RCC\_ADCCLK}!ADC\_clock\_source@{ADC\_clock\_source}}
\doxysubsubsubsubsubsection{\texorpdfstring{IS\_RCC\_ADCCLK}{IS\_RCC\_ADCCLK}}
{\footnotesize\ttfamily \#define IS\+\_\+\+RCC\+\_\+\+ADCCLK(\begin{DoxyParamCaption}\item[{}]{ADCCLK }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((ADCCLK)\ ==\ \mbox{\hyperlink{group___a_d_c__clock__source_ga6c341971f2f161320ad150faa3636b41}{RCC\_PCLK2\_Div2}})\ ||\ ((ADCCLK)\ ==\ \mbox{\hyperlink{group___a_d_c__clock__source_gaecc7a9370fb7d7772d9c90888792084c}{RCC\_PCLK2\_Div4}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADCCLK)\ ==\ \mbox{\hyperlink{group___a_d_c__clock__source_gaffb34a845f94f4ea741a45998d28deb3}{RCC\_PCLK2\_Div6}})\ ||\ ((ADCCLK)\ ==\ \mbox{\hyperlink{group___a_d_c__clock__source_ga77d5c803e2d31a806467bb7db9d24cd0}{RCC\_PCLK2\_Div8}}))}

\end{DoxyCode}
\Hypertarget{group___a_d_c__clock__source_ga6c341971f2f161320ad150faa3636b41}\label{group___a_d_c__clock__source_ga6c341971f2f161320ad150faa3636b41} 
\index{ADC\_clock\_source@{ADC\_clock\_source}!RCC\_PCLK2\_Div2@{RCC\_PCLK2\_Div2}}
\index{RCC\_PCLK2\_Div2@{RCC\_PCLK2\_Div2}!ADC\_clock\_source@{ADC\_clock\_source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PCLK2\_Div2}{RCC\_PCLK2\_Div2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PCLK2\+\_\+\+Div2~((uint32\+\_\+t)0x00000000)}

\Hypertarget{group___a_d_c__clock__source_gaecc7a9370fb7d7772d9c90888792084c}\label{group___a_d_c__clock__source_gaecc7a9370fb7d7772d9c90888792084c} 
\index{ADC\_clock\_source@{ADC\_clock\_source}!RCC\_PCLK2\_Div4@{RCC\_PCLK2\_Div4}}
\index{RCC\_PCLK2\_Div4@{RCC\_PCLK2\_Div4}!ADC\_clock\_source@{ADC\_clock\_source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PCLK2\_Div4}{RCC\_PCLK2\_Div4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PCLK2\+\_\+\+Div4~((uint32\+\_\+t)0x00004000)}

\Hypertarget{group___a_d_c__clock__source_gaffb34a845f94f4ea741a45998d28deb3}\label{group___a_d_c__clock__source_gaffb34a845f94f4ea741a45998d28deb3} 
\index{ADC\_clock\_source@{ADC\_clock\_source}!RCC\_PCLK2\_Div6@{RCC\_PCLK2\_Div6}}
\index{RCC\_PCLK2\_Div6@{RCC\_PCLK2\_Div6}!ADC\_clock\_source@{ADC\_clock\_source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PCLK2\_Div6}{RCC\_PCLK2\_Div6}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PCLK2\+\_\+\+Div6~((uint32\+\_\+t)0x00008000)}

\Hypertarget{group___a_d_c__clock__source_ga77d5c803e2d31a806467bb7db9d24cd0}\label{group___a_d_c__clock__source_ga77d5c803e2d31a806467bb7db9d24cd0} 
\index{ADC\_clock\_source@{ADC\_clock\_source}!RCC\_PCLK2\_Div8@{RCC\_PCLK2\_Div8}}
\index{RCC\_PCLK2\_Div8@{RCC\_PCLK2\_Div8}!ADC\_clock\_source@{ADC\_clock\_source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PCLK2\_Div8}{RCC\_PCLK2\_Div8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PCLK2\+\_\+\+Div8~((uint32\+\_\+t)0x0000\+C000)}

