<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Designing Digital down Conversion Systems Using CIC and FIR Filters</title>
    <link rel="stylesheet"href="/css/dk_developer_edge_iot_&_5G_optimize_fine_tuning_and_deployment_of_LLMs_on_an_ai_pc.css">
    <link rel="stylesheet" href="/css/rushita_automotive.css">
    <!-- header footer -->
    <link rel="stylesheet" href='/css/yatri.css'>

    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet"
        integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js"
        integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM"
        crossorigin="anonymous"></script>
    <link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" rel="stylesheet">
</head>

<style>
    .dk_main_heading{
        padding: 2rem 0rem;
        background-color: #548FAD;
        color: #fff;
    }
    .dk_caption{
        background: rgba(0, 0, 0, 0.7);
        color: #fff;
        text-align: left;
        font-size: .875rem;
        padding: 20px 15px;
    }
    @media(max-width:768px){
        .dk_main_heading{
            padding: 1rem 0rem !important;
        } 
        .mv_intel_amx_content {
            padding-right: 0px !important; 
        } 
    }
</style>

<body>

    <!-- header -->
    <div id="navbar"></div>

    <section class="m_ai_tdrop">
        <div>
            <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
                Altera® FPGAs and Programmable Devices
            </button>
            <ul class="dropdown-menu">
                <li><a class="dropdown-item m_dropActive" href="#">FPGA Products</a></li>
                <li><a class="dropdown-item m_dropActive" href="/Product/B8_FPGA_CPLD.html">FPGA Devices</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quartus_development_software_tools_quartus_prime_design_software_overview.html">FPGA Software</a></li>
                <li><a class="dropdown-item m_dropActive" href="/Product/B11_intel_intellectual.html">FPGA IP</a></li>
                <li><a class="dropdown-item m_dropActive" href="/Product/B12_intel_fpga_develop.html">FPGA DEVKITs</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">FPGA Product Support</a></li>
            </ul>
        </div>


        <div class="m_ai_shlash">/</div>
        <div>
            <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
                FPGA Product Support
            </button>
            <ul class="dropdown-menu">
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support_FPGA_developer_center.html">FPGA Developer Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="#">FPGA Documentation</a></li>
                <li><a class="dropdown-item m_dropActive" href="/darshit/dk_product/device_and_product_support_collections.html">Devices and Product collections</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/FPGAs_programmable_devices_support_training.html">FPGA Technical Training</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/design_examples.html">FPGA Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quartus_development_software_tools_licensing.html">FPGA Licensing Center</a></li>
                <li><a class="dropdown-item m_dropActive" href="#">FPGA Downloads</a></li>
                <li><a class="dropdown-item m_dropActive" href="#">FPGA Knowledge Base</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">FPGA Support Resources</a></li>
            </ul>
        </div>

        <div class="m_ai_shlash">/</div>

        <div>
            <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
                FPGA Design Examples
            </button>
            <ul class="dropdown-menu">
                <li><a class="dropdown-item m_dropActive" href="">FPGA Design Store</a></li>
                <li><a class="dropdown-item m_dropActive" href="">FPGA Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="">RocketBoards.org</a></li>
            </ul>
        </div>

        <div class="m_ai_shlash">/</div>

        <div>
            <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
                FPGA Design Examples
            </button>
            <ul class="dropdown-menu">
                <li><a class="dropdown-item m_dropActive" href="">Video and Image Processing</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Drive-on-a-Chip Multi-Axis Motor Control</a></li>
                <li><a class="dropdown-item m_dropActive" href="">FPGA Design Security Solution</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Timing Analyzer Clock Analysis</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus II Tcl Example: Elaborate Timegroups Nodes</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Example: Ver. No. VHDL Reg. Bank</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Example: Automatic Version Number</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Version Number in Verilog Register Bank</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Get Subversion Revision Number</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Top-Level Instance Names Matching Wildcard Pattern</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus II Tcl Example: Increment Ver. No. in File</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Example: Date Time Stamp</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Export Report Data to CSV File</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl - Arbitrary Paths Timing Reporting</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Platform Designer (Formerly Qsys) Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Example: Opening Projects</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Example: Non-Default Global Assign</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Example: Find a Timing Node</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Timing Analyzer Example: Multicycle Exceptions</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Simplify Design Reuse with Dynamic SDC Constraints</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Timing Analyzer Report Multi Operating Conditions</a></li>
                <li><a class="dropdown-item m_dropActive" href="">MicroC/OS-II RTOS with the Nios® II Processor</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Timing Analyzer: Constraining Generated Clocks</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Timing Analyzer: Failing Clocks Summary Report</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Timing Analyzer Instance and Entity in Scripts</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Constrain Edge-Aligned Source-Synchronous Output</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Constrain Edge-Aligned Source-Synchronous Input</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Get Clocks Feeding a Pin</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Timing Analyzer Clock Multiplexer Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Constrain Center-Aligned Source-Synchronous Output</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Constraining a Center-Aligned Source-Synchronous Input</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Platform Designer Tutorial Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Example: Report Levels of Logic</a></li>
                <li><a class="dropdown-item m_dropActive" href="">BFM Simulation HPS AXI* Bridge Interface</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Demo AXI Memory Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Alternative Nios® II Boot Methods</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Report Levels of Logic</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Example: Date and Time Formatting</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Example: Custom Report Panels</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Automatically Archiving Projects</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Quartus® II Tcl Example: Make All Pins Virtual</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Tri-State Buses</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Video Downscaling Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Creating a Hierarchical Design</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Converting a Hexadecimal Value</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Unsigned Multiply-Adder</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Unsigned Multiplier with Registered I/O</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: True Dual-Port RAM with a Single Clock</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL Templates for State Machines</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Single-Port ROM</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Single-Port RAM</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Single Clock Synchronous RAM</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Signed Multiplier-Accumulator</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Signed Multiplier</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL Implementing Functions</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL Template for Inferring DSP Blocks</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Gray Counter</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Dual-Port ROM</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Dual Clock Synchronous RAM</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Counter with Synchronous Reset</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Binary Adder Tree</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Adder/Subtractor</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: 8 x 64 Shift Register with Taps</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: 1x64 Shift Register</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Unsigned Multiplier-Accumulator</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Unsigned Multiplier</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL True Dual-Port RAM with Single Clock</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Tri-State Instantiation</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Ternary Adder Tree</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL Templates for State Machines</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Synchronous State Machine</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Single-Port RAM</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Single Clock Synchronous RAM</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Signed Multiplier-Adder</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Signed Multiplier with Registered I/O</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL Parameter RAM with Separate Input & Output Ports</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL High-Speed Differential I/O Capability</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Creating a Hierarchical Design</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL Template for Inferring DSP Blocks</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Gray Counter</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog: FFT with 32K-Point Transform Length</a></li>
                <li><a class="dropdown-item m_dropActive" href="">POS-PHY Level 4 (SPI-4.2) External PLL Sharing</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Dual Clock Synchronous RAM</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Counter with Asynchronous Reset</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Parameterized Counter</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Binary Adder Tree</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Bidirectional Pin</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Behavioral Counter</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Adder/Subtractor</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: 8x64 Shift Register with Taps</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: Customized 4-Port Crosspoint Switch</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: 1x64 Shift Register</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Verilog HDL: 16x16 Crosspoint Switch</a></li>
                <li><a class="dropdown-item m_dropActive" href="">OpenCL™ Vector Addition Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Counter</a></li>
                <li><a class="dropdown-item m_dropActive" href="">VHDL: Bidirectional Bus</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Time-Domain Finite Impulse Response (FIR) Filter</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Sobel Filter Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">SignalTap* II State-Based Triggering Flow</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Shared Memory Partition Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Single-Port Triple-Speed Ethernet On-Board PHY Chip Reference Design</a></li>
                <li><a class="dropdown-item m_dropActive" href="">PCI* Express Avalon®-MM High-Performance DMA</a></li>
                <li><a class="dropdown-item m_dropActive" href="">10-Gbps Ethernet Hardware Demonstration</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Optical Flow Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">OPRA FAST Parser Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">On-Chip Debugging Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="">MAX® II Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Multithread Vector Operation Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Multifunction Printer Error Diffusion</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Matrix Multiplication Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">OpenCL™ Library</a></li>
                <li><a class="dropdown-item m_dropActive" href="">JPEG Decoder for OpenCL™</a></li>
                <li><a class="dropdown-item m_dropActive" href="">DSP Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Hello World Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Gzip Compression OpenCL™ Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">FPGA-to-HPS Bridges Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">OpenCL™ Mandelbrot Fractal Algorithm</a></li>
                <li><a class="dropdown-item m_dropActive" href="">OpenCL™ Host Pipe Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">OpenCL™ 2D Fast Fourier Transform Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">OpenCL™ Fast Fourier Transform FFT (1D) Off-Chip</a></li>
                <li><a class="dropdown-item m_dropActive" href="">OpenCL™ Fast Fourier Transform FFT (1D)</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Finite Difference Computation (3D) Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Using NicheStack TCP/IP Stack – Nios® II Edition</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Triple Speed Ethernet Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Constrain RGMII Interface of Triple Speed Ethernet</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Nios® II Processor with Tightly Coupled Memory</a></li>
                <li><a class="dropdown-item m_dropActive" href="">SPI Agent to Avalon® Host Bridge</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Nios® II Ethernet Standard Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Nios® II Processor with Memory Management Unit</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Web Server Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">MicroC/OS-II Mutex Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">MAX® II and MAX CPLD Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Serial Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Ethernet Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Embedded Processors Design Examples</a></li>
                <li><a class="dropdown-item m_dropActive" href="">TSE: Instantiate TSE with External ALTGX / ALTLVDS</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Map HPS IP Peripheral Signals to FPGA Interface</a></li>
                <li><a class="dropdown-item m_dropActive" href="">HiSPi Imager Connectivity Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Network Time Protocol Client Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Fast Nios® II Hardware Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Nios® II Ethernet Acceleration Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="#">Designing Digital down Conversion Systems Using CIC and FIR Filters</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Application Selector Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Debugging with System Console Over TCP/IP</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Avalon® Component Interfaces Supported in the Component Editor Version 7.2 and Later</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Examples of Changes to Typical Avalon® Interfaces for the Component Editor Version 7.2 and Later</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Document Filtering Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Channelizer Design Example</a></li>
                <li><a class="dropdown-item m_dropActive" href="">OpenCL™ Implement Asian Options Pricing Algorithm</a></li>
                <li><a class="dropdown-item m_dropActive" href="">Design Entry Tool Examples</a></li>
            </ul>
        </div>

        <div class="m_ai_shlash">/</div>
        <div class="m_ai_httl">Designing Digital down Conversion Systems Using CIC and FIR Filters</div>

    </section>

    <!-- Optimize Fine-Tuning and Deployment of LLMs on an AI PC -->
    <section>
        <div class="dk_main_heading">
            <div class="container">
                <div class="row mv_intel_amx_content">
                    <div class="col-md-12 col-sm-12 mv_intel_amx_item">
                        <div class="mv_intel_amx">
                            <h3>Designing Digital down Conversion Systems Using CIC and FIR Filters</h3>
                            <p></p>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <section class="container py-5">
        <div class="row">
            <div class="d-flex justify-content-end col-xl-10 py-3 d-md-none">
                <i class="fa-solid fa-print fs-4 px-2 " style="color:#0068B5"></i>
                <i class="fa-regular fa-envelope fs-4 px-2" style="color:#0068B5"></i>
            </div>
            <div class="col-lg-3 col-md-4">
                <!-- nav -->
                <div class="VK_client_app_navigation VK_ai_navigation">
                    <div class="justify-content-center align-items-center overflow-hidden flex-nowrap mb-4">
                        <ul class="VK_ai_nav_bar list-unstyled m-0">
                            <li>
                                <a href="#dk_model" class="text-dark text-decoration-none d-block">
                                    Model
                                </a>
                            </li>
                            <li>
                                <a href="#dk_features" class="text-dark text-decoration-none d-block">
                                    Features
                                </a>
                            </li>
                            <li>
                                <a href="#dk_files" class="text-dark text-decoration-none d-block">
                                    Files
                                </a>
                            </li>
                            <li>
                                <a href="#dk_cic_compensation" class="text-dark text-decoration-none d-block">
                                    CIC and Compensation FIR Design Example in DSP Builder for Intel® FPGAs
                                </a>
                            </li>
                            <li>
                                <a href="#dk_related_links" class="text-dark text-decoration-none d-block">
                                    Related Links
                                </a>
                            </li>
                        </ul>
                    </div>
                </div>
                <div class="dk_things_code_main">
                    <p class="mb-0" style="padding-top: .25rem; padding-bottom: .625rem; font-weight: 700;">Recommended for:</p>
                    <ul style="padding-left: 1rem;">
                        <li><p class="mb-0">Device: Unknown</p></li>
                        <li><p class="mb-0">Quartus®: v6.1 - v7.1</p></li>
                    </ul>
                </div>
            </div>
            <div class="col-lg-9 col-md-8">
                <div class="d-md-flex justify-content-end col-xl-10 py-3 d-none">
                    <i class="fa-solid fa-print fs-4 px-2 " style="color:#0068B5"></i>
                    <i class="fa-regular fa-envelope fs-4 px-2" style="color:#0068B5"></i>
                </div>
                <div class="col-xl-10">
                    <p>&nbsp;</p>
                    <div style="font-size: 1.25rem;">
                        <p>The Designing Digital Down Conversion Systems design example, featuring cascaded-integrator-comb (CIC) and finite impulse response (FIR) Compiler functions, demonstrates a multichannel, multirate digital system using digital signal processing (DSP) intellectual property (IP).</p>
                        <p>Sample rate conversion has a wide range of applications in modern digital systems, especially wireless communications systems such as WCDMA and WiMAX systems. Efficient implementation of decimation and interpolation can be accomplished by concatenating CIC and FIR filters.</p>
                        <p>This example demonstrates a data rate down conversion system that can be commonly seen in time division multiplexing (TDM) WiMAX receivers. The overall system diagram is shown in Figure 1.</p>
                    </div>
                    <div style="padding: 3rem 0rem;">
                        <img class="w-100" src="/img/darshit_image/dsp-tdm-digital-down-conver_1920-1080.webp" alt="">
                        <div class="dk_caption"> <p class="mb-0">Figure 1. TDM digital down conversion system block diagram.</p></div>
                    </div>
                    <section id="dk_model">
                        <div style="padding-bottom: 16px;">
                            <p>&nbsp;</p>
                            <h3 style="font-weight: 350;">Model</h3>
                            <div style="font-size: 1.25rem;">
                                <p>The input to the design example is from two independent data sources, such as the in-phase (I) and quadrature (Q) components of a digital communications system. The in-phase signal is a sine wave with a center frequency of 4.57 MHz. The quadrature signal is a cosine wave also centered at 4.57 MHz. The combined, time multiplexed input data stream is sampled at 182.784 MHz, so the corresponding data rate for the in-phase and quadrature signals is 91.392 MHz. Part of the input signal is corrupted by high-frequency additive noise.</p>
                                <p>The CIC and FIR filters convert in-phase and quadrature signals sample rate to 11.484 MHz while maintaining the input signals spectrum information. The decimation filters also reject out-of-band noise. Therefore, the output of this rate conversion system should be noiseless down sampled sinusoidal waves of frequency 4.57 MHz. For well defined rate change systems, the narrow band information signal should maintain its spectrum from input to output, as demonstrated in this design example.</p>
                            </div>
                        </div>
                    </section>

                    <section id="dk_features">
                        <p>&nbsp;</p>
                        <h3 style="font-weight: 350;">Features</h3>
                        <div style="font-size: 1.25rem;">
                            <p class="mb-0">The hardware design used in this example targets the Stratix IV GX FPGA Development Kit. Key peripherals in this design include the following:</p>
                            <ul>
                                <li>Decimation or interpolation is implemented efficiently using the CIC Compiler IP.</li>
                                <li>FIR Compiler is configured to have an inverse sinc frequency response to compensate CIC filter droop.</li>
                                <li>A MATLAB* script designing CIC compensating filter is provided for your reference. The script uses the frequency sampling method to design a FIR filter that has an inverse sinc frequency response. The overall system response is plotted for you to verify key system specifications such as the pass-band ripple and stop-band attenuation.</li>
                                <li>Multiple input data sources are supported. For wireless and wireline applications, input data can be viewed as time division multiplexed. For other applications, data sources can be viewed as interleaved.</li>
                                <li>Packet Format Converter is included to properly de-interleave multiple data sources for display.</li>
                                <li>Avalon® Streaming (Avalon-ST) Interface transfers packet data from multiple data sources between cores. For more information about Avalon-ST, please refer to the <a class="b_special_a1" href="">Avalon® Interface Specifications (PDF)</a>.</li>
                            </ul>
                        </div>
                    </section>

                    <section id="dk_files">
                        <p>&nbsp;</p>
                        <div style="padding-bottom: 16px;">
                            <h3 style="font-weight: 350;">Files</h3>
                            <div style="font-size: 1.25rem;">
                                <p>Download the files used in this example:</p>
                                <ul>
                                    <li><a class="b_special_a1" href="">Download DDC Example Design File (Version 71)</a></li>
                                    <li><a class="b_special_a1" href="">Download DDC Example README File (Version 71)</a></li>
                                    <li><a class="b_special_a1" href="">Download DDC Example Design File (Version 61)</a></li>
                                    <li><a class="b_special_a1" href="">Download DDC Example README File (Version 61)</a></li>
                                </ul>
                                <p>The use of this design is governed by, and subject to, the terms and conditions of the <a class="b_special_a1" href="">Hardware Reference Design License Agreement</a>.</p>
                                <p class="mb-0">Files in the zip download include:</p>
                                <ul>
                                    <li><strong>TDMDDC.mdl</strong> - DSP Builder design file</li>
                                    <li><strong>ciccomp.m</strong> - MATLAB script for designing an inverse sinc CIC compensation filter</li>
                                    <li><strong>cic.vhd</strong> - wrapper file to generate the CIC Compiler IP core</li>
                                    <li><strong>fir.vhd</strong> - wrapper file to generate the FIR Compiler IP core</li>
                                    <li><strong>fdcoeffR4N8M1L110.txt</strong> - pre-generated compensating FIR filter coefficients</li>
                                </ul>
                                <h4>Parameters</h4>
                            </div>
                        </div>
                    </section>

                    <section id="dk_cic_compensation">
                        <p>&nbsp;</p>
                        <div style="padding-bottom: 16px;">
                            <h3 style="font-weight: 350;">CIC and Compensation FIR Design Example in DSP Builder for Intel® FPGAs</h3>
                            <div style="padding: 3rem 0rem;">
                                <img class="w-100" src="/img/darshit_image/dsp-cic-fir-example-popup_1920-1080.webp" alt="">
                            </div>
                        </div>
                        <div style="font-size: 1.25rem;">
                            <p>Table 1 shows the overall frequency response specifications. Select parameters for CIC and FIR filters (see Tables 2 and 3) based on the frequency response requirement.</p>
                        </div>
                        <p>&nbsp;</p>
                        <h3 style="font-weight: 350;">Table 1. WiMAX DDC Example Total Spectrum Requirement</h4>
                        <div style="padding: 2rem 0rem;">
                            <table class="mv_product_table w-100 mb-4">
                                <thead>
                                    <tr>
                                        <th><b>Parameters</b></th>
                                        <th><b>Value</b></th>
                                    </tr>
                                </thead>
                                <tbody>
                                    <tr class="data" data-category-id="">
                                        <td height="19" width="337"><b>Input Sampling Frequency</b></td>
                                        <td width="298" style="text-align: center;">91.392 MHz</td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td height="19" width="337"><b>Output Sampling Frequency</b></td>
                                        <td width="298" style="text-align: center;">11.424 MHz</td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td height="19" width="337"><b>Pass-Band Edge</b></td>
                                        <td width="298" style="text-align: center;">4.75 MHz</td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td height="19" width="337"><b>Pass-Band Ripple</b></td>
                                        <td width="298" style="text-align: center;">&lt; 0.05 dB</td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td height="20" width="337"><b>Stop-Band Attenuation</b></td>
                                        <td width="298" style="text-align: center;">&gt; 90 dB</td>
                                    </tr>
                                </tbody>
                            </table>
                        </div>
                        
                        <h3 style="font-weight: 350;">Table 2. Parameters for CIC Filter</h3>

                        <div style="padding: 2rem 0rem;">
                            <table class="mv_product_table w-100 mb-4">
                                <thead>
                                    <tr>
                                        <th><b>CIC Parameters</b></th>
                                        <th><b>Value</b></th>
                                    </tr>
                                </thead>
                                <tbody>
                                    <tr class="data" data-category-id="">
                                        <td height="19" width="337"><b>Filter Type</b></td>
                                        <td width="298" style="text-align: center;">Decimation</td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td height="19" width="337"><b>Number of Stages</b></td>
                                        <td width="298" style="text-align: center;">8</td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td height="19" width="337"><b>Rate Change Factor</b></td>
                                        <td width="298" style="text-align: center;">4</td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td height="19" width="337"><b>Differential Delay</b></td>
                                        <td width="298" style="text-align: center;">1</td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td height="19" width="337"><b>Number of Interfaces</b></td>
                                        <td width="298" style="text-align: center;">1</td>
                                    </tr>
                                    <tr class="data collapsed" data-category-id="">
                                        <td height="19" width="337"><b>Number of Channels Per Interface</b></td>
                                        <td width="298" style="text-align: center;">2</td>
                                    </tr>
                                    <tr class="data collapsed" data-category-id="">
                                        <td height="19" width="337"><b>Input Data Width</b></td>
                                        <td width="298" style="text-align: center;">8</td>
                                    </tr>
                                    <tr class="data collapsed" data-category-id="">
                                        <td height="19" width="337"><b>Output Data Width</b></td>
                                        <td width="298" style="text-align: center;">16</td>
                                    </tr>
                                    <tr class="data collapsed" data-category-id="">
                                        <td height="19" width="337"><b>Hogenauer Pruning</b></td>
                                        <td width="298" style="text-align: center;">On</td>
                                    </tr>
                                    <tr class="data collapsed" data-category-id="">
                                        <td height="20" width="337"><b>Output Rounding</b></td>
                                        <td width="298" style="text-align: center;">Convergent</td>
                                    </tr>
                                </tbody>
                            </table>
                        </div>

                        <h3 style="font-weight: 350;">Table 3. Parameters for FIR Filter</h3>

                        <div style="padding: 2rem 0rem;">
                            <table class="mv_product_table w-100 mb-4">
                                <thead>
                                    <tr>
                                        <th><b>FIR Parameters</b></th>
                                        <th><b>Value</b></th>
                                    </tr>
                                </thead>
                                <tbody>
                                    <tr class="data" data-category-id="">
                                        <td height="19" width="337"><b>Rate Specification</b></td>
                                        <td width="298" style="text-align: center;">Decimation by 2</td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td height="19" width="337"><b>Input Channels</b></td>
                                        <td width="298" style="text-align: center;">2</td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td height="19" width="337"><b>Input Bitwidth</b></td>
                                        <td width="298" style="text-align: center;">Signed binary 16</td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td height="19" width="337"><b>Output Bitwidth</b></td>
                                        <td width="298" style="text-align: center;">Full resolution</td>
                                    </tr>
                                    <tr class="data" data-category-id="">
                                        <td height="19" width="337"><b>Coefficient Scaling</b></td>
                                        <td width="298" style="text-align: center;">None</td>
                                    </tr>
                                    <tr class="data collapsed" data-category-id="">
                                        <td height="19" width="337"><b>Device Family</b></td>
                                        <td width="298" style="text-align: center;">Stratix®&nbsp;II</td>
                                    </tr>
                                    <tr class="data collapsed" data-category-id="">
                                        <td height="19" width="337"><b>Structure</b></td>
                                        <td width="298" style="text-align: center;">MCV</td>
                                    </tr>
                                    <tr class="data collapsed" data-category-id="">
                                        <td height="19" width="337"><b>Pipeline Level</b></td>
                                        <td width="298" style="text-align: center;">2</td>
                                    </tr>
                                    <tr class="data collapsed" data-category-id="">
                                        <td height="19" width="337"><b>Clocks per Output Data</b></td>
                                        <td width="298" style="text-align: center;">2</td>
                                    </tr>
                                    <tr class="data collapsed" data-category-id="">
                                        <td height="19" width="337"><b>Data Storage</b></td>
                                        <td width="298" style="text-align: center;">M4K</td>
                                    </tr>
                                    <tr class="data collapsed" data-category-id="">
                                        <td height="19" width="337"><b>Coefficient Storage</b></td>
                                        <td width="298" style="text-align: center;">M512</td>
                                    </tr>
                                    <tr class="data collapsed" data-category-id="">
                                        <td height="19" width="337"><b>Multiplier</b></td>
                                        <td width="298" style="text-align: center;">DSP blocks</td>
                                    </tr>
                                    <tr class="data collapsed" data-category-id="">
                                        <td height="20" width="337"><b>Coefficients Input</b></td>
                                        <td width="298" style="text-align: center;">From file</td>
                                    </tr>
                                </tbody>
                            </table>
                        </div>

                    </section>

                    <section id="dk_related_links">
                        <p>&nbsp;</p>
                        <div style="padding-bottom: 16px;">
                            <h3 style="font-weight: 350;">Related Links</h3>
                            <div style="font-size: 1.25rem;"> 
                                <ul>
                                    <li><a class="b_special_a1" href="">DSP Builder for Intel FPGAs&nbsp;›</a></li>
                                    <li><a class="b_special_a1" href="">CIC Compiler user guide (PDF)&nbsp;›</a></li>
                                    <li><a class="b_special_a1" href="">FIR Compiler user guide (PDF)&nbsp;›</a></li>
                                </ul>                            
                            </div>
                        </div>
                    </section>

                </div>
            </div>
        </div>
    </section>

    <!-- footer -->
    <div id="footer"></div>

    <!-- script header and footer -->
    <script>
        // navbar include  
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
            const nav = document.querySelector('.VK_client_app_navigation');
            const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
            const sections = document.querySelectorAll('section[id]');
            let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    console.log(sectionTop);
                    console.log(sectionHeight);
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');

                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

    <!-- copy script -->
    <script>
        document.addEventListener("DOMContentLoaded", () => {
            document.querySelectorAll(".mv_copy_icon").forEach((icon) => {
                icon.addEventListener("click", async function () {
                    try {
                        const toolbar = this.closest(".mv_code_toolbar");
                        const codeBlock = toolbar.querySelector(".code-content");
                        const codeContent = codeBlock.innerText;

                        // Use Clipboard API to copy text
                        await navigator.clipboard.writeText(codeContent);

                        // Hide the copy icon and show the "Copied!" message
                        const message = toolbar.querySelector(".mv_copy_message");
                        this.classList.add("hidden"); // Hide the copy icon
                        message.classList.remove("hidden"); // Show the "Copied!" message

                        // Hide the message and show the icon again after 2 seconds
                        setTimeout(() => {
                            message.classList.add("hidden");
                            this.classList.remove("hidden");
                        }, 2000); // Adjust delay as needed

                    } catch (err) {
                        console.error('Failed to copy text: ', err);
                    }
                });
            });
        });
    </script>

</body>

</html>
