
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.42default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
–
Running: %s
333*	simulator2§
èC:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav --prj C:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.sim/sim_1/behav/cpu_TB.prj work.cpu_TB work.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
€
+Analyzing Verilog file "%s" into library %s165*xsimverific2v
bC:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/Register.v2default:default2
work2default:defaultZ10-165
È
+Analyzing Verilog file "%s" into library %s165*xsimverific2É
oC:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/Hazard_Detection_unit.v2default:default2
work2default:defaultZ10-165
‚
+Analyzing Verilog file "%s" into library %s165*xsimverific2}
iC:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/Forwarding_unit.v2default:default2
work2default:defaultZ10-165
ﬂ
+Analyzing Verilog file "%s" into library %s165*xsimverific2z
fC:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/Control_unit.v2default:default2
work2default:defaultZ10-165
ÿ
+Analyzing Verilog file "%s" into library %s165*xsimverific2s
_C:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/Cache.v2default:default2
work2default:defaultZ10-165
⁄
+Analyzing Verilog file "%s" into library %s165*xsimverific2u
aC:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/ALUCtrl.v2default:default2
work2default:defaultZ10-165
÷
+Analyzing Verilog file "%s" into library %s165*xsimverific2q
]C:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/ALU.v2default:default2
work2default:defaultZ10-165
€
+Analyzing Verilog file "%s" into library %s165*xsimverific2v
bC:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/datapath.v2default:default2
work2default:defaultZ10-165
Ÿ
+Analyzing Verilog file "%s" into library %s165*xsimverific2t
`C:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/memory.v2default:default2
work2default:defaultZ10-165
‚
+Analyzing Verilog file "%s" into library %s165*xsimverific2}
iC:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/external_device.v2default:default2
work2default:defaultZ10-165
÷
+Analyzing Verilog file "%s" into library %s165*xsimverific2q
]C:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/DMA.v2default:default2
work2default:defaultZ10-165
÷
+Analyzing Verilog file "%s" into library %s165*xsimverific2q
]C:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/cpu.v2default:default2
work2default:defaultZ10-165
Ÿ
+Analyzing Verilog file "%s" into library %s165*xsimverific2t
`C:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/cpu_TB.v2default:default2
work2default:defaultZ10-165
®
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
/C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v2default:default2
work2default:defaultZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
§
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2q
]C:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/DMA.v2default:default2
202default:default2
DMA2default:defaultZ43-4099
º
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2}
iC:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/external_device.v2default:default2
162default:default2#
external_device2default:defaultZ43-4099
≠
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2v
bC:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/datapath.v2default:default2
52default:default2
Datapath2default:defaultZ43-4099
∂
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2z
fC:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/Control_unit.v2default:default2
122default:default2 
Control_unit2default:defaultZ43-4099
»
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2É
oC:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/Hazard_Detection_unit.v2default:default2
12default:default2)
Hazard_Detection_unit2default:defaultZ43-4099
ª
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2}
iC:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/Forwarding_unit.v2default:default2
12default:default2#
Forwarding_unit2default:defaultZ43-4099
∞
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2u
aC:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/ALUCtrl.v2default:default2
22default:default2 
ALUctrl_unit2default:defaultZ43-4099
£
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2q
]C:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/ALU.v2default:default2
32default:default2
ALU2default:defaultZ43-4099
®
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2s
_C:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/Cache.v2default:default2
162default:default2
Cache2default:defaultZ43-4099
®
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2s
_C:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/Cache.v2default:default2
162default:default2
Cache2default:defaultZ43-4099
§
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2q
]C:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/DMA.v2default:default2
202default:default2
DMA2default:defaultZ43-4099
º
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2}
iC:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/external_device.v2default:default2
162default:default2#
external_device2default:defaultZ43-4099
≠
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2v
bC:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/datapath.v2default:default2
52default:default2
Datapath2default:defaultZ43-4099
∂
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2z
fC:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/Control_unit.v2default:default2
122default:default2 
Control_unit2default:defaultZ43-4099
»
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2É
oC:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/Hazard_Detection_unit.v2default:default2
12default:default2)
Hazard_Detection_unit2default:defaultZ43-4099
ª
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2}
iC:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/Forwarding_unit.v2default:default2
12default:default2#
Forwarding_unit2default:defaultZ43-4099
∞
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2u
aC:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/ALUCtrl.v2default:default2
22default:default2 
ALUctrl_unit2default:defaultZ43-4099
£
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2q
]C:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/ALU.v2default:default2
32default:default2
ALU2default:defaultZ43-4099
®
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2s
_C:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/Cache.v2default:default2
162default:default2
Cache2default:defaultZ43-4099
®
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2s
_C:/Users/Administrator/dma-cycle-stealing/dma-cycle-stealing.srcs/sources_1/imports/DMA/Cache.v2default:default2
162default:default2
Cache2default:defaultZ43-4099
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
O
Compiling module %s405*	simulator2
	work.DMA
2default:defaultZ43-3953
[
Compiling module %s405*	simulator2)
work.external_device
2default:defaultZ43-3953
X
Compiling module %s405*	simulator2&
work.Control_unit
2default:defaultZ43-3953
T
Compiling module %s405*	simulator2"
work.Register
2default:defaultZ43-3953
a
Compiling module %s405*	simulator2/
work.Hazard_Detection_unit
2default:defaultZ43-3953
[
Compiling module %s405*	simulator2)
work.Forwarding_unit
2default:defaultZ43-3953
X
Compiling module %s405*	simulator2&
work.ALUctrl_unit
2default:defaultZ43-3953
O
Compiling module %s405*	simulator2
	work.ALU
2default:defaultZ43-3953
Q
Compiling module %s405*	simulator2
work.Cache
2default:defaultZ43-3953
T
Compiling module %s405*	simulator2"
work.Datapath
2default:defaultZ43-3953
O
Compiling module %s405*	simulator2
	work.cpu
2default:defaultZ43-3953
R
Compiling module %s405*	simulator2 
work.Memory
2default:defaultZ43-3953
R
Compiling module %s405*	simulator2 
work.cpu_TB
2default:defaultZ43-3953
P
Compiling module %s405*	simulator2

work.glbl
2default:defaultZ43-3953
c
/Waiting for %s sub-compilation(s) to finish...
381*	simulator2
22default:defaultZ43-3497
\
Built simulation snapshot %s
278*	simulator2 
cpu_TB_behav2default:defaultZ43-3394


End Record