/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 15:33:17 2014
 *                 Full Compile MD5 Checksum  56e4d67431c9c20b478163a0398e46d2
 *                     (minus title and desc)
 *                 MD5 Checksum               4f20593ca4d982166bb9cd16fec140cc
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_TM_H__
#define BCHP_TM_H__

/***************************************************************************
 *TM - TM registers
 ***************************************************************************/
#define BCHP_TM_FAMILY_ID                        0x00220400 /* [RO] Chip Family ID */
#define BCHP_TM_PRODUCT_ID                       0x00220404 /* [RO] Product ID */
#define BCHP_TM_SFT_RST0                         0x00220410 /* [RW] Soft Reset Control Register 0 */
#define BCHP_TM_SFT_RST_CFG0                     0x00220414 /* [RW] Soft Reset Configuration Control Register 0 */
#define BCHP_TM_SFT_RST1                         0x00220418 /* [RW] Soft Reset Control Register 1 */
#define BCHP_TM_SFT_RST_CFG1                     0x0022041c /* [RW] Soft Reset Configuration Control Register 1 */
#define BCHP_TM_CLOCK_ENABLE_CTRL1               0x00220420 /* [RW] Clock Enable Control Register 1 */
#define BCHP_TM_CLOCK_ENABLE_CTRL2               0x00220424 /* [RW] Clock Enable Control Register 2 */
#define BCHP_TM_CLOCK_ENABLE_CTRL3               0x00220428 /* [RW] Clock Enable Control Register 3 */
#define BCHP_TM_CLOCK_BYPASS_CTRL                0x0022042c /* [RW] Clock Bypass Control Register */
#define BCHP_TM_OC_ENABLE_CTRL                   0x00220430 /* [RW] Offset Compensation Enable Control Register */
#define BCHP_TM_AVS_OVERTEMP_CTRL                0x00220434 /* [RW] AVS Over Temperature Control */
#define BCHP_TM_MISC6                            0x00220438 /* [RW] Misc Control Register */
#define BCHP_TM_MISC5                            0x0022043c /* [RW] Misc Control Register */
#define BCHP_TM_MISC4                            0x00220440 /* [RW] Misc Control Register */
#define BCHP_TM_UART_ROUTER_SEL                  0x00220444 /* [RW] UART Router select */
#define BCHP_TM_EJTAG_INPUT_EN                   0x00220448 /* [RW] EJTAG input bus enables */
#define BCHP_TM_EJTAG_INPUT_SEL                  0x0022044c /* [RW] EJTAG input select */
#define BCHP_TM_EJTAG_OUTPUT_SEL                 0x00220450 /* [RW] EJTAG output select */
#define BCHP_TM_TEST_MODE                        0x00220520 /* [RW] Test Mode Control Register */
#define BCHP_TM_TEST_MISC2                       0x00220524 /* [RW] Test Misc2 Control Register */
#define BCHP_TM_TEST_MISC1                       0x00220528 /* [RW] Test Misc1 Control Register */
#define BCHP_TM_TEST_MISC0                       0x0022052c /* [RW] Test Misc0 Control Register */
#define BCHP_TM_UART_RX_CTRL                     0x00220530 /* [RW] UART Control Register */
#define BCHP_TM_FUNC_MUX_CTRL1                   0x00220550 /* [RW] Functional Mux Control Register 1 */
#define BCHP_TM_FUNC_MUX_CTRL2                   0x00220554 /* [RW] Functional Mux Control Register 2 */
#define BCHP_TM_GPIO_IODIR                       0x00220558 /* [RW] GPIO IO Directional Control Register */
#define BCHP_TM_GPIO_OD                          0x0022055c /* [RW] GPIO Open Drain Control Register */
#define BCHP_TM_GPIO_DATA                        0x00220560 /* [RW] GPIO Data Control Register */
#define BCHP_TM_GPIO_MUX_CTRL1                   0x00220564 /* [RW] GPIO Multiplexing Control 1 Register */
#define BCHP_TM_GPIO_MUX_CTRL2                   0x00220568 /* [RW] GPIO Multiplexing Control 2 Register */
#define BCHP_TM_GPO_EN                           0x00220570 /* [RW] GPO Output Enable Control Register */
#define BCHP_TM_GPO_OD                           0x00220574 /* [RW] GPO Open Drain Control Register */
#define BCHP_TM_GPO_DATA                         0x00220578 /* [RW] GPO Data Control Register */
#define BCHP_TM_GPO_MUX_CTRL1                    0x0022057c /* [RW] GPO Multiplexing Control 1 Register */
#define BCHP_TM_GPO_MUX_CTRL2                    0x00220580 /* [RW] GPO Multiplexing Control 2 Register */
#define BCHP_TM_BAC_CTRL                         0x00220584 /* [RW] Master BAC Control Register */
#define BCHP_TM_PAD_DRIVE_CTRL                   0x00220588 /* [RW] Pad Drive Strength Control Register */
#define BCHP_TM_PAD_INPUT_CTRL                   0x0022058c /* [RW] Pad Input Control Register */
#define BCHP_TM_PAD_PULL_CTRL1                   0x00220590 /* [RW] Pad Pullup/Pulldown Control Register */
#define BCHP_TM_PAD_PULL_CTRL2                   0x00220594 /* [RW] Pad Pullup/Pulldown Control Register */
#define BCHP_TM_MISC3                            0x0022059c /* [RW] Misc Control Register */
#define BCHP_TM_MISC2                            0x002205a0 /* [RW] Misc Control Register */
#define BCHP_TM_MISC1                            0x002205a4 /* [RW] Misc Control Register */
#define BCHP_TM_MISC0                            0x002205a8 /* [RW] Misc Control Register */
#define BCHP_TM_SFT7                             0x002205ac /* [RW] Software Control Register */
#define BCHP_TM_SFT6                             0x002205b0 /* [RW] Software Control Register */
#define BCHP_TM_SFT5                             0x002205b4 /* [RW] Software Control Register */
#define BCHP_TM_SFT4                             0x002205b8 /* [RW] Software Control Register */
#define BCHP_TM_SFT3                             0x002205bc /* [RW] Software Control Register */
#define BCHP_TM_SFT2                             0x002205c0 /* [RW] Software Control Register */
#define BCHP_TM_SFT1                             0x002205c4 /* [RW] Software Control Register */
#define BCHP_TM_SFT0                             0x002205c8 /* [RW] Software Control Register */
#define BCHP_TM_DIAG_CTRL                        0x002205cc /* [RW] Diagnostic Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL8               0x002205d0 /* [RW] Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL7               0x002205d4 /* [RW] Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL6               0x002205d8 /* [RW] Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL5               0x002205dc /* [RW] Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL4               0x002205e0 /* [RW] Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL3               0x002205e4 /* [RW] Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL2               0x002205e8 /* [RW] Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL1               0x002205ec /* [RW] Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL0               0x002205f0 /* [RW] Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_INV_CTRL1               0x002205f4 /* [RW] Internal Diagnostic Inversion Control Register */
#define BCHP_TM_INT_DIAG_INV_CTRL0               0x002205f8 /* [RW] Internal Diagnostic Inversion Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8               0x002205fc /* [RW] External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7               0x00220600 /* [RW] External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6               0x00220604 /* [RW] External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5               0x00220608 /* [RW] External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4               0x0022060c /* [RW] External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3               0x00220610 /* [RW] External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2               0x00220614 /* [RW] External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1               0x00220618 /* [RW] External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0               0x0022061c /* [RW] External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_INV_CTRL1               0x00220620 /* [RW] External Diagnostic Inversion Control Register */
#define BCHP_TM_EXT_DIAG_INV_CTRL0               0x00220624 /* [RW] External Diagnostic Inversion Control Register */
#define BCHP_TM_EXT_DIAG_TP_OUT_READ             0x00220628 /* [RO] Ext. Diag. / TP Out Read Control Register */
#define BCHP_TM_RO_TEST_CTRL0                    0x0022062c /* [RW] RO Test Enable Control Register 0 */
#define BCHP_TM_RO_TEST_CTRL1                    0x00220630 /* [RW] RO Test Enable Control Register 1 */
#define BCHP_TM_DETECT2P5_CTRL                   0x00220634 /* [RW] DETECT2P5 Control Register */
#define BCHP_TM_GPIO_READ                        0x00220638 /* [RO] GPIO Read Control Register */
#define BCHP_TM_GPO_READ                         0x0022063c /* [RO] GPO Read Control Register */
#define BCHP_TM_SF_READ                          0x00220644 /* [RO] SF Read Control Register */
#define BCHP_TM_BSC_READ                         0x00220648 /* [RO] BSC Read Control Register */
#define BCHP_TM_EJTAG_READ                       0x0022064c /* [RO] EJTAG Read Control Register */
#define BCHP_TM_MISC_READ                        0x00220650 /* [RO] Misc Read Control Register */
#define BCHP_TM_PIN_STRAP                        0x00220654 /* [RO] Pin Strap Read Control Register */
#define BCHP_TM_DIAG_OUT1                        0x00220658 /* [RO] Testport / Diagnostic Read Control Register */
#define BCHP_TM_DIAG_OUT0                        0x0022065c /* [RO] Testport / Diagnostic Read Control Register */
#define BCHP_TM_TP_IN_VAL                        0x00220664 /* [RW] TP_IN Value Control Register */
#define BCHP_TM_DAC_TEST_MODE_CTRL               0x00220668 /* [RW] DAC_TEST_MODE_CTRL Control Register */
#define BCHP_TM_TP_IO_CTRL1                      0x00220670 /* [RW] TP_IO_CTRL1 TP_IN / TP_OUT Control Register 1 */
#define BCHP_TM_TP_IO_CTRL2                      0x00220674 /* [RW] TP_IO_CTRL2 TP_IN / TP_OUT Control Register 2 */
#define BCHP_TM_TEST_CTRL                        0x00220688 /* [RW] Test Control Register */
#define BCHP_TM_CWD_CTRL                         0x00220690 /* [RW] CWD Control Register */
#define BCHP_TM_PDD_CTRL                         0x00220694 /* [RW] PDD Control Register */
#define BCHP_TM_RESET_CTRL                       0x00220698 /* [RW] Chip Generated Reset Control Register */
#define BCHP_TM_RESET_COUNT                      0x0022069c /* [RW] Chip Reset Count Register */
#define BCHP_TM_CLOCK_MONITOR_CONTROL            0x002206a4 /* [RW] Clock Monitor Control Register */
#define BCHP_TM_CLOCK_MONITOR_MAX_COUNT          0x002206a8 /* [RW] Clock Monitor Max Reference Count Control Register */
#define BCHP_TM_CLOCK_MONITOR_REF_COUNTER        0x002206ac /* [RW] Clock Monitor Reference Counter Register */
#define BCHP_TM_CLOCK_MONITOR_REF_DONE           0x002206b0 /* [RW] Clock Reference Counter Status Register */
#define BCHP_TM_CLOCK_MONITOR_VIEW_COUNTER       0x002206b4 /* [RW] Clock Monitor View Counter Register */
#define BCHP_TM_CLK_OBSERVATION_CTRL0            0x002206b8 /* [RW] Clock Observation Control Register */
#define BCHP_TM_CLK_OBSERVATION_CTRL1            0x002206bc /* [RW] Clock Observation Control Register 1 */
#define BCHP_TM_CLK_OBSERVATION_CTRL2            0x002206c0 /* [RW] Clock Observation Control Register 2 */
#define BCHP_TM_CLK_OBSERVATION_CTRL3            0x002206c4 /* [RW] Clock Observation Control Register 3 */
#define BCHP_TM_CLK_OBSERVATION_CTRL4            0x002206c8 /* [RW] Clock Observation Control Register 4 */
#define BCHP_TM_FSK_MISC_CTRL                    0x002206cc /* [RW] FSK MISC Control Register */
#define BCHP_TM_ICID_DATA7                       0x002206d0 /* [RO] ICID Data Register */
#define BCHP_TM_ICID_DATA6                       0x002206d4 /* [RO] ICID Data Register */
#define BCHP_TM_ICID_DATA5                       0x002206d8 /* [RO] ICID Data Register */
#define BCHP_TM_ICID_DATA4                       0x002206dc /* [RO] ICID Data Register */
#define BCHP_TM_ICID_DATA3                       0x002206e0 /* [RO] ICID Data Register */
#define BCHP_TM_ICID_DATA2                       0x002206e4 /* [RO] ICID Data Register */
#define BCHP_TM_ICID_DATA1                       0x002206e8 /* [RO] ICID Data Register */
#define BCHP_TM_ICID_DATA0                       0x002206ec /* [RO] ICID Data Register */
#define BCHP_TM_ICID_READ                        0x002206f0 /* [RW] ICID Read Register */
#define BCHP_TM_ICID_CLK_CTRL                    0x002206f4 /* [RW] ICID Clock Register */
#define BCHP_TM_ICID_MISC_CTRL                   0x002206f8 /* [RW] ICID Miscellaneous Control Register */
#define BCHP_TM_SPARE_REG0                       0x002206fc /* [RW] Spare Register 0 */
#define BCHP_TM_PWM0_CTRL                        0x00220700 /* [RW] PWM0 Control */
#define BCHP_TM_PWM1_CTRL                        0x00220704 /* [RW] PWM1 Control */
#define BCHP_TM_PWM2_CTRL                        0x00220708 /* [RW] PWM2 Control */
#define BCHP_TM_PWM3_CTRL                        0x0022070c /* [RW] PWM3 Control */
#define BCHP_TM_PWM4_CTRL                        0x00220710 /* [RW] PWM4 Control */
#define BCHP_TM_PWM5_CTRL                        0x00220714 /* [RW] PWM5 Control */
#define BCHP_TM_PWM6_CTRL                        0x00220718 /* [RW] PWM6 Control */
#define BCHP_TM_PWM7_CTRL                        0x0022071c /* [RW] PWM7 Control */
#define BCHP_TM_PWM_ENABLE_CTRL1                 0x00220720 /* [RW] PWM Enable Control 1 */
#define BCHP_TM_PWM_ENABLE_CTRL2                 0x00220724 /* [RW] PWM Enable Control 2 */
#define BCHP_TM_SRAM_POWER_GATE_OUT_FSK_FTM_1    0x00220738 /* [RO] SRAM POWER GATE OUT FSK_FTM_1 */
#define BCHP_TM_SRAM_POWER_GATE_IN_FSK_FTM_1     0x0022073c /* [RW] SRAM POWER GATE IN FSK_FTM_1 */
#define BCHP_TM_SRAM_POWER_GATE_OUT_DSEC_0       0x00220748 /* [RO] SRAM POWER GATE OUT DSEC_0 */
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_0        0x0022074c /* [RW] SRAM POWER GATE IN DSEC_0 */
#define BCHP_TM_SRAM_POWER_GATE_OUT_DSEC_1       0x00220750 /* [RO] SRAM POWER GATE OUT DSEC_1 */
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_1        0x00220754 /* [RW] SRAM POWER GATE IN DSEC_1 */
#define BCHP_TM_SRAM_POWER_GATE_OUT_DSEC_2       0x00220758 /* [RO] SRAM POWER GATE OUT DSEC_2 */
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_2        0x0022075c /* [RW] SRAM POWER GATE IN DSEC_2 */
#define BCHP_TM_SRAM_POWER_GATE_OUT_DSEC_3       0x00220760 /* [RO] SRAM POWER GATE OUT DSEC_3 */
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_3        0x00220764 /* [RW] SRAM POWER GATE IN DSEC_3 */
#define BCHP_TM_SRAM_POWER_GATE_OUT_DSEC_4       0x00220768 /* [RO] SRAM POWER GATE OUT DSEC_4 */
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_4        0x0022076c /* [RW] SRAM POWER GATE IN DSEC_4 */
#define BCHP_TM_SRAM_POWER_GATE_OUT_PERIPH_TOP   0x00220780 /* [RO] SRAM POWER GATE OUT PERIPH_TOP */
#define BCHP_TM_SRAM_POWER_GATE_IN_PERIPH_TOP    0x00220784 /* [RW] SRAM POWER GATE IN PERIPH_TOP */
#define BCHP_TM_MEMORY_STANDBY_LEAP              0x00220788 /* [RW] MEMORY STANDBY LEAP */
#define BCHP_TM_ANA_XTAL_CONTROL                 0x00220790 /* [RW] Xtal Control */
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL         0x00220794 /* [RW] Xtal External CML control */
#define BCHP_TM_PLL_SYS_PLL_BG_PWRON             0x002207a0 /* [RW] Bandgap Power on */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_0    0x002207a4 /* [RW] PLL CHANNEL control CH 0 */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_1    0x002207a8 /* [RW] PLL CHANNEL control CH 1 */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_2    0x002207ac /* [RW] PLL CHANNEL control CH 2 */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_3    0x002207b0 /* [RW] PLL CHANNEL control CH 3 */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_4    0x002207b4 /* [RW] PLL CHANNEL control CH 4 */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_5    0x002207b8 /* [RW] PLL CHANNEL control CH 5 */
#define BCHP_TM_PLL_SYS_PLL_DIV                  0x002207bc /* [RW] Pre multiplier */
#define BCHP_TM_PLL_SYS_PLL_NDIV_FRAC            0x002207c0 /* [RW] Pre multiplier */
#define BCHP_TM_PLL_SYS_PLL_GAIN                 0x002207c4 /* [RW] PLL GAIN */
#define BCHP_TM_PLL_SYS_PLL_HOLD_CH_ALL          0x002207c8 /* [RW] Hold PLL all channels */
#define BCHP_TM_PLL_SYS_PLL_LDO_CTRL             0x002207cc /* [RW] Ldo voltage control */
#define BCHP_TM_PLL_SYS_PLL_LDO_PWRON            0x002207d0 /* [RW] LDO Power on */
#define BCHP_TM_PLL_SYS_PLL_LOCK_STATUS          0x002207d4 /* [RO] Lock Status */
#define BCHP_TM_PLL_SYS_PLL_MISC                 0x002207d8 /* [RW] Mscellaneous control bus. */
#define BCHP_TM_PLL_SYS_PLL_MISC2                0x002207dc /* [RW] Mscellaneous control bus continued. */
#define BCHP_TM_PLL_SYS_PLL_PWRON                0x002207e0 /* [RW] Poweron */
#define BCHP_TM_PLL_SYS_PLL_RESET                0x002207e4 /* [RW] Resets */
#define BCHP_TM_PLL_SYS_PLL_SSC_MODE_CONTROL_HIGH 0x002207e8 /* [RW] Higher bits of Spread Spectrum mode control */
#define BCHP_TM_PLL_SYS_PLL_SSC_MODE_CONTROL_LOW 0x002207ec /* [RW] Lower bits of Spread Spectrum mode control */
#define BCHP_TM_PLL_SYS_PLL_STATUS               0x002207f0 /* [RO] Status */
#define BCHP_TM_PLL_SYS_PLL_DIV_XTAL25           0x002207f4 /* [RW] Pre multiplier for use with 25 MHz crystal */
#define BCHP_TM_PLL_SYS_PLL_GAIN_XTAL25          0x002207f8 /* [RW] PLL GAIN for use with 25 MHz crystal */

/***************************************************************************
 *FAMILY_ID - Chip Family ID
 ***************************************************************************/
/* TM :: FAMILY_ID :: CHIP_ID [31:16] */
#define BCHP_TM_FAMILY_ID_CHIP_ID_MASK                             0xffff0000
#define BCHP_TM_FAMILY_ID_CHIP_ID_SHIFT                            16
#define BCHP_TM_FAMILY_ID_CHIP_ID_DEFAULT                          0x00004554

/* TM :: FAMILY_ID :: RSVD_ID [15:08] */
#define BCHP_TM_FAMILY_ID_RSVD_ID_MASK                             0x0000ff00
#define BCHP_TM_FAMILY_ID_RSVD_ID_SHIFT                            8
#define BCHP_TM_FAMILY_ID_RSVD_ID_DEFAULT                          0x00000000

/* TM :: FAMILY_ID :: MAJOR_REV_ID [07:04] */
#define BCHP_TM_FAMILY_ID_MAJOR_REV_ID_MASK                        0x000000f0
#define BCHP_TM_FAMILY_ID_MAJOR_REV_ID_SHIFT                       4
#define BCHP_TM_FAMILY_ID_MAJOR_REV_ID_DEFAULT                     0x00000000

/* TM :: FAMILY_ID :: MINOR_REV_ID [03:00] */
#define BCHP_TM_FAMILY_ID_MINOR_REV_ID_MASK                        0x0000000f
#define BCHP_TM_FAMILY_ID_MINOR_REV_ID_SHIFT                       0
#define BCHP_TM_FAMILY_ID_MINOR_REV_ID_DEFAULT                     0x00000000

/***************************************************************************
 *PRODUCT_ID - Product ID
 ***************************************************************************/
/* TM :: PRODUCT_ID :: CHIP_ID [31:16] */
#define BCHP_TM_PRODUCT_ID_CHIP_ID_MASK                            0xffff0000
#define BCHP_TM_PRODUCT_ID_CHIP_ID_SHIFT                           16
#define BCHP_TM_PRODUCT_ID_CHIP_ID_DEFAULT                         0x00004554

/* TM :: PRODUCT_ID :: RSVD_ID [15:08] */
#define BCHP_TM_PRODUCT_ID_RSVD_ID_MASK                            0x0000ff00
#define BCHP_TM_PRODUCT_ID_RSVD_ID_SHIFT                           8
#define BCHP_TM_PRODUCT_ID_RSVD_ID_DEFAULT                         0x00000000

/* TM :: PRODUCT_ID :: MAJOR_REV_ID [07:04] */
#define BCHP_TM_PRODUCT_ID_MAJOR_REV_ID_MASK                       0x000000f0
#define BCHP_TM_PRODUCT_ID_MAJOR_REV_ID_SHIFT                      4
#define BCHP_TM_PRODUCT_ID_MAJOR_REV_ID_DEFAULT                    0x00000000

/* TM :: PRODUCT_ID :: MINOR_REV_ID [03:00] */
#define BCHP_TM_PRODUCT_ID_MINOR_REV_ID_MASK                       0x0000000f
#define BCHP_TM_PRODUCT_ID_MINOR_REV_ID_SHIFT                      0
#define BCHP_TM_PRODUCT_ID_MINOR_REV_ID_DEFAULT                    0x00000000

/***************************************************************************
 *SFT_RST0 - Soft Reset Control Register 0
 ***************************************************************************/
/* TM :: SFT_RST0 :: RSVD_1 [31:16] */
#define BCHP_TM_SFT_RST0_RSVD_1_MASK                               0xffff0000
#define BCHP_TM_SFT_RST0_RSVD_1_SHIFT                              16
#define BCHP_TM_SFT_RST0_RSVD_1_DEFAULT                            0x00000000

/* TM :: SFT_RST0 :: DIAG_CAPT [15:15] */
#define BCHP_TM_SFT_RST0_DIAG_CAPT_MASK                            0x00008000
#define BCHP_TM_SFT_RST0_DIAG_CAPT_SHIFT                           15
#define BCHP_TM_SFT_RST0_DIAG_CAPT_DEFAULT                         0x00000001

/* TM :: SFT_RST0 :: TMT [14:14] */
#define BCHP_TM_SFT_RST0_TMT_MASK                                  0x00004000
#define BCHP_TM_SFT_RST0_TMT_SHIFT                                 14
#define BCHP_TM_SFT_RST0_TMT_DEFAULT                               0x00000001

/* TM :: SFT_RST0 :: OTP [13:13] */
#define BCHP_TM_SFT_RST0_OTP_MASK                                  0x00002000
#define BCHP_TM_SFT_RST0_OTP_SHIFT                                 13
#define BCHP_TM_SFT_RST0_OTP_DEFAULT                               0x00000001

/* TM :: SFT_RST0 :: OVERTEMP_RESET_ISLAND_SW_INIT [12:12] */
#define BCHP_TM_SFT_RST0_OVERTEMP_RESET_ISLAND_SW_INIT_MASK        0x00001000
#define BCHP_TM_SFT_RST0_OVERTEMP_RESET_ISLAND_SW_INIT_SHIFT       12
#define BCHP_TM_SFT_RST0_OVERTEMP_RESET_ISLAND_SW_INIT_DEFAULT     0x00000001

/* TM :: SFT_RST0 :: RSVD_0 [11:08] */
#define BCHP_TM_SFT_RST0_RSVD_0_MASK                               0x00000f00
#define BCHP_TM_SFT_RST0_RSVD_0_SHIFT                              8
#define BCHP_TM_SFT_RST0_RSVD_0_DEFAULT                            0x0000000f

/* TM :: SFT_RST0 :: SBAC [07:07] */
#define BCHP_TM_SFT_RST0_SBAC_MASK                                 0x00000080
#define BCHP_TM_SFT_RST0_SBAC_SHIFT                                7
#define BCHP_TM_SFT_RST0_SBAC_DEFAULT                              0x00000001

/* TM :: SFT_RST0 :: MBAC [06:06] */
#define BCHP_TM_SFT_RST0_MBAC_MASK                                 0x00000040
#define BCHP_TM_SFT_RST0_MBAC_SHIFT                                6
#define BCHP_TM_SFT_RST0_MBAC_DEFAULT                              0x00000001

/* TM :: SFT_RST0 :: MBSC [05:05] */
#define BCHP_TM_SFT_RST0_MBSC_MASK                                 0x00000020
#define BCHP_TM_SFT_RST0_MBSC_SHIFT                                5
#define BCHP_TM_SFT_RST0_MBSC_DEFAULT                              0x00000001

/* TM :: SFT_RST0 :: WDT [04:04] */
#define BCHP_TM_SFT_RST0_WDT_MASK                                  0x00000010
#define BCHP_TM_SFT_RST0_WDT_SHIFT                                 4
#define BCHP_TM_SFT_RST0_WDT_DEFAULT                               0x00000001

/* TM :: SFT_RST0 :: UPG [03:03] */
#define BCHP_TM_SFT_RST0_UPG_MASK                                  0x00000008
#define BCHP_TM_SFT_RST0_UPG_SHIFT                                 3
#define BCHP_TM_SFT_RST0_UPG_DEFAULT                               0x00000001

/* TM :: SFT_RST0 :: TIMERS [02:02] */
#define BCHP_TM_SFT_RST0_TIMERS_MASK                               0x00000004
#define BCHP_TM_SFT_RST0_TIMERS_SHIFT                              2
#define BCHP_TM_SFT_RST0_TIMERS_DEFAULT                            0x00000001

/* TM :: SFT_RST0 :: AVS [01:01] */
#define BCHP_TM_SFT_RST0_AVS_MASK                                  0x00000002
#define BCHP_TM_SFT_RST0_AVS_SHIFT                                 1
#define BCHP_TM_SFT_RST0_AVS_DEFAULT                               0x00000001

/* TM :: SFT_RST0 :: FSK [00:00] */
#define BCHP_TM_SFT_RST0_FSK_MASK                                  0x00000001
#define BCHP_TM_SFT_RST0_FSK_SHIFT                                 0
#define BCHP_TM_SFT_RST0_FSK_DEFAULT                               0x00000001

/***************************************************************************
 *SFT_RST_CFG0 - Soft Reset Configuration Control Register 0
 ***************************************************************************/
/* TM :: SFT_RST_CFG0 :: RSVD [31:16] */
#define BCHP_TM_SFT_RST_CFG0_RSVD_MASK                             0xffff0000
#define BCHP_TM_SFT_RST_CFG0_RSVD_SHIFT                            16
#define BCHP_TM_SFT_RST_CFG0_RSVD_DEFAULT                          0x00000000

/* TM :: SFT_RST_CFG0 :: DIAG_CAPT [15:15] */
#define BCHP_TM_SFT_RST_CFG0_DIAG_CAPT_MASK                        0x00008000
#define BCHP_TM_SFT_RST_CFG0_DIAG_CAPT_SHIFT                       15
#define BCHP_TM_SFT_RST_CFG0_DIAG_CAPT_DEFAULT                     0x00000001

/* TM :: SFT_RST_CFG0 :: TMT [14:14] */
#define BCHP_TM_SFT_RST_CFG0_TMT_MASK                              0x00004000
#define BCHP_TM_SFT_RST_CFG0_TMT_SHIFT                             14
#define BCHP_TM_SFT_RST_CFG0_TMT_DEFAULT                           0x00000001

/* TM :: SFT_RST_CFG0 :: OTP [13:13] */
#define BCHP_TM_SFT_RST_CFG0_OTP_MASK                              0x00002000
#define BCHP_TM_SFT_RST_CFG0_OTP_SHIFT                             13
#define BCHP_TM_SFT_RST_CFG0_OTP_DEFAULT                           0x00000001

/* TM :: SFT_RST_CFG0 :: OVERTEMP_RESET_ISLAND_SW_INIT [12:12] */
#define BCHP_TM_SFT_RST_CFG0_OVERTEMP_RESET_ISLAND_SW_INIT_MASK    0x00001000
#define BCHP_TM_SFT_RST_CFG0_OVERTEMP_RESET_ISLAND_SW_INIT_SHIFT   12
#define BCHP_TM_SFT_RST_CFG0_OVERTEMP_RESET_ISLAND_SW_INIT_DEFAULT 0x00000001

/* TM :: SFT_RST_CFG0 :: RSVD_0 [11:08] */
#define BCHP_TM_SFT_RST_CFG0_RSVD_0_MASK                           0x00000f00
#define BCHP_TM_SFT_RST_CFG0_RSVD_0_SHIFT                          8
#define BCHP_TM_SFT_RST_CFG0_RSVD_0_DEFAULT                        0x0000000f

/* TM :: SFT_RST_CFG0 :: SBAC [07:07] */
#define BCHP_TM_SFT_RST_CFG0_SBAC_MASK                             0x00000080
#define BCHP_TM_SFT_RST_CFG0_SBAC_SHIFT                            7
#define BCHP_TM_SFT_RST_CFG0_SBAC_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG0 :: MBAC [06:06] */
#define BCHP_TM_SFT_RST_CFG0_MBAC_MASK                             0x00000040
#define BCHP_TM_SFT_RST_CFG0_MBAC_SHIFT                            6
#define BCHP_TM_SFT_RST_CFG0_MBAC_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG0 :: MBSC [05:05] */
#define BCHP_TM_SFT_RST_CFG0_MBSC_MASK                             0x00000020
#define BCHP_TM_SFT_RST_CFG0_MBSC_SHIFT                            5
#define BCHP_TM_SFT_RST_CFG0_MBSC_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG0 :: WDT [04:04] */
#define BCHP_TM_SFT_RST_CFG0_WDT_MASK                              0x00000010
#define BCHP_TM_SFT_RST_CFG0_WDT_SHIFT                             4
#define BCHP_TM_SFT_RST_CFG0_WDT_DEFAULT                           0x00000001

/* TM :: SFT_RST_CFG0 :: UPG [03:03] */
#define BCHP_TM_SFT_RST_CFG0_UPG_MASK                              0x00000008
#define BCHP_TM_SFT_RST_CFG0_UPG_SHIFT                             3
#define BCHP_TM_SFT_RST_CFG0_UPG_DEFAULT                           0x00000001

/* TM :: SFT_RST_CFG0 :: TIMERS [02:02] */
#define BCHP_TM_SFT_RST_CFG0_TIMERS_MASK                           0x00000004
#define BCHP_TM_SFT_RST_CFG0_TIMERS_SHIFT                          2
#define BCHP_TM_SFT_RST_CFG0_TIMERS_DEFAULT                        0x00000001

/* TM :: SFT_RST_CFG0 :: AVS [01:01] */
#define BCHP_TM_SFT_RST_CFG0_AVS_MASK                              0x00000002
#define BCHP_TM_SFT_RST_CFG0_AVS_SHIFT                             1
#define BCHP_TM_SFT_RST_CFG0_AVS_DEFAULT                           0x00000001

/* TM :: SFT_RST_CFG0 :: FSK [00:00] */
#define BCHP_TM_SFT_RST_CFG0_FSK_MASK                              0x00000001
#define BCHP_TM_SFT_RST_CFG0_FSK_SHIFT                             0
#define BCHP_TM_SFT_RST_CFG0_FSK_DEFAULT                           0x00000001

/***************************************************************************
 *SFT_RST1 - Soft Reset Control Register 1
 ***************************************************************************/
/* TM :: SFT_RST1 :: RSVD_31_24 [31:24] */
#define BCHP_TM_SFT_RST1_RSVD_31_24_MASK                           0xff000000
#define BCHP_TM_SFT_RST1_RSVD_31_24_SHIFT                          24
#define BCHP_TM_SFT_RST1_RSVD_31_24_DEFAULT                        0x00000000

/* TM :: SFT_RST1 :: PWM7 [23:23] */
#define BCHP_TM_SFT_RST1_PWM7_MASK                                 0x00800000
#define BCHP_TM_SFT_RST1_PWM7_SHIFT                                23
#define BCHP_TM_SFT_RST1_PWM7_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: PWM6 [22:22] */
#define BCHP_TM_SFT_RST1_PWM6_MASK                                 0x00400000
#define BCHP_TM_SFT_RST1_PWM6_SHIFT                                22
#define BCHP_TM_SFT_RST1_PWM6_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: PWM5 [21:21] */
#define BCHP_TM_SFT_RST1_PWM5_MASK                                 0x00200000
#define BCHP_TM_SFT_RST1_PWM5_SHIFT                                21
#define BCHP_TM_SFT_RST1_PWM5_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: PWM4 [20:20] */
#define BCHP_TM_SFT_RST1_PWM4_MASK                                 0x00100000
#define BCHP_TM_SFT_RST1_PWM4_SHIFT                                20
#define BCHP_TM_SFT_RST1_PWM4_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: PWM3 [19:19] */
#define BCHP_TM_SFT_RST1_PWM3_MASK                                 0x00080000
#define BCHP_TM_SFT_RST1_PWM3_SHIFT                                19
#define BCHP_TM_SFT_RST1_PWM3_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: PWM2 [18:18] */
#define BCHP_TM_SFT_RST1_PWM2_MASK                                 0x00040000
#define BCHP_TM_SFT_RST1_PWM2_SHIFT                                18
#define BCHP_TM_SFT_RST1_PWM2_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: PWM1 [17:17] */
#define BCHP_TM_SFT_RST1_PWM1_MASK                                 0x00020000
#define BCHP_TM_SFT_RST1_PWM1_SHIFT                                17
#define BCHP_TM_SFT_RST1_PWM1_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: PWM0 [16:16] */
#define BCHP_TM_SFT_RST1_PWM0_MASK                                 0x00010000
#define BCHP_TM_SFT_RST1_PWM0_SHIFT                                16
#define BCHP_TM_SFT_RST1_PWM0_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: OC [15:15] */
#define BCHP_TM_SFT_RST1_OC_MASK                                   0x00008000
#define BCHP_TM_SFT_RST1_OC_SHIFT                                  15
#define BCHP_TM_SFT_RST1_OC_DEFAULT                                0x00000001

/* TM :: SFT_RST1 :: OPU2 [14:14] */
#define BCHP_TM_SFT_RST1_OPU2_MASK                                 0x00004000
#define BCHP_TM_SFT_RST1_OPU2_SHIFT                                14
#define BCHP_TM_SFT_RST1_OPU2_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: RSVD_13 [13:13] */
#define BCHP_TM_SFT_RST1_RSVD_13_MASK                              0x00002000
#define BCHP_TM_SFT_RST1_RSVD_13_SHIFT                             13
#define BCHP_TM_SFT_RST1_RSVD_13_DEFAULT                           0x00000001

/* TM :: SFT_RST1 :: RSVD_12 [12:12] */
#define BCHP_TM_SFT_RST1_RSVD_12_MASK                              0x00001000
#define BCHP_TM_SFT_RST1_RSVD_12_SHIFT                             12
#define BCHP_TM_SFT_RST1_RSVD_12_DEFAULT                           0x00000001

/* TM :: SFT_RST1 :: CHAN3 [11:11] */
#define BCHP_TM_SFT_RST1_CHAN3_MASK                                0x00000800
#define BCHP_TM_SFT_RST1_CHAN3_SHIFT                               11
#define BCHP_TM_SFT_RST1_CHAN3_DEFAULT                             0x00000001

/* TM :: SFT_RST1 :: CHAN2 [10:10] */
#define BCHP_TM_SFT_RST1_CHAN2_MASK                                0x00000400
#define BCHP_TM_SFT_RST1_CHAN2_SHIFT                               10
#define BCHP_TM_SFT_RST1_CHAN2_DEFAULT                             0x00000001

/* TM :: SFT_RST1 :: CHAN1 [09:09] */
#define BCHP_TM_SFT_RST1_CHAN1_MASK                                0x00000200
#define BCHP_TM_SFT_RST1_CHAN1_SHIFT                               9
#define BCHP_TM_SFT_RST1_CHAN1_DEFAULT                             0x00000001

/* TM :: SFT_RST1 :: CHAN0 [08:08] */
#define BCHP_TM_SFT_RST1_CHAN0_MASK                                0x00000100
#define BCHP_TM_SFT_RST1_CHAN0_SHIFT                               8
#define BCHP_TM_SFT_RST1_CHAN0_DEFAULT                             0x00000001

/* TM :: SFT_RST1 :: RSVD_7 [07:07] */
#define BCHP_TM_SFT_RST1_RSVD_7_MASK                               0x00000080
#define BCHP_TM_SFT_RST1_RSVD_7_SHIFT                              7
#define BCHP_TM_SFT_RST1_RSVD_7_DEFAULT                            0x00000001

/* TM :: SFT_RST1 :: PIPE [06:06] */
#define BCHP_TM_SFT_RST1_PIPE_MASK                                 0x00000040
#define BCHP_TM_SFT_RST1_PIPE_SHIFT                                6
#define BCHP_TM_SFT_RST1_PIPE_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: XBAR [05:05] */
#define BCHP_TM_SFT_RST1_XBAR_MASK                                 0x00000020
#define BCHP_TM_SFT_RST1_XBAR_SHIFT                                5
#define BCHP_TM_SFT_RST1_XBAR_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: RSVD_4 [04:04] */
#define BCHP_TM_SFT_RST1_RSVD_4_MASK                               0x00000010
#define BCHP_TM_SFT_RST1_RSVD_4_SHIFT                              4
#define BCHP_TM_SFT_RST1_RSVD_4_DEFAULT                            0x00000001

/* TM :: SFT_RST1 :: RSVD_3 [03:03] */
#define BCHP_TM_SFT_RST1_RSVD_3_MASK                               0x00000008
#define BCHP_TM_SFT_RST1_RSVD_3_SHIFT                              3
#define BCHP_TM_SFT_RST1_RSVD_3_DEFAULT                            0x00000001

/* TM :: SFT_RST1 :: AIF2 [02:02] */
#define BCHP_TM_SFT_RST1_AIF2_MASK                                 0x00000004
#define BCHP_TM_SFT_RST1_AIF2_SHIFT                                2
#define BCHP_TM_SFT_RST1_AIF2_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: AIF1 [01:01] */
#define BCHP_TM_SFT_RST1_AIF1_MASK                                 0x00000002
#define BCHP_TM_SFT_RST1_AIF1_SHIFT                                1
#define BCHP_TM_SFT_RST1_AIF1_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: RSVD_0 [00:00] */
#define BCHP_TM_SFT_RST1_RSVD_0_MASK                               0x00000001
#define BCHP_TM_SFT_RST1_RSVD_0_SHIFT                              0
#define BCHP_TM_SFT_RST1_RSVD_0_DEFAULT                            0x00000001

/***************************************************************************
 *SFT_RST_CFG1 - Soft Reset Configuration Control Register 1
 ***************************************************************************/
/* TM :: SFT_RST_CFG1 :: RSVD_31_24 [31:24] */
#define BCHP_TM_SFT_RST_CFG1_RSVD_31_24_MASK                       0xff000000
#define BCHP_TM_SFT_RST_CFG1_RSVD_31_24_SHIFT                      24
#define BCHP_TM_SFT_RST_CFG1_RSVD_31_24_DEFAULT                    0x00000000

/* TM :: SFT_RST_CFG1 :: PWM7 [23:23] */
#define BCHP_TM_SFT_RST_CFG1_PWM7_MASK                             0x00800000
#define BCHP_TM_SFT_RST_CFG1_PWM7_SHIFT                            23
#define BCHP_TM_SFT_RST_CFG1_PWM7_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: PWM6 [22:22] */
#define BCHP_TM_SFT_RST_CFG1_PWM6_MASK                             0x00400000
#define BCHP_TM_SFT_RST_CFG1_PWM6_SHIFT                            22
#define BCHP_TM_SFT_RST_CFG1_PWM6_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: PWM5 [21:21] */
#define BCHP_TM_SFT_RST_CFG1_PWM5_MASK                             0x00200000
#define BCHP_TM_SFT_RST_CFG1_PWM5_SHIFT                            21
#define BCHP_TM_SFT_RST_CFG1_PWM5_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: PWM4 [20:20] */
#define BCHP_TM_SFT_RST_CFG1_PWM4_MASK                             0x00100000
#define BCHP_TM_SFT_RST_CFG1_PWM4_SHIFT                            20
#define BCHP_TM_SFT_RST_CFG1_PWM4_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: PWM3 [19:19] */
#define BCHP_TM_SFT_RST_CFG1_PWM3_MASK                             0x00080000
#define BCHP_TM_SFT_RST_CFG1_PWM3_SHIFT                            19
#define BCHP_TM_SFT_RST_CFG1_PWM3_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: PWM2 [18:18] */
#define BCHP_TM_SFT_RST_CFG1_PWM2_MASK                             0x00040000
#define BCHP_TM_SFT_RST_CFG1_PWM2_SHIFT                            18
#define BCHP_TM_SFT_RST_CFG1_PWM2_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: PWM1 [17:17] */
#define BCHP_TM_SFT_RST_CFG1_PWM1_MASK                             0x00020000
#define BCHP_TM_SFT_RST_CFG1_PWM1_SHIFT                            17
#define BCHP_TM_SFT_RST_CFG1_PWM1_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: PWM0 [16:16] */
#define BCHP_TM_SFT_RST_CFG1_PWM0_MASK                             0x00010000
#define BCHP_TM_SFT_RST_CFG1_PWM0_SHIFT                            16
#define BCHP_TM_SFT_RST_CFG1_PWM0_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: OC [15:15] */
#define BCHP_TM_SFT_RST_CFG1_OC_MASK                               0x00008000
#define BCHP_TM_SFT_RST_CFG1_OC_SHIFT                              15
#define BCHP_TM_SFT_RST_CFG1_OC_DEFAULT                            0x00000001

/* TM :: SFT_RST_CFG1 :: OPU2 [14:14] */
#define BCHP_TM_SFT_RST_CFG1_OPU2_MASK                             0x00004000
#define BCHP_TM_SFT_RST_CFG1_OPU2_SHIFT                            14
#define BCHP_TM_SFT_RST_CFG1_OPU2_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: RSVD_13 [13:13] */
#define BCHP_TM_SFT_RST_CFG1_RSVD_13_MASK                          0x00002000
#define BCHP_TM_SFT_RST_CFG1_RSVD_13_SHIFT                         13
#define BCHP_TM_SFT_RST_CFG1_RSVD_13_DEFAULT                       0x00000001

/* TM :: SFT_RST_CFG1 :: RSVD_12 [12:12] */
#define BCHP_TM_SFT_RST_CFG1_RSVD_12_MASK                          0x00001000
#define BCHP_TM_SFT_RST_CFG1_RSVD_12_SHIFT                         12
#define BCHP_TM_SFT_RST_CFG1_RSVD_12_DEFAULT                       0x00000001

/* TM :: SFT_RST_CFG1 :: CHAN3 [11:11] */
#define BCHP_TM_SFT_RST_CFG1_CHAN3_MASK                            0x00000800
#define BCHP_TM_SFT_RST_CFG1_CHAN3_SHIFT                           11
#define BCHP_TM_SFT_RST_CFG1_CHAN3_DEFAULT                         0x00000001

/* TM :: SFT_RST_CFG1 :: CHAN2 [10:10] */
#define BCHP_TM_SFT_RST_CFG1_CHAN2_MASK                            0x00000400
#define BCHP_TM_SFT_RST_CFG1_CHAN2_SHIFT                           10
#define BCHP_TM_SFT_RST_CFG1_CHAN2_DEFAULT                         0x00000001

/* TM :: SFT_RST_CFG1 :: CHAN1 [09:09] */
#define BCHP_TM_SFT_RST_CFG1_CHAN1_MASK                            0x00000200
#define BCHP_TM_SFT_RST_CFG1_CHAN1_SHIFT                           9
#define BCHP_TM_SFT_RST_CFG1_CHAN1_DEFAULT                         0x00000001

/* TM :: SFT_RST_CFG1 :: CHAN0 [08:08] */
#define BCHP_TM_SFT_RST_CFG1_CHAN0_MASK                            0x00000100
#define BCHP_TM_SFT_RST_CFG1_CHAN0_SHIFT                           8
#define BCHP_TM_SFT_RST_CFG1_CHAN0_DEFAULT                         0x00000001

/* TM :: SFT_RST_CFG1 :: RSVD_7 [07:07] */
#define BCHP_TM_SFT_RST_CFG1_RSVD_7_MASK                           0x00000080
#define BCHP_TM_SFT_RST_CFG1_RSVD_7_SHIFT                          7
#define BCHP_TM_SFT_RST_CFG1_RSVD_7_DEFAULT                        0x00000001

/* TM :: SFT_RST_CFG1 :: PIPE [06:06] */
#define BCHP_TM_SFT_RST_CFG1_PIPE_MASK                             0x00000040
#define BCHP_TM_SFT_RST_CFG1_PIPE_SHIFT                            6
#define BCHP_TM_SFT_RST_CFG1_PIPE_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: XBAR [05:05] */
#define BCHP_TM_SFT_RST_CFG1_XBAR_MASK                             0x00000020
#define BCHP_TM_SFT_RST_CFG1_XBAR_SHIFT                            5
#define BCHP_TM_SFT_RST_CFG1_XBAR_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: RSVD_4 [04:04] */
#define BCHP_TM_SFT_RST_CFG1_RSVD_4_MASK                           0x00000010
#define BCHP_TM_SFT_RST_CFG1_RSVD_4_SHIFT                          4
#define BCHP_TM_SFT_RST_CFG1_RSVD_4_DEFAULT                        0x00000001

/* TM :: SFT_RST_CFG1 :: RSVD_3 [03:03] */
#define BCHP_TM_SFT_RST_CFG1_RSVD_3_MASK                           0x00000008
#define BCHP_TM_SFT_RST_CFG1_RSVD_3_SHIFT                          3
#define BCHP_TM_SFT_RST_CFG1_RSVD_3_DEFAULT                        0x00000001

/* TM :: SFT_RST_CFG1 :: AIF2 [02:02] */
#define BCHP_TM_SFT_RST_CFG1_AIF2_MASK                             0x00000004
#define BCHP_TM_SFT_RST_CFG1_AIF2_SHIFT                            2
#define BCHP_TM_SFT_RST_CFG1_AIF2_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: AIF1 [01:01] */
#define BCHP_TM_SFT_RST_CFG1_AIF1_MASK                             0x00000002
#define BCHP_TM_SFT_RST_CFG1_AIF1_SHIFT                            1
#define BCHP_TM_SFT_RST_CFG1_AIF1_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: RSVD_0 [00:00] */
#define BCHP_TM_SFT_RST_CFG1_RSVD_0_MASK                           0x00000001
#define BCHP_TM_SFT_RST_CFG1_RSVD_0_SHIFT                          0
#define BCHP_TM_SFT_RST_CFG1_RSVD_0_DEFAULT                        0x00000001

/***************************************************************************
 *CLOCK_ENABLE_CTRL1 - Clock Enable Control Register 1
 ***************************************************************************/
/* TM :: CLOCK_ENABLE_CTRL1 :: RSVD [31:10] */
#define BCHP_TM_CLOCK_ENABLE_CTRL1_RSVD_MASK                       0xfffffc00
#define BCHP_TM_CLOCK_ENABLE_CTRL1_RSVD_SHIFT                      10
#define BCHP_TM_CLOCK_ENABLE_CTRL1_RSVD_DEFAULT                    0x00000000

/* TM :: CLOCK_ENABLE_CTRL1 :: CLOCK_EN_OC_PLL [09:09] */
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_OC_PLL_MASK            0x00000200
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_OC_PLL_SHIFT           9
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_OC_PLL_DEFAULT         0x00000001

/* TM :: CLOCK_ENABLE_CTRL1 :: CLOCK_EN_TMT_216 [08:08] */
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_TMT_216_MASK           0x00000100
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_TMT_216_SHIFT          8
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_TMT_216_DEFAULT        0x00000001

/* TM :: CLOCK_ENABLE_CTRL1 :: CLOCK_EN_LEAP_216 [07:07] */
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_LEAP_216_MASK          0x00000080
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_LEAP_216_SHIFT         7
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_LEAP_216_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL1 :: CLOCK_EN_LEAP_UART_27 [06:06] */
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_LEAP_UART_27_MASK      0x00000040
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_LEAP_UART_27_SHIFT     6
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_LEAP_UART_27_DEFAULT   0x00000001

/* TM :: CLOCK_ENABLE_CTRL1 :: CLOCK_EN_LEAP_BSPI_108 [05:05] */
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_LEAP_BSPI_108_MASK     0x00000020
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_LEAP_BSPI_108_SHIFT    5
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_LEAP_BSPI_108_DEFAULT  0x00000001

/* TM :: CLOCK_ENABLE_CTRL1 :: CLOCK_EN_FSK_DIG_108 [04:04] */
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_FSK_DIG_108_MASK       0x00000010
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_FSK_DIG_108_SHIFT      4
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_FSK_DIG_108_DEFAULT    0x00000001

/* TM :: CLOCK_ENABLE_CTRL1 :: CLOCK_EN_BAC_MSPI_108 [03:03] */
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_BAC_MSPI_108_MASK      0x00000008
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_BAC_MSPI_108_SHIFT     3
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_BAC_MSPI_108_DEFAULT   0x00000001

/* TM :: CLOCK_ENABLE_CTRL1 :: CLOCK_EN_AVS [02:02] */
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_AVS_MASK               0x00000004
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_AVS_SHIFT              2
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_AVS_DEFAULT            0x00000001

/* TM :: CLOCK_ENABLE_CTRL1 :: CLOCK_EN_OTP_9 [01:01] */
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_OTP_9_MASK             0x00000002
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_OTP_9_SHIFT            1
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_OTP_9_DEFAULT          0x00000001

/* TM :: CLOCK_ENABLE_CTRL1 :: PM_DISABLE_ALL_CLOCKS [00:00] */
#define BCHP_TM_CLOCK_ENABLE_CTRL1_PM_DISABLE_ALL_CLOCKS_MASK      0x00000001
#define BCHP_TM_CLOCK_ENABLE_CTRL1_PM_DISABLE_ALL_CLOCKS_SHIFT     0
#define BCHP_TM_CLOCK_ENABLE_CTRL1_PM_DISABLE_ALL_CLOCKS_DEFAULT   0x00000000

/***************************************************************************
 *CLOCK_ENABLE_CTRL2 - Clock Enable Control Register 2
 ***************************************************************************/
/* TM :: CLOCK_ENABLE_CTRL2 :: RSVD [31:18] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_RSVD_MASK                       0xfffc0000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_RSVD_SHIFT                      18
#define BCHP_TM_CLOCK_ENABLE_CTRL2_RSVD_DEFAULT                    0x00000000

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_PERIPH [17:17] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_PERIPH_MASK        0x00020000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_PERIPH_SHIFT       17
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_PERIPH_DEFAULT     0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_LEAP [16:16] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_LEAP_MASK          0x00010000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_LEAP_SHIFT         16
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_LEAP_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_FSK [15:15] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_FSK_MASK           0x00008000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_FSK_SHIFT          15
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_FSK_DEFAULT        0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_OPU2 [14:14] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_OPU2_MASK          0x00004000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_OPU2_SHIFT         14
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_OPU2_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_OPU1 [13:13] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_OPU1_MASK          0x00002000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_OPU1_SHIFT         13
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_OPU1_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_OPU0 [12:12] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_OPU0_MASK          0x00001000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_OPU0_SHIFT         12
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_OPU0_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_CHAN3 [11:11] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_CHAN3_MASK         0x00000800
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_CHAN3_SHIFT        11
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_CHAN3_DEFAULT      0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_CHAN2 [10:10] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_CHAN2_MASK         0x00000400
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_CHAN2_SHIFT        10
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_CHAN2_DEFAULT      0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_CHAN1 [09:09] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_CHAN1_MASK         0x00000200
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_CHAN1_SHIFT        9
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_CHAN1_DEFAULT      0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_CHAN0 [08:08] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_CHAN0_MASK         0x00000100
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_CHAN0_SHIFT        8
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_CHAN0_DEFAULT      0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_BAND [07:07] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_BAND_MASK          0x00000080
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_BAND_SHIFT         7
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_BAND_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_PIPE [06:06] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_PIPE_MASK          0x00000040
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_PIPE_SHIFT         6
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_PIPE_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_XBAR [05:05] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_XBAR_MASK          0x00000020
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_XBAR_SHIFT         5
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_XBAR_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_AIF_MDAC [04:04] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AIF_MDAC_MASK      0x00000010
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AIF_MDAC_SHIFT     4
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AIF_MDAC_DEFAULT   0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_AIF3 [03:03] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AIF3_MASK          0x00000008
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AIF3_SHIFT         3
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AIF3_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_AIF2 [02:02] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AIF2_MASK          0x00000004
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AIF2_SHIFT         2
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AIF2_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_AIF1 [01:01] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AIF1_MASK          0x00000002
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AIF1_SHIFT         1
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AIF1_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_AIF0 [00:00] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AIF0_MASK          0x00000001
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AIF0_SHIFT         0
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AIF0_DEFAULT       0x00000001

/***************************************************************************
 *CLOCK_ENABLE_CTRL3 - Clock Enable Control Register 3
 ***************************************************************************/
/* TM :: CLOCK_ENABLE_CTRL3 :: RSVD [31:18] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_RSVD_MASK                       0xfffc0000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_RSVD_SHIFT                      18
#define BCHP_TM_CLOCK_ENABLE_CTRL3_RSVD_DEFAULT                    0x00000000

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_PERIPH [17:17] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_PERIPH_MASK         0x00020000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_PERIPH_SHIFT        17
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_PERIPH_DEFAULT      0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_LEAP [16:16] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_LEAP_MASK           0x00010000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_LEAP_SHIFT          16
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_LEAP_DEFAULT        0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_FSK [15:15] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_FSK_MASK            0x00008000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_FSK_SHIFT           15
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_FSK_DEFAULT         0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_OPU2 [14:14] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_OPU2_MASK           0x00004000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_OPU2_SHIFT          14
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_OPU2_DEFAULT        0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_OPU1 [13:13] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_OPU1_MASK           0x00002000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_OPU1_SHIFT          13
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_OPU1_DEFAULT        0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_OPU0 [12:12] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_OPU0_MASK           0x00001000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_OPU0_SHIFT          12
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_OPU0_DEFAULT        0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_CHAN3 [11:11] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_CHAN3_MASK          0x00000800
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_CHAN3_SHIFT         11
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_CHAN3_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_CHAN2 [10:10] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_CHAN2_MASK          0x00000400
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_CHAN2_SHIFT         10
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_CHAN2_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_CHAN1 [09:09] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_CHAN1_MASK          0x00000200
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_CHAN1_SHIFT         9
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_CHAN1_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_CHAN0 [08:08] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_CHAN0_MASK          0x00000100
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_CHAN0_SHIFT         8
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_CHAN0_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_BAND [07:07] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_BAND_MASK           0x00000080
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_BAND_SHIFT          7
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_BAND_DEFAULT        0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_PIPE [06:06] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_PIPE_MASK           0x00000040
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_PIPE_SHIFT          6
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_PIPE_DEFAULT        0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_XBAR [05:05] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_XBAR_MASK           0x00000020
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_XBAR_SHIFT          5
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_XBAR_DEFAULT        0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_AIF_MDAC [04:04] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AIF_MDAC_MASK       0x00000010
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AIF_MDAC_SHIFT      4
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AIF_MDAC_DEFAULT    0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_AIF3 [03:03] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AIF3_MASK           0x00000008
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AIF3_SHIFT          3
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AIF3_DEFAULT        0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_AIF2 [02:02] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AIF2_MASK           0x00000004
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AIF2_SHIFT          2
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AIF2_DEFAULT        0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_AIF1 [01:01] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AIF1_MASK           0x00000002
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AIF1_SHIFT          1
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AIF1_DEFAULT        0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_AIF0 [00:00] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AIF0_MASK           0x00000001
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AIF0_SHIFT          0
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AIF0_DEFAULT        0x00000001

/***************************************************************************
 *CLOCK_BYPASS_CTRL - Clock Bypass Control Register
 ***************************************************************************/
/* TM :: CLOCK_BYPASS_CTRL :: RSVD [31:10] */
#define BCHP_TM_CLOCK_BYPASS_CTRL_RSVD_MASK                        0xfffffc00
#define BCHP_TM_CLOCK_BYPASS_CTRL_RSVD_SHIFT                       10
#define BCHP_TM_CLOCK_BYPASS_CTRL_RSVD_DEFAULT                     0x00000000

/* TM :: CLOCK_BYPASS_CTRL :: reserved_for_padding0 [09:05] */
#define BCHP_TM_CLOCK_BYPASS_CTRL_reserved_for_padding0_MASK       0x000003e0
#define BCHP_TM_CLOCK_BYPASS_CTRL_reserved_for_padding0_SHIFT      5

/* TM :: CLOCK_BYPASS_CTRL :: AIF_MDAC_BYPASS_SEL [04:04] */
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF_MDAC_BYPASS_SEL_MASK         0x00000010
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF_MDAC_BYPASS_SEL_SHIFT        4
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF_MDAC_BYPASS_SEL_DEFAULT      0x00000000

/* TM :: CLOCK_BYPASS_CTRL :: AIF3_BYPASS_SEL [03:03] */
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF3_BYPASS_SEL_MASK             0x00000008
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF3_BYPASS_SEL_SHIFT            3
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF3_BYPASS_SEL_DEFAULT          0x00000000

/* TM :: CLOCK_BYPASS_CTRL :: AIF2_BYPASS_SEL [02:02] */
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF2_BYPASS_SEL_MASK             0x00000004
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF2_BYPASS_SEL_SHIFT            2
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF2_BYPASS_SEL_DEFAULT          0x00000000

/* TM :: CLOCK_BYPASS_CTRL :: AIF1_BYPASS_SEL [01:01] */
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF1_BYPASS_SEL_MASK             0x00000002
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF1_BYPASS_SEL_SHIFT            1
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF1_BYPASS_SEL_DEFAULT          0x00000000

/* TM :: CLOCK_BYPASS_CTRL :: AIF0_BYPASS_SEL [00:00] */
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF0_BYPASS_SEL_MASK             0x00000001
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF0_BYPASS_SEL_SHIFT            0
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF0_BYPASS_SEL_DEFAULT          0x00000000

/***************************************************************************
 *OC_ENABLE_CTRL - Offset Compensation Enable Control Register
 ***************************************************************************/
/* TM :: OC_ENABLE_CTRL :: RSVD [31:05] */
#define BCHP_TM_OC_ENABLE_CTRL_RSVD_MASK                           0xffffffe0
#define BCHP_TM_OC_ENABLE_CTRL_RSVD_SHIFT                          5
#define BCHP_TM_OC_ENABLE_CTRL_RSVD_DEFAULT                        0x00000000

/* TM :: OC_ENABLE_CTRL :: EN [04:04] */
#define BCHP_TM_OC_ENABLE_CTRL_EN_MASK                             0x00000010
#define BCHP_TM_OC_ENABLE_CTRL_EN_SHIFT                            4
#define BCHP_TM_OC_ENABLE_CTRL_EN_DEFAULT                          0x00000000

/* TM :: OC_ENABLE_CTRL :: SRC_SEL [03:00] */
#define BCHP_TM_OC_ENABLE_CTRL_SRC_SEL_MASK                        0x0000000f
#define BCHP_TM_OC_ENABLE_CTRL_SRC_SEL_SHIFT                       0
#define BCHP_TM_OC_ENABLE_CTRL_SRC_SEL_DEFAULT                     0x00000000

/***************************************************************************
 *AVS_OVERTEMP_CTRL - AVS Over Temperature Control
 ***************************************************************************/
/* TM :: AVS_OVERTEMP_CTRL :: RSVD [31:01] */
#define BCHP_TM_AVS_OVERTEMP_CTRL_RSVD_MASK                        0xfffffffe
#define BCHP_TM_AVS_OVERTEMP_CTRL_RSVD_SHIFT                       1
#define BCHP_TM_AVS_OVERTEMP_CTRL_RSVD_DEFAULT                     0x00000000

/* TM :: AVS_OVERTEMP_CTRL :: AVS_RESET_GUARDBAND [00:00] */
#define BCHP_TM_AVS_OVERTEMP_CTRL_AVS_RESET_GUARDBAND_MASK         0x00000001
#define BCHP_TM_AVS_OVERTEMP_CTRL_AVS_RESET_GUARDBAND_SHIFT        0
#define BCHP_TM_AVS_OVERTEMP_CTRL_AVS_RESET_GUARDBAND_DEFAULT      0x00000000

/***************************************************************************
 *MISC6 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC6 :: MISC [31:00] */
#define BCHP_TM_MISC6_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC6_MISC_SHIFT                                   0
#define BCHP_TM_MISC6_MISC_DEFAULT                                 0x00000000

/***************************************************************************
 *MISC5 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC5 :: MISC [31:00] */
#define BCHP_TM_MISC5_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC5_MISC_SHIFT                                   0
#define BCHP_TM_MISC5_MISC_DEFAULT                                 0x00000000

/***************************************************************************
 *MISC4 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC4 :: MISC [31:00] */
#define BCHP_TM_MISC4_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC4_MISC_SHIFT                                   0
#define BCHP_TM_MISC4_MISC_DEFAULT                                 0x00000000

/***************************************************************************
 *UART_ROUTER_SEL - UART Router select
 ***************************************************************************/
/* TM :: UART_ROUTER_SEL :: port_7_cpu_sel [31:28] */
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_MASK                0xf0000000
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_SHIFT               28
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_DEFAULT             0x00000000
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_NO_CPU              0
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_LEAP_TOP            1
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_AVS_TOP             2
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_3            3
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_4            4
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_5            5
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_6            6
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_7            7
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_8            8
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_9            9
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_10           10
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_11           11
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_12           12
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_13           13
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_14           14
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_15           15

/* TM :: UART_ROUTER_SEL :: port_6_cpu_sel [27:24] */
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_MASK                0x0f000000
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_SHIFT               24
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_DEFAULT             0x00000000
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_NO_CPU              0
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_LEAP_TOP            1
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_AVS_TOP             2
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_3            3
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_4            4
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_5            5
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_6            6
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_7            7
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_8            8
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_9            9
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_10           10
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_11           11
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_12           12
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_13           13
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_14           14
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_15           15

/* TM :: UART_ROUTER_SEL :: port_5_cpu_sel [23:20] */
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_MASK                0x00f00000
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_SHIFT               20
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_DEFAULT             0x00000000
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_NO_CPU              0
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_LEAP_TOP            1
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_AVS_TOP             2
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_3            3
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_4            4
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_5            5
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_6            6
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_7            7
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_8            8
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_9            9
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_10           10
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_11           11
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_12           12
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_13           13
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_14           14
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_15           15

/* TM :: UART_ROUTER_SEL :: port_4_cpu_sel [19:16] */
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_MASK                0x000f0000
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_SHIFT               16
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_DEFAULT             0x00000000
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_NO_CPU              0
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_LEAP_TOP            1
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_AVS_TOP             2
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_3            3
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_4            4
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_5            5
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_6            6
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_7            7
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_8            8
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_9            9
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_10           10
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_11           11
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_12           12
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_13           13
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_14           14
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_15           15

/* TM :: UART_ROUTER_SEL :: port_3_cpu_sel [15:12] */
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_MASK                0x0000f000
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_SHIFT               12
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_DEFAULT             0x00000000
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_NO_CPU              0
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_LEAP_TOP            1
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_AVS_TOP             2
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_3            3
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_4            4
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_5            5
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_6            6
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_7            7
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_8            8
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_9            9
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_10           10
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_11           11
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_12           12
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_13           13
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_14           14
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_15           15

/* TM :: UART_ROUTER_SEL :: port_2_cpu_sel [11:08] */
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_MASK                0x00000f00
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_SHIFT               8
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_DEFAULT             0x00000000
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_NO_CPU              0
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_LEAP_TOP            1
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_AVS_TOP             2
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_3            3
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_4            4
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_5            5
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_6            6
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_7            7
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_8            8
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_9            9
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_10           10
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_11           11
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_12           12
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_13           13
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_14           14
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_15           15

/* TM :: UART_ROUTER_SEL :: port_1_cpu_sel [07:04] */
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_MASK                0x000000f0
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_SHIFT               4
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_DEFAULT             0x00000000
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_NO_CPU              0
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_LEAP_TOP            1
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_AVS_TOP             2
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_3            3
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_4            4
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_5            5
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_6            6
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_7            7
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_8            8
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_9            9
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_10           10
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_11           11
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_12           12
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_13           13
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_14           14
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_15           15

/* TM :: UART_ROUTER_SEL :: port_0_cpu_sel [03:00] */
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_MASK                0x0000000f
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_SHIFT               0
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_DEFAULT             0x00000000
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_NO_CPU              0
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_LEAP_TOP            1
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_AVS_TOP             2
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_3            3
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_4            4
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_5            5
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_6            6
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_7            7
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_8            8
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_9            9
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_10           10
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_11           11
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_12           12
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_13           13
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_14           14
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_15           15

/***************************************************************************
 *EJTAG_INPUT_EN - EJTAG input bus enables
 ***************************************************************************/
/* TM :: EJTAG_INPUT_EN :: reserved0 [31:03] */
#define BCHP_TM_EJTAG_INPUT_EN_reserved0_MASK                      0xfffffff8
#define BCHP_TM_EJTAG_INPUT_EN_reserved0_SHIFT                     3

/* TM :: EJTAG_INPUT_EN :: ejtag_input_enable [02:00] */
#define BCHP_TM_EJTAG_INPUT_EN_ejtag_input_enable_MASK             0x00000007
#define BCHP_TM_EJTAG_INPUT_EN_ejtag_input_enable_SHIFT            0
#define BCHP_TM_EJTAG_INPUT_EN_ejtag_input_enable_DEFAULT          0x00000002
#define BCHP_TM_EJTAG_INPUT_EN_ejtag_input_enable_DO_NOT_USE_CPU_ONE_HOT 1
#define BCHP_TM_EJTAG_INPUT_EN_ejtag_input_enable_LEAP_CPU_ONE_HOT 2
#define BCHP_TM_EJTAG_INPUT_EN_ejtag_input_enable_AVS_CPU_ONE_HOT  4

/***************************************************************************
 *EJTAG_INPUT_SEL - EJTAG input select
 ***************************************************************************/
/* TM :: EJTAG_INPUT_SEL :: reserved0 [31:01] */
#define BCHP_TM_EJTAG_INPUT_SEL_reserved0_MASK                     0xfffffffe
#define BCHP_TM_EJTAG_INPUT_SEL_reserved0_SHIFT                    1

/* TM :: EJTAG_INPUT_SEL :: ejtag_input_sel [00:00] */
#define BCHP_TM_EJTAG_INPUT_SEL_ejtag_input_sel_MASK               0x00000001
#define BCHP_TM_EJTAG_INPUT_SEL_ejtag_input_sel_SHIFT              0
#define BCHP_TM_EJTAG_INPUT_SEL_ejtag_input_sel_DEFAULT            0x00000000

/***************************************************************************
 *EJTAG_OUTPUT_SEL - EJTAG output select
 ***************************************************************************/
/* TM :: EJTAG_OUTPUT_SEL :: reserved0 [31:03] */
#define BCHP_TM_EJTAG_OUTPUT_SEL_reserved0_MASK                    0xfffffff8
#define BCHP_TM_EJTAG_OUTPUT_SEL_reserved0_SHIFT                   3

/* TM :: EJTAG_OUTPUT_SEL :: ejtag_output_sel [02:00] */
#define BCHP_TM_EJTAG_OUTPUT_SEL_ejtag_output_sel_MASK             0x00000007
#define BCHP_TM_EJTAG_OUTPUT_SEL_ejtag_output_sel_SHIFT            0
#define BCHP_TM_EJTAG_OUTPUT_SEL_ejtag_output_sel_DEFAULT          0x00000001
#define BCHP_TM_EJTAG_OUTPUT_SEL_ejtag_output_sel_DO_NOT_USE_CPU   0
#define BCHP_TM_EJTAG_OUTPUT_SEL_ejtag_output_sel_LEAP_CPU         1
#define BCHP_TM_EJTAG_OUTPUT_SEL_ejtag_output_sel_AVS_CPU          2

/***************************************************************************
 *TEST_MODE - Test Mode Control Register
 ***************************************************************************/
/* TM :: TEST_MODE :: RSVD [31:09] */
#define BCHP_TM_TEST_MODE_RSVD_MASK                                0xfffffe00
#define BCHP_TM_TEST_MODE_RSVD_SHIFT                               9
#define BCHP_TM_TEST_MODE_RSVD_DEFAULT                             0x00000000

/* TM :: TEST_MODE :: EN [08:08] */
#define BCHP_TM_TEST_MODE_EN_MASK                                  0x00000100
#define BCHP_TM_TEST_MODE_EN_SHIFT                                 8
#define BCHP_TM_TEST_MODE_EN_DEFAULT                               0x00000000

/* TM :: TEST_MODE :: MODE [07:00] */
#define BCHP_TM_TEST_MODE_MODE_MASK                                0x000000ff
#define BCHP_TM_TEST_MODE_MODE_SHIFT                               0
#define BCHP_TM_TEST_MODE_MODE_DEFAULT                             0x00000000

/***************************************************************************
 *TEST_MISC2 - Test Misc2 Control Register
 ***************************************************************************/
/* TM :: TEST_MISC2 :: MISC [31:00] */
#define BCHP_TM_TEST_MISC2_MISC_MASK                               0xffffffff
#define BCHP_TM_TEST_MISC2_MISC_SHIFT                              0
#define BCHP_TM_TEST_MISC2_MISC_DEFAULT                            0x00000000

/***************************************************************************
 *TEST_MISC1 - Test Misc1 Control Register
 ***************************************************************************/
/* TM :: TEST_MISC1 :: MISC [31:00] */
#define BCHP_TM_TEST_MISC1_MISC_MASK                               0xffffffff
#define BCHP_TM_TEST_MISC1_MISC_SHIFT                              0
#define BCHP_TM_TEST_MISC1_MISC_DEFAULT                            0x00000000

/***************************************************************************
 *TEST_MISC0 - Test Misc0 Control Register
 ***************************************************************************/
/* TM :: TEST_MISC0 :: MISC [31:00] */
#define BCHP_TM_TEST_MISC0_MISC_MASK                               0xffffffff
#define BCHP_TM_TEST_MISC0_MISC_SHIFT                              0
#define BCHP_TM_TEST_MISC0_MISC_DEFAULT                            0x00000000

/***************************************************************************
 *UART_RX_CTRL - UART Control Register
 ***************************************************************************/
/* TM :: UART_RX_CTRL :: RSVD [31:06] */
#define BCHP_TM_UART_RX_CTRL_RSVD_MASK                             0xffffffc0
#define BCHP_TM_UART_RX_CTRL_RSVD_SHIFT                            6
#define BCHP_TM_UART_RX_CTRL_RSVD_DEFAULT                          0x00000000

/* TM :: UART_RX_CTRL :: EN_RX [05:05] */
#define BCHP_TM_UART_RX_CTRL_EN_RX_MASK                            0x00000020
#define BCHP_TM_UART_RX_CTRL_EN_RX_SHIFT                           5
#define BCHP_TM_UART_RX_CTRL_EN_RX_DEFAULT                         0x00000000

/* TM :: UART_RX_CTRL :: EN_GPIO_UART_RX [04:04] */
#define BCHP_TM_UART_RX_CTRL_EN_GPIO_UART_RX_MASK                  0x00000010
#define BCHP_TM_UART_RX_CTRL_EN_GPIO_UART_RX_SHIFT                 4
#define BCHP_TM_UART_RX_CTRL_EN_GPIO_UART_RX_DEFAULT               0x00000000

/* TM :: UART_RX_CTRL :: GPIO_SEL_RX [03:00] */
#define BCHP_TM_UART_RX_CTRL_GPIO_SEL_RX_MASK                      0x0000000f
#define BCHP_TM_UART_RX_CTRL_GPIO_SEL_RX_SHIFT                     0
#define BCHP_TM_UART_RX_CTRL_GPIO_SEL_RX_DEFAULT                   0x00000000

/***************************************************************************
 *FUNC_MUX_CTRL1 - Functional Mux Control Register 1
 ***************************************************************************/
/* TM :: FUNC_MUX_CTRL1 :: RSVD [31:24] */
#define BCHP_TM_FUNC_MUX_CTRL1_RSVD_MASK                           0xff000000
#define BCHP_TM_FUNC_MUX_CTRL1_RSVD_SHIFT                          24
#define BCHP_TM_FUNC_MUX_CTRL1_RSVD_DEFAULT                        0x00000000

/* TM :: FUNC_MUX_CTRL1 :: GPO_4 [23:22] */
#define BCHP_TM_FUNC_MUX_CTRL1_GPO_4_MASK                          0x00c00000
#define BCHP_TM_FUNC_MUX_CTRL1_GPO_4_SHIFT                         22
#define BCHP_TM_FUNC_MUX_CTRL1_GPO_4_DEFAULT                       0x00000002

/* TM :: FUNC_MUX_CTRL1 :: GPO_3 [21:20] */
#define BCHP_TM_FUNC_MUX_CTRL1_GPO_3_MASK                          0x00300000
#define BCHP_TM_FUNC_MUX_CTRL1_GPO_3_SHIFT                         20
#define BCHP_TM_FUNC_MUX_CTRL1_GPO_3_DEFAULT                       0x00000000

/* TM :: FUNC_MUX_CTRL1 :: GPO_2 [19:18] */
#define BCHP_TM_FUNC_MUX_CTRL1_GPO_2_MASK                          0x000c0000
#define BCHP_TM_FUNC_MUX_CTRL1_GPO_2_SHIFT                         18
#define BCHP_TM_FUNC_MUX_CTRL1_GPO_2_DEFAULT                       0x00000000

/* TM :: FUNC_MUX_CTRL1 :: GPO_1 [17:16] */
#define BCHP_TM_FUNC_MUX_CTRL1_GPO_1_MASK                          0x00030000
#define BCHP_TM_FUNC_MUX_CTRL1_GPO_1_SHIFT                         16
#define BCHP_TM_FUNC_MUX_CTRL1_GPO_1_DEFAULT                       0x00000000

/* TM :: FUNC_MUX_CTRL1 :: GPO_0 [15:14] */
#define BCHP_TM_FUNC_MUX_CTRL1_GPO_0_MASK                          0x0000c000
#define BCHP_TM_FUNC_MUX_CTRL1_GPO_0_SHIFT                         14
#define BCHP_TM_FUNC_MUX_CTRL1_GPO_0_DEFAULT                       0x00000000

/* TM :: FUNC_MUX_CTRL1 :: GPIO_6 [13:12] */
#define BCHP_TM_FUNC_MUX_CTRL1_GPIO_6_MASK                         0x00003000
#define BCHP_TM_FUNC_MUX_CTRL1_GPIO_6_SHIFT                        12
#define BCHP_TM_FUNC_MUX_CTRL1_GPIO_6_DEFAULT                      0x00000000

/* TM :: FUNC_MUX_CTRL1 :: GPIO_5 [11:10] */
#define BCHP_TM_FUNC_MUX_CTRL1_GPIO_5_MASK                         0x00000c00
#define BCHP_TM_FUNC_MUX_CTRL1_GPIO_5_SHIFT                        10
#define BCHP_TM_FUNC_MUX_CTRL1_GPIO_5_DEFAULT                      0x00000000

/* TM :: FUNC_MUX_CTRL1 :: GPIO_4 [09:08] */
#define BCHP_TM_FUNC_MUX_CTRL1_GPIO_4_MASK                         0x00000300
#define BCHP_TM_FUNC_MUX_CTRL1_GPIO_4_SHIFT                        8
#define BCHP_TM_FUNC_MUX_CTRL1_GPIO_4_DEFAULT                      0x00000000

/* TM :: FUNC_MUX_CTRL1 :: GPIO_3 [07:06] */
#define BCHP_TM_FUNC_MUX_CTRL1_GPIO_3_MASK                         0x000000c0
#define BCHP_TM_FUNC_MUX_CTRL1_GPIO_3_SHIFT                        6
#define BCHP_TM_FUNC_MUX_CTRL1_GPIO_3_DEFAULT                      0x00000000

/* TM :: FUNC_MUX_CTRL1 :: GPIO_2 [05:04] */
#define BCHP_TM_FUNC_MUX_CTRL1_GPIO_2_MASK                         0x00000030
#define BCHP_TM_FUNC_MUX_CTRL1_GPIO_2_SHIFT                        4
#define BCHP_TM_FUNC_MUX_CTRL1_GPIO_2_DEFAULT                      0x00000000

/* TM :: FUNC_MUX_CTRL1 :: GPIO_1 [03:02] */
#define BCHP_TM_FUNC_MUX_CTRL1_GPIO_1_MASK                         0x0000000c
#define BCHP_TM_FUNC_MUX_CTRL1_GPIO_1_SHIFT                        2
#define BCHP_TM_FUNC_MUX_CTRL1_GPIO_1_DEFAULT                      0x00000000

/* TM :: FUNC_MUX_CTRL1 :: GPIO_0 [01:00] */
#define BCHP_TM_FUNC_MUX_CTRL1_GPIO_0_MASK                         0x00000003
#define BCHP_TM_FUNC_MUX_CTRL1_GPIO_0_SHIFT                        0
#define BCHP_TM_FUNC_MUX_CTRL1_GPIO_0_DEFAULT                      0x00000000

/***************************************************************************
 *FUNC_MUX_CTRL2 - Functional Mux Control Register 2
 ***************************************************************************/
/* TM :: FUNC_MUX_CTRL2 :: RSVD [31:30] */
#define BCHP_TM_FUNC_MUX_CTRL2_RSVD_MASK                           0xc0000000
#define BCHP_TM_FUNC_MUX_CTRL2_RSVD_SHIFT                          30
#define BCHP_TM_FUNC_MUX_CTRL2_RSVD_DEFAULT                        0x00000000

/* TM :: FUNC_MUX_CTRL2 :: DSEC_TX_6 [29:28] */
#define BCHP_TM_FUNC_MUX_CTRL2_DSEC_TX_6_MASK                      0x30000000
#define BCHP_TM_FUNC_MUX_CTRL2_DSEC_TX_6_SHIFT                     28
#define BCHP_TM_FUNC_MUX_CTRL2_DSEC_TX_6_DEFAULT                   0x00000000

/* TM :: FUNC_MUX_CTRL2 :: DSEC_TX_5 [27:26] */
#define BCHP_TM_FUNC_MUX_CTRL2_DSEC_TX_5_MASK                      0x0c000000
#define BCHP_TM_FUNC_MUX_CTRL2_DSEC_TX_5_SHIFT                     26
#define BCHP_TM_FUNC_MUX_CTRL2_DSEC_TX_5_DEFAULT                   0x00000000

/* TM :: FUNC_MUX_CTRL2 :: DSEC_TX_4 [25:24] */
#define BCHP_TM_FUNC_MUX_CTRL2_DSEC_TX_4_MASK                      0x03000000
#define BCHP_TM_FUNC_MUX_CTRL2_DSEC_TX_4_SHIFT                     24
#define BCHP_TM_FUNC_MUX_CTRL2_DSEC_TX_4_DEFAULT                   0x00000000

/* TM :: FUNC_MUX_CTRL2 :: DSEC_TX_3 [23:22] */
#define BCHP_TM_FUNC_MUX_CTRL2_DSEC_TX_3_MASK                      0x00c00000
#define BCHP_TM_FUNC_MUX_CTRL2_DSEC_TX_3_SHIFT                     22
#define BCHP_TM_FUNC_MUX_CTRL2_DSEC_TX_3_DEFAULT                   0x00000000

/* TM :: FUNC_MUX_CTRL2 :: DSEC_TX_2 [21:20] */
#define BCHP_TM_FUNC_MUX_CTRL2_DSEC_TX_2_MASK                      0x00300000
#define BCHP_TM_FUNC_MUX_CTRL2_DSEC_TX_2_SHIFT                     20
#define BCHP_TM_FUNC_MUX_CTRL2_DSEC_TX_2_DEFAULT                   0x00000000

/* TM :: FUNC_MUX_CTRL2 :: DSEC_TX_1 [19:18] */
#define BCHP_TM_FUNC_MUX_CTRL2_DSEC_TX_1_MASK                      0x000c0000
#define BCHP_TM_FUNC_MUX_CTRL2_DSEC_TX_1_SHIFT                     18
#define BCHP_TM_FUNC_MUX_CTRL2_DSEC_TX_1_DEFAULT                   0x00000000

/* TM :: FUNC_MUX_CTRL2 :: DSEC_TX_0 [17:16] */
#define BCHP_TM_FUNC_MUX_CTRL2_DSEC_TX_0_MASK                      0x00030000
#define BCHP_TM_FUNC_MUX_CTRL2_DSEC_TX_0_SHIFT                     16
#define BCHP_TM_FUNC_MUX_CTRL2_DSEC_TX_0_DEFAULT                   0x00000000

/* TM :: FUNC_MUX_CTRL2 :: BAC_RSTb [15:14] */
#define BCHP_TM_FUNC_MUX_CTRL2_BAC_RSTb_MASK                       0x0000c000
#define BCHP_TM_FUNC_MUX_CTRL2_BAC_RSTb_SHIFT                      14
#define BCHP_TM_FUNC_MUX_CTRL2_BAC_RSTb_DEFAULT                    0x00000000

/* TM :: FUNC_MUX_CTRL2 :: BAC_SS [13:12] */
#define BCHP_TM_FUNC_MUX_CTRL2_BAC_SS_MASK                         0x00003000
#define BCHP_TM_FUNC_MUX_CTRL2_BAC_SS_SHIFT                        12
#define BCHP_TM_FUNC_MUX_CTRL2_BAC_SS_DEFAULT                      0x00000000

/* TM :: FUNC_MUX_CTRL2 :: BAC_MOSI [11:10] */
#define BCHP_TM_FUNC_MUX_CTRL2_BAC_MOSI_MASK                       0x00000c00
#define BCHP_TM_FUNC_MUX_CTRL2_BAC_MOSI_SHIFT                      10
#define BCHP_TM_FUNC_MUX_CTRL2_BAC_MOSI_DEFAULT                    0x00000000

/* TM :: FUNC_MUX_CTRL2 :: BAC_SCK [09:08] */
#define BCHP_TM_FUNC_MUX_CTRL2_BAC_SCK_MASK                        0x00000300
#define BCHP_TM_FUNC_MUX_CTRL2_BAC_SCK_SHIFT                       8
#define BCHP_TM_FUNC_MUX_CTRL2_BAC_SCK_DEFAULT                     0x00000000

/* TM :: FUNC_MUX_CTRL2 :: UART_TX [07:06] */
#define BCHP_TM_FUNC_MUX_CTRL2_UART_TX_MASK                        0x000000c0
#define BCHP_TM_FUNC_MUX_CTRL2_UART_TX_SHIFT                       6
#define BCHP_TM_FUNC_MUX_CTRL2_UART_TX_DEFAULT                     0x00000000

/* TM :: FUNC_MUX_CTRL2 :: UART_RX [05:04] */
#define BCHP_TM_FUNC_MUX_CTRL2_UART_RX_MASK                        0x00000030
#define BCHP_TM_FUNC_MUX_CTRL2_UART_RX_SHIFT                       4
#define BCHP_TM_FUNC_MUX_CTRL2_UART_RX_DEFAULT                     0x00000000

/* TM :: FUNC_MUX_CTRL2 :: BSC_SDA [03:02] */
#define BCHP_TM_FUNC_MUX_CTRL2_BSC_SDA_MASK                        0x0000000c
#define BCHP_TM_FUNC_MUX_CTRL2_BSC_SDA_SHIFT                       2
#define BCHP_TM_FUNC_MUX_CTRL2_BSC_SDA_DEFAULT                     0x00000000

/* TM :: FUNC_MUX_CTRL2 :: BSC_SCL [01:00] */
#define BCHP_TM_FUNC_MUX_CTRL2_BSC_SCL_MASK                        0x00000003
#define BCHP_TM_FUNC_MUX_CTRL2_BSC_SCL_SHIFT                       0
#define BCHP_TM_FUNC_MUX_CTRL2_BSC_SCL_DEFAULT                     0x00000000

/***************************************************************************
 *GPIO_IODIR - GPIO IO Directional Control Register
 ***************************************************************************/
/* TM :: GPIO_IODIR :: RSVD [31:09] */
#define BCHP_TM_GPIO_IODIR_RSVD_MASK                               0xfffffe00
#define BCHP_TM_GPIO_IODIR_RSVD_SHIFT                              9
#define BCHP_TM_GPIO_IODIR_RSVD_DEFAULT                            0x00000000

/* TM :: GPIO_IODIR :: IODIR [08:00] */
#define BCHP_TM_GPIO_IODIR_IODIR_MASK                              0x000001ff
#define BCHP_TM_GPIO_IODIR_IODIR_SHIFT                             0
#define BCHP_TM_GPIO_IODIR_IODIR_DEFAULT                           0x000001ff

/***************************************************************************
 *GPIO_OD - GPIO Open Drain Control Register
 ***************************************************************************/
/* TM :: GPIO_OD :: RSVD [31:09] */
#define BCHP_TM_GPIO_OD_RSVD_MASK                                  0xfffffe00
#define BCHP_TM_GPIO_OD_RSVD_SHIFT                                 9
#define BCHP_TM_GPIO_OD_RSVD_DEFAULT                               0x00000000

/* TM :: GPIO_OD :: OD [08:00] */
#define BCHP_TM_GPIO_OD_OD_MASK                                    0x000001ff
#define BCHP_TM_GPIO_OD_OD_SHIFT                                   0
#define BCHP_TM_GPIO_OD_OD_DEFAULT                                 0x00000000

/***************************************************************************
 *GPIO_DATA - GPIO Data Control Register
 ***************************************************************************/
/* TM :: GPIO_DATA :: RSVD [31:09] */
#define BCHP_TM_GPIO_DATA_RSVD_MASK                                0xfffffe00
#define BCHP_TM_GPIO_DATA_RSVD_SHIFT                               9
#define BCHP_TM_GPIO_DATA_RSVD_DEFAULT                             0x00000000

/* TM :: GPIO_DATA :: VAL [08:00] */
#define BCHP_TM_GPIO_DATA_VAL_MASK                                 0x000001ff
#define BCHP_TM_GPIO_DATA_VAL_SHIFT                                0
#define BCHP_TM_GPIO_DATA_VAL_DEFAULT                              0x00000000

/***************************************************************************
 *GPIO_MUX_CTRL1 - GPIO Multiplexing Control 1 Register
 ***************************************************************************/
/* TM :: GPIO_MUX_CTRL1 :: RSVD_7 [31:31] */
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_7_MASK                         0x80000000
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_7_SHIFT                        31
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_7_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: GPIO_7 [30:28] */
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_7_MASK                         0x70000000
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_7_SHIFT                        28
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_7_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: RSVD_6 [27:27] */
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_6_MASK                         0x08000000
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_6_SHIFT                        27
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_6_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: GPIO_6 [26:24] */
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_6_MASK                         0x07000000
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_6_SHIFT                        24
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_6_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: RSVD_5 [23:23] */
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_5_MASK                         0x00800000
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_5_SHIFT                        23
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_5_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: GPIO_5 [22:20] */
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_5_MASK                         0x00700000
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_5_SHIFT                        20
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_5_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: RSVD_4 [19:19] */
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_4_MASK                         0x00080000
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_4_SHIFT                        19
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_4_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: GPIO_4 [18:16] */
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_4_MASK                         0x00070000
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_4_SHIFT                        16
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_4_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: RSVD_3 [15:15] */
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_3_MASK                         0x00008000
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_3_SHIFT                        15
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_3_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: GPIO_3 [14:12] */
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_3_MASK                         0x00007000
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_3_SHIFT                        12
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_3_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: RSVD_2 [11:11] */
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_2_MASK                         0x00000800
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_2_SHIFT                        11
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_2_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: GPIO_2 [10:08] */
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_2_MASK                         0x00000700
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_2_SHIFT                        8
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_2_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: RSVD_1 [07:07] */
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_1_MASK                         0x00000080
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_1_SHIFT                        7
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_1_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: GPIO_1 [06:04] */
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_1_MASK                         0x00000070
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_1_SHIFT                        4
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_1_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: RSVD_0 [03:03] */
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_0_MASK                         0x00000008
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_0_SHIFT                        3
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_0_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: GPIO_0 [02:00] */
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_0_MASK                         0x00000007
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_0_SHIFT                        0
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_0_DEFAULT                      0x00000000

/***************************************************************************
 *GPIO_MUX_CTRL2 - GPIO Multiplexing Control 2 Register
 ***************************************************************************/
/* TM :: GPIO_MUX_CTRL2 :: RSVD [31:03] */
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_MASK                           0xfffffff8
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_SHIFT                          3
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_DEFAULT                        0x00000000

/* TM :: GPIO_MUX_CTRL2 :: GPIO_8 [02:00] */
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_8_MASK                         0x00000007
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_8_SHIFT                        0
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_8_DEFAULT                      0x00000000

/***************************************************************************
 *GPO_EN - GPO Output Enable Control Register
 ***************************************************************************/
/* TM :: GPO_EN :: RSVD [31:16] */
#define BCHP_TM_GPO_EN_RSVD_MASK                                   0xffff0000
#define BCHP_TM_GPO_EN_RSVD_SHIFT                                  16
#define BCHP_TM_GPO_EN_RSVD_DEFAULT                                0x00000000

/* TM :: GPO_EN :: EN [15:00] */
#define BCHP_TM_GPO_EN_EN_MASK                                     0x0000ffff
#define BCHP_TM_GPO_EN_EN_SHIFT                                    0
#define BCHP_TM_GPO_EN_EN_DEFAULT                                  0x0000ffff

/***************************************************************************
 *GPO_OD - GPO Open Drain Control Register
 ***************************************************************************/
/* TM :: GPO_OD :: RSVD [31:16] */
#define BCHP_TM_GPO_OD_RSVD_MASK                                   0xffff0000
#define BCHP_TM_GPO_OD_RSVD_SHIFT                                  16
#define BCHP_TM_GPO_OD_RSVD_DEFAULT                                0x00000000

/* TM :: GPO_OD :: OD [15:00] */
#define BCHP_TM_GPO_OD_OD_MASK                                     0x0000ffff
#define BCHP_TM_GPO_OD_OD_SHIFT                                    0
#define BCHP_TM_GPO_OD_OD_DEFAULT                                  0x00000000

/***************************************************************************
 *GPO_DATA - GPO Data Control Register
 ***************************************************************************/
/* TM :: GPO_DATA :: RSVD [31:16] */
#define BCHP_TM_GPO_DATA_RSVD_MASK                                 0xffff0000
#define BCHP_TM_GPO_DATA_RSVD_SHIFT                                16
#define BCHP_TM_GPO_DATA_RSVD_DEFAULT                              0x00000000

/* TM :: GPO_DATA :: VAL [15:00] */
#define BCHP_TM_GPO_DATA_VAL_MASK                                  0x0000ffff
#define BCHP_TM_GPO_DATA_VAL_SHIFT                                 0
#define BCHP_TM_GPO_DATA_VAL_DEFAULT                               0x00000000

/***************************************************************************
 *GPO_MUX_CTRL1 - GPO Multiplexing Control 1 Register
 ***************************************************************************/
/* TM :: GPO_MUX_CTRL1 :: RSVD_7 [31:31] */
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_7_MASK                          0x80000000
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_7_SHIFT                         31
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_7_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL1 :: GPO_7 [30:28] */
#define BCHP_TM_GPO_MUX_CTRL1_GPO_7_MASK                           0x70000000
#define BCHP_TM_GPO_MUX_CTRL1_GPO_7_SHIFT                          28
#define BCHP_TM_GPO_MUX_CTRL1_GPO_7_DEFAULT                        0x00000000

/* TM :: GPO_MUX_CTRL1 :: RSVD_6 [27:27] */
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_6_MASK                          0x08000000
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_6_SHIFT                         27
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_6_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL1 :: GPO_6 [26:24] */
#define BCHP_TM_GPO_MUX_CTRL1_GPO_6_MASK                           0x07000000
#define BCHP_TM_GPO_MUX_CTRL1_GPO_6_SHIFT                          24
#define BCHP_TM_GPO_MUX_CTRL1_GPO_6_DEFAULT                        0x00000000

/* TM :: GPO_MUX_CTRL1 :: RSVD_5 [23:23] */
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_5_MASK                          0x00800000
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_5_SHIFT                         23
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_5_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL1 :: GPO_5 [22:20] */
#define BCHP_TM_GPO_MUX_CTRL1_GPO_5_MASK                           0x00700000
#define BCHP_TM_GPO_MUX_CTRL1_GPO_5_SHIFT                          20
#define BCHP_TM_GPO_MUX_CTRL1_GPO_5_DEFAULT                        0x00000000

/* TM :: GPO_MUX_CTRL1 :: RSVD_4 [19:19] */
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_4_MASK                          0x00080000
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_4_SHIFT                         19
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_4_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL1 :: GPO_4 [18:16] */
#define BCHP_TM_GPO_MUX_CTRL1_GPO_4_MASK                           0x00070000
#define BCHP_TM_GPO_MUX_CTRL1_GPO_4_SHIFT                          16
#define BCHP_TM_GPO_MUX_CTRL1_GPO_4_DEFAULT                        0x00000000

/* TM :: GPO_MUX_CTRL1 :: RSVD_3 [15:15] */
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_3_MASK                          0x00008000
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_3_SHIFT                         15
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_3_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL1 :: GPO_3 [14:12] */
#define BCHP_TM_GPO_MUX_CTRL1_GPO_3_MASK                           0x00007000
#define BCHP_TM_GPO_MUX_CTRL1_GPO_3_SHIFT                          12
#define BCHP_TM_GPO_MUX_CTRL1_GPO_3_DEFAULT                        0x00000000

/* TM :: GPO_MUX_CTRL1 :: RSVD_2 [11:11] */
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_2_MASK                          0x00000800
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_2_SHIFT                         11
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_2_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL1 :: GPO_2 [10:08] */
#define BCHP_TM_GPO_MUX_CTRL1_GPO_2_MASK                           0x00000700
#define BCHP_TM_GPO_MUX_CTRL1_GPO_2_SHIFT                          8
#define BCHP_TM_GPO_MUX_CTRL1_GPO_2_DEFAULT                        0x00000000

/* TM :: GPO_MUX_CTRL1 :: RSVD_1 [07:07] */
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_1_MASK                          0x00000080
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_1_SHIFT                         7
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_1_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL1 :: GPO_1 [06:04] */
#define BCHP_TM_GPO_MUX_CTRL1_GPO_1_MASK                           0x00000070
#define BCHP_TM_GPO_MUX_CTRL1_GPO_1_SHIFT                          4
#define BCHP_TM_GPO_MUX_CTRL1_GPO_1_DEFAULT                        0x00000000

/* TM :: GPO_MUX_CTRL1 :: RSVD_0 [03:03] */
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_0_MASK                          0x00000008
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_0_SHIFT                         3
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_0_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL1 :: GPO_0 [02:00] */
#define BCHP_TM_GPO_MUX_CTRL1_GPO_0_MASK                           0x00000007
#define BCHP_TM_GPO_MUX_CTRL1_GPO_0_SHIFT                          0
#define BCHP_TM_GPO_MUX_CTRL1_GPO_0_DEFAULT                        0x00000000

/***************************************************************************
 *GPO_MUX_CTRL2 - GPO Multiplexing Control 2 Register
 ***************************************************************************/
/* TM :: GPO_MUX_CTRL2 :: RSVD_15 [31:31] */
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_15_MASK                         0x80000000
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_15_SHIFT                        31
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_15_DEFAULT                      0x00000000

/* TM :: GPO_MUX_CTRL2 :: GPO_15 [30:28] */
#define BCHP_TM_GPO_MUX_CTRL2_GPO_15_MASK                          0x70000000
#define BCHP_TM_GPO_MUX_CTRL2_GPO_15_SHIFT                         28
#define BCHP_TM_GPO_MUX_CTRL2_GPO_15_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL2 :: RSVD_14 [27:27] */
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_14_MASK                         0x08000000
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_14_SHIFT                        27
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_14_DEFAULT                      0x00000000

/* TM :: GPO_MUX_CTRL2 :: GPO_14 [26:24] */
#define BCHP_TM_GPO_MUX_CTRL2_GPO_14_MASK                          0x07000000
#define BCHP_TM_GPO_MUX_CTRL2_GPO_14_SHIFT                         24
#define BCHP_TM_GPO_MUX_CTRL2_GPO_14_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL2 :: RSVD_13 [23:23] */
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_13_MASK                         0x00800000
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_13_SHIFT                        23
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_13_DEFAULT                      0x00000000

/* TM :: GPO_MUX_CTRL2 :: GPO_13 [22:20] */
#define BCHP_TM_GPO_MUX_CTRL2_GPO_13_MASK                          0x00700000
#define BCHP_TM_GPO_MUX_CTRL2_GPO_13_SHIFT                         20
#define BCHP_TM_GPO_MUX_CTRL2_GPO_13_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL2 :: RSVD_12 [19:19] */
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_12_MASK                         0x00080000
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_12_SHIFT                        19
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_12_DEFAULT                      0x00000000

/* TM :: GPO_MUX_CTRL2 :: GPO_12 [18:16] */
#define BCHP_TM_GPO_MUX_CTRL2_GPO_12_MASK                          0x00070000
#define BCHP_TM_GPO_MUX_CTRL2_GPO_12_SHIFT                         16
#define BCHP_TM_GPO_MUX_CTRL2_GPO_12_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL2 :: RSVD_11 [15:15] */
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_11_MASK                         0x00008000
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_11_SHIFT                        15
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_11_DEFAULT                      0x00000000

/* TM :: GPO_MUX_CTRL2 :: GPO_11 [14:12] */
#define BCHP_TM_GPO_MUX_CTRL2_GPO_11_MASK                          0x00007000
#define BCHP_TM_GPO_MUX_CTRL2_GPO_11_SHIFT                         12
#define BCHP_TM_GPO_MUX_CTRL2_GPO_11_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL2 :: RSVD_10 [11:11] */
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_10_MASK                         0x00000800
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_10_SHIFT                        11
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_10_DEFAULT                      0x00000000

/* TM :: GPO_MUX_CTRL2 :: GPO_10 [10:08] */
#define BCHP_TM_GPO_MUX_CTRL2_GPO_10_MASK                          0x00000700
#define BCHP_TM_GPO_MUX_CTRL2_GPO_10_SHIFT                         8
#define BCHP_TM_GPO_MUX_CTRL2_GPO_10_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL2 :: RSVD_9 [07:07] */
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_9_MASK                          0x00000080
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_9_SHIFT                         7
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_9_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL2 :: GPO_9 [06:04] */
#define BCHP_TM_GPO_MUX_CTRL2_GPO_9_MASK                           0x00000070
#define BCHP_TM_GPO_MUX_CTRL2_GPO_9_SHIFT                          4
#define BCHP_TM_GPO_MUX_CTRL2_GPO_9_DEFAULT                        0x00000000

/* TM :: GPO_MUX_CTRL2 :: RSVD_8 [03:03] */
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_8_MASK                          0x00000008
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_8_SHIFT                         3
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_8_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL2 :: GPO_8 [02:00] */
#define BCHP_TM_GPO_MUX_CTRL2_GPO_8_MASK                           0x00000007
#define BCHP_TM_GPO_MUX_CTRL2_GPO_8_SHIFT                          0
#define BCHP_TM_GPO_MUX_CTRL2_GPO_8_DEFAULT                        0x00000000

/***************************************************************************
 *BAC_CTRL - Master BAC Control Register
 ***************************************************************************/
/* TM :: BAC_CTRL :: RSVD [31:01] */
#define BCHP_TM_BAC_CTRL_RSVD_MASK                                 0xfffffffe
#define BCHP_TM_BAC_CTRL_RSVD_SHIFT                                1
#define BCHP_TM_BAC_CTRL_RSVD_DEFAULT                              0x00000000

/* TM :: BAC_CTRL :: DIS_BAC_PINS [00:00] */
#define BCHP_TM_BAC_CTRL_DIS_BAC_PINS_MASK                         0x00000001
#define BCHP_TM_BAC_CTRL_DIS_BAC_PINS_SHIFT                        0
#define BCHP_TM_BAC_CTRL_DIS_BAC_PINS_DEFAULT                      0x00000000

/***************************************************************************
 *PAD_DRIVE_CTRL - Pad Drive Strength Control Register
 ***************************************************************************/
/* TM :: PAD_DRIVE_CTRL :: RSVD [31:28] */
#define BCHP_TM_PAD_DRIVE_CTRL_RSVD_MASK                           0xf0000000
#define BCHP_TM_PAD_DRIVE_CTRL_RSVD_SHIFT                          28
#define BCHP_TM_PAD_DRIVE_CTRL_RSVD_DEFAULT                        0x00000000

/* TM :: PAD_DRIVE_CTRL :: BAC_RSTB [27:24] */
#define BCHP_TM_PAD_DRIVE_CTRL_BAC_RSTB_MASK                       0x0f000000
#define BCHP_TM_PAD_DRIVE_CTRL_BAC_RSTB_SHIFT                      24
#define BCHP_TM_PAD_DRIVE_CTRL_BAC_RSTB_DEFAULT                    0x00000003

/* TM :: PAD_DRIVE_CTRL :: UART [23:20] */
#define BCHP_TM_PAD_DRIVE_CTRL_UART_MASK                           0x00f00000
#define BCHP_TM_PAD_DRIVE_CTRL_UART_SHIFT                          20
#define BCHP_TM_PAD_DRIVE_CTRL_UART_DEFAULT                        0x00000003

/* TM :: PAD_DRIVE_CTRL :: BAC_SPI [19:16] */
#define BCHP_TM_PAD_DRIVE_CTRL_BAC_SPI_MASK                        0x000f0000
#define BCHP_TM_PAD_DRIVE_CTRL_BAC_SPI_SHIFT                       16
#define BCHP_TM_PAD_DRIVE_CTRL_BAC_SPI_DEFAULT                     0x00000003

/* TM :: PAD_DRIVE_CTRL :: DSEC [15:12] */
#define BCHP_TM_PAD_DRIVE_CTRL_DSEC_MASK                           0x0000f000
#define BCHP_TM_PAD_DRIVE_CTRL_DSEC_SHIFT                          12
#define BCHP_TM_PAD_DRIVE_CTRL_DSEC_DEFAULT                        0x00000003

/* TM :: PAD_DRIVE_CTRL :: SF [11:08] */
#define BCHP_TM_PAD_DRIVE_CTRL_SF_MASK                             0x00000f00
#define BCHP_TM_PAD_DRIVE_CTRL_SF_SHIFT                            8
#define BCHP_TM_PAD_DRIVE_CTRL_SF_DEFAULT                          0x00000003

/* TM :: PAD_DRIVE_CTRL :: GPO [07:04] */
#define BCHP_TM_PAD_DRIVE_CTRL_GPO_MASK                            0x000000f0
#define BCHP_TM_PAD_DRIVE_CTRL_GPO_SHIFT                           4
#define BCHP_TM_PAD_DRIVE_CTRL_GPO_DEFAULT                         0x00000003

/* TM :: PAD_DRIVE_CTRL :: GPIO [03:00] */
#define BCHP_TM_PAD_DRIVE_CTRL_GPIO_MASK                           0x0000000f
#define BCHP_TM_PAD_DRIVE_CTRL_GPIO_SHIFT                          0
#define BCHP_TM_PAD_DRIVE_CTRL_GPIO_DEFAULT                        0x00000003

/***************************************************************************
 *PAD_INPUT_CTRL - Pad Input Control Register
 ***************************************************************************/
/* TM :: PAD_INPUT_CTRL :: RSVD_1 [31:14] */
#define BCHP_TM_PAD_INPUT_CTRL_RSVD_1_MASK                         0xffffc000
#define BCHP_TM_PAD_INPUT_CTRL_RSVD_1_SHIFT                        14
#define BCHP_TM_PAD_INPUT_CTRL_RSVD_1_DEFAULT                      0x00000000

/* TM :: PAD_INPUT_CTRL :: UART_INPUT_MODE [13:13] */
#define BCHP_TM_PAD_INPUT_CTRL_UART_INPUT_MODE_MASK                0x00002000
#define BCHP_TM_PAD_INPUT_CTRL_UART_INPUT_MODE_SHIFT               13
#define BCHP_TM_PAD_INPUT_CTRL_UART_INPUT_MODE_DEFAULT             0x00000000

/* TM :: PAD_INPUT_CTRL :: BAC_INPUT_MODE [12:12] */
#define BCHP_TM_PAD_INPUT_CTRL_BAC_INPUT_MODE_MASK                 0x00001000
#define BCHP_TM_PAD_INPUT_CTRL_BAC_INPUT_MODE_SHIFT                12
#define BCHP_TM_PAD_INPUT_CTRL_BAC_INPUT_MODE_DEFAULT              0x00000000

/* TM :: PAD_INPUT_CTRL :: DSEC_TX_INPUT_MODE [11:11] */
#define BCHP_TM_PAD_INPUT_CTRL_DSEC_TX_INPUT_MODE_MASK             0x00000800
#define BCHP_TM_PAD_INPUT_CTRL_DSEC_TX_INPUT_MODE_SHIFT            11
#define BCHP_TM_PAD_INPUT_CTRL_DSEC_TX_INPUT_MODE_DEFAULT          0x00000000

/* TM :: PAD_INPUT_CTRL :: SF_INPUT_MODE [10:10] */
#define BCHP_TM_PAD_INPUT_CTRL_SF_INPUT_MODE_MASK                  0x00000400
#define BCHP_TM_PAD_INPUT_CTRL_SF_INPUT_MODE_SHIFT                 10
#define BCHP_TM_PAD_INPUT_CTRL_SF_INPUT_MODE_DEFAULT               0x00000000

/* TM :: PAD_INPUT_CTRL :: GPO_INPUT_MODE [09:09] */
#define BCHP_TM_PAD_INPUT_CTRL_GPO_INPUT_MODE_MASK                 0x00000200
#define BCHP_TM_PAD_INPUT_CTRL_GPO_INPUT_MODE_SHIFT                9
#define BCHP_TM_PAD_INPUT_CTRL_GPO_INPUT_MODE_DEFAULT              0x00000000

/* TM :: PAD_INPUT_CTRL :: GPIO_INPUT_MODE [08:08] */
#define BCHP_TM_PAD_INPUT_CTRL_GPIO_INPUT_MODE_MASK                0x00000100
#define BCHP_TM_PAD_INPUT_CTRL_GPIO_INPUT_MODE_SHIFT               8
#define BCHP_TM_PAD_INPUT_CTRL_GPIO_INPUT_MODE_DEFAULT             0x00000000

/* TM :: PAD_INPUT_CTRL :: RSVD_0 [07:07] */
#define BCHP_TM_PAD_INPUT_CTRL_RSVD_0_MASK                         0x00000080
#define BCHP_TM_PAD_INPUT_CTRL_RSVD_0_SHIFT                        7
#define BCHP_TM_PAD_INPUT_CTRL_RSVD_0_DEFAULT                      0x00000000

/* TM :: PAD_INPUT_CTRL :: BAC_BSC_DIS_INPUT [06:06] */
#define BCHP_TM_PAD_INPUT_CTRL_BAC_BSC_DIS_INPUT_MASK              0x00000040
#define BCHP_TM_PAD_INPUT_CTRL_BAC_BSC_DIS_INPUT_SHIFT             6
#define BCHP_TM_PAD_INPUT_CTRL_BAC_BSC_DIS_INPUT_DEFAULT           0x00000000

/* TM :: PAD_INPUT_CTRL :: UART_DIS_INPUT [05:05] */
#define BCHP_TM_PAD_INPUT_CTRL_UART_DIS_INPUT_MASK                 0x00000020
#define BCHP_TM_PAD_INPUT_CTRL_UART_DIS_INPUT_SHIFT                5
#define BCHP_TM_PAD_INPUT_CTRL_UART_DIS_INPUT_DEFAULT              0x00000000

/* TM :: PAD_INPUT_CTRL :: BAC_DIS_INPUT [04:04] */
#define BCHP_TM_PAD_INPUT_CTRL_BAC_DIS_INPUT_MASK                  0x00000010
#define BCHP_TM_PAD_INPUT_CTRL_BAC_DIS_INPUT_SHIFT                 4
#define BCHP_TM_PAD_INPUT_CTRL_BAC_DIS_INPUT_DEFAULT               0x00000000

/* TM :: PAD_INPUT_CTRL :: DSEC_TX_DIS_INPUT [03:03] */
#define BCHP_TM_PAD_INPUT_CTRL_DSEC_TX_DIS_INPUT_MASK              0x00000008
#define BCHP_TM_PAD_INPUT_CTRL_DSEC_TX_DIS_INPUT_SHIFT             3
#define BCHP_TM_PAD_INPUT_CTRL_DSEC_TX_DIS_INPUT_DEFAULT           0x00000000

/* TM :: PAD_INPUT_CTRL :: SF_DIS_INPUT [02:02] */
#define BCHP_TM_PAD_INPUT_CTRL_SF_DIS_INPUT_MASK                   0x00000004
#define BCHP_TM_PAD_INPUT_CTRL_SF_DIS_INPUT_SHIFT                  2
#define BCHP_TM_PAD_INPUT_CTRL_SF_DIS_INPUT_DEFAULT                0x00000000

/* TM :: PAD_INPUT_CTRL :: GPO_DIS_INPUT [01:01] */
#define BCHP_TM_PAD_INPUT_CTRL_GPO_DIS_INPUT_MASK                  0x00000002
#define BCHP_TM_PAD_INPUT_CTRL_GPO_DIS_INPUT_SHIFT                 1
#define BCHP_TM_PAD_INPUT_CTRL_GPO_DIS_INPUT_DEFAULT               0x00000000

/* TM :: PAD_INPUT_CTRL :: GPIO_DIS_INPUT [00:00] */
#define BCHP_TM_PAD_INPUT_CTRL_GPIO_DIS_INPUT_MASK                 0x00000001
#define BCHP_TM_PAD_INPUT_CTRL_GPIO_DIS_INPUT_SHIFT                0
#define BCHP_TM_PAD_INPUT_CTRL_GPIO_DIS_INPUT_DEFAULT              0x00000000

/***************************************************************************
 *PAD_PULL_CTRL1 - Pad Pullup/Pulldown Control Register
 ***************************************************************************/
/* TM :: PAD_PULL_CTRL1 :: RSVD_1 [31:28] */
#define BCHP_TM_PAD_PULL_CTRL1_RSVD_1_MASK                         0xf0000000
#define BCHP_TM_PAD_PULL_CTRL1_RSVD_1_SHIFT                        28
#define BCHP_TM_PAD_PULL_CTRL1_RSVD_1_DEFAULT                      0x00000000

/* TM :: PAD_PULL_CTRL1 :: UART_TX_PUP [27:27] */
#define BCHP_TM_PAD_PULL_CTRL1_UART_TX_PUP_MASK                    0x08000000
#define BCHP_TM_PAD_PULL_CTRL1_UART_TX_PUP_SHIFT                   27
#define BCHP_TM_PAD_PULL_CTRL1_UART_TX_PUP_DEFAULT                 0x00000000

/* TM :: PAD_PULL_CTRL1 :: UART_TX_PDN [26:26] */
#define BCHP_TM_PAD_PULL_CTRL1_UART_TX_PDN_MASK                    0x04000000
#define BCHP_TM_PAD_PULL_CTRL1_UART_TX_PDN_SHIFT                   26
#define BCHP_TM_PAD_PULL_CTRL1_UART_TX_PDN_DEFAULT                 0x00000001

/* TM :: PAD_PULL_CTRL1 :: UART_RX_PUP [25:25] */
#define BCHP_TM_PAD_PULL_CTRL1_UART_RX_PUP_MASK                    0x02000000
#define BCHP_TM_PAD_PULL_CTRL1_UART_RX_PUP_SHIFT                   25
#define BCHP_TM_PAD_PULL_CTRL1_UART_RX_PUP_DEFAULT                 0x00000000

/* TM :: PAD_PULL_CTRL1 :: UART_RX_PDN [24:24] */
#define BCHP_TM_PAD_PULL_CTRL1_UART_RX_PDN_MASK                    0x01000000
#define BCHP_TM_PAD_PULL_CTRL1_UART_RX_PDN_SHIFT                   24
#define BCHP_TM_PAD_PULL_CTRL1_UART_RX_PDN_DEFAULT                 0x00000000

/* TM :: PAD_PULL_CTRL1 :: GPO_4_PUP [23:23] */
#define BCHP_TM_PAD_PULL_CTRL1_GPO_4_PUP_MASK                      0x00800000
#define BCHP_TM_PAD_PULL_CTRL1_GPO_4_PUP_SHIFT                     23
#define BCHP_TM_PAD_PULL_CTRL1_GPO_4_PUP_DEFAULT                   0x00000000

/* TM :: PAD_PULL_CTRL1 :: GPO_4_PDN [22:22] */
#define BCHP_TM_PAD_PULL_CTRL1_GPO_4_PDN_MASK                      0x00400000
#define BCHP_TM_PAD_PULL_CTRL1_GPO_4_PDN_SHIFT                     22
#define BCHP_TM_PAD_PULL_CTRL1_GPO_4_PDN_DEFAULT                   0x00000000

/* TM :: PAD_PULL_CTRL1 :: GPO_3_PUP [21:21] */
#define BCHP_TM_PAD_PULL_CTRL1_GPO_3_PUP_MASK                      0x00200000
#define BCHP_TM_PAD_PULL_CTRL1_GPO_3_PUP_SHIFT                     21
#define BCHP_TM_PAD_PULL_CTRL1_GPO_3_PUP_DEFAULT                   0x00000001

/* TM :: PAD_PULL_CTRL1 :: GPO_3_PDN [20:20] */
#define BCHP_TM_PAD_PULL_CTRL1_GPO_3_PDN_MASK                      0x00100000
#define BCHP_TM_PAD_PULL_CTRL1_GPO_3_PDN_SHIFT                     20
#define BCHP_TM_PAD_PULL_CTRL1_GPO_3_PDN_DEFAULT                   0x00000000

/* TM :: PAD_PULL_CTRL1 :: GPO_2_PUP [19:19] */
#define BCHP_TM_PAD_PULL_CTRL1_GPO_2_PUP_MASK                      0x00080000
#define BCHP_TM_PAD_PULL_CTRL1_GPO_2_PUP_SHIFT                     19
#define BCHP_TM_PAD_PULL_CTRL1_GPO_2_PUP_DEFAULT                   0x00000000

/* TM :: PAD_PULL_CTRL1 :: GPO_2_PDN [18:18] */
#define BCHP_TM_PAD_PULL_CTRL1_GPO_2_PDN_MASK                      0x00040000
#define BCHP_TM_PAD_PULL_CTRL1_GPO_2_PDN_SHIFT                     18
#define BCHP_TM_PAD_PULL_CTRL1_GPO_2_PDN_DEFAULT                   0x00000000

/* TM :: PAD_PULL_CTRL1 :: GPO_1_PUP [17:17] */
#define BCHP_TM_PAD_PULL_CTRL1_GPO_1_PUP_MASK                      0x00020000
#define BCHP_TM_PAD_PULL_CTRL1_GPO_1_PUP_SHIFT                     17
#define BCHP_TM_PAD_PULL_CTRL1_GPO_1_PUP_DEFAULT                   0x00000001

/* TM :: PAD_PULL_CTRL1 :: GPO_1_PDN [16:16] */
#define BCHP_TM_PAD_PULL_CTRL1_GPO_1_PDN_MASK                      0x00010000
#define BCHP_TM_PAD_PULL_CTRL1_GPO_1_PDN_SHIFT                     16
#define BCHP_TM_PAD_PULL_CTRL1_GPO_1_PDN_DEFAULT                   0x00000000

/* TM :: PAD_PULL_CTRL1 :: GPO_0_PUP [15:15] */
#define BCHP_TM_PAD_PULL_CTRL1_GPO_0_PUP_MASK                      0x00008000
#define BCHP_TM_PAD_PULL_CTRL1_GPO_0_PUP_SHIFT                     15
#define BCHP_TM_PAD_PULL_CTRL1_GPO_0_PUP_DEFAULT                   0x00000001

/* TM :: PAD_PULL_CTRL1 :: GPO_0_PDN [14:14] */
#define BCHP_TM_PAD_PULL_CTRL1_GPO_0_PDN_MASK                      0x00004000
#define BCHP_TM_PAD_PULL_CTRL1_GPO_0_PDN_SHIFT                     14
#define BCHP_TM_PAD_PULL_CTRL1_GPO_0_PDN_DEFAULT                   0x00000000

/* TM :: PAD_PULL_CTRL1 :: GPIO_6_PUP [13:13] */
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_6_PUP_MASK                     0x00002000
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_6_PUP_SHIFT                    13
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_6_PUP_DEFAULT                  0x00000000

/* TM :: PAD_PULL_CTRL1 :: GPIO_6_PDN [12:12] */
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_6_PDN_MASK                     0x00001000
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_6_PDN_SHIFT                    12
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_6_PDN_DEFAULT                  0x00000000

/* TM :: PAD_PULL_CTRL1 :: GPIO_5_PUP [11:11] */
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_5_PUP_MASK                     0x00000800
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_5_PUP_SHIFT                    11
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_5_PUP_DEFAULT                  0x00000000

/* TM :: PAD_PULL_CTRL1 :: GPIO_5_PDN [10:10] */
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_5_PDN_MASK                     0x00000400
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_5_PDN_SHIFT                    10
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_5_PDN_DEFAULT                  0x00000000

/* TM :: PAD_PULL_CTRL1 :: GPIO_4_PUP [09:09] */
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_4_PUP_MASK                     0x00000200
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_4_PUP_SHIFT                    9
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_4_PUP_DEFAULT                  0x00000000

/* TM :: PAD_PULL_CTRL1 :: GPIO_4_PDN [08:08] */
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_4_PDN_MASK                     0x00000100
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_4_PDN_SHIFT                    8
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_4_PDN_DEFAULT                  0x00000000

/* TM :: PAD_PULL_CTRL1 :: GPIO_3_PUP [07:07] */
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_3_PUP_MASK                     0x00000080
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_3_PUP_SHIFT                    7
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_3_PUP_DEFAULT                  0x00000000

/* TM :: PAD_PULL_CTRL1 :: GPIO_3_PDN [06:06] */
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_3_PDN_MASK                     0x00000040
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_3_PDN_SHIFT                    6
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_3_PDN_DEFAULT                  0x00000000

/* TM :: PAD_PULL_CTRL1 :: GPIO_2_PUP [05:05] */
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_2_PUP_MASK                     0x00000020
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_2_PUP_SHIFT                    5
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_2_PUP_DEFAULT                  0x00000000

/* TM :: PAD_PULL_CTRL1 :: GPIO_2_PDN [04:04] */
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_2_PDN_MASK                     0x00000010
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_2_PDN_SHIFT                    4
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_2_PDN_DEFAULT                  0x00000000

/* TM :: PAD_PULL_CTRL1 :: GPIO_1_PUP [03:03] */
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_1_PUP_MASK                     0x00000008
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_1_PUP_SHIFT                    3
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_1_PUP_DEFAULT                  0x00000000

/* TM :: PAD_PULL_CTRL1 :: GPIO_1_PDN [02:02] */
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_1_PDN_MASK                     0x00000004
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_1_PDN_SHIFT                    2
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_1_PDN_DEFAULT                  0x00000000

/* TM :: PAD_PULL_CTRL1 :: GPIO_0_PUP [01:01] */
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_0_PUP_MASK                     0x00000002
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_0_PUP_SHIFT                    1
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_0_PUP_DEFAULT                  0x00000000

/* TM :: PAD_PULL_CTRL1 :: GPIO_0_PDN [00:00] */
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_0_PDN_MASK                     0x00000001
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_0_PDN_SHIFT                    0
#define BCHP_TM_PAD_PULL_CTRL1_GPIO_0_PDN_DEFAULT                  0x00000000

/***************************************************************************
 *PAD_PULL_CTRL2 - Pad Pullup/Pulldown Control Register
 ***************************************************************************/
/* TM :: PAD_PULL_CTRL2 :: BAC_RSTB_PUP [31:31] */
#define BCHP_TM_PAD_PULL_CTRL2_BAC_RSTB_PUP_MASK                   0x80000000
#define BCHP_TM_PAD_PULL_CTRL2_BAC_RSTB_PUP_SHIFT                  31
#define BCHP_TM_PAD_PULL_CTRL2_BAC_RSTB_PUP_DEFAULT                0x00000000

/* TM :: PAD_PULL_CTRL2 :: BAC_RSTB_PDN [30:30] */
#define BCHP_TM_PAD_PULL_CTRL2_BAC_RSTB_PDN_MASK                   0x40000000
#define BCHP_TM_PAD_PULL_CTRL2_BAC_RSTB_PDN_SHIFT                  30
#define BCHP_TM_PAD_PULL_CTRL2_BAC_RSTB_PDN_DEFAULT                0x00000000

/* TM :: PAD_PULL_CTRL2 :: BAC_SS_PUP [29:29] */
#define BCHP_TM_PAD_PULL_CTRL2_BAC_SS_PUP_MASK                     0x20000000
#define BCHP_TM_PAD_PULL_CTRL2_BAC_SS_PUP_SHIFT                    29
#define BCHP_TM_PAD_PULL_CTRL2_BAC_SS_PUP_DEFAULT                  0x00000001

/* TM :: PAD_PULL_CTRL2 :: BAC_SS_PDN [28:28] */
#define BCHP_TM_PAD_PULL_CTRL2_BAC_SS_PDN_MASK                     0x10000000
#define BCHP_TM_PAD_PULL_CTRL2_BAC_SS_PDN_SHIFT                    28
#define BCHP_TM_PAD_PULL_CTRL2_BAC_SS_PDN_DEFAULT                  0x00000000

/* TM :: PAD_PULL_CTRL2 :: BAC_MOSI_PUP [27:27] */
#define BCHP_TM_PAD_PULL_CTRL2_BAC_MOSI_PUP_MASK                   0x08000000
#define BCHP_TM_PAD_PULL_CTRL2_BAC_MOSI_PUP_SHIFT                  27
#define BCHP_TM_PAD_PULL_CTRL2_BAC_MOSI_PUP_DEFAULT                0x00000001

/* TM :: PAD_PULL_CTRL2 :: BAC_MOSI_PDN [26:26] */
#define BCHP_TM_PAD_PULL_CTRL2_BAC_MOSI_PDN_MASK                   0x04000000
#define BCHP_TM_PAD_PULL_CTRL2_BAC_MOSI_PDN_SHIFT                  26
#define BCHP_TM_PAD_PULL_CTRL2_BAC_MOSI_PDN_DEFAULT                0x00000000

/* TM :: PAD_PULL_CTRL2 :: BAC_SCK_PUP [25:25] */
#define BCHP_TM_PAD_PULL_CTRL2_BAC_SCK_PUP_MASK                    0x02000000
#define BCHP_TM_PAD_PULL_CTRL2_BAC_SCK_PUP_SHIFT                   25
#define BCHP_TM_PAD_PULL_CTRL2_BAC_SCK_PUP_DEFAULT                 0x00000000

/* TM :: PAD_PULL_CTRL2 :: BAC_SCK_PDN [24:24] */
#define BCHP_TM_PAD_PULL_CTRL2_BAC_SCK_PDN_MASK                    0x01000000
#define BCHP_TM_PAD_PULL_CTRL2_BAC_SCK_PDN_SHIFT                   24
#define BCHP_TM_PAD_PULL_CTRL2_BAC_SCK_PDN_DEFAULT                 0x00000001

/* TM :: PAD_PULL_CTRL2 :: DSEC_TX_6_PUP [23:23] */
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_6_PUP_MASK                  0x00800000
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_6_PUP_SHIFT                 23
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_6_PUP_DEFAULT               0x00000000

/* TM :: PAD_PULL_CTRL2 :: DSEC_TX_6_PDN [22:22] */
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_6_PDN_MASK                  0x00400000
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_6_PDN_SHIFT                 22
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_6_PDN_DEFAULT               0x00000000

/* TM :: PAD_PULL_CTRL2 :: DSEC_TX_5_PUP [21:21] */
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_5_PUP_MASK                  0x00200000
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_5_PUP_SHIFT                 21
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_5_PUP_DEFAULT               0x00000000

/* TM :: PAD_PULL_CTRL2 :: DSEC_TX_5_PDN [20:20] */
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_5_PDN_MASK                  0x00100000
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_5_PDN_SHIFT                 20
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_5_PDN_DEFAULT               0x00000000

/* TM :: PAD_PULL_CTRL2 :: DSEC_TX_4_PUP [19:19] */
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_4_PUP_MASK                  0x00080000
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_4_PUP_SHIFT                 19
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_4_PUP_DEFAULT               0x00000000

/* TM :: PAD_PULL_CTRL2 :: DSEC_TX_4_PDN [18:18] */
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_4_PDN_MASK                  0x00040000
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_4_PDN_SHIFT                 18
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_4_PDN_DEFAULT               0x00000000

/* TM :: PAD_PULL_CTRL2 :: DSEC_TX_3_PUP [17:17] */
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_3_PUP_MASK                  0x00020000
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_3_PUP_SHIFT                 17
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_3_PUP_DEFAULT               0x00000000

/* TM :: PAD_PULL_CTRL2 :: DSEC_TX_3_PDN [16:16] */
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_3_PDN_MASK                  0x00010000
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_3_PDN_SHIFT                 16
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_3_PDN_DEFAULT               0x00000000

/* TM :: PAD_PULL_CTRL2 :: DSEC_TX_2_PUP [15:15] */
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_2_PUP_MASK                  0x00008000
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_2_PUP_SHIFT                 15
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_2_PUP_DEFAULT               0x00000000

/* TM :: PAD_PULL_CTRL2 :: DSEC_TX_2_PDN [14:14] */
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_2_PDN_MASK                  0x00004000
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_2_PDN_SHIFT                 14
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_2_PDN_DEFAULT               0x00000000

/* TM :: PAD_PULL_CTRL2 :: DSEC_TX_1_PUP [13:13] */
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_1_PUP_MASK                  0x00002000
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_1_PUP_SHIFT                 13
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_1_PUP_DEFAULT               0x00000000

/* TM :: PAD_PULL_CTRL2 :: DSEC_TX_1_PDN [12:12] */
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_1_PDN_MASK                  0x00001000
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_1_PDN_SHIFT                 12
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_1_PDN_DEFAULT               0x00000000

/* TM :: PAD_PULL_CTRL2 :: DSEC_TX_0_PUP [11:11] */
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_0_PUP_MASK                  0x00000800
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_0_PUP_SHIFT                 11
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_0_PUP_DEFAULT               0x00000000

/* TM :: PAD_PULL_CTRL2 :: DSEC_TX_0_PDN [10:10] */
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_0_PDN_MASK                  0x00000400
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_0_PDN_SHIFT                 10
#define BCHP_TM_PAD_PULL_CTRL2_DSEC_TX_0_PDN_DEFAULT               0x00000000

/* TM :: PAD_PULL_CTRL2 :: SF_WPB_PUP [09:09] */
#define BCHP_TM_PAD_PULL_CTRL2_SF_WPB_PUP_MASK                     0x00000200
#define BCHP_TM_PAD_PULL_CTRL2_SF_WPB_PUP_SHIFT                    9
#define BCHP_TM_PAD_PULL_CTRL2_SF_WPB_PUP_DEFAULT                  0x00000001

/* TM :: PAD_PULL_CTRL2 :: SF_WPB_PDN [08:08] */
#define BCHP_TM_PAD_PULL_CTRL2_SF_WPB_PDN_MASK                     0x00000100
#define BCHP_TM_PAD_PULL_CTRL2_SF_WPB_PDN_SHIFT                    8
#define BCHP_TM_PAD_PULL_CTRL2_SF_WPB_PDN_DEFAULT                  0x00000000

/* TM :: PAD_PULL_CTRL2 :: SF_MISO_PUP [07:07] */
#define BCHP_TM_PAD_PULL_CTRL2_SF_MISO_PUP_MASK                    0x00000080
#define BCHP_TM_PAD_PULL_CTRL2_SF_MISO_PUP_SHIFT                   7
#define BCHP_TM_PAD_PULL_CTRL2_SF_MISO_PUP_DEFAULT                 0x00000000

/* TM :: PAD_PULL_CTRL2 :: SF_MISO_PDN [06:06] */
#define BCHP_TM_PAD_PULL_CTRL2_SF_MISO_PDN_MASK                    0x00000040
#define BCHP_TM_PAD_PULL_CTRL2_SF_MISO_PDN_SHIFT                   6
#define BCHP_TM_PAD_PULL_CTRL2_SF_MISO_PDN_DEFAULT                 0x00000000

/* TM :: PAD_PULL_CTRL2 :: SF_MOSI_PUP [05:05] */
#define BCHP_TM_PAD_PULL_CTRL2_SF_MOSI_PUP_MASK                    0x00000020
#define BCHP_TM_PAD_PULL_CTRL2_SF_MOSI_PUP_SHIFT                   5
#define BCHP_TM_PAD_PULL_CTRL2_SF_MOSI_PUP_DEFAULT                 0x00000000

/* TM :: PAD_PULL_CTRL2 :: SF_MOSI_PDN [04:04] */
#define BCHP_TM_PAD_PULL_CTRL2_SF_MOSI_PDN_MASK                    0x00000010
#define BCHP_TM_PAD_PULL_CTRL2_SF_MOSI_PDN_SHIFT                   4
#define BCHP_TM_PAD_PULL_CTRL2_SF_MOSI_PDN_DEFAULT                 0x00000001

/* TM :: PAD_PULL_CTRL2 :: SF_CSB_PUP [03:03] */
#define BCHP_TM_PAD_PULL_CTRL2_SF_CSB_PUP_MASK                     0x00000008
#define BCHP_TM_PAD_PULL_CTRL2_SF_CSB_PUP_SHIFT                    3
#define BCHP_TM_PAD_PULL_CTRL2_SF_CSB_PUP_DEFAULT                  0x00000001

/* TM :: PAD_PULL_CTRL2 :: SF_CSB_PDN [02:02] */
#define BCHP_TM_PAD_PULL_CTRL2_SF_CSB_PDN_MASK                     0x00000004
#define BCHP_TM_PAD_PULL_CTRL2_SF_CSB_PDN_SHIFT                    2
#define BCHP_TM_PAD_PULL_CTRL2_SF_CSB_PDN_DEFAULT                  0x00000000

/* TM :: PAD_PULL_CTRL2 :: SF_SCK_PUP [01:01] */
#define BCHP_TM_PAD_PULL_CTRL2_SF_SCK_PUP_MASK                     0x00000002
#define BCHP_TM_PAD_PULL_CTRL2_SF_SCK_PUP_SHIFT                    1
#define BCHP_TM_PAD_PULL_CTRL2_SF_SCK_PUP_DEFAULT                  0x00000000

/* TM :: PAD_PULL_CTRL2 :: SF_SCK_PDN [00:00] */
#define BCHP_TM_PAD_PULL_CTRL2_SF_SCK_PDN_MASK                     0x00000001
#define BCHP_TM_PAD_PULL_CTRL2_SF_SCK_PDN_SHIFT                    0
#define BCHP_TM_PAD_PULL_CTRL2_SF_SCK_PDN_DEFAULT                  0x00000000

/***************************************************************************
 *MISC3 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC3 :: MISC [31:00] */
#define BCHP_TM_MISC3_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC3_MISC_SHIFT                                   0
#define BCHP_TM_MISC3_MISC_DEFAULT                                 0x00000000

/***************************************************************************
 *MISC2 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC2 :: MISC [31:00] */
#define BCHP_TM_MISC2_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC2_MISC_SHIFT                                   0
#define BCHP_TM_MISC2_MISC_DEFAULT                                 0x00000000

/***************************************************************************
 *MISC1 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC1 :: MISC [31:00] */
#define BCHP_TM_MISC1_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC1_MISC_SHIFT                                   0
#define BCHP_TM_MISC1_MISC_DEFAULT                                 0x00000000

/***************************************************************************
 *MISC0 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC0 :: MISC [31:00] */
#define BCHP_TM_MISC0_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC0_MISC_SHIFT                                   0
#define BCHP_TM_MISC0_MISC_DEFAULT                                 0x00000000

/***************************************************************************
 *SFT7 - Software Control Register
 ***************************************************************************/
/* TM :: SFT7 :: SFT [31:00] */
#define BCHP_TM_SFT7_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT7_SFT_SHIFT                                     0
#define BCHP_TM_SFT7_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT6 - Software Control Register
 ***************************************************************************/
/* TM :: SFT6 :: SFT [31:00] */
#define BCHP_TM_SFT6_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT6_SFT_SHIFT                                     0
#define BCHP_TM_SFT6_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT5 - Software Control Register
 ***************************************************************************/
/* TM :: SFT5 :: SFT [31:00] */
#define BCHP_TM_SFT5_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT5_SFT_SHIFT                                     0
#define BCHP_TM_SFT5_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT4 - Software Control Register
 ***************************************************************************/
/* TM :: SFT4 :: SFT [31:00] */
#define BCHP_TM_SFT4_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT4_SFT_SHIFT                                     0
#define BCHP_TM_SFT4_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT3 - Software Control Register
 ***************************************************************************/
/* TM :: SFT3 :: SFT [31:00] */
#define BCHP_TM_SFT3_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT3_SFT_SHIFT                                     0
#define BCHP_TM_SFT3_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT2 - Software Control Register
 ***************************************************************************/
/* TM :: SFT2 :: SFT [31:00] */
#define BCHP_TM_SFT2_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT2_SFT_SHIFT                                     0
#define BCHP_TM_SFT2_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT1 - Software Control Register
 ***************************************************************************/
/* TM :: SFT1 :: SFT [31:00] */
#define BCHP_TM_SFT1_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT1_SFT_SHIFT                                     0
#define BCHP_TM_SFT1_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT0 - Software Control Register
 ***************************************************************************/
/* TM :: SFT0 :: SFT [31:00] */
#define BCHP_TM_SFT0_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT0_SFT_SHIFT                                     0
#define BCHP_TM_SFT0_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *DIAG_CTRL - Diagnostic Control Register
 ***************************************************************************/
/* TM :: DIAG_CTRL :: RSVD [31:17] */
#define BCHP_TM_DIAG_CTRL_RSVD_MASK                                0xfffe0000
#define BCHP_TM_DIAG_CTRL_RSVD_SHIFT                               17
#define BCHP_TM_DIAG_CTRL_RSVD_DEFAULT                             0x00000000

/* TM :: DIAG_CTRL :: DIAG_EN [16:16] */
#define BCHP_TM_DIAG_CTRL_DIAG_EN_MASK                             0x00010000
#define BCHP_TM_DIAG_CTRL_DIAG_EN_SHIFT                            16
#define BCHP_TM_DIAG_CTRL_DIAG_EN_DEFAULT                          0x00000000

/* TM :: DIAG_CTRL :: RSVD_0 [15:12] */
#define BCHP_TM_DIAG_CTRL_RSVD_0_MASK                              0x0000f000
#define BCHP_TM_DIAG_CTRL_RSVD_0_SHIFT                             12
#define BCHP_TM_DIAG_CTRL_RSVD_0_DEFAULT                           0x00000000

/* TM :: DIAG_CTRL :: MISC_SEL [11:08] */
#define BCHP_TM_DIAG_CTRL_MISC_SEL_MASK                            0x00000f00
#define BCHP_TM_DIAG_CTRL_MISC_SEL_SHIFT                           8
#define BCHP_TM_DIAG_CTRL_MISC_SEL_DEFAULT                         0x00000008

/* TM :: DIAG_CTRL :: SRC_SEL [07:00] */
#define BCHP_TM_DIAG_CTRL_SRC_SEL_MASK                             0x000000ff
#define BCHP_TM_DIAG_CTRL_SRC_SEL_SHIFT                            0
#define BCHP_TM_DIAG_CTRL_SRC_SEL_DEFAULT                          0x0000000f

/***************************************************************************
 *INT_DIAG_MUX_CTRL8 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL8 :: SEL_35 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_35_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_35_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_35_DEFAULT                  0x00000023

/* TM :: INT_DIAG_MUX_CTRL8 :: SEL_34 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_34_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_34_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_34_DEFAULT                  0x00000022

/* TM :: INT_DIAG_MUX_CTRL8 :: SEL_33 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_33_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_33_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_33_DEFAULT                  0x00000021

/* TM :: INT_DIAG_MUX_CTRL8 :: SEL_32 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_32_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_32_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_32_DEFAULT                  0x00000020

/***************************************************************************
 *INT_DIAG_MUX_CTRL7 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL7 :: SEL_31 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_31_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_31_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_31_DEFAULT                  0x0000001f

/* TM :: INT_DIAG_MUX_CTRL7 :: SEL_30 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_30_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_30_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_30_DEFAULT                  0x0000001e

/* TM :: INT_DIAG_MUX_CTRL7 :: SEL_29 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_29_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_29_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_29_DEFAULT                  0x0000001d

/* TM :: INT_DIAG_MUX_CTRL7 :: SEL_28 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_28_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_28_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_28_DEFAULT                  0x0000001c

/***************************************************************************
 *INT_DIAG_MUX_CTRL6 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL6 :: SEL_27 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_27_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_27_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_27_DEFAULT                  0x0000001b

/* TM :: INT_DIAG_MUX_CTRL6 :: SEL_26 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_26_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_26_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_26_DEFAULT                  0x0000001a

/* TM :: INT_DIAG_MUX_CTRL6 :: SEL_25 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_25_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_25_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_25_DEFAULT                  0x00000019

/* TM :: INT_DIAG_MUX_CTRL6 :: SEL_24 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_24_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_24_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_24_DEFAULT                  0x00000018

/***************************************************************************
 *INT_DIAG_MUX_CTRL5 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL5 :: SEL_23 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_23_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_23_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_23_DEFAULT                  0x00000017

/* TM :: INT_DIAG_MUX_CTRL5 :: SEL_22 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_22_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_22_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_22_DEFAULT                  0x00000016

/* TM :: INT_DIAG_MUX_CTRL5 :: SEL_21 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_21_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_21_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_21_DEFAULT                  0x00000015

/* TM :: INT_DIAG_MUX_CTRL5 :: SEL_20 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_20_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_20_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_20_DEFAULT                  0x00000014

/***************************************************************************
 *INT_DIAG_MUX_CTRL4 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL4 :: SEL_19 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_19_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_19_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_19_DEFAULT                  0x00000013

/* TM :: INT_DIAG_MUX_CTRL4 :: SEL_18 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_18_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_18_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_18_DEFAULT                  0x00000012

/* TM :: INT_DIAG_MUX_CTRL4 :: SEL_17 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_17_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_17_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_17_DEFAULT                  0x00000011

/* TM :: INT_DIAG_MUX_CTRL4 :: SEL_16 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_16_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_16_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_16_DEFAULT                  0x00000010

/***************************************************************************
 *INT_DIAG_MUX_CTRL3 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL3 :: SEL_15 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_15_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_15_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_15_DEFAULT                  0x0000000f

/* TM :: INT_DIAG_MUX_CTRL3 :: SEL_14 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_14_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_14_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_14_DEFAULT                  0x0000000e

/* TM :: INT_DIAG_MUX_CTRL3 :: SEL_13 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_13_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_13_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_13_DEFAULT                  0x0000000d

/* TM :: INT_DIAG_MUX_CTRL3 :: SEL_12 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_12_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_12_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_12_DEFAULT                  0x0000000c

/***************************************************************************
 *INT_DIAG_MUX_CTRL2 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL2 :: SEL_11 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_11_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_11_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_11_DEFAULT                  0x0000000b

/* TM :: INT_DIAG_MUX_CTRL2 :: SEL_10 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_10_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_10_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_10_DEFAULT                  0x0000000a

/* TM :: INT_DIAG_MUX_CTRL2 :: SEL_09 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_09_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_09_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_09_DEFAULT                  0x00000009

/* TM :: INT_DIAG_MUX_CTRL2 :: SEL_08 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_08_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_08_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_08_DEFAULT                  0x00000008

/***************************************************************************
 *INT_DIAG_MUX_CTRL1 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL1 :: SEL_07 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_07_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_07_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_07_DEFAULT                  0x00000007

/* TM :: INT_DIAG_MUX_CTRL1 :: SEL_06 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_06_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_06_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_06_DEFAULT                  0x00000006

/* TM :: INT_DIAG_MUX_CTRL1 :: SEL_05 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_05_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_05_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_05_DEFAULT                  0x00000005

/* TM :: INT_DIAG_MUX_CTRL1 :: SEL_04 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_04_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_04_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_04_DEFAULT                  0x00000004

/***************************************************************************
 *INT_DIAG_MUX_CTRL0 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL0 :: SEL_03 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_03_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_03_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_03_DEFAULT                  0x00000003

/* TM :: INT_DIAG_MUX_CTRL0 :: SEL_02 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_02_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_02_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_02_DEFAULT                  0x00000002

/* TM :: INT_DIAG_MUX_CTRL0 :: SEL_01 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_01_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_01_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_01_DEFAULT                  0x00000001

/* TM :: INT_DIAG_MUX_CTRL0 :: SEL_00 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_00_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_00_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_00_DEFAULT                  0x00000000

/***************************************************************************
 *INT_DIAG_INV_CTRL1 - Internal Diagnostic Inversion Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_INV_CTRL1 :: RSVD [31:04] */
#define BCHP_TM_INT_DIAG_INV_CTRL1_RSVD_MASK                       0xfffffff0
#define BCHP_TM_INT_DIAG_INV_CTRL1_RSVD_SHIFT                      4
#define BCHP_TM_INT_DIAG_INV_CTRL1_RSVD_DEFAULT                    0x00000000

/* TM :: INT_DIAG_INV_CTRL1 :: INV [03:00] */
#define BCHP_TM_INT_DIAG_INV_CTRL1_INV_MASK                        0x0000000f
#define BCHP_TM_INT_DIAG_INV_CTRL1_INV_SHIFT                       0
#define BCHP_TM_INT_DIAG_INV_CTRL1_INV_DEFAULT                     0x00000000

/***************************************************************************
 *INT_DIAG_INV_CTRL0 - Internal Diagnostic Inversion Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_INV_CTRL0 :: INV [31:00] */
#define BCHP_TM_INT_DIAG_INV_CTRL0_INV_MASK                        0xffffffff
#define BCHP_TM_INT_DIAG_INV_CTRL0_INV_SHIFT                       0
#define BCHP_TM_INT_DIAG_INV_CTRL0_INV_DEFAULT                     0x00000000

/***************************************************************************
 *EXT_DIAG_MUX_CTRL8 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL8 :: SEL_35 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_35_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_35_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_35_DEFAULT                  0x00000023

/* TM :: EXT_DIAG_MUX_CTRL8 :: SEL_34 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_34_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_34_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_34_DEFAULT                  0x00000022

/* TM :: EXT_DIAG_MUX_CTRL8 :: SEL_33 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_33_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_33_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_33_DEFAULT                  0x00000021

/* TM :: EXT_DIAG_MUX_CTRL8 :: SEL_32 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_32_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_32_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_32_DEFAULT                  0x00000020

/***************************************************************************
 *EXT_DIAG_MUX_CTRL7 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL7 :: SEL_31 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_31_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_31_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_31_DEFAULT                  0x0000001f

/* TM :: EXT_DIAG_MUX_CTRL7 :: SEL_30 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_30_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_30_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_30_DEFAULT                  0x0000001e

/* TM :: EXT_DIAG_MUX_CTRL7 :: SEL_29 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_29_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_29_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_29_DEFAULT                  0x0000001d

/* TM :: EXT_DIAG_MUX_CTRL7 :: SEL_28 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_28_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_28_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_28_DEFAULT                  0x0000001c

/***************************************************************************
 *EXT_DIAG_MUX_CTRL6 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL6 :: SEL_27 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_27_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_27_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_27_DEFAULT                  0x0000001b

/* TM :: EXT_DIAG_MUX_CTRL6 :: SEL_26 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_26_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_26_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_26_DEFAULT                  0x0000001a

/* TM :: EXT_DIAG_MUX_CTRL6 :: SEL_25 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_25_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_25_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_25_DEFAULT                  0x00000019

/* TM :: EXT_DIAG_MUX_CTRL6 :: SEL_24 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_24_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_24_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_24_DEFAULT                  0x00000018

/***************************************************************************
 *EXT_DIAG_MUX_CTRL5 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL5 :: SEL_23 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_23_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_23_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_23_DEFAULT                  0x00000017

/* TM :: EXT_DIAG_MUX_CTRL5 :: SEL_22 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_22_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_22_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_22_DEFAULT                  0x00000016

/* TM :: EXT_DIAG_MUX_CTRL5 :: SEL_21 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_21_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_21_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_21_DEFAULT                  0x00000015

/* TM :: EXT_DIAG_MUX_CTRL5 :: SEL_20 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_20_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_20_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_20_DEFAULT                  0x00000014

/***************************************************************************
 *EXT_DIAG_MUX_CTRL4 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL4 :: SEL_19 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_19_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_19_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_19_DEFAULT                  0x00000013

/* TM :: EXT_DIAG_MUX_CTRL4 :: SEL_18 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_18_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_18_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_18_DEFAULT                  0x00000012

/* TM :: EXT_DIAG_MUX_CTRL4 :: SEL_17 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_17_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_17_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_17_DEFAULT                  0x00000011

/* TM :: EXT_DIAG_MUX_CTRL4 :: SEL_16 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_16_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_16_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_16_DEFAULT                  0x00000010

/***************************************************************************
 *EXT_DIAG_MUX_CTRL3 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL3 :: SEL_15 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_15_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_15_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_15_DEFAULT                  0x0000000f

/* TM :: EXT_DIAG_MUX_CTRL3 :: SEL_14 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_14_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_14_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_14_DEFAULT                  0x0000000e

/* TM :: EXT_DIAG_MUX_CTRL3 :: SEL_13 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_13_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_13_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_13_DEFAULT                  0x0000000d

/* TM :: EXT_DIAG_MUX_CTRL3 :: SEL_12 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_12_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_12_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_12_DEFAULT                  0x0000000c

/***************************************************************************
 *EXT_DIAG_MUX_CTRL2 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL2 :: SEL_11 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_11_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_11_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_11_DEFAULT                  0x0000000b

/* TM :: EXT_DIAG_MUX_CTRL2 :: SEL_10 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_10_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_10_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_10_DEFAULT                  0x0000000a

/* TM :: EXT_DIAG_MUX_CTRL2 :: SEL_09 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_09_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_09_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_09_DEFAULT                  0x00000009

/* TM :: EXT_DIAG_MUX_CTRL2 :: SEL_08 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_08_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_08_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_08_DEFAULT                  0x00000008

/***************************************************************************
 *EXT_DIAG_MUX_CTRL1 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL1 :: SEL_07 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_07_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_07_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_07_DEFAULT                  0x00000007

/* TM :: EXT_DIAG_MUX_CTRL1 :: SEL_06 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_06_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_06_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_06_DEFAULT                  0x00000006

/* TM :: EXT_DIAG_MUX_CTRL1 :: SEL_05 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_05_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_05_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_05_DEFAULT                  0x00000005

/* TM :: EXT_DIAG_MUX_CTRL1 :: SEL_04 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_04_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_04_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_04_DEFAULT                  0x00000004

/***************************************************************************
 *EXT_DIAG_MUX_CTRL0 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL0 :: SEL_03 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_03_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_03_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_03_DEFAULT                  0x00000003

/* TM :: EXT_DIAG_MUX_CTRL0 :: SEL_02 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_02_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_02_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_02_DEFAULT                  0x00000002

/* TM :: EXT_DIAG_MUX_CTRL0 :: SEL_01 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_01_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_01_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_01_DEFAULT                  0x00000001

/* TM :: EXT_DIAG_MUX_CTRL0 :: SEL_00 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_00_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_00_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_00_DEFAULT                  0x00000000

/***************************************************************************
 *EXT_DIAG_INV_CTRL1 - External Diagnostic Inversion Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_INV_CTRL1 :: RSVD [31:04] */
#define BCHP_TM_EXT_DIAG_INV_CTRL1_RSVD_MASK                       0xfffffff0
#define BCHP_TM_EXT_DIAG_INV_CTRL1_RSVD_SHIFT                      4
#define BCHP_TM_EXT_DIAG_INV_CTRL1_RSVD_DEFAULT                    0x00000000

/* TM :: EXT_DIAG_INV_CTRL1 :: INV [03:00] */
#define BCHP_TM_EXT_DIAG_INV_CTRL1_INV_MASK                        0x0000000f
#define BCHP_TM_EXT_DIAG_INV_CTRL1_INV_SHIFT                       0
#define BCHP_TM_EXT_DIAG_INV_CTRL1_INV_DEFAULT                     0x00000000

/***************************************************************************
 *EXT_DIAG_INV_CTRL0 - External Diagnostic Inversion Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_INV_CTRL0 :: INV [31:00] */
#define BCHP_TM_EXT_DIAG_INV_CTRL0_INV_MASK                        0xffffffff
#define BCHP_TM_EXT_DIAG_INV_CTRL0_INV_SHIFT                       0
#define BCHP_TM_EXT_DIAG_INV_CTRL0_INV_DEFAULT                     0x00000000

/***************************************************************************
 *EXT_DIAG_TP_OUT_READ - Ext. Diag. / TP Out Read Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_TP_OUT_READ :: EXT_DIAG_OUT_31_20 [31:20] */
#define BCHP_TM_EXT_DIAG_TP_OUT_READ_EXT_DIAG_OUT_31_20_MASK       0xfff00000
#define BCHP_TM_EXT_DIAG_TP_OUT_READ_EXT_DIAG_OUT_31_20_SHIFT      20
#define BCHP_TM_EXT_DIAG_TP_OUT_READ_EXT_DIAG_OUT_31_20_DEFAULT    0x00000000

/* TM :: EXT_DIAG_TP_OUT_READ :: TP_OUT [19:00] */
#define BCHP_TM_EXT_DIAG_TP_OUT_READ_TP_OUT_MASK                   0x000fffff
#define BCHP_TM_EXT_DIAG_TP_OUT_READ_TP_OUT_SHIFT                  0
#define BCHP_TM_EXT_DIAG_TP_OUT_READ_TP_OUT_DEFAULT                0x00000000

/***************************************************************************
 *RO_TEST_CTRL0 - RO Test Enable Control Register 0
 ***************************************************************************/
/* TM :: RO_TEST_CTRL0 :: RSVD [31:24] */
#define BCHP_TM_RO_TEST_CTRL0_RSVD_MASK                            0xff000000
#define BCHP_TM_RO_TEST_CTRL0_RSVD_SHIFT                           24
#define BCHP_TM_RO_TEST_CTRL0_RSVD_DEFAULT                         0x00000000

/* TM :: RO_TEST_CTRL0 :: SELECT [23:12] */
#define BCHP_TM_RO_TEST_CTRL0_SELECT_MASK                          0x00fff000
#define BCHP_TM_RO_TEST_CTRL0_SELECT_SHIFT                         12
#define BCHP_TM_RO_TEST_CTRL0_SELECT_DEFAULT                       0x00000000

/* TM :: RO_TEST_CTRL0 :: ENABLE [11:00] */
#define BCHP_TM_RO_TEST_CTRL0_ENABLE_MASK                          0x00000fff
#define BCHP_TM_RO_TEST_CTRL0_ENABLE_SHIFT                         0
#define BCHP_TM_RO_TEST_CTRL0_ENABLE_DEFAULT                       0x00000000

/***************************************************************************
 *RO_TEST_CTRL1 - RO Test Enable Control Register 1
 ***************************************************************************/
/* TM :: RO_TEST_CTRL1 :: RSVD [31:24] */
#define BCHP_TM_RO_TEST_CTRL1_RSVD_MASK                            0xff000000
#define BCHP_TM_RO_TEST_CTRL1_RSVD_SHIFT                           24
#define BCHP_TM_RO_TEST_CTRL1_RSVD_DEFAULT                         0x00000000

/* TM :: RO_TEST_CTRL1 :: SELECT [23:12] */
#define BCHP_TM_RO_TEST_CTRL1_SELECT_MASK                          0x00fff000
#define BCHP_TM_RO_TEST_CTRL1_SELECT_SHIFT                         12
#define BCHP_TM_RO_TEST_CTRL1_SELECT_DEFAULT                       0x00000000

/* TM :: RO_TEST_CTRL1 :: ENABLE [11:00] */
#define BCHP_TM_RO_TEST_CTRL1_ENABLE_MASK                          0x00000fff
#define BCHP_TM_RO_TEST_CTRL1_ENABLE_SHIFT                         0
#define BCHP_TM_RO_TEST_CTRL1_ENABLE_DEFAULT                       0x00000000

/***************************************************************************
 *DETECT2P5_CTRL - DETECT2P5 Control Register
 ***************************************************************************/
/* TM :: DETECT2P5_CTRL :: RSVD [31:08] */
#define BCHP_TM_DETECT2P5_CTRL_RSVD_MASK                           0xffffff00
#define BCHP_TM_DETECT2P5_CTRL_RSVD_SHIFT                          8
#define BCHP_TM_DETECT2P5_CTRL_RSVD_DEFAULT                        0x00000000

/* TM :: DETECT2P5_CTRL :: CTRL [07:00] */
#define BCHP_TM_DETECT2P5_CTRL_CTRL_MASK                           0x000000ff
#define BCHP_TM_DETECT2P5_CTRL_CTRL_SHIFT                          0
#define BCHP_TM_DETECT2P5_CTRL_CTRL_DEFAULT                        0x00000000

/***************************************************************************
 *GPIO_READ - GPIO Read Control Register
 ***************************************************************************/
/* TM :: GPIO_READ :: RSVD_1 [31:26] */
#define BCHP_TM_GPIO_READ_RSVD_1_MASK                              0xfc000000
#define BCHP_TM_GPIO_READ_RSVD_1_SHIFT                             26
#define BCHP_TM_GPIO_READ_RSVD_1_DEFAULT                           0x00000000

/* TM :: GPIO_READ :: PDD [25:25] */
#define BCHP_TM_GPIO_READ_PDD_MASK                                 0x02000000
#define BCHP_TM_GPIO_READ_PDD_SHIFT                                25
#define BCHP_TM_GPIO_READ_PDD_DEFAULT                              0x00000000

/* TM :: GPIO_READ :: CWD [24:24] */
#define BCHP_TM_GPIO_READ_CWD_MASK                                 0x01000000
#define BCHP_TM_GPIO_READ_CWD_SHIFT                                24
#define BCHP_TM_GPIO_READ_CWD_DEFAULT                              0x00000000

/* TM :: GPIO_READ :: RSVD_0 [23:09] */
#define BCHP_TM_GPIO_READ_RSVD_0_MASK                              0x00fffe00
#define BCHP_TM_GPIO_READ_RSVD_0_SHIFT                             9
#define BCHP_TM_GPIO_READ_RSVD_0_DEFAULT                           0x00000000

/* TM :: GPIO_READ :: GPIO_08 [08:08] */
#define BCHP_TM_GPIO_READ_GPIO_08_MASK                             0x00000100
#define BCHP_TM_GPIO_READ_GPIO_08_SHIFT                            8
#define BCHP_TM_GPIO_READ_GPIO_08_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_07 [07:07] */
#define BCHP_TM_GPIO_READ_GPIO_07_MASK                             0x00000080
#define BCHP_TM_GPIO_READ_GPIO_07_SHIFT                            7
#define BCHP_TM_GPIO_READ_GPIO_07_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_06 [06:06] */
#define BCHP_TM_GPIO_READ_GPIO_06_MASK                             0x00000040
#define BCHP_TM_GPIO_READ_GPIO_06_SHIFT                            6
#define BCHP_TM_GPIO_READ_GPIO_06_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_05 [05:05] */
#define BCHP_TM_GPIO_READ_GPIO_05_MASK                             0x00000020
#define BCHP_TM_GPIO_READ_GPIO_05_SHIFT                            5
#define BCHP_TM_GPIO_READ_GPIO_05_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_04 [04:04] */
#define BCHP_TM_GPIO_READ_GPIO_04_MASK                             0x00000010
#define BCHP_TM_GPIO_READ_GPIO_04_SHIFT                            4
#define BCHP_TM_GPIO_READ_GPIO_04_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_03 [03:03] */
#define BCHP_TM_GPIO_READ_GPIO_03_MASK                             0x00000008
#define BCHP_TM_GPIO_READ_GPIO_03_SHIFT                            3
#define BCHP_TM_GPIO_READ_GPIO_03_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_02 [02:02] */
#define BCHP_TM_GPIO_READ_GPIO_02_MASK                             0x00000004
#define BCHP_TM_GPIO_READ_GPIO_02_SHIFT                            2
#define BCHP_TM_GPIO_READ_GPIO_02_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_01 [01:01] */
#define BCHP_TM_GPIO_READ_GPIO_01_MASK                             0x00000002
#define BCHP_TM_GPIO_READ_GPIO_01_SHIFT                            1
#define BCHP_TM_GPIO_READ_GPIO_01_DEFAULT                          0x00000000

/* TM :: GPIO_READ :: GPIO_00 [00:00] */
#define BCHP_TM_GPIO_READ_GPIO_00_MASK                             0x00000001
#define BCHP_TM_GPIO_READ_GPIO_00_SHIFT                            0
#define BCHP_TM_GPIO_READ_GPIO_00_DEFAULT                          0x00000000

/***************************************************************************
 *GPO_READ - GPO Read Control Register
 ***************************************************************************/
/* TM :: GPO_READ :: RSVD_0 [31:16] */
#define BCHP_TM_GPO_READ_RSVD_0_MASK                               0xffff0000
#define BCHP_TM_GPO_READ_RSVD_0_SHIFT                              16
#define BCHP_TM_GPO_READ_RSVD_0_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_15 [15:15] */
#define BCHP_TM_GPO_READ_GPO_15_MASK                               0x00008000
#define BCHP_TM_GPO_READ_GPO_15_SHIFT                              15
#define BCHP_TM_GPO_READ_GPO_15_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_14 [14:14] */
#define BCHP_TM_GPO_READ_GPO_14_MASK                               0x00004000
#define BCHP_TM_GPO_READ_GPO_14_SHIFT                              14
#define BCHP_TM_GPO_READ_GPO_14_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_13 [13:13] */
#define BCHP_TM_GPO_READ_GPO_13_MASK                               0x00002000
#define BCHP_TM_GPO_READ_GPO_13_SHIFT                              13
#define BCHP_TM_GPO_READ_GPO_13_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_12 [12:12] */
#define BCHP_TM_GPO_READ_GPO_12_MASK                               0x00001000
#define BCHP_TM_GPO_READ_GPO_12_SHIFT                              12
#define BCHP_TM_GPO_READ_GPO_12_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_11 [11:11] */
#define BCHP_TM_GPO_READ_GPO_11_MASK                               0x00000800
#define BCHP_TM_GPO_READ_GPO_11_SHIFT                              11
#define BCHP_TM_GPO_READ_GPO_11_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_10 [10:10] */
#define BCHP_TM_GPO_READ_GPO_10_MASK                               0x00000400
#define BCHP_TM_GPO_READ_GPO_10_SHIFT                              10
#define BCHP_TM_GPO_READ_GPO_10_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_09 [09:09] */
#define BCHP_TM_GPO_READ_GPO_09_MASK                               0x00000200
#define BCHP_TM_GPO_READ_GPO_09_SHIFT                              9
#define BCHP_TM_GPO_READ_GPO_09_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_08 [08:08] */
#define BCHP_TM_GPO_READ_GPO_08_MASK                               0x00000100
#define BCHP_TM_GPO_READ_GPO_08_SHIFT                              8
#define BCHP_TM_GPO_READ_GPO_08_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_07 [07:07] */
#define BCHP_TM_GPO_READ_GPO_07_MASK                               0x00000080
#define BCHP_TM_GPO_READ_GPO_07_SHIFT                              7
#define BCHP_TM_GPO_READ_GPO_07_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_06 [06:06] */
#define BCHP_TM_GPO_READ_GPO_06_MASK                               0x00000040
#define BCHP_TM_GPO_READ_GPO_06_SHIFT                              6
#define BCHP_TM_GPO_READ_GPO_06_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_05 [05:05] */
#define BCHP_TM_GPO_READ_GPO_05_MASK                               0x00000020
#define BCHP_TM_GPO_READ_GPO_05_SHIFT                              5
#define BCHP_TM_GPO_READ_GPO_05_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_04 [04:04] */
#define BCHP_TM_GPO_READ_GPO_04_MASK                               0x00000010
#define BCHP_TM_GPO_READ_GPO_04_SHIFT                              4
#define BCHP_TM_GPO_READ_GPO_04_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_03 [03:03] */
#define BCHP_TM_GPO_READ_GPO_03_MASK                               0x00000008
#define BCHP_TM_GPO_READ_GPO_03_SHIFT                              3
#define BCHP_TM_GPO_READ_GPO_03_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_02 [02:02] */
#define BCHP_TM_GPO_READ_GPO_02_MASK                               0x00000004
#define BCHP_TM_GPO_READ_GPO_02_SHIFT                              2
#define BCHP_TM_GPO_READ_GPO_02_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_01 [01:01] */
#define BCHP_TM_GPO_READ_GPO_01_MASK                               0x00000002
#define BCHP_TM_GPO_READ_GPO_01_SHIFT                              1
#define BCHP_TM_GPO_READ_GPO_01_DEFAULT                            0x00000000

/* TM :: GPO_READ :: GPO_00 [00:00] */
#define BCHP_TM_GPO_READ_GPO_00_MASK                               0x00000001
#define BCHP_TM_GPO_READ_GPO_00_SHIFT                              0
#define BCHP_TM_GPO_READ_GPO_00_DEFAULT                            0x00000000

/***************************************************************************
 *SF_READ - SF Read Control Register
 ***************************************************************************/
/* TM :: SF_READ :: RSVD [31:05] */
#define BCHP_TM_SF_READ_RSVD_MASK                                  0xffffffe0
#define BCHP_TM_SF_READ_RSVD_SHIFT                                 5
#define BCHP_TM_SF_READ_RSVD_DEFAULT                               0x00000000

/* TM :: SF_READ :: SF_SCK [04:04] */
#define BCHP_TM_SF_READ_SF_SCK_MASK                                0x00000010
#define BCHP_TM_SF_READ_SF_SCK_SHIFT                               4
#define BCHP_TM_SF_READ_SF_SCK_DEFAULT                             0x00000000

/* TM :: SF_READ :: SF_HOLDB [03:03] */
#define BCHP_TM_SF_READ_SF_HOLDB_MASK                              0x00000008
#define BCHP_TM_SF_READ_SF_HOLDB_SHIFT                             3
#define BCHP_TM_SF_READ_SF_HOLDB_DEFAULT                           0x00000000

/* TM :: SF_READ :: SF_MOSI [02:02] */
#define BCHP_TM_SF_READ_SF_MOSI_MASK                               0x00000004
#define BCHP_TM_SF_READ_SF_MOSI_SHIFT                              2
#define BCHP_TM_SF_READ_SF_MOSI_DEFAULT                            0x00000000

/* TM :: SF_READ :: SF_MISO [01:01] */
#define BCHP_TM_SF_READ_SF_MISO_MASK                               0x00000002
#define BCHP_TM_SF_READ_SF_MISO_SHIFT                              1
#define BCHP_TM_SF_READ_SF_MISO_DEFAULT                            0x00000000

/* TM :: SF_READ :: SF_WPB [00:00] */
#define BCHP_TM_SF_READ_SF_WPB_MASK                                0x00000001
#define BCHP_TM_SF_READ_SF_WPB_SHIFT                               0
#define BCHP_TM_SF_READ_SF_WPB_DEFAULT                             0x00000000

/***************************************************************************
 *BSC_READ - BSC Read Control Register
 ***************************************************************************/
/* TM :: BSC_READ :: RSVD [31:10] */
#define BCHP_TM_BSC_READ_RSVD_MASK                                 0xfffffc00
#define BCHP_TM_BSC_READ_RSVD_SHIFT                                10
#define BCHP_TM_BSC_READ_RSVD_DEFAULT                              0x00000000

/* TM :: BSC_READ :: BAC_RSTB [09:09] */
#define BCHP_TM_BSC_READ_BAC_RSTB_MASK                             0x00000200
#define BCHP_TM_BSC_READ_BAC_RSTB_SHIFT                            9
#define BCHP_TM_BSC_READ_BAC_RSTB_DEFAULT                          0x00000000

/* TM :: BSC_READ :: BAC_SS [08:08] */
#define BCHP_TM_BSC_READ_BAC_SS_MASK                               0x00000100
#define BCHP_TM_BSC_READ_BAC_SS_SHIFT                              8
#define BCHP_TM_BSC_READ_BAC_SS_DEFAULT                            0x00000000

/* TM :: BSC_READ :: BAC_MOSI [07:07] */
#define BCHP_TM_BSC_READ_BAC_MOSI_MASK                             0x00000080
#define BCHP_TM_BSC_READ_BAC_MOSI_SHIFT                            7
#define BCHP_TM_BSC_READ_BAC_MOSI_DEFAULT                          0x00000000

/* TM :: BSC_READ :: BAC_SCK [06:06] */
#define BCHP_TM_BSC_READ_BAC_SCK_MASK                              0x00000040
#define BCHP_TM_BSC_READ_BAC_SCK_SHIFT                             6
#define BCHP_TM_BSC_READ_BAC_SCK_DEFAULT                           0x00000000

/* TM :: BSC_READ :: BAC_SCL [05:05] */
#define BCHP_TM_BSC_READ_BAC_SCL_MASK                              0x00000020
#define BCHP_TM_BSC_READ_BAC_SCL_SHIFT                             5
#define BCHP_TM_BSC_READ_BAC_SCL_DEFAULT                           0x00000001

/* TM :: BSC_READ :: BAC_SDA [04:04] */
#define BCHP_TM_BSC_READ_BAC_SDA_MASK                              0x00000010
#define BCHP_TM_BSC_READ_BAC_SDA_SHIFT                             4
#define BCHP_TM_BSC_READ_BAC_SDA_DEFAULT                           0x00000001

/* TM :: BSC_READ :: BSC1_SCL [03:03] */
#define BCHP_TM_BSC_READ_BSC1_SCL_MASK                             0x00000008
#define BCHP_TM_BSC_READ_BSC1_SCL_SHIFT                            3
#define BCHP_TM_BSC_READ_BSC1_SCL_DEFAULT                          0x00000001

/* TM :: BSC_READ :: BSC1_SDA [02:02] */
#define BCHP_TM_BSC_READ_BSC1_SDA_MASK                             0x00000004
#define BCHP_TM_BSC_READ_BSC1_SDA_SHIFT                            2
#define BCHP_TM_BSC_READ_BSC1_SDA_DEFAULT                          0x00000001

/* TM :: BSC_READ :: BSC0_SCL [01:01] */
#define BCHP_TM_BSC_READ_BSC0_SCL_MASK                             0x00000002
#define BCHP_TM_BSC_READ_BSC0_SCL_SHIFT                            1
#define BCHP_TM_BSC_READ_BSC0_SCL_DEFAULT                          0x00000001

/* TM :: BSC_READ :: BSC0_SDA [00:00] */
#define BCHP_TM_BSC_READ_BSC0_SDA_MASK                             0x00000001
#define BCHP_TM_BSC_READ_BSC0_SDA_SHIFT                            0
#define BCHP_TM_BSC_READ_BSC0_SDA_DEFAULT                          0x00000001

/***************************************************************************
 *EJTAG_READ - EJTAG Read Control Register
 ***************************************************************************/
/* TM :: EJTAG_READ :: RSVD [31:06] */
#define BCHP_TM_EJTAG_READ_RSVD_MASK                               0xffffffc0
#define BCHP_TM_EJTAG_READ_RSVD_SHIFT                              6
#define BCHP_TM_EJTAG_READ_RSVD_DEFAULT                            0x00000000

/* TM :: EJTAG_READ :: EJTAG_TDO [05:05] */
#define BCHP_TM_EJTAG_READ_EJTAG_TDO_MASK                          0x00000020
#define BCHP_TM_EJTAG_READ_EJTAG_TDO_SHIFT                         5
#define BCHP_TM_EJTAG_READ_EJTAG_TDO_DEFAULT                       0x00000000

/* TM :: EJTAG_READ :: EJTAG_TDI [04:04] */
#define BCHP_TM_EJTAG_READ_EJTAG_TDI_MASK                          0x00000010
#define BCHP_TM_EJTAG_READ_EJTAG_TDI_SHIFT                         4
#define BCHP_TM_EJTAG_READ_EJTAG_TDI_DEFAULT                       0x00000000

/* TM :: EJTAG_READ :: ETJAG_TMS [03:03] */
#define BCHP_TM_EJTAG_READ_ETJAG_TMS_MASK                          0x00000008
#define BCHP_TM_EJTAG_READ_ETJAG_TMS_SHIFT                         3
#define BCHP_TM_EJTAG_READ_ETJAG_TMS_DEFAULT                       0x00000000

/* TM :: EJTAG_READ :: EJTAG_TRSTb [02:02] */
#define BCHP_TM_EJTAG_READ_EJTAG_TRSTb_MASK                        0x00000004
#define BCHP_TM_EJTAG_READ_EJTAG_TRSTb_SHIFT                       2
#define BCHP_TM_EJTAG_READ_EJTAG_TRSTb_DEFAULT                     0x00000000

/* TM :: EJTAG_READ :: EJTAG_CE [01:01] */
#define BCHP_TM_EJTAG_READ_EJTAG_CE_MASK                           0x00000002
#define BCHP_TM_EJTAG_READ_EJTAG_CE_SHIFT                          1
#define BCHP_TM_EJTAG_READ_EJTAG_CE_DEFAULT                        0x00000000

/* TM :: EJTAG_READ :: EJTAG_TCK [00:00] */
#define BCHP_TM_EJTAG_READ_EJTAG_TCK_MASK                          0x00000001
#define BCHP_TM_EJTAG_READ_EJTAG_TCK_SHIFT                         0
#define BCHP_TM_EJTAG_READ_EJTAG_TCK_DEFAULT                       0x00000000

/***************************************************************************
 *MISC_READ - Misc Read Control Register
 ***************************************************************************/
/* TM :: MISC_READ :: RSVD [31:05] */
#define BCHP_TM_MISC_READ_RSVD_MASK                                0xffffffe0
#define BCHP_TM_MISC_READ_RSVD_SHIFT                               5
#define BCHP_TM_MISC_READ_RSVD_DEFAULT                             0x00000000

/* TM :: MISC_READ :: BYP_OSC [04:04] */
#define BCHP_TM_MISC_READ_BYP_OSC_MASK                             0x00000010
#define BCHP_TM_MISC_READ_BYP_OSC_SHIFT                            4
#define BCHP_TM_MISC_READ_BYP_OSC_DEFAULT                          0x00000000

/* TM :: MISC_READ :: TEST_MODE_3 [03:03] */
#define BCHP_TM_MISC_READ_TEST_MODE_3_MASK                         0x00000008
#define BCHP_TM_MISC_READ_TEST_MODE_3_SHIFT                        3
#define BCHP_TM_MISC_READ_TEST_MODE_3_DEFAULT                      0x00000000

/* TM :: MISC_READ :: TEST_MODE_2 [02:02] */
#define BCHP_TM_MISC_READ_TEST_MODE_2_MASK                         0x00000004
#define BCHP_TM_MISC_READ_TEST_MODE_2_SHIFT                        2
#define BCHP_TM_MISC_READ_TEST_MODE_2_DEFAULT                      0x00000000

/* TM :: MISC_READ :: TEST_MODE_1 [01:01] */
#define BCHP_TM_MISC_READ_TEST_MODE_1_MASK                         0x00000002
#define BCHP_TM_MISC_READ_TEST_MODE_1_SHIFT                        1
#define BCHP_TM_MISC_READ_TEST_MODE_1_DEFAULT                      0x00000000

/* TM :: MISC_READ :: TEST_MODE_0 [00:00] */
#define BCHP_TM_MISC_READ_TEST_MODE_0_MASK                         0x00000001
#define BCHP_TM_MISC_READ_TEST_MODE_0_SHIFT                        0
#define BCHP_TM_MISC_READ_TEST_MODE_0_DEFAULT                      0x00000000

/***************************************************************************
 *PIN_STRAP - Pin Strap Read Control Register
 ***************************************************************************/
/* TM :: PIN_STRAP :: RSVD [31:10] */
#define BCHP_TM_PIN_STRAP_RSVD_MASK                                0xfffffc00
#define BCHP_TM_PIN_STRAP_RSVD_SHIFT                               10
#define BCHP_TM_PIN_STRAP_RSVD_DEFAULT                             0x00000000

/* TM :: PIN_STRAP :: STRAP_BOOT_MODE [09:08] */
#define BCHP_TM_PIN_STRAP_STRAP_BOOT_MODE_MASK                     0x00000300
#define BCHP_TM_PIN_STRAP_STRAP_BOOT_MODE_SHIFT                    8
#define BCHP_TM_PIN_STRAP_STRAP_BOOT_MODE_DEFAULT                  0x00000001

/* TM :: PIN_STRAP :: STRAP_BSPI_LITTLE_ENDIAN [07:07] */
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_LITTLE_ENDIAN_MASK            0x00000080
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_LITTLE_ENDIAN_SHIFT           7
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_LITTLE_ENDIAN_DEFAULT         0x00000001

/* TM :: PIN_STRAP :: STRAP_BSPI_SPEED [06:06] */
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_SPEED_MASK                    0x00000040
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_SPEED_SHIFT                   6
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_SPEED_DEFAULT                 0x00000001

/* TM :: PIN_STRAP :: STRAP_DEGLITCH_ENABLE [05:05] */
#define BCHP_TM_PIN_STRAP_STRAP_DEGLITCH_ENABLE_MASK               0x00000020
#define BCHP_TM_PIN_STRAP_STRAP_DEGLITCH_ENABLE_SHIFT              5
#define BCHP_TM_PIN_STRAP_STRAP_DEGLITCH_ENABLE_DEFAULT            0x00000001

/* TM :: PIN_STRAP :: BSC_5V [04:04] */
#define BCHP_TM_PIN_STRAP_BSC_5V_MASK                              0x00000010
#define BCHP_TM_PIN_STRAP_BSC_5V_SHIFT                             4
#define BCHP_TM_PIN_STRAP_BSC_5V_DEFAULT                           0x00000001

/* TM :: PIN_STRAP :: OSC_HIGHPASS [03:03] */
#define BCHP_TM_PIN_STRAP_OSC_HIGHPASS_MASK                        0x00000008
#define BCHP_TM_PIN_STRAP_OSC_HIGHPASS_SHIFT                       3
#define BCHP_TM_PIN_STRAP_OSC_HIGHPASS_DEFAULT                     0x00000001

/* TM :: PIN_STRAP :: OSC_XCORE_BIAS_3_1 [02:00] */
#define BCHP_TM_PIN_STRAP_OSC_XCORE_BIAS_3_1_MASK                  0x00000007
#define BCHP_TM_PIN_STRAP_OSC_XCORE_BIAS_3_1_SHIFT                 0
#define BCHP_TM_PIN_STRAP_OSC_XCORE_BIAS_3_1_DEFAULT               0x00000002

/***************************************************************************
 *DIAG_OUT1 - Testport / Diagnostic Read Control Register
 ***************************************************************************/
/* TM :: DIAG_OUT1 :: RSVD [31:04] */
#define BCHP_TM_DIAG_OUT1_RSVD_MASK                                0xfffffff0
#define BCHP_TM_DIAG_OUT1_RSVD_SHIFT                               4
#define BCHP_TM_DIAG_OUT1_RSVD_DEFAULT                             0x00000000

/* TM :: DIAG_OUT1 :: DIAG_OUT [03:00] */
#define BCHP_TM_DIAG_OUT1_DIAG_OUT_MASK                            0x0000000f
#define BCHP_TM_DIAG_OUT1_DIAG_OUT_SHIFT                           0
#define BCHP_TM_DIAG_OUT1_DIAG_OUT_DEFAULT                         0x00000000

/***************************************************************************
 *DIAG_OUT0 - Testport / Diagnostic Read Control Register
 ***************************************************************************/
/* TM :: DIAG_OUT0 :: DIAG_OUT [31:00] */
#define BCHP_TM_DIAG_OUT0_DIAG_OUT_MASK                            0xffffffff
#define BCHP_TM_DIAG_OUT0_DIAG_OUT_SHIFT                           0
#define BCHP_TM_DIAG_OUT0_DIAG_OUT_DEFAULT                         0x00000000

/***************************************************************************
 *TP_IN_VAL - TP_IN Value Control Register
 ***************************************************************************/
/* TM :: TP_IN_VAL :: VAL [31:00] */
#define BCHP_TM_TP_IN_VAL_VAL_MASK                                 0xffffffff
#define BCHP_TM_TP_IN_VAL_VAL_SHIFT                                0
#define BCHP_TM_TP_IN_VAL_VAL_DEFAULT                              0x00000000

/***************************************************************************
 *DAC_TEST_MODE_CTRL - DAC_TEST_MODE_CTRL Control Register
 ***************************************************************************/
/* TM :: DAC_TEST_MODE_CTRL :: RSVD [31:02] */
#define BCHP_TM_DAC_TEST_MODE_CTRL_RSVD_MASK                       0xfffffffc
#define BCHP_TM_DAC_TEST_MODE_CTRL_RSVD_SHIFT                      2
#define BCHP_TM_DAC_TEST_MODE_CTRL_RSVD_DEFAULT                    0x00000000

/* TM :: DAC_TEST_MODE_CTRL :: CLK_EDGE_SEL [01:01] */
#define BCHP_TM_DAC_TEST_MODE_CTRL_CLK_EDGE_SEL_MASK               0x00000002
#define BCHP_TM_DAC_TEST_MODE_CTRL_CLK_EDGE_SEL_SHIFT              1
#define BCHP_TM_DAC_TEST_MODE_CTRL_CLK_EDGE_SEL_DEFAULT            0x00000000

/* TM :: DAC_TEST_MODE_CTRL :: EN [00:00] */
#define BCHP_TM_DAC_TEST_MODE_CTRL_EN_MASK                         0x00000001
#define BCHP_TM_DAC_TEST_MODE_CTRL_EN_SHIFT                        0
#define BCHP_TM_DAC_TEST_MODE_CTRL_EN_DEFAULT                      0x00000000

/***************************************************************************
 *TP_IO_CTRL1 - TP_IO_CTRL1 TP_IN / TP_OUT Control Register 1
 ***************************************************************************/
/* TM :: TP_IO_CTRL1 :: TP_IO_EN_15 [31:30] */
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_15_MASK                       0xc0000000
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_15_SHIFT                      30
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_15_DEFAULT                    0x00000000

/* TM :: TP_IO_CTRL1 :: TP_IO_EN_14 [29:28] */
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_14_MASK                       0x30000000
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_14_SHIFT                      28
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_14_DEFAULT                    0x00000000

/* TM :: TP_IO_CTRL1 :: TP_IO_EN_13 [27:26] */
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_13_MASK                       0x0c000000
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_13_SHIFT                      26
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_13_DEFAULT                    0x00000000

/* TM :: TP_IO_CTRL1 :: TP_IO_EN_12 [25:24] */
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_12_MASK                       0x03000000
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_12_SHIFT                      24
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_12_DEFAULT                    0x00000000

/* TM :: TP_IO_CTRL1 :: TP_IO_EN_11 [23:22] */
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_11_MASK                       0x00c00000
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_11_SHIFT                      22
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_11_DEFAULT                    0x00000000

/* TM :: TP_IO_CTRL1 :: TP_IO_EN_10 [21:20] */
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_10_MASK                       0x00300000
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_10_SHIFT                      20
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_10_DEFAULT                    0x00000000

/* TM :: TP_IO_CTRL1 :: TP_IO_EN_9 [19:18] */
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_9_MASK                        0x000c0000
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_9_SHIFT                       18
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_9_DEFAULT                     0x00000000

/* TM :: TP_IO_CTRL1 :: TP_IO_EN_8 [17:16] */
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_8_MASK                        0x00030000
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_8_SHIFT                       16
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_8_DEFAULT                     0x00000000

/* TM :: TP_IO_CTRL1 :: TP_IO_EN_7 [15:14] */
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_7_MASK                        0x0000c000
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_7_SHIFT                       14
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_7_DEFAULT                     0x00000000

/* TM :: TP_IO_CTRL1 :: TP_IO_EN_6 [13:12] */
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_6_MASK                        0x00003000
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_6_SHIFT                       12
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_6_DEFAULT                     0x00000000

/* TM :: TP_IO_CTRL1 :: TP_IO_EN_5 [11:10] */
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_5_MASK                        0x00000c00
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_5_SHIFT                       10
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_5_DEFAULT                     0x00000000

/* TM :: TP_IO_CTRL1 :: TP_IO_EN_4 [09:08] */
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_4_MASK                        0x00000300
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_4_SHIFT                       8
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_4_DEFAULT                     0x00000000

/* TM :: TP_IO_CTRL1 :: TP_IO_EN_3 [07:06] */
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_3_MASK                        0x000000c0
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_3_SHIFT                       6
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_3_DEFAULT                     0x00000000

/* TM :: TP_IO_CTRL1 :: TP_IO_EN_2 [05:04] */
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_2_MASK                        0x00000030
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_2_SHIFT                       4
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_2_DEFAULT                     0x00000000

/* TM :: TP_IO_CTRL1 :: TP_IO_EN_1 [03:02] */
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_1_MASK                        0x0000000c
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_1_SHIFT                       2
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_1_DEFAULT                     0x00000000

/* TM :: TP_IO_CTRL1 :: TP_IO_EN_0 [01:00] */
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_0_MASK                        0x00000003
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_0_SHIFT                       0
#define BCHP_TM_TP_IO_CTRL1_TP_IO_EN_0_DEFAULT                     0x00000000

/***************************************************************************
 *TP_IO_CTRL2 - TP_IO_CTRL2 TP_IN / TP_OUT Control Register 2
 ***************************************************************************/
/* TM :: TP_IO_CTRL2 :: RSVD [31:08] */
#define BCHP_TM_TP_IO_CTRL2_RSVD_MASK                              0xffffff00
#define BCHP_TM_TP_IO_CTRL2_RSVD_SHIFT                             8
#define BCHP_TM_TP_IO_CTRL2_RSVD_DEFAULT                           0x00000000

/* TM :: TP_IO_CTRL2 :: TP_IO_EN_19 [07:06] */
#define BCHP_TM_TP_IO_CTRL2_TP_IO_EN_19_MASK                       0x000000c0
#define BCHP_TM_TP_IO_CTRL2_TP_IO_EN_19_SHIFT                      6
#define BCHP_TM_TP_IO_CTRL2_TP_IO_EN_19_DEFAULT                    0x00000000

/* TM :: TP_IO_CTRL2 :: TP_IO_EN_18 [05:04] */
#define BCHP_TM_TP_IO_CTRL2_TP_IO_EN_18_MASK                       0x00000030
#define BCHP_TM_TP_IO_CTRL2_TP_IO_EN_18_SHIFT                      4
#define BCHP_TM_TP_IO_CTRL2_TP_IO_EN_18_DEFAULT                    0x00000000

/* TM :: TP_IO_CTRL2 :: TP_IO_EN_17 [03:02] */
#define BCHP_TM_TP_IO_CTRL2_TP_IO_EN_17_MASK                       0x0000000c
#define BCHP_TM_TP_IO_CTRL2_TP_IO_EN_17_SHIFT                      2
#define BCHP_TM_TP_IO_CTRL2_TP_IO_EN_17_DEFAULT                    0x00000000

/* TM :: TP_IO_CTRL2 :: TP_IO_EN_16 [01:00] */
#define BCHP_TM_TP_IO_CTRL2_TP_IO_EN_16_MASK                       0x00000003
#define BCHP_TM_TP_IO_CTRL2_TP_IO_EN_16_SHIFT                      0
#define BCHP_TM_TP_IO_CTRL2_TP_IO_EN_16_DEFAULT                    0x00000000

/***************************************************************************
 *TEST_CTRL - Test Control Register
 ***************************************************************************/
/* TM :: TEST_CTRL :: MISC_CTRL [31:16] */
#define BCHP_TM_TEST_CTRL_MISC_CTRL_MASK                           0xffff0000
#define BCHP_TM_TEST_CTRL_MISC_CTRL_SHIFT                          16
#define BCHP_TM_TEST_CTRL_MISC_CTRL_DEFAULT                        0x00000000

/* TM :: TEST_CTRL :: FSK_CLK_BYP_SEL [15:15] */
#define BCHP_TM_TEST_CTRL_FSK_CLK_BYP_SEL_MASK                     0x00008000
#define BCHP_TM_TEST_CTRL_FSK_CLK_BYP_SEL_SHIFT                    15
#define BCHP_TM_TEST_CTRL_FSK_CLK_BYP_SEL_DEFAULT                  0x00000000

/* TM :: TEST_CTRL :: OPU2_CLK_BYP_SEL [14:14] */
#define BCHP_TM_TEST_CTRL_OPU2_CLK_BYP_SEL_MASK                    0x00004000
#define BCHP_TM_TEST_CTRL_OPU2_CLK_BYP_SEL_SHIFT                   14
#define BCHP_TM_TEST_CTRL_OPU2_CLK_BYP_SEL_DEFAULT                 0x00000000

/* TM :: TEST_CTRL :: OPU1_CLK_BYP_SEL [13:13] */
#define BCHP_TM_TEST_CTRL_OPU1_CLK_BYP_SEL_MASK                    0x00002000
#define BCHP_TM_TEST_CTRL_OPU1_CLK_BYP_SEL_SHIFT                   13
#define BCHP_TM_TEST_CTRL_OPU1_CLK_BYP_SEL_DEFAULT                 0x00000000

/* TM :: TEST_CTRL :: OPU0_CLK_BYP_SEL [12:12] */
#define BCHP_TM_TEST_CTRL_OPU0_CLK_BYP_SEL_MASK                    0x00001000
#define BCHP_TM_TEST_CTRL_OPU0_CLK_BYP_SEL_SHIFT                   12
#define BCHP_TM_TEST_CTRL_OPU0_CLK_BYP_SEL_DEFAULT                 0x00000000

/* TM :: TEST_CTRL :: CHAN3_CLK_BYP_SEL [11:11] */
#define BCHP_TM_TEST_CTRL_CHAN3_CLK_BYP_SEL_MASK                   0x00000800
#define BCHP_TM_TEST_CTRL_CHAN3_CLK_BYP_SEL_SHIFT                  11
#define BCHP_TM_TEST_CTRL_CHAN3_CLK_BYP_SEL_DEFAULT                0x00000000

/* TM :: TEST_CTRL :: CHAN2_CLK_BYP_SEL [10:10] */
#define BCHP_TM_TEST_CTRL_CHAN2_CLK_BYP_SEL_MASK                   0x00000400
#define BCHP_TM_TEST_CTRL_CHAN2_CLK_BYP_SEL_SHIFT                  10
#define BCHP_TM_TEST_CTRL_CHAN2_CLK_BYP_SEL_DEFAULT                0x00000000

/* TM :: TEST_CTRL :: CHAN1_CLK_BYP_SEL [09:09] */
#define BCHP_TM_TEST_CTRL_CHAN1_CLK_BYP_SEL_MASK                   0x00000200
#define BCHP_TM_TEST_CTRL_CHAN1_CLK_BYP_SEL_SHIFT                  9
#define BCHP_TM_TEST_CTRL_CHAN1_CLK_BYP_SEL_DEFAULT                0x00000000

/* TM :: TEST_CTRL :: CHAN0_CLK_BYP_SEL [08:08] */
#define BCHP_TM_TEST_CTRL_CHAN0_CLK_BYP_SEL_MASK                   0x00000100
#define BCHP_TM_TEST_CTRL_CHAN0_CLK_BYP_SEL_SHIFT                  8
#define BCHP_TM_TEST_CTRL_CHAN0_CLK_BYP_SEL_DEFAULT                0x00000000

/* TM :: TEST_CTRL :: BAND_CLK_BYP_SEL [07:07] */
#define BCHP_TM_TEST_CTRL_BAND_CLK_BYP_SEL_MASK                    0x00000080
#define BCHP_TM_TEST_CTRL_BAND_CLK_BYP_SEL_SHIFT                   7
#define BCHP_TM_TEST_CTRL_BAND_CLK_BYP_SEL_DEFAULT                 0x00000000

/* TM :: TEST_CTRL :: PIPE_CLK_BYP_SEL [06:06] */
#define BCHP_TM_TEST_CTRL_PIPE_CLK_BYP_SEL_MASK                    0x00000040
#define BCHP_TM_TEST_CTRL_PIPE_CLK_BYP_SEL_SHIFT                   6
#define BCHP_TM_TEST_CTRL_PIPE_CLK_BYP_SEL_DEFAULT                 0x00000000

/* TM :: TEST_CTRL :: XBAR_CLK_BYP_SEL [05:05] */
#define BCHP_TM_TEST_CTRL_XBAR_CLK_BYP_SEL_MASK                    0x00000020
#define BCHP_TM_TEST_CTRL_XBAR_CLK_BYP_SEL_SHIFT                   5
#define BCHP_TM_TEST_CTRL_XBAR_CLK_BYP_SEL_DEFAULT                 0x00000000

/* TM :: TEST_CTRL :: AIF_MDAC_CLK_BYP_SEL [04:04] */
#define BCHP_TM_TEST_CTRL_AIF_MDAC_CLK_BYP_SEL_MASK                0x00000010
#define BCHP_TM_TEST_CTRL_AIF_MDAC_CLK_BYP_SEL_SHIFT               4
#define BCHP_TM_TEST_CTRL_AIF_MDAC_CLK_BYP_SEL_DEFAULT             0x00000000

/* TM :: TEST_CTRL :: AIF3_CLK_BYP_SEL [03:03] */
#define BCHP_TM_TEST_CTRL_AIF3_CLK_BYP_SEL_MASK                    0x00000008
#define BCHP_TM_TEST_CTRL_AIF3_CLK_BYP_SEL_SHIFT                   3
#define BCHP_TM_TEST_CTRL_AIF3_CLK_BYP_SEL_DEFAULT                 0x00000000

/* TM :: TEST_CTRL :: AIF2_CLK_BYP_SEL [02:02] */
#define BCHP_TM_TEST_CTRL_AIF2_CLK_BYP_SEL_MASK                    0x00000004
#define BCHP_TM_TEST_CTRL_AIF2_CLK_BYP_SEL_SHIFT                   2
#define BCHP_TM_TEST_CTRL_AIF2_CLK_BYP_SEL_DEFAULT                 0x00000000

/* TM :: TEST_CTRL :: AIF1_CLK_BYP_SEL [01:01] */
#define BCHP_TM_TEST_CTRL_AIF1_CLK_BYP_SEL_MASK                    0x00000002
#define BCHP_TM_TEST_CTRL_AIF1_CLK_BYP_SEL_SHIFT                   1
#define BCHP_TM_TEST_CTRL_AIF1_CLK_BYP_SEL_DEFAULT                 0x00000000

/* TM :: TEST_CTRL :: AIF0_CLK_BYP_SEL [00:00] */
#define BCHP_TM_TEST_CTRL_AIF0_CLK_BYP_SEL_MASK                    0x00000001
#define BCHP_TM_TEST_CTRL_AIF0_CLK_BYP_SEL_SHIFT                   0
#define BCHP_TM_TEST_CTRL_AIF0_CLK_BYP_SEL_DEFAULT                 0x00000000

/***************************************************************************
 *CWD_CTRL - CWD Control Register
 ***************************************************************************/
/* TM :: CWD_CTRL :: RSVD_1 [31:07] */
#define BCHP_TM_CWD_CTRL_RSVD_1_MASK                               0xffffff80
#define BCHP_TM_CWD_CTRL_RSVD_1_SHIFT                              7
#define BCHP_TM_CWD_CTRL_RSVD_1_DEFAULT                            0x00000000

/* TM :: CWD_CTRL :: POL [06:06] */
#define BCHP_TM_CWD_CTRL_POL_MASK                                  0x00000040
#define BCHP_TM_CWD_CTRL_POL_SHIFT                                 6
#define BCHP_TM_CWD_CTRL_POL_DEFAULT                               0x00000000

/* TM :: CWD_CTRL :: EN [05:05] */
#define BCHP_TM_CWD_CTRL_EN_MASK                                   0x00000020
#define BCHP_TM_CWD_CTRL_EN_SHIFT                                  5
#define BCHP_TM_CWD_CTRL_EN_DEFAULT                                0x00000000

/* TM :: CWD_CTRL :: SEL [04:00] */
#define BCHP_TM_CWD_CTRL_SEL_MASK                                  0x0000001f
#define BCHP_TM_CWD_CTRL_SEL_SHIFT                                 0
#define BCHP_TM_CWD_CTRL_SEL_DEFAULT                               0x00000000

/***************************************************************************
 *PDD_CTRL - PDD Control Register
 ***************************************************************************/
/* TM :: PDD_CTRL :: RSVD_1 [31:07] */
#define BCHP_TM_PDD_CTRL_RSVD_1_MASK                               0xffffff80
#define BCHP_TM_PDD_CTRL_RSVD_1_SHIFT                              7
#define BCHP_TM_PDD_CTRL_RSVD_1_DEFAULT                            0x00000000

/* TM :: PDD_CTRL :: POL [06:06] */
#define BCHP_TM_PDD_CTRL_POL_MASK                                  0x00000040
#define BCHP_TM_PDD_CTRL_POL_SHIFT                                 6
#define BCHP_TM_PDD_CTRL_POL_DEFAULT                               0x00000000

/* TM :: PDD_CTRL :: EN [05:05] */
#define BCHP_TM_PDD_CTRL_EN_MASK                                   0x00000020
#define BCHP_TM_PDD_CTRL_EN_SHIFT                                  5
#define BCHP_TM_PDD_CTRL_EN_DEFAULT                                0x00000000

/* TM :: PDD_CTRL :: SEL [04:00] */
#define BCHP_TM_PDD_CTRL_SEL_MASK                                  0x0000001f
#define BCHP_TM_PDD_CTRL_SEL_SHIFT                                 0
#define BCHP_TM_PDD_CTRL_SEL_DEFAULT                               0x00000000

/***************************************************************************
 *RESET_CTRL - Chip Generated Reset Control Register
 ***************************************************************************/
/* TM :: RESET_CTRL :: RSVD_2 [31:11] */
#define BCHP_TM_RESET_CTRL_RSVD_2_MASK                             0xfffff800
#define BCHP_TM_RESET_CTRL_RSVD_2_SHIFT                            11
#define BCHP_TM_RESET_CTRL_RSVD_2_DEFAULT                          0x00000000

/* TM :: RESET_CTRL :: WATCHDOG_NMI_CLEAR [10:10] */
#define BCHP_TM_RESET_CTRL_WATCHDOG_NMI_CLEAR_MASK                 0x00000400
#define BCHP_TM_RESET_CTRL_WATCHDOG_NMI_CLEAR_SHIFT                10
#define BCHP_TM_RESET_CTRL_WATCHDOG_NMI_CLEAR_DEFAULT              0x00000000

/* TM :: RESET_CTRL :: WATCHDOG_RESET_CLEAR [09:09] */
#define BCHP_TM_RESET_CTRL_WATCHDOG_RESET_CLEAR_MASK               0x00000200
#define BCHP_TM_RESET_CTRL_WATCHDOG_RESET_CLEAR_SHIFT              9
#define BCHP_TM_RESET_CTRL_WATCHDOG_RESET_CLEAR_DEFAULT            0x00000000

/* TM :: RESET_CTRL :: FTM_RST_CMD_CLEAR [08:08] */
#define BCHP_TM_RESET_CTRL_FTM_RST_CMD_CLEAR_MASK                  0x00000100
#define BCHP_TM_RESET_CTRL_FTM_RST_CMD_CLEAR_SHIFT                 8
#define BCHP_TM_RESET_CTRL_FTM_RST_CMD_CLEAR_DEFAULT               0x00000000

/* TM :: RESET_CTRL :: RSVD_1 [07:06] */
#define BCHP_TM_RESET_CTRL_RSVD_1_MASK                             0x000000c0
#define BCHP_TM_RESET_CTRL_RSVD_1_SHIFT                            6
#define BCHP_TM_RESET_CTRL_RSVD_1_DEFAULT                          0x00000000

/* TM :: RESET_CTRL :: WATCHDOG_RESET_ENABLE [05:05] */
#define BCHP_TM_RESET_CTRL_WATCHDOG_RESET_ENABLE_MASK              0x00000020
#define BCHP_TM_RESET_CTRL_WATCHDOG_RESET_ENABLE_SHIFT             5
#define BCHP_TM_RESET_CTRL_WATCHDOG_RESET_ENABLE_DEFAULT           0x00000000

/* TM :: RESET_CTRL :: FTM_RST_CMD_ENABLE [04:04] */
#define BCHP_TM_RESET_CTRL_FTM_RST_CMD_ENABLE_MASK                 0x00000010
#define BCHP_TM_RESET_CTRL_FTM_RST_CMD_ENABLE_SHIFT                4
#define BCHP_TM_RESET_CTRL_FTM_RST_CMD_ENABLE_DEFAULT              0x00000000

/* TM :: RESET_CTRL :: RSVD_0 [03:03] */
#define BCHP_TM_RESET_CTRL_RSVD_0_MASK                             0x00000008
#define BCHP_TM_RESET_CTRL_RSVD_0_SHIFT                            3
#define BCHP_TM_RESET_CTRL_RSVD_0_DEFAULT                          0x00000000

/* TM :: RESET_CTRL :: WATCHDOG_NMI_STAT [02:02] */
#define BCHP_TM_RESET_CTRL_WATCHDOG_NMI_STAT_MASK                  0x00000004
#define BCHP_TM_RESET_CTRL_WATCHDOG_NMI_STAT_SHIFT                 2
#define BCHP_TM_RESET_CTRL_WATCHDOG_NMI_STAT_DEFAULT               0x00000000

/* TM :: RESET_CTRL :: WATCHDOG_RESET_STAT [01:01] */
#define BCHP_TM_RESET_CTRL_WATCHDOG_RESET_STAT_MASK                0x00000002
#define BCHP_TM_RESET_CTRL_WATCHDOG_RESET_STAT_SHIFT               1
#define BCHP_TM_RESET_CTRL_WATCHDOG_RESET_STAT_DEFAULT             0x00000000

/* TM :: RESET_CTRL :: FTM_RST_CMD_STAT [00:00] */
#define BCHP_TM_RESET_CTRL_FTM_RST_CMD_STAT_MASK                   0x00000001
#define BCHP_TM_RESET_CTRL_FTM_RST_CMD_STAT_SHIFT                  0
#define BCHP_TM_RESET_CTRL_FTM_RST_CMD_STAT_DEFAULT                0x00000000

/***************************************************************************
 *RESET_COUNT - Chip Reset Count Register
 ***************************************************************************/
/* TM :: RESET_COUNT :: RSVD [31:24] */
#define BCHP_TM_RESET_COUNT_RSVD_MASK                              0xff000000
#define BCHP_TM_RESET_COUNT_RSVD_SHIFT                             24
#define BCHP_TM_RESET_COUNT_RSVD_DEFAULT                           0x00000000

/* TM :: RESET_COUNT :: chip_rst_cnter [23:00] */
#define BCHP_TM_RESET_COUNT_chip_rst_cnter_MASK                    0x00ffffff
#define BCHP_TM_RESET_COUNT_chip_rst_cnter_SHIFT                   0
#define BCHP_TM_RESET_COUNT_chip_rst_cnter_DEFAULT                 0x0003ffff

/***************************************************************************
 *CLOCK_MONITOR_CONTROL - Clock Monitor Control Register
 ***************************************************************************/
/* TM :: CLOCK_MONITOR_CONTROL :: reserved0 [31:04] */
#define BCHP_TM_CLOCK_MONITOR_CONTROL_reserved0_MASK               0xfffffff0
#define BCHP_TM_CLOCK_MONITOR_CONTROL_reserved0_SHIFT              4

/* TM :: CLOCK_MONITOR_CONTROL :: STOP_VIEW_COUNTER [03:03] */
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_VIEW_COUNTER_MASK       0x00000008
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_VIEW_COUNTER_SHIFT      3
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_VIEW_COUNTER_DEFAULT    0x00000001

/* TM :: CLOCK_MONITOR_CONTROL :: STOP_REF_COUNTER [02:02] */
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_REF_COUNTER_MASK        0x00000004
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_REF_COUNTER_SHIFT       2
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_REF_COUNTER_DEFAULT     0x00000001

/* TM :: CLOCK_MONITOR_CONTROL :: RESET_COUNTERS [01:01] */
#define BCHP_TM_CLOCK_MONITOR_CONTROL_RESET_COUNTERS_MASK          0x00000002
#define BCHP_TM_CLOCK_MONITOR_CONTROL_RESET_COUNTERS_SHIFT         1
#define BCHP_TM_CLOCK_MONITOR_CONTROL_RESET_COUNTERS_DEFAULT       0x00000001

/* TM :: CLOCK_MONITOR_CONTROL :: LAUNCH_AUTO_REF_COUNT [00:00] */
#define BCHP_TM_CLOCK_MONITOR_CONTROL_LAUNCH_AUTO_REF_COUNT_MASK   0x00000001
#define BCHP_TM_CLOCK_MONITOR_CONTROL_LAUNCH_AUTO_REF_COUNT_SHIFT  0
#define BCHP_TM_CLOCK_MONITOR_CONTROL_LAUNCH_AUTO_REF_COUNT_DEFAULT 0x00000001

/***************************************************************************
 *CLOCK_MONITOR_MAX_COUNT - Clock Monitor Max Reference Count Control Register
 ***************************************************************************/
/* TM :: CLOCK_MONITOR_MAX_COUNT :: SET_MAX_REF_COUNT [31:00] */
#define BCHP_TM_CLOCK_MONITOR_MAX_COUNT_SET_MAX_REF_COUNT_MASK     0xffffffff
#define BCHP_TM_CLOCK_MONITOR_MAX_COUNT_SET_MAX_REF_COUNT_SHIFT    0
#define BCHP_TM_CLOCK_MONITOR_MAX_COUNT_SET_MAX_REF_COUNT_DEFAULT  0xffffffff

/***************************************************************************
 *CLOCK_MONITOR_REF_COUNTER - Clock Monitor Reference Counter Register
 ***************************************************************************/
/* TM :: CLOCK_MONITOR_REF_COUNTER :: READ_MAX_COUNT [31:00] */
#define BCHP_TM_CLOCK_MONITOR_REF_COUNTER_READ_MAX_COUNT_MASK      0xffffffff
#define BCHP_TM_CLOCK_MONITOR_REF_COUNTER_READ_MAX_COUNT_SHIFT     0

/***************************************************************************
 *CLOCK_MONITOR_REF_DONE - Clock Reference Counter Status Register
 ***************************************************************************/
/* TM :: CLOCK_MONITOR_REF_DONE :: reserved0 [31:01] */
#define BCHP_TM_CLOCK_MONITOR_REF_DONE_reserved0_MASK              0xfffffffe
#define BCHP_TM_CLOCK_MONITOR_REF_DONE_reserved0_SHIFT             1

/* TM :: CLOCK_MONITOR_REF_DONE :: REF_COUNT_DONE [00:00] */
#define BCHP_TM_CLOCK_MONITOR_REF_DONE_REF_COUNT_DONE_MASK         0x00000001
#define BCHP_TM_CLOCK_MONITOR_REF_DONE_REF_COUNT_DONE_SHIFT        0

/***************************************************************************
 *CLOCK_MONITOR_VIEW_COUNTER - Clock Monitor View Counter Register
 ***************************************************************************/
/* TM :: CLOCK_MONITOR_VIEW_COUNTER :: READ_MAX_COUNT [31:00] */
#define BCHP_TM_CLOCK_MONITOR_VIEW_COUNTER_READ_MAX_COUNT_MASK     0xffffffff
#define BCHP_TM_CLOCK_MONITOR_VIEW_COUNTER_READ_MAX_COUNT_SHIFT    0

/***************************************************************************
 *CLK_OBSERVATION_CTRL0 - Clock Observation Control Register
 ***************************************************************************/
/* TM :: CLK_OBSERVATION_CTRL0 :: RSVD [31:08] */
#define BCHP_TM_CLK_OBSERVATION_CTRL0_RSVD_MASK                    0xffffff00
#define BCHP_TM_CLK_OBSERVATION_CTRL0_RSVD_SHIFT                   8
#define BCHP_TM_CLK_OBSERVATION_CTRL0_RSVD_DEFAULT                 0x00000000

/* TM :: CLK_OBSERVATION_CTRL0 :: OBSERVE_MCLK_DIV_EN [07:07] */
#define BCHP_TM_CLK_OBSERVATION_CTRL0_OBSERVE_MCLK_DIV_EN_MASK     0x00000080
#define BCHP_TM_CLK_OBSERVATION_CTRL0_OBSERVE_MCLK_DIV_EN_SHIFT    7
#define BCHP_TM_CLK_OBSERVATION_CTRL0_OBSERVE_MCLK_DIV_EN_DEFAULT  0x00000000

/* TM :: CLK_OBSERVATION_CTRL0 :: OBSERVE_MCLK_EN [06:06] */
#define BCHP_TM_CLK_OBSERVATION_CTRL0_OBSERVE_MCLK_EN_MASK         0x00000040
#define BCHP_TM_CLK_OBSERVATION_CTRL0_OBSERVE_MCLK_EN_SHIFT        6
#define BCHP_TM_CLK_OBSERVATION_CTRL0_OBSERVE_MCLK_EN_DEFAULT      0x00000000

/* TM :: CLK_OBSERVATION_CTRL0 :: OBSERVE_MCLK_MUX_SEL [05:00] */
#define BCHP_TM_CLK_OBSERVATION_CTRL0_OBSERVE_MCLK_MUX_SEL_MASK    0x0000003f
#define BCHP_TM_CLK_OBSERVATION_CTRL0_OBSERVE_MCLK_MUX_SEL_SHIFT   0
#define BCHP_TM_CLK_OBSERVATION_CTRL0_OBSERVE_MCLK_MUX_SEL_DEFAULT 0x00000000

/***************************************************************************
 *CLK_OBSERVATION_CTRL1 - Clock Observation Control Register 1
 ***************************************************************************/
/* TM :: CLK_OBSERVATION_CTRL1 :: RSVD [31:14] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_RSVD_MASK                    0xffffc000
#define BCHP_TM_CLK_OBSERVATION_CTRL1_RSVD_SHIFT                   14
#define BCHP_TM_CLK_OBSERVATION_CTRL1_RSVD_DEFAULT                 0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: OC_OBSERVE_EN [13:13] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_OC_OBSERVE_EN_MASK           0x00002000
#define BCHP_TM_CLK_OBSERVATION_CTRL1_OC_OBSERVE_EN_SHIFT          13
#define BCHP_TM_CLK_OBSERVATION_CTRL1_OC_OBSERVE_EN_DEFAULT        0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: AVS_OBSERVE_EN [12:12] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AVS_OBSERVE_EN_MASK          0x00001000
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AVS_OBSERVE_EN_SHIFT         12
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AVS_OBSERVE_EN_DEFAULT       0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: FSK_OBSERVE_EN_1 [11:11] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_FSK_OBSERVE_EN_1_MASK        0x00000800
#define BCHP_TM_CLK_OBSERVATION_CTRL1_FSK_OBSERVE_EN_1_SHIFT       11
#define BCHP_TM_CLK_OBSERVATION_CTRL1_FSK_OBSERVE_EN_1_DEFAULT     0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: FSK_OBSERVE_EN_0 [10:10] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_FSK_OBSERVE_EN_0_MASK        0x00000400
#define BCHP_TM_CLK_OBSERVATION_CTRL1_FSK_OBSERVE_EN_0_SHIFT       10
#define BCHP_TM_CLK_OBSERVATION_CTRL1_FSK_OBSERVE_EN_0_DEFAULT     0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: XBAR_OBSERVE_EN [09:09] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_XBAR_OBSERVE_EN_MASK         0x00000200
#define BCHP_TM_CLK_OBSERVATION_CTRL1_XBAR_OBSERVE_EN_SHIFT        9
#define BCHP_TM_CLK_OBSERVATION_CTRL1_XBAR_OBSERVE_EN_DEFAULT      0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: AIF_MDAC_OBSERVE_EN [08:08] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF_MDAC_OBSERVE_EN_MASK     0x00000100
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF_MDAC_OBSERVE_EN_SHIFT    8
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF_MDAC_OBSERVE_EN_DEFAULT  0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: AIF3_OBSERVE_EN_1 [07:07] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF3_OBSERVE_EN_1_MASK       0x00000080
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF3_OBSERVE_EN_1_SHIFT      7
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF3_OBSERVE_EN_1_DEFAULT    0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: AIF3_OBSERVE_EN_0 [06:06] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF3_OBSERVE_EN_0_MASK       0x00000040
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF3_OBSERVE_EN_0_SHIFT      6
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF3_OBSERVE_EN_0_DEFAULT    0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: AIF2_OBSERVE_EN_1 [05:05] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF2_OBSERVE_EN_1_MASK       0x00000020
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF2_OBSERVE_EN_1_SHIFT      5
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF2_OBSERVE_EN_1_DEFAULT    0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: AIF2_OBSERVE_EN_0 [04:04] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF2_OBSERVE_EN_0_MASK       0x00000010
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF2_OBSERVE_EN_0_SHIFT      4
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF2_OBSERVE_EN_0_DEFAULT    0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: AIF1_OBSERVE_EN_1 [03:03] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF1_OBSERVE_EN_1_MASK       0x00000008
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF1_OBSERVE_EN_1_SHIFT      3
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF1_OBSERVE_EN_1_DEFAULT    0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: AIF1_OBSERVE_EN_0 [02:02] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF1_OBSERVE_EN_0_MASK       0x00000004
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF1_OBSERVE_EN_0_SHIFT      2
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF1_OBSERVE_EN_0_DEFAULT    0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: AIF0_OBSERVE_EN_1 [01:01] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF0_OBSERVE_EN_1_MASK       0x00000002
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF0_OBSERVE_EN_1_SHIFT      1
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF0_OBSERVE_EN_1_DEFAULT    0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: AIF0_OBSERVE_EN_0 [00:00] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF0_OBSERVE_EN_0_MASK       0x00000001
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF0_OBSERVE_EN_0_SHIFT      0
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF0_OBSERVE_EN_0_DEFAULT    0x00000000

/***************************************************************************
 *CLK_OBSERVATION_CTRL2 - Clock Observation Control Register 2
 ***************************************************************************/
/* TM :: CLK_OBSERVATION_CTRL2 :: RSVD [31:14] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_RSVD_MASK                    0xffffc000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_RSVD_SHIFT                   14
#define BCHP_TM_CLK_OBSERVATION_CTRL2_RSVD_DEFAULT                 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: OC_OBSERVE_DIV_EN [13:13] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_OC_OBSERVE_DIV_EN_MASK       0x00002000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_OC_OBSERVE_DIV_EN_SHIFT      13
#define BCHP_TM_CLK_OBSERVATION_CTRL2_OC_OBSERVE_DIV_EN_DEFAULT    0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: AVS_OBSERVE_DIV_EN [12:12] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AVS_OBSERVE_DIV_EN_MASK      0x00001000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AVS_OBSERVE_DIV_EN_SHIFT     12
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AVS_OBSERVE_DIV_EN_DEFAULT   0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: FSK_OBSERVE_DIV_EN_1 [11:11] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_FSK_OBSERVE_DIV_EN_1_MASK    0x00000800
#define BCHP_TM_CLK_OBSERVATION_CTRL2_FSK_OBSERVE_DIV_EN_1_SHIFT   11
#define BCHP_TM_CLK_OBSERVATION_CTRL2_FSK_OBSERVE_DIV_EN_1_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: FSK_OBSERVE_DIV_EN_0 [10:10] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_FSK_OBSERVE_DIV_EN_0_MASK    0x00000400
#define BCHP_TM_CLK_OBSERVATION_CTRL2_FSK_OBSERVE_DIV_EN_0_SHIFT   10
#define BCHP_TM_CLK_OBSERVATION_CTRL2_FSK_OBSERVE_DIV_EN_0_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: XBAR_OBSERVE_DIV_EN [09:09] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_XBAR_OBSERVE_DIV_EN_MASK     0x00000200
#define BCHP_TM_CLK_OBSERVATION_CTRL2_XBAR_OBSERVE_DIV_EN_SHIFT    9
#define BCHP_TM_CLK_OBSERVATION_CTRL2_XBAR_OBSERVE_DIV_EN_DEFAULT  0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: AIF_MDAC_OBSERVE_DIV_EN [08:08] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF_MDAC_OBSERVE_DIV_EN_MASK 0x00000100
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF_MDAC_OBSERVE_DIV_EN_SHIFT 8
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF_MDAC_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: AIF3_OBSERVE_DIV_EN_1 [07:07] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF3_OBSERVE_DIV_EN_1_MASK   0x00000080
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF3_OBSERVE_DIV_EN_1_SHIFT  7
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF3_OBSERVE_DIV_EN_1_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: AIF3_OBSERVE_DIV_EN_0 [06:06] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF3_OBSERVE_DIV_EN_0_MASK   0x00000040
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF3_OBSERVE_DIV_EN_0_SHIFT  6
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF3_OBSERVE_DIV_EN_0_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: AIF2_OBSERVE_DIV_EN_1 [05:05] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF2_OBSERVE_DIV_EN_1_MASK   0x00000020
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF2_OBSERVE_DIV_EN_1_SHIFT  5
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF2_OBSERVE_DIV_EN_1_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: AIF2_OBSERVE_DIV_EN_0 [04:04] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF2_OBSERVE_DIV_EN_0_MASK   0x00000010
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF2_OBSERVE_DIV_EN_0_SHIFT  4
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF2_OBSERVE_DIV_EN_0_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: AIF1_OBSERVE_DIV_EN_1 [03:03] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF1_OBSERVE_DIV_EN_1_MASK   0x00000008
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF1_OBSERVE_DIV_EN_1_SHIFT  3
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF1_OBSERVE_DIV_EN_1_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: AIF1_OBSERVE_DIV_EN_0 [02:02] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF1_OBSERVE_DIV_EN_0_MASK   0x00000004
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF1_OBSERVE_DIV_EN_0_SHIFT  2
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF1_OBSERVE_DIV_EN_0_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: AIF0_OBSERVE_DIV_EN_1 [01:01] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF0_OBSERVE_DIV_EN_1_MASK   0x00000002
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF0_OBSERVE_DIV_EN_1_SHIFT  1
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF0_OBSERVE_DIV_EN_1_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: AIF0_OBSERVE_DIV_EN_0 [00:00] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF0_OBSERVE_DIV_EN_0_MASK   0x00000001
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF0_OBSERVE_DIV_EN_0_SHIFT  0
#define BCHP_TM_CLK_OBSERVATION_CTRL2_AIF0_OBSERVE_DIV_EN_0_DEFAULT 0x00000000

/***************************************************************************
 *CLK_OBSERVATION_CTRL3 - Clock Observation Control Register 3
 ***************************************************************************/
/* TM :: CLK_OBSERVATION_CTRL3 :: AIF3_OBSERVE_MUX_CTRL_1 [31:28] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF3_OBSERVE_MUX_CTRL_1_MASK 0xf0000000
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF3_OBSERVE_MUX_CTRL_1_SHIFT 28
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF3_OBSERVE_MUX_CTRL_1_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: AIF3_OBSERVE_MUX_CTRL_0 [27:24] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF3_OBSERVE_MUX_CTRL_0_MASK 0x0f000000
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF3_OBSERVE_MUX_CTRL_0_SHIFT 24
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF3_OBSERVE_MUX_CTRL_0_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: AIF2_OBSERVE_MUX_CTRL_1 [23:20] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF2_OBSERVE_MUX_CTRL_1_MASK 0x00f00000
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF2_OBSERVE_MUX_CTRL_1_SHIFT 20
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF2_OBSERVE_MUX_CTRL_1_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: AIF2_OBSERVE_MUX_CTRL_0 [19:16] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF2_OBSERVE_MUX_CTRL_0_MASK 0x000f0000
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF2_OBSERVE_MUX_CTRL_0_SHIFT 16
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF2_OBSERVE_MUX_CTRL_0_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: AIF1_OBSERVE_MUX_CTRL_1 [15:12] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF1_OBSERVE_MUX_CTRL_1_MASK 0x0000f000
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF1_OBSERVE_MUX_CTRL_1_SHIFT 12
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF1_OBSERVE_MUX_CTRL_1_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: AIF1_OBSERVE_MUX_CTRL_0 [11:08] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF1_OBSERVE_MUX_CTRL_0_MASK 0x00000f00
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF1_OBSERVE_MUX_CTRL_0_SHIFT 8
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF1_OBSERVE_MUX_CTRL_0_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: AIF0_OBSERVE_MUX_CTRL_1 [07:04] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF0_OBSERVE_MUX_CTRL_1_MASK 0x000000f0
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF0_OBSERVE_MUX_CTRL_1_SHIFT 4
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF0_OBSERVE_MUX_CTRL_1_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: AIF0_OBSERVE_MUX_CTRL_0 [03:00] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF0_OBSERVE_MUX_CTRL_0_MASK 0x0000000f
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF0_OBSERVE_MUX_CTRL_0_SHIFT 0
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF0_OBSERVE_MUX_CTRL_0_DEFAULT 0x00000000

/***************************************************************************
 *CLK_OBSERVATION_CTRL4 - Clock Observation Control Register 4
 ***************************************************************************/
/* TM :: CLK_OBSERVATION_CTRL4 :: RSVD [31:24] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_RSVD_MASK                    0xff000000
#define BCHP_TM_CLK_OBSERVATION_CTRL4_RSVD_SHIFT                   24
#define BCHP_TM_CLK_OBSERVATION_CTRL4_RSVD_DEFAULT                 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: OC_OBSERVE_MUX_CTRL [23:20] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_OC_OBSERVE_MUX_CTRL_MASK     0x00f00000
#define BCHP_TM_CLK_OBSERVATION_CTRL4_OC_OBSERVE_MUX_CTRL_SHIFT    20
#define BCHP_TM_CLK_OBSERVATION_CTRL4_OC_OBSERVE_MUX_CTRL_DEFAULT  0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: AVS_OBSERVE_MUX_CTRL [19:16] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_AVS_OBSERVE_MUX_CTRL_MASK    0x000f0000
#define BCHP_TM_CLK_OBSERVATION_CTRL4_AVS_OBSERVE_MUX_CTRL_SHIFT   16
#define BCHP_TM_CLK_OBSERVATION_CTRL4_AVS_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: FSK_OBSERVE_MUX_CTRL_1 [15:12] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_FSK_OBSERVE_MUX_CTRL_1_MASK  0x0000f000
#define BCHP_TM_CLK_OBSERVATION_CTRL4_FSK_OBSERVE_MUX_CTRL_1_SHIFT 12
#define BCHP_TM_CLK_OBSERVATION_CTRL4_FSK_OBSERVE_MUX_CTRL_1_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: FSK_OBSERVE_MUX_CTRL_0 [11:08] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_FSK_OBSERVE_MUX_CTRL_0_MASK  0x00000f00
#define BCHP_TM_CLK_OBSERVATION_CTRL4_FSK_OBSERVE_MUX_CTRL_0_SHIFT 8
#define BCHP_TM_CLK_OBSERVATION_CTRL4_FSK_OBSERVE_MUX_CTRL_0_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: XBAR_OBSERVE_MUX_CTRL [07:04] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_XBAR_OBSERVE_MUX_CTRL_MASK   0x000000f0
#define BCHP_TM_CLK_OBSERVATION_CTRL4_XBAR_OBSERVE_MUX_CTRL_SHIFT  4
#define BCHP_TM_CLK_OBSERVATION_CTRL4_XBAR_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: AIF_MDAC_OBSERVE_MUX_CTRL [03:00] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_AIF_MDAC_OBSERVE_MUX_CTRL_MASK 0x0000000f
#define BCHP_TM_CLK_OBSERVATION_CTRL4_AIF_MDAC_OBSERVE_MUX_CTRL_SHIFT 0
#define BCHP_TM_CLK_OBSERVATION_CTRL4_AIF_MDAC_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/***************************************************************************
 *FSK_MISC_CTRL - FSK MISC Control Register
 ***************************************************************************/
/* TM :: FSK_MISC_CTRL :: RSVD [31:01] */
#define BCHP_TM_FSK_MISC_CTRL_RSVD_MASK                            0xfffffffe
#define BCHP_TM_FSK_MISC_CTRL_RSVD_SHIFT                           1
#define BCHP_TM_FSK_MISC_CTRL_RSVD_DEFAULT                         0x00000000

/* TM :: FSK_MISC_CTRL :: FSK_PROGRAMMING_DISABLE [00:00] */
#define BCHP_TM_FSK_MISC_CTRL_FSK_PROGRAMMING_DISABLE_MASK         0x00000001
#define BCHP_TM_FSK_MISC_CTRL_FSK_PROGRAMMING_DISABLE_SHIFT        0
#define BCHP_TM_FSK_MISC_CTRL_FSK_PROGRAMMING_DISABLE_DEFAULT      0x00000000

/***************************************************************************
 *ICID_DATA7 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA7 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA7_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA7_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA7_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA6 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA6 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA6_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA6_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA6_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA5 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA5 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA5_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA5_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA5_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA4 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA4 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA4_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA4_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA4_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA3 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA3 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA3_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA3_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA3_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA2 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA2 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA2_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA2_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA2_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA1 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA1 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA1_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA1_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA1_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA0 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA0 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA0_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA0_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA0_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_READ - ICID Read Register
 ***************************************************************************/
/* TM :: ICID_READ :: RSVD [31:01] */
#define BCHP_TM_ICID_READ_RSVD_MASK                                0xfffffffe
#define BCHP_TM_ICID_READ_RSVD_SHIFT                               1
#define BCHP_TM_ICID_READ_RSVD_DEFAULT                             0x00000000

/* TM :: ICID_READ :: EN [00:00] */
#define BCHP_TM_ICID_READ_EN_MASK                                  0x00000001
#define BCHP_TM_ICID_READ_EN_SHIFT                                 0
#define BCHP_TM_ICID_READ_EN_DEFAULT                               0x00000000

/***************************************************************************
 *ICID_CLK_CTRL - ICID Clock Register
 ***************************************************************************/
/* TM :: ICID_CLK_CTRL :: RSVD [31:08] */
#define BCHP_TM_ICID_CLK_CTRL_RSVD_MASK                            0xffffff00
#define BCHP_TM_ICID_CLK_CTRL_RSVD_SHIFT                           8
#define BCHP_TM_ICID_CLK_CTRL_RSVD_DEFAULT                         0x00000000

/* TM :: ICID_CLK_CTRL :: DIV [07:00] */
#define BCHP_TM_ICID_CLK_CTRL_DIV_MASK                             0x000000ff
#define BCHP_TM_ICID_CLK_CTRL_DIV_SHIFT                            0
#define BCHP_TM_ICID_CLK_CTRL_DIV_DEFAULT                          0x00000064

/***************************************************************************
 *ICID_MISC_CTRL - ICID Miscellaneous Control Register
 ***************************************************************************/
/* TM :: ICID_MISC_CTRL :: RSVD_2 [31:08] */
#define BCHP_TM_ICID_MISC_CTRL_RSVD_2_MASK                         0xffffff00
#define BCHP_TM_ICID_MISC_CTRL_RSVD_2_SHIFT                        8
#define BCHP_TM_ICID_MISC_CTRL_RSVD_2_DEFAULT                      0x00000000

/* TM :: ICID_MISC_CTRL :: RSVD_1 [07:06] */
#define BCHP_TM_ICID_MISC_CTRL_RSVD_1_MASK                         0x000000c0
#define BCHP_TM_ICID_MISC_CTRL_RSVD_1_SHIFT                        6
#define BCHP_TM_ICID_MISC_CTRL_RSVD_1_DEFAULT                      0x00000000

/* TM :: ICID_MISC_CTRL :: NUM_DUMMY_BITS_INIT [05:05] */
#define BCHP_TM_ICID_MISC_CTRL_NUM_DUMMY_BITS_INIT_MASK            0x00000020
#define BCHP_TM_ICID_MISC_CTRL_NUM_DUMMY_BITS_INIT_SHIFT           5
#define BCHP_TM_ICID_MISC_CTRL_NUM_DUMMY_BITS_INIT_DEFAULT         0x00000001

/* TM :: ICID_MISC_CTRL :: NUM_DUMMY_BITS_DATA [04:04] */
#define BCHP_TM_ICID_MISC_CTRL_NUM_DUMMY_BITS_DATA_MASK            0x00000010
#define BCHP_TM_ICID_MISC_CTRL_NUM_DUMMY_BITS_DATA_SHIFT           4
#define BCHP_TM_ICID_MISC_CTRL_NUM_DUMMY_BITS_DATA_DEFAULT         0x00000001

/* TM :: ICID_MISC_CTRL :: RSVD_0 [03:03] */
#define BCHP_TM_ICID_MISC_CTRL_RSVD_0_MASK                         0x00000008
#define BCHP_TM_ICID_MISC_CTRL_RSVD_0_SHIFT                        3
#define BCHP_TM_ICID_MISC_CTRL_RSVD_0_DEFAULT                      0x00000000

/* TM :: ICID_MISC_CTRL :: DIS_SELF_CLR_READ_EN [02:02] */
#define BCHP_TM_ICID_MISC_CTRL_DIS_SELF_CLR_READ_EN_MASK           0x00000004
#define BCHP_TM_ICID_MISC_CTRL_DIS_SELF_CLR_READ_EN_SHIFT          2
#define BCHP_TM_ICID_MISC_CTRL_DIS_SELF_CLR_READ_EN_DEFAULT        0x00000000

/* TM :: ICID_MISC_CTRL :: TP_EN [01:01] */
#define BCHP_TM_ICID_MISC_CTRL_TP_EN_MASK                          0x00000002
#define BCHP_TM_ICID_MISC_CTRL_TP_EN_SHIFT                         1
#define BCHP_TM_ICID_MISC_CTRL_TP_EN_DEFAULT                       0x00000000

/* TM :: ICID_MISC_CTRL :: SW_EN [00:00] */
#define BCHP_TM_ICID_MISC_CTRL_SW_EN_MASK                          0x00000001
#define BCHP_TM_ICID_MISC_CTRL_SW_EN_SHIFT                         0
#define BCHP_TM_ICID_MISC_CTRL_SW_EN_DEFAULT                       0x00000000

/***************************************************************************
 *SPARE_REG0 - Spare Register 0
 ***************************************************************************/
/* TM :: SPARE_REG0 :: RSVD [31:00] */
#define BCHP_TM_SPARE_REG0_RSVD_MASK                               0xffffffff
#define BCHP_TM_SPARE_REG0_RSVD_SHIFT                              0
#define BCHP_TM_SPARE_REG0_RSVD_DEFAULT                            0xffff0000

/***************************************************************************
 *PWM0_CTRL - PWM0 Control
 ***************************************************************************/
/* TM :: PWM0_CTRL :: DUTY_CYCLE [31:16] */
#define BCHP_TM_PWM0_CTRL_DUTY_CYCLE_MASK                          0xffff0000
#define BCHP_TM_PWM0_CTRL_DUTY_CYCLE_SHIFT                         16
#define BCHP_TM_PWM0_CTRL_DUTY_CYCLE_DEFAULT                       0x00000000

/* TM :: PWM0_CTRL :: PERIOD [15:00] */
#define BCHP_TM_PWM0_CTRL_PERIOD_MASK                              0x0000ffff
#define BCHP_TM_PWM0_CTRL_PERIOD_SHIFT                             0
#define BCHP_TM_PWM0_CTRL_PERIOD_DEFAULT                           0x00000000

/***************************************************************************
 *PWM1_CTRL - PWM1 Control
 ***************************************************************************/
/* TM :: PWM1_CTRL :: DUTY_CYCLE [31:16] */
#define BCHP_TM_PWM1_CTRL_DUTY_CYCLE_MASK                          0xffff0000
#define BCHP_TM_PWM1_CTRL_DUTY_CYCLE_SHIFT                         16
#define BCHP_TM_PWM1_CTRL_DUTY_CYCLE_DEFAULT                       0x00000000

/* TM :: PWM1_CTRL :: PERIOD [15:00] */
#define BCHP_TM_PWM1_CTRL_PERIOD_MASK                              0x0000ffff
#define BCHP_TM_PWM1_CTRL_PERIOD_SHIFT                             0
#define BCHP_TM_PWM1_CTRL_PERIOD_DEFAULT                           0x00000000

/***************************************************************************
 *PWM2_CTRL - PWM2 Control
 ***************************************************************************/
/* TM :: PWM2_CTRL :: DUTY_CYCLE [31:16] */
#define BCHP_TM_PWM2_CTRL_DUTY_CYCLE_MASK                          0xffff0000
#define BCHP_TM_PWM2_CTRL_DUTY_CYCLE_SHIFT                         16
#define BCHP_TM_PWM2_CTRL_DUTY_CYCLE_DEFAULT                       0x00000000

/* TM :: PWM2_CTRL :: PERIOD [15:00] */
#define BCHP_TM_PWM2_CTRL_PERIOD_MASK                              0x0000ffff
#define BCHP_TM_PWM2_CTRL_PERIOD_SHIFT                             0
#define BCHP_TM_PWM2_CTRL_PERIOD_DEFAULT                           0x00000000

/***************************************************************************
 *PWM3_CTRL - PWM3 Control
 ***************************************************************************/
/* TM :: PWM3_CTRL :: DUTY_CYCLE [31:16] */
#define BCHP_TM_PWM3_CTRL_DUTY_CYCLE_MASK                          0xffff0000
#define BCHP_TM_PWM3_CTRL_DUTY_CYCLE_SHIFT                         16
#define BCHP_TM_PWM3_CTRL_DUTY_CYCLE_DEFAULT                       0x00000000

/* TM :: PWM3_CTRL :: PERIOD [15:00] */
#define BCHP_TM_PWM3_CTRL_PERIOD_MASK                              0x0000ffff
#define BCHP_TM_PWM3_CTRL_PERIOD_SHIFT                             0
#define BCHP_TM_PWM3_CTRL_PERIOD_DEFAULT                           0x00000000

/***************************************************************************
 *PWM4_CTRL - PWM4 Control
 ***************************************************************************/
/* TM :: PWM4_CTRL :: DUTY_CYCLE [31:16] */
#define BCHP_TM_PWM4_CTRL_DUTY_CYCLE_MASK                          0xffff0000
#define BCHP_TM_PWM4_CTRL_DUTY_CYCLE_SHIFT                         16
#define BCHP_TM_PWM4_CTRL_DUTY_CYCLE_DEFAULT                       0x00000000

/* TM :: PWM4_CTRL :: PERIOD [15:00] */
#define BCHP_TM_PWM4_CTRL_PERIOD_MASK                              0x0000ffff
#define BCHP_TM_PWM4_CTRL_PERIOD_SHIFT                             0
#define BCHP_TM_PWM4_CTRL_PERIOD_DEFAULT                           0x00000000

/***************************************************************************
 *PWM5_CTRL - PWM5 Control
 ***************************************************************************/
/* TM :: PWM5_CTRL :: DUTY_CYCLE [31:16] */
#define BCHP_TM_PWM5_CTRL_DUTY_CYCLE_MASK                          0xffff0000
#define BCHP_TM_PWM5_CTRL_DUTY_CYCLE_SHIFT                         16
#define BCHP_TM_PWM5_CTRL_DUTY_CYCLE_DEFAULT                       0x00000000

/* TM :: PWM5_CTRL :: PERIOD [15:00] */
#define BCHP_TM_PWM5_CTRL_PERIOD_MASK                              0x0000ffff
#define BCHP_TM_PWM5_CTRL_PERIOD_SHIFT                             0
#define BCHP_TM_PWM5_CTRL_PERIOD_DEFAULT                           0x00000000

/***************************************************************************
 *PWM6_CTRL - PWM6 Control
 ***************************************************************************/
/* TM :: PWM6_CTRL :: DUTY_CYCLE [31:16] */
#define BCHP_TM_PWM6_CTRL_DUTY_CYCLE_MASK                          0xffff0000
#define BCHP_TM_PWM6_CTRL_DUTY_CYCLE_SHIFT                         16
#define BCHP_TM_PWM6_CTRL_DUTY_CYCLE_DEFAULT                       0x00000000

/* TM :: PWM6_CTRL :: PERIOD [15:00] */
#define BCHP_TM_PWM6_CTRL_PERIOD_MASK                              0x0000ffff
#define BCHP_TM_PWM6_CTRL_PERIOD_SHIFT                             0
#define BCHP_TM_PWM6_CTRL_PERIOD_DEFAULT                           0x00000000

/***************************************************************************
 *PWM7_CTRL - PWM7 Control
 ***************************************************************************/
/* TM :: PWM7_CTRL :: DUTY_CYCLE [31:16] */
#define BCHP_TM_PWM7_CTRL_DUTY_CYCLE_MASK                          0xffff0000
#define BCHP_TM_PWM7_CTRL_DUTY_CYCLE_SHIFT                         16
#define BCHP_TM_PWM7_CTRL_DUTY_CYCLE_DEFAULT                       0x00000000

/* TM :: PWM7_CTRL :: PERIOD [15:00] */
#define BCHP_TM_PWM7_CTRL_PERIOD_MASK                              0x0000ffff
#define BCHP_TM_PWM7_CTRL_PERIOD_SHIFT                             0
#define BCHP_TM_PWM7_CTRL_PERIOD_DEFAULT                           0x00000000

/***************************************************************************
 *PWM_ENABLE_CTRL1 - PWM Enable Control 1
 ***************************************************************************/
/* TM :: PWM_ENABLE_CTRL1 :: PWM7_PARAM_UPDATE [31:31] */
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM7_PARAM_UPDATE_MASK            0x80000000
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM7_PARAM_UPDATE_SHIFT           31
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM7_PARAM_UPDATE_DEFAULT         0x00000000

/* TM :: PWM_ENABLE_CTRL1 :: PWM7_START_VALUE [30:30] */
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM7_START_VALUE_MASK             0x40000000
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM7_START_VALUE_SHIFT            30
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM7_START_VALUE_DEFAULT          0x00000001

/* TM :: PWM_ENABLE_CTRL1 :: PWM7_HALT_START [29:28] */
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM7_HALT_START_MASK              0x30000000
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM7_HALT_START_SHIFT             28
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM7_HALT_START_DEFAULT           0x00000003

/* TM :: PWM_ENABLE_CTRL1 :: PWM6_PARAM_UPDATE [27:27] */
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM6_PARAM_UPDATE_MASK            0x08000000
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM6_PARAM_UPDATE_SHIFT           27
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM6_PARAM_UPDATE_DEFAULT         0x00000000

/* TM :: PWM_ENABLE_CTRL1 :: PWM6_START_VALUE [26:26] */
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM6_START_VALUE_MASK             0x04000000
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM6_START_VALUE_SHIFT            26
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM6_START_VALUE_DEFAULT          0x00000001

/* TM :: PWM_ENABLE_CTRL1 :: PWM6_HALT_START [25:24] */
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM6_HALT_START_MASK              0x03000000
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM6_HALT_START_SHIFT             24
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM6_HALT_START_DEFAULT           0x00000003

/* TM :: PWM_ENABLE_CTRL1 :: PWM5_PARAM_UPDATE [23:23] */
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM5_PARAM_UPDATE_MASK            0x00800000
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM5_PARAM_UPDATE_SHIFT           23
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM5_PARAM_UPDATE_DEFAULT         0x00000000

/* TM :: PWM_ENABLE_CTRL1 :: PWM5_START_VALUE [22:22] */
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM5_START_VALUE_MASK             0x00400000
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM5_START_VALUE_SHIFT            22
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM5_START_VALUE_DEFAULT          0x00000001

/* TM :: PWM_ENABLE_CTRL1 :: PWM5_HALT_START [21:20] */
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM5_HALT_START_MASK              0x00300000
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM5_HALT_START_SHIFT             20
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM5_HALT_START_DEFAULT           0x00000003

/* TM :: PWM_ENABLE_CTRL1 :: PWM4_PARAM_UPDATE [19:19] */
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM4_PARAM_UPDATE_MASK            0x00080000
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM4_PARAM_UPDATE_SHIFT           19
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM4_PARAM_UPDATE_DEFAULT         0x00000000

/* TM :: PWM_ENABLE_CTRL1 :: PWM4_START_VALUE [18:18] */
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM4_START_VALUE_MASK             0x00040000
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM4_START_VALUE_SHIFT            18
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM4_START_VALUE_DEFAULT          0x00000001

/* TM :: PWM_ENABLE_CTRL1 :: PWM4_HALT_START [17:16] */
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM4_HALT_START_MASK              0x00030000
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM4_HALT_START_SHIFT             16
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM4_HALT_START_DEFAULT           0x00000003

/* TM :: PWM_ENABLE_CTRL1 :: PWM3_PARAM_UPDATE [15:15] */
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM3_PARAM_UPDATE_MASK            0x00008000
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM3_PARAM_UPDATE_SHIFT           15
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM3_PARAM_UPDATE_DEFAULT         0x00000000

/* TM :: PWM_ENABLE_CTRL1 :: PWM3_START_VALUE [14:14] */
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM3_START_VALUE_MASK             0x00004000
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM3_START_VALUE_SHIFT            14
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM3_START_VALUE_DEFAULT          0x00000001

/* TM :: PWM_ENABLE_CTRL1 :: PWM3_HALT_START [13:12] */
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM3_HALT_START_MASK              0x00003000
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM3_HALT_START_SHIFT             12
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM3_HALT_START_DEFAULT           0x00000003

/* TM :: PWM_ENABLE_CTRL1 :: PWM2_PARAM_UPDATE [11:11] */
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM2_PARAM_UPDATE_MASK            0x00000800
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM2_PARAM_UPDATE_SHIFT           11
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM2_PARAM_UPDATE_DEFAULT         0x00000000

/* TM :: PWM_ENABLE_CTRL1 :: PWM2_START_VALUE [10:10] */
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM2_START_VALUE_MASK             0x00000400
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM2_START_VALUE_SHIFT            10
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM2_START_VALUE_DEFAULT          0x00000001

/* TM :: PWM_ENABLE_CTRL1 :: PWM2_HALT_START [09:08] */
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM2_HALT_START_MASK              0x00000300
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM2_HALT_START_SHIFT             8
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM2_HALT_START_DEFAULT           0x00000003

/* TM :: PWM_ENABLE_CTRL1 :: PWM1_PARAM_UPDATE [07:07] */
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM1_PARAM_UPDATE_MASK            0x00000080
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM1_PARAM_UPDATE_SHIFT           7
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM1_PARAM_UPDATE_DEFAULT         0x00000000

/* TM :: PWM_ENABLE_CTRL1 :: PWM1_START_VALUE [06:06] */
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM1_START_VALUE_MASK             0x00000040
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM1_START_VALUE_SHIFT            6
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM1_START_VALUE_DEFAULT          0x00000001

/* TM :: PWM_ENABLE_CTRL1 :: PWM1_HALT_START [05:04] */
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM1_HALT_START_MASK              0x00000030
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM1_HALT_START_SHIFT             4
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM1_HALT_START_DEFAULT           0x00000003

/* TM :: PWM_ENABLE_CTRL1 :: PWM0_PARAM_UPDATE [03:03] */
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM0_PARAM_UPDATE_MASK            0x00000008
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM0_PARAM_UPDATE_SHIFT           3
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM0_PARAM_UPDATE_DEFAULT         0x00000000

/* TM :: PWM_ENABLE_CTRL1 :: PWM0_START_VALUE [02:02] */
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM0_START_VALUE_MASK             0x00000004
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM0_START_VALUE_SHIFT            2
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM0_START_VALUE_DEFAULT          0x00000001

/* TM :: PWM_ENABLE_CTRL1 :: PWM0_HALT_START [01:00] */
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM0_HALT_START_MASK              0x00000003
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM0_HALT_START_SHIFT             0
#define BCHP_TM_PWM_ENABLE_CTRL1_PWM0_HALT_START_DEFAULT           0x00000003

/***************************************************************************
 *PWM_ENABLE_CTRL2 - PWM Enable Control 2
 ***************************************************************************/
/* TM :: PWM_ENABLE_CTRL2 :: PWM7_DELTA_SIGMA_MODE [31:31] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM7_DELTA_SIGMA_MODE_MASK        0x80000000
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM7_DELTA_SIGMA_MODE_SHIFT       31
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM7_DELTA_SIGMA_MODE_DEFAULT     0x00000000

/* TM :: PWM_ENABLE_CTRL2 :: PWM6_DELTA_SIGMA_MODE [30:30] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM6_DELTA_SIGMA_MODE_MASK        0x40000000
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM6_DELTA_SIGMA_MODE_SHIFT       30
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM6_DELTA_SIGMA_MODE_DEFAULT     0x00000000

/* TM :: PWM_ENABLE_CTRL2 :: PWM5_DELTA_SIGMA_MODE [29:29] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM5_DELTA_SIGMA_MODE_MASK        0x20000000
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM5_DELTA_SIGMA_MODE_SHIFT       29
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM5_DELTA_SIGMA_MODE_DEFAULT     0x00000000

/* TM :: PWM_ENABLE_CTRL2 :: PWM4_DELTA_SIGMA_MODE [28:28] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM4_DELTA_SIGMA_MODE_MASK        0x10000000
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM4_DELTA_SIGMA_MODE_SHIFT       28
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM4_DELTA_SIGMA_MODE_DEFAULT     0x00000000

/* TM :: PWM_ENABLE_CTRL2 :: PWM3_DELTA_SIGMA_MODE [27:27] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM3_DELTA_SIGMA_MODE_MASK        0x08000000
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM3_DELTA_SIGMA_MODE_SHIFT       27
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM3_DELTA_SIGMA_MODE_DEFAULT     0x00000000

/* TM :: PWM_ENABLE_CTRL2 :: PWM2_DELTA_SIGMA_MODE [26:26] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM2_DELTA_SIGMA_MODE_MASK        0x04000000
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM2_DELTA_SIGMA_MODE_SHIFT       26
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM2_DELTA_SIGMA_MODE_DEFAULT     0x00000000

/* TM :: PWM_ENABLE_CTRL2 :: PWM1_DELTA_SIGMA_MODE [25:25] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM1_DELTA_SIGMA_MODE_MASK        0x02000000
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM1_DELTA_SIGMA_MODE_SHIFT       25
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM1_DELTA_SIGMA_MODE_DEFAULT     0x00000000

/* TM :: PWM_ENABLE_CTRL2 :: PWM0_DELTA_SIGMA_MODE [24:24] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM0_DELTA_SIGMA_MODE_MASK        0x01000000
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM0_DELTA_SIGMA_MODE_SHIFT       24
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM0_DELTA_SIGMA_MODE_DEFAULT     0x00000000

/* TM :: PWM_ENABLE_CTRL2 :: PWM7_UPDATE_SELF_CLEAR [23:23] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM7_UPDATE_SELF_CLEAR_MASK       0x00800000
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM7_UPDATE_SELF_CLEAR_SHIFT      23
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM7_UPDATE_SELF_CLEAR_DEFAULT    0x00000001

/* TM :: PWM_ENABLE_CTRL2 :: PWM6_UPDATE_SELF_CLEAR [22:22] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM6_UPDATE_SELF_CLEAR_MASK       0x00400000
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM6_UPDATE_SELF_CLEAR_SHIFT      22
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM6_UPDATE_SELF_CLEAR_DEFAULT    0x00000001

/* TM :: PWM_ENABLE_CTRL2 :: PWM5_UPDATE_SELF_CLEAR [21:21] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM5_UPDATE_SELF_CLEAR_MASK       0x00200000
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM5_UPDATE_SELF_CLEAR_SHIFT      21
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM5_UPDATE_SELF_CLEAR_DEFAULT    0x00000001

/* TM :: PWM_ENABLE_CTRL2 :: PWM4_UPDATE_SELF_CLEAR [20:20] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM4_UPDATE_SELF_CLEAR_MASK       0x00100000
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM4_UPDATE_SELF_CLEAR_SHIFT      20
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM4_UPDATE_SELF_CLEAR_DEFAULT    0x00000001

/* TM :: PWM_ENABLE_CTRL2 :: PWM3_UPDATE_SELF_CLEAR [19:19] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM3_UPDATE_SELF_CLEAR_MASK       0x00080000
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM3_UPDATE_SELF_CLEAR_SHIFT      19
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM3_UPDATE_SELF_CLEAR_DEFAULT    0x00000001

/* TM :: PWM_ENABLE_CTRL2 :: PWM2_UPDATE_SELF_CLEAR [18:18] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM2_UPDATE_SELF_CLEAR_MASK       0x00040000
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM2_UPDATE_SELF_CLEAR_SHIFT      18
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM2_UPDATE_SELF_CLEAR_DEFAULT    0x00000001

/* TM :: PWM_ENABLE_CTRL2 :: PWM1_UPDATE_SELF_CLEAR [17:17] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM1_UPDATE_SELF_CLEAR_MASK       0x00020000
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM1_UPDATE_SELF_CLEAR_SHIFT      17
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM1_UPDATE_SELF_CLEAR_DEFAULT    0x00000001

/* TM :: PWM_ENABLE_CTRL2 :: PWM0_UPDATE_SELF_CLEAR [16:16] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM0_UPDATE_SELF_CLEAR_MASK       0x00010000
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM0_UPDATE_SELF_CLEAR_SHIFT      16
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM0_UPDATE_SELF_CLEAR_DEFAULT    0x00000001

/* TM :: PWM_ENABLE_CTRL2 :: PWM7_GROUP_OVERRIDE [15:15] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM7_GROUP_OVERRIDE_MASK          0x00008000
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM7_GROUP_OVERRIDE_SHIFT         15
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM7_GROUP_OVERRIDE_DEFAULT       0x00000000

/* TM :: PWM_ENABLE_CTRL2 :: PWM6_GROUP_OVERRIDE [14:14] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM6_GROUP_OVERRIDE_MASK          0x00004000
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM6_GROUP_OVERRIDE_SHIFT         14
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM6_GROUP_OVERRIDE_DEFAULT       0x00000000

/* TM :: PWM_ENABLE_CTRL2 :: PWM5_GROUP_OVERRIDE [13:13] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM5_GROUP_OVERRIDE_MASK          0x00002000
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM5_GROUP_OVERRIDE_SHIFT         13
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM5_GROUP_OVERRIDE_DEFAULT       0x00000000

/* TM :: PWM_ENABLE_CTRL2 :: PWM4_GROUP_OVERRIDE [12:12] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM4_GROUP_OVERRIDE_MASK          0x00001000
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM4_GROUP_OVERRIDE_SHIFT         12
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM4_GROUP_OVERRIDE_DEFAULT       0x00000000

/* TM :: PWM_ENABLE_CTRL2 :: PWM3_GROUP_OVERRIDE [11:11] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM3_GROUP_OVERRIDE_MASK          0x00000800
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM3_GROUP_OVERRIDE_SHIFT         11
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM3_GROUP_OVERRIDE_DEFAULT       0x00000000

/* TM :: PWM_ENABLE_CTRL2 :: PWM2_GROUP_OVERRIDE [10:10] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM2_GROUP_OVERRIDE_MASK          0x00000400
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM2_GROUP_OVERRIDE_SHIFT         10
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM2_GROUP_OVERRIDE_DEFAULT       0x00000000

/* TM :: PWM_ENABLE_CTRL2 :: PWM1_GROUP_OVERRIDE [09:09] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM1_GROUP_OVERRIDE_MASK          0x00000200
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM1_GROUP_OVERRIDE_SHIFT         9
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM1_GROUP_OVERRIDE_DEFAULT       0x00000000

/* TM :: PWM_ENABLE_CTRL2 :: PWM0_GROUP_OVERRIDE [08:08] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM0_GROUP_OVERRIDE_MASK          0x00000100
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM0_GROUP_OVERRIDE_SHIFT         8
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM0_GROUP_OVERRIDE_DEFAULT       0x00000000

/* TM :: PWM_ENABLE_CTRL2 :: RSVD [07:05] */
#define BCHP_TM_PWM_ENABLE_CTRL2_RSVD_MASK                         0x000000e0
#define BCHP_TM_PWM_ENABLE_CTRL2_RSVD_SHIFT                        5
#define BCHP_TM_PWM_ENABLE_CTRL2_RSVD_DEFAULT                      0x00000000

/* TM :: PWM_ENABLE_CTRL2 :: PWM_GROUP_UPDATE_SELF_CLEAR [04:04] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM_GROUP_UPDATE_SELF_CLEAR_MASK  0x00000010
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM_GROUP_UPDATE_SELF_CLEAR_SHIFT 4
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM_GROUP_UPDATE_SELF_CLEAR_DEFAULT 0x00000001

/* TM :: PWM_ENABLE_CTRL2 :: PWM_GROUP_PARAM_UPDATE [03:03] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM_GROUP_PARAM_UPDATE_MASK       0x00000008
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM_GROUP_PARAM_UPDATE_SHIFT      3
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM_GROUP_PARAM_UPDATE_DEFAULT    0x00000000

/* TM :: PWM_ENABLE_CTRL2 :: PWM_GROUP_START_VALUE [02:02] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM_GROUP_START_VALUE_MASK        0x00000004
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM_GROUP_START_VALUE_SHIFT       2
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM_GROUP_START_VALUE_DEFAULT     0x00000001

/* TM :: PWM_ENABLE_CTRL2 :: PWM_GROUP_HALT_START [01:00] */
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM_GROUP_HALT_START_MASK         0x00000003
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM_GROUP_HALT_START_SHIFT        0
#define BCHP_TM_PWM_ENABLE_CTRL2_PWM_GROUP_HALT_START_DEFAULT      0x00000003

/***************************************************************************
 *SRAM_POWER_GATE_OUT_FSK_FTM_1 - SRAM POWER GATE OUT FSK_FTM_1
 ***************************************************************************/
/* TM :: SRAM_POWER_GATE_OUT_FSK_FTM_1 :: reserved0 [31:01] */
#define BCHP_TM_SRAM_POWER_GATE_OUT_FSK_FTM_1_reserved0_MASK       0xfffffffe
#define BCHP_TM_SRAM_POWER_GATE_OUT_FSK_FTM_1_reserved0_SHIFT      1

/* TM :: SRAM_POWER_GATE_OUT_FSK_FTM_1 :: SRAM_PDA_OUT_FSK_FTM_1 [00:00] */
#define BCHP_TM_SRAM_POWER_GATE_OUT_FSK_FTM_1_SRAM_PDA_OUT_FSK_FTM_1_MASK 0x00000001
#define BCHP_TM_SRAM_POWER_GATE_OUT_FSK_FTM_1_SRAM_PDA_OUT_FSK_FTM_1_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_FSK_FTM_1 - SRAM POWER GATE IN FSK_FTM_1
 ***************************************************************************/
/* TM :: SRAM_POWER_GATE_IN_FSK_FTM_1 :: reserved0 [31:01] */
#define BCHP_TM_SRAM_POWER_GATE_IN_FSK_FTM_1_reserved0_MASK        0xfffffffe
#define BCHP_TM_SRAM_POWER_GATE_IN_FSK_FTM_1_reserved0_SHIFT       1

/* TM :: SRAM_POWER_GATE_IN_FSK_FTM_1 :: SRAM_PDA_IN_FSK_FTM_1 [00:00] */
#define BCHP_TM_SRAM_POWER_GATE_IN_FSK_FTM_1_SRAM_PDA_IN_FSK_FTM_1_MASK 0x00000001
#define BCHP_TM_SRAM_POWER_GATE_IN_FSK_FTM_1_SRAM_PDA_IN_FSK_FTM_1_SHIFT 0
#define BCHP_TM_SRAM_POWER_GATE_IN_FSK_FTM_1_SRAM_PDA_IN_FSK_FTM_1_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_DSEC_0 - SRAM POWER GATE OUT DSEC_0
 ***************************************************************************/
/* TM :: SRAM_POWER_GATE_OUT_DSEC_0 :: reserved0 [31:01] */
#define BCHP_TM_SRAM_POWER_GATE_OUT_DSEC_0_reserved0_MASK          0xfffffffe
#define BCHP_TM_SRAM_POWER_GATE_OUT_DSEC_0_reserved0_SHIFT         1

/* TM :: SRAM_POWER_GATE_OUT_DSEC_0 :: SRAM_PDA_OUT_DSEC_0 [00:00] */
#define BCHP_TM_SRAM_POWER_GATE_OUT_DSEC_0_SRAM_PDA_OUT_DSEC_0_MASK 0x00000001
#define BCHP_TM_SRAM_POWER_GATE_OUT_DSEC_0_SRAM_PDA_OUT_DSEC_0_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_DSEC_0 - SRAM POWER GATE IN DSEC_0
 ***************************************************************************/
/* TM :: SRAM_POWER_GATE_IN_DSEC_0 :: reserved0 [31:01] */
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_0_reserved0_MASK           0xfffffffe
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_0_reserved0_SHIFT          1

/* TM :: SRAM_POWER_GATE_IN_DSEC_0 :: SRAM_PDA_IN_DSEC_0 [00:00] */
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_0_SRAM_PDA_IN_DSEC_0_MASK  0x00000001
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_0_SRAM_PDA_IN_DSEC_0_SHIFT 0
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_0_SRAM_PDA_IN_DSEC_0_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_DSEC_1 - SRAM POWER GATE OUT DSEC_1
 ***************************************************************************/
/* TM :: SRAM_POWER_GATE_OUT_DSEC_1 :: reserved0 [31:01] */
#define BCHP_TM_SRAM_POWER_GATE_OUT_DSEC_1_reserved0_MASK          0xfffffffe
#define BCHP_TM_SRAM_POWER_GATE_OUT_DSEC_1_reserved0_SHIFT         1

/* TM :: SRAM_POWER_GATE_OUT_DSEC_1 :: SRAM_PDA_OUT_DSEC_1 [00:00] */
#define BCHP_TM_SRAM_POWER_GATE_OUT_DSEC_1_SRAM_PDA_OUT_DSEC_1_MASK 0x00000001
#define BCHP_TM_SRAM_POWER_GATE_OUT_DSEC_1_SRAM_PDA_OUT_DSEC_1_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_DSEC_1 - SRAM POWER GATE IN DSEC_1
 ***************************************************************************/
/* TM :: SRAM_POWER_GATE_IN_DSEC_1 :: reserved0 [31:01] */
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_1_reserved0_MASK           0xfffffffe
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_1_reserved0_SHIFT          1

/* TM :: SRAM_POWER_GATE_IN_DSEC_1 :: SRAM_PDA_IN_DSEC_1 [00:00] */
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_1_SRAM_PDA_IN_DSEC_1_MASK  0x00000001
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_1_SRAM_PDA_IN_DSEC_1_SHIFT 0
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_1_SRAM_PDA_IN_DSEC_1_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_DSEC_2 - SRAM POWER GATE OUT DSEC_2
 ***************************************************************************/
/* TM :: SRAM_POWER_GATE_OUT_DSEC_2 :: reserved0 [31:01] */
#define BCHP_TM_SRAM_POWER_GATE_OUT_DSEC_2_reserved0_MASK          0xfffffffe
#define BCHP_TM_SRAM_POWER_GATE_OUT_DSEC_2_reserved0_SHIFT         1

/* TM :: SRAM_POWER_GATE_OUT_DSEC_2 :: SRAM_PDA_OUT_DSEC_2 [00:00] */
#define BCHP_TM_SRAM_POWER_GATE_OUT_DSEC_2_SRAM_PDA_OUT_DSEC_2_MASK 0x00000001
#define BCHP_TM_SRAM_POWER_GATE_OUT_DSEC_2_SRAM_PDA_OUT_DSEC_2_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_DSEC_2 - SRAM POWER GATE IN DSEC_2
 ***************************************************************************/
/* TM :: SRAM_POWER_GATE_IN_DSEC_2 :: reserved0 [31:01] */
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_2_reserved0_MASK           0xfffffffe
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_2_reserved0_SHIFT          1

/* TM :: SRAM_POWER_GATE_IN_DSEC_2 :: SRAM_PDA_IN_DSEC_2 [00:00] */
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_2_SRAM_PDA_IN_DSEC_2_MASK  0x00000001
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_2_SRAM_PDA_IN_DSEC_2_SHIFT 0
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_2_SRAM_PDA_IN_DSEC_2_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_DSEC_3 - SRAM POWER GATE OUT DSEC_3
 ***************************************************************************/
/* TM :: SRAM_POWER_GATE_OUT_DSEC_3 :: reserved0 [31:01] */
#define BCHP_TM_SRAM_POWER_GATE_OUT_DSEC_3_reserved0_MASK          0xfffffffe
#define BCHP_TM_SRAM_POWER_GATE_OUT_DSEC_3_reserved0_SHIFT         1

/* TM :: SRAM_POWER_GATE_OUT_DSEC_3 :: SRAM_PDA_OUT_DSEC_3 [00:00] */
#define BCHP_TM_SRAM_POWER_GATE_OUT_DSEC_3_SRAM_PDA_OUT_DSEC_3_MASK 0x00000001
#define BCHP_TM_SRAM_POWER_GATE_OUT_DSEC_3_SRAM_PDA_OUT_DSEC_3_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_DSEC_3 - SRAM POWER GATE IN DSEC_3
 ***************************************************************************/
/* TM :: SRAM_POWER_GATE_IN_DSEC_3 :: reserved0 [31:01] */
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_3_reserved0_MASK           0xfffffffe
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_3_reserved0_SHIFT          1

/* TM :: SRAM_POWER_GATE_IN_DSEC_3 :: SRAM_PDA_IN_DSEC_3 [00:00] */
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_3_SRAM_PDA_IN_DSEC_3_MASK  0x00000001
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_3_SRAM_PDA_IN_DSEC_3_SHIFT 0
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_3_SRAM_PDA_IN_DSEC_3_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_DSEC_4 - SRAM POWER GATE OUT DSEC_4
 ***************************************************************************/
/* TM :: SRAM_POWER_GATE_OUT_DSEC_4 :: reserved0 [31:01] */
#define BCHP_TM_SRAM_POWER_GATE_OUT_DSEC_4_reserved0_MASK          0xfffffffe
#define BCHP_TM_SRAM_POWER_GATE_OUT_DSEC_4_reserved0_SHIFT         1

/* TM :: SRAM_POWER_GATE_OUT_DSEC_4 :: SRAM_PDA_OUT_DSEC_4 [00:00] */
#define BCHP_TM_SRAM_POWER_GATE_OUT_DSEC_4_SRAM_PDA_OUT_DSEC_4_MASK 0x00000001
#define BCHP_TM_SRAM_POWER_GATE_OUT_DSEC_4_SRAM_PDA_OUT_DSEC_4_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_DSEC_4 - SRAM POWER GATE IN DSEC_4
 ***************************************************************************/
/* TM :: SRAM_POWER_GATE_IN_DSEC_4 :: reserved0 [31:01] */
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_4_reserved0_MASK           0xfffffffe
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_4_reserved0_SHIFT          1

/* TM :: SRAM_POWER_GATE_IN_DSEC_4 :: SRAM_PDA_IN_DSEC_4 [00:00] */
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_4_SRAM_PDA_IN_DSEC_4_MASK  0x00000001
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_4_SRAM_PDA_IN_DSEC_4_SHIFT 0
#define BCHP_TM_SRAM_POWER_GATE_IN_DSEC_4_SRAM_PDA_IN_DSEC_4_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_PERIPH_TOP - SRAM POWER GATE OUT PERIPH_TOP
 ***************************************************************************/
/* TM :: SRAM_POWER_GATE_OUT_PERIPH_TOP :: reserved0 [31:01] */
#define BCHP_TM_SRAM_POWER_GATE_OUT_PERIPH_TOP_reserved0_MASK      0xfffffffe
#define BCHP_TM_SRAM_POWER_GATE_OUT_PERIPH_TOP_reserved0_SHIFT     1

/* TM :: SRAM_POWER_GATE_OUT_PERIPH_TOP :: SRAM_PDA_OUT_PERIPH_TOP [00:00] */
#define BCHP_TM_SRAM_POWER_GATE_OUT_PERIPH_TOP_SRAM_PDA_OUT_PERIPH_TOP_MASK 0x00000001
#define BCHP_TM_SRAM_POWER_GATE_OUT_PERIPH_TOP_SRAM_PDA_OUT_PERIPH_TOP_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_PERIPH_TOP - SRAM POWER GATE IN PERIPH_TOP
 ***************************************************************************/
/* TM :: SRAM_POWER_GATE_IN_PERIPH_TOP :: reserved0 [31:01] */
#define BCHP_TM_SRAM_POWER_GATE_IN_PERIPH_TOP_reserved0_MASK       0xfffffffe
#define BCHP_TM_SRAM_POWER_GATE_IN_PERIPH_TOP_reserved0_SHIFT      1

/* TM :: SRAM_POWER_GATE_IN_PERIPH_TOP :: SRAM_PDA_IN_PERIPH_TOP [00:00] */
#define BCHP_TM_SRAM_POWER_GATE_IN_PERIPH_TOP_SRAM_PDA_IN_PERIPH_TOP_MASK 0x00000001
#define BCHP_TM_SRAM_POWER_GATE_IN_PERIPH_TOP_SRAM_PDA_IN_PERIPH_TOP_SHIFT 0
#define BCHP_TM_SRAM_POWER_GATE_IN_PERIPH_TOP_SRAM_PDA_IN_PERIPH_TOP_DEFAULT 0x00000000

/***************************************************************************
 *MEMORY_STANDBY_LEAP - MEMORY STANDBY LEAP
 ***************************************************************************/
/* TM :: MEMORY_STANDBY_LEAP :: reserved0 [31:01] */
#define BCHP_TM_MEMORY_STANDBY_LEAP_reserved0_MASK                 0xfffffffe
#define BCHP_TM_MEMORY_STANDBY_LEAP_reserved0_SHIFT                1

/* TM :: MEMORY_STANDBY_LEAP :: MEMORY_STANDBY_ENABLE_LEAP [00:00] */
#define BCHP_TM_MEMORY_STANDBY_LEAP_MEMORY_STANDBY_ENABLE_LEAP_MASK 0x00000001
#define BCHP_TM_MEMORY_STANDBY_LEAP_MEMORY_STANDBY_ENABLE_LEAP_SHIFT 0
#define BCHP_TM_MEMORY_STANDBY_LEAP_MEMORY_STANDBY_ENABLE_LEAP_DEFAULT 0x00000000

/***************************************************************************
 *ANA_XTAL_CONTROL - Xtal Control
 ***************************************************************************/
/* TM :: ANA_XTAL_CONTROL :: reserved0 [31:18] */
#define BCHP_TM_ANA_XTAL_CONTROL_reserved0_MASK                    0xfffc0000
#define BCHP_TM_ANA_XTAL_CONTROL_reserved0_SHIFT                   18

/* TM :: ANA_XTAL_CONTROL :: osc_cmos_en_ch [17:12] */
#define BCHP_TM_ANA_XTAL_CONTROL_osc_cmos_en_ch_MASK               0x0003f000
#define BCHP_TM_ANA_XTAL_CONTROL_osc_cmos_en_ch_SHIFT              12
#define BCHP_TM_ANA_XTAL_CONTROL_osc_cmos_en_ch_DEFAULT            0x00000010

/* TM :: ANA_XTAL_CONTROL :: osc_ldo_ctrl [11:08] */
#define BCHP_TM_ANA_XTAL_CONTROL_osc_ldo_ctrl_MASK                 0x00000f00
#define BCHP_TM_ANA_XTAL_CONTROL_osc_ldo_ctrl_SHIFT                8
#define BCHP_TM_ANA_XTAL_CONTROL_osc_ldo_ctrl_DEFAULT              0x00000005

/* TM :: ANA_XTAL_CONTROL :: osc_select_current_gisb_control [07:07] */
#define BCHP_TM_ANA_XTAL_CONTROL_osc_select_current_gisb_control_MASK 0x00000080
#define BCHP_TM_ANA_XTAL_CONTROL_osc_select_current_gisb_control_SHIFT 7
#define BCHP_TM_ANA_XTAL_CONTROL_osc_select_current_gisb_control_DEFAULT 0x00000000

/* TM :: ANA_XTAL_CONTROL :: osc_cml_sel_pd [06:03] */
#define BCHP_TM_ANA_XTAL_CONTROL_osc_cml_sel_pd_MASK               0x00000078
#define BCHP_TM_ANA_XTAL_CONTROL_osc_cml_sel_pd_SHIFT              3
#define BCHP_TM_ANA_XTAL_CONTROL_osc_cml_sel_pd_DEFAULT            0x00000000

/* TM :: ANA_XTAL_CONTROL :: osc_d2cbias_gisb_control [02:00] */
#define BCHP_TM_ANA_XTAL_CONTROL_osc_d2cbias_gisb_control_MASK     0x00000007
#define BCHP_TM_ANA_XTAL_CONTROL_osc_d2cbias_gisb_control_SHIFT    0
#define BCHP_TM_ANA_XTAL_CONTROL_osc_d2cbias_gisb_control_DEFAULT  0x00000004

/***************************************************************************
 *ANA_XTAL_EXT_CML_CONTROL - Xtal External CML control
 ***************************************************************************/
/* TM :: ANA_XTAL_EXT_CML_CONTROL :: reserved0 [31:06] */
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_reserved0_MASK            0xffffffc0
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_reserved0_SHIFT           6

/* TM :: ANA_XTAL_EXT_CML_CONTROL :: osc_PMSM_S3_pd_buffer [05:05] */
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_PMSM_S3_pd_buffer_MASK 0x00000020
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_PMSM_S3_pd_buffer_SHIFT 5
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_PMSM_S3_pd_buffer_DEFAULT 0x00000000

/* TM :: ANA_XTAL_EXT_CML_CONTROL :: osc_override_strap [04:04] */
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_override_strap_MASK   0x00000010
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_override_strap_SHIFT  4
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_override_strap_DEFAULT 0x00000000

/* TM :: ANA_XTAL_EXT_CML_CONTROL :: osc_pd_buffer [03:03] */
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_pd_buffer_MASK        0x00000008
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_pd_buffer_SHIFT       3
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_pd_buffer_DEFAULT     0x00000000

/* TM :: ANA_XTAL_EXT_CML_CONTROL :: osc_div2_sel [02:02] */
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_div2_sel_MASK         0x00000004
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_div2_sel_SHIFT        2
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_div2_sel_DEFAULT      0x00000000

/* TM :: ANA_XTAL_EXT_CML_CONTROL :: osc_current [01:00] */
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_current_MASK          0x00000003
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_current_SHIFT         0
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_current_DEFAULT       0x00000001

/***************************************************************************
 *PLL_SYS_PLL_BG_PWRON - Bandgap Power on
 ***************************************************************************/
/* TM :: PLL_SYS_PLL_BG_PWRON :: reserved0 [31:01] */
#define BCHP_TM_PLL_SYS_PLL_BG_PWRON_reserved0_MASK                0xfffffffe
#define BCHP_TM_PLL_SYS_PLL_BG_PWRON_reserved0_SHIFT               1

/* TM :: PLL_SYS_PLL_BG_PWRON :: BG_PWRON_PLL [00:00] */
#define BCHP_TM_PLL_SYS_PLL_BG_PWRON_BG_PWRON_PLL_MASK             0x00000001
#define BCHP_TM_PLL_SYS_PLL_BG_PWRON_BG_PWRON_PLL_SHIFT            0
#define BCHP_TM_PLL_SYS_PLL_BG_PWRON_BG_PWRON_PLL_DEFAULT          0x00000001

/***************************************************************************
 *PLL_SYS_PLL_CHANNEL_CTRL_CH_0 - PLL CHANNEL control CH 0
 ***************************************************************************/
/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_0 :: reserved0 [31:12] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_0_reserved0_MASK       0xfffff000
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_0_reserved0_SHIFT      12

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_0 :: BYP_EN_CH0 [11:11] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_0_BYP_EN_CH0_MASK      0x00000800
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_0_BYP_EN_CH0_SHIFT     11
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_0_BYP_EN_CH0_DEFAULT   0x00000000

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_0 :: POST_DIVIDER_HOLD_CH0 [10:10] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK 0x00000400
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_SHIFT 10
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_DEFAULT 0x00000000

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_0 :: MDEL_CH0 [09:09] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_0_MDEL_CH0_MASK        0x00000200
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_0_MDEL_CH0_SHIFT       9
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_0_MDEL_CH0_DEFAULT     0x00000000

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_0 :: MDIV_CH0 [08:01] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_MASK        0x000001fe
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_SHIFT       1
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_DEFAULT     0x00000019

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_0 :: CLOCK_DIS_CH0 [00:00] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK   0x00000001
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_SHIFT  0
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_DEFAULT 0x00000000

/***************************************************************************
 *PLL_SYS_PLL_CHANNEL_CTRL_CH_1 - PLL CHANNEL control CH 1
 ***************************************************************************/
/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_1 :: reserved0 [31:12] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_1_reserved0_MASK       0xfffff000
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_1_reserved0_SHIFT      12

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_1 :: BYP_EN_CH1 [11:11] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_1_BYP_EN_CH1_MASK      0x00000800
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_1_BYP_EN_CH1_SHIFT     11
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_1_BYP_EN_CH1_DEFAULT   0x00000000

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_1 :: POST_DIVIDER_HOLD_CH1 [10:10] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK 0x00000400
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_SHIFT 10
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_DEFAULT 0x00000000

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_1 :: MDEL_CH1 [09:09] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_1_MDEL_CH1_MASK        0x00000200
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_1_MDEL_CH1_SHIFT       9
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_1_MDEL_CH1_DEFAULT     0x00000000

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_1 :: MDIV_CH1 [08:01] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_MASK        0x000001fe
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_SHIFT       1
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_DEFAULT     0x00000032

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_1 :: CLOCK_DIS_CH1 [00:00] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK   0x00000001
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_SHIFT  0
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_DEFAULT 0x00000000

/***************************************************************************
 *PLL_SYS_PLL_CHANNEL_CTRL_CH_2 - PLL CHANNEL control CH 2
 ***************************************************************************/
/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_2 :: reserved0 [31:12] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_2_reserved0_MASK       0xfffff000
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_2_reserved0_SHIFT      12

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_2 :: BYP_EN_CH2 [11:11] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_2_BYP_EN_CH2_MASK      0x00000800
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_2_BYP_EN_CH2_SHIFT     11
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_2_BYP_EN_CH2_DEFAULT   0x00000000

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_2 :: POST_DIVIDER_HOLD_CH2 [10:10] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK 0x00000400
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_SHIFT 10
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_DEFAULT 0x00000000

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_2 :: MDEL_CH2 [09:09] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_2_MDEL_CH2_MASK        0x00000200
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_2_MDEL_CH2_SHIFT       9
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_2_MDEL_CH2_DEFAULT     0x00000000

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_2 :: MDIV_CH2 [08:01] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_MASK        0x000001fe
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_SHIFT       1
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_DEFAULT     0x0000000d

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_2 :: CLOCK_DIS_CH2 [00:00] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK   0x00000001
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_SHIFT  0
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_DEFAULT 0x00000000

/***************************************************************************
 *PLL_SYS_PLL_CHANNEL_CTRL_CH_3 - PLL CHANNEL control CH 3
 ***************************************************************************/
/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_3 :: reserved0 [31:12] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_3_reserved0_MASK       0xfffff000
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_3_reserved0_SHIFT      12

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_3 :: BYP_EN_CH3 [11:11] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_3_BYP_EN_CH3_MASK      0x00000800
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_3_BYP_EN_CH3_SHIFT     11
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_3_BYP_EN_CH3_DEFAULT   0x00000000

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_3 :: POST_DIVIDER_HOLD_CH3 [10:10] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_MASK 0x00000400
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_SHIFT 10
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_DEFAULT 0x00000000

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_3 :: MDEL_CH3 [09:09] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_3_MDEL_CH3_MASK        0x00000200
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_3_MDEL_CH3_SHIFT       9
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_3_MDEL_CH3_DEFAULT     0x00000000

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_3 :: MDIV_CH3 [08:01] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_MASK        0x000001fe
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_SHIFT       1
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_DEFAULT     0x00000019

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_3 :: CLOCK_DIS_CH3 [00:00] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_MASK   0x00000001
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_SHIFT  0
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_DEFAULT 0x00000000

/***************************************************************************
 *PLL_SYS_PLL_CHANNEL_CTRL_CH_4 - PLL CHANNEL control CH 4
 ***************************************************************************/
/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_4 :: reserved0 [31:12] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_4_reserved0_MASK       0xfffff000
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_4_reserved0_SHIFT      12

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_4 :: BYP_EN_CH4 [11:11] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_4_BYP_EN_CH4_MASK      0x00000800
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_4_BYP_EN_CH4_SHIFT     11
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_4_BYP_EN_CH4_DEFAULT   0x00000000

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_4 :: POST_DIVIDER_HOLD_CH4 [10:10] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_MASK 0x00000400
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_SHIFT 10
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_DEFAULT 0x00000000

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_4 :: MDEL_CH4 [09:09] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_4_MDEL_CH4_MASK        0x00000200
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_4_MDEL_CH4_SHIFT       9
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_4_MDEL_CH4_DEFAULT     0x00000000

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_4 :: MDIV_CH4 [08:01] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_MASK        0x000001fe
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_SHIFT       1
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_DEFAULT     0x00000019

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_4 :: CLOCK_DIS_CH4 [00:00] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_MASK   0x00000001
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_SHIFT  0
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_DEFAULT 0x00000000

/***************************************************************************
 *PLL_SYS_PLL_CHANNEL_CTRL_CH_5 - PLL CHANNEL control CH 5
 ***************************************************************************/
/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_5 :: reserved0 [31:12] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_5_reserved0_MASK       0xfffff000
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_5_reserved0_SHIFT      12

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_5 :: BYP_EN_CH5 [11:11] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_5_BYP_EN_CH5_MASK      0x00000800
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_5_BYP_EN_CH5_SHIFT     11
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_5_BYP_EN_CH5_DEFAULT   0x00000000

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_5 :: POST_DIVIDER_HOLD_CH5 [10:10] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_MASK 0x00000400
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_SHIFT 10
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_DEFAULT 0x00000000

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_5 :: MDEL_CH5 [09:09] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_5_MDEL_CH5_MASK        0x00000200
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_5_MDEL_CH5_SHIFT       9
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_5_MDEL_CH5_DEFAULT     0x00000000

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_5 :: MDIV_CH5 [08:01] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_MASK        0x000001fe
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_SHIFT       1
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_DEFAULT     0x0000000d

/* TM :: PLL_SYS_PLL_CHANNEL_CTRL_CH_5 :: CLOCK_DIS_CH5 [00:00] */
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_MASK   0x00000001
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_SHIFT  0
#define BCHP_TM_PLL_SYS_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_DEFAULT 0x00000000

/***************************************************************************
 *PLL_SYS_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* TM :: PLL_SYS_PLL_DIV :: reserved0 [31:14] */
#define BCHP_TM_PLL_SYS_PLL_DIV_reserved0_MASK                     0xffffc000
#define BCHP_TM_PLL_SYS_PLL_DIV_reserved0_SHIFT                    14

/* TM :: PLL_SYS_PLL_DIV :: PDIV [13:10] */
#define BCHP_TM_PLL_SYS_PLL_DIV_PDIV_MASK                          0x00003c00
#define BCHP_TM_PLL_SYS_PLL_DIV_PDIV_SHIFT                         10
#define BCHP_TM_PLL_SYS_PLL_DIV_PDIV_DEFAULT                       0x00000001

/* TM :: PLL_SYS_PLL_DIV :: NDIV_INT [09:00] */
#define BCHP_TM_PLL_SYS_PLL_DIV_NDIV_INT_MASK                      0x000003ff
#define BCHP_TM_PLL_SYS_PLL_DIV_NDIV_INT_SHIFT                     0
#define BCHP_TM_PLL_SYS_PLL_DIV_NDIV_INT_DEFAULT                   0x00000036

/***************************************************************************
 *PLL_SYS_PLL_NDIV_FRAC - Pre multiplier
 ***************************************************************************/
/* TM :: PLL_SYS_PLL_NDIV_FRAC :: reserved0 [31:20] */
#define BCHP_TM_PLL_SYS_PLL_NDIV_FRAC_reserved0_MASK               0xfff00000
#define BCHP_TM_PLL_SYS_PLL_NDIV_FRAC_reserved0_SHIFT              20

/* TM :: PLL_SYS_PLL_NDIV_FRAC :: NDIV_FRAC [19:00] */
#define BCHP_TM_PLL_SYS_PLL_NDIV_FRAC_NDIV_FRAC_MASK               0x000fffff
#define BCHP_TM_PLL_SYS_PLL_NDIV_FRAC_NDIV_FRAC_SHIFT              0
#define BCHP_TM_PLL_SYS_PLL_NDIV_FRAC_NDIV_FRAC_DEFAULT            0x00000000

/***************************************************************************
 *PLL_SYS_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* TM :: PLL_SYS_PLL_GAIN :: reserved0 [31:10] */
#define BCHP_TM_PLL_SYS_PLL_GAIN_reserved0_MASK                    0xfffffc00
#define BCHP_TM_PLL_SYS_PLL_GAIN_reserved0_SHIFT                   10

/* TM :: PLL_SYS_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_TM_PLL_SYS_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_TM_PLL_SYS_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6
#define BCHP_TM_PLL_SYS_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_DEFAULT 0x00000007

/* TM :: PLL_SYS_PLL_GAIN :: LOOP_GAIN_IN_FREQ [05:03] */
#define BCHP_TM_PLL_SYS_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK            0x00000038
#define BCHP_TM_PLL_SYS_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT           3
#define BCHP_TM_PLL_SYS_PLL_GAIN_LOOP_GAIN_IN_FREQ_DEFAULT         0x00000000

/* TM :: PLL_SYS_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [02:00] */
#define BCHP_TM_PLL_SYS_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000007
#define BCHP_TM_PLL_SYS_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 0
#define BCHP_TM_PLL_SYS_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_DEFAULT 0x00000003

/***************************************************************************
 *PLL_SYS_PLL_HOLD_CH_ALL - Hold PLL all channels
 ***************************************************************************/
/* TM :: PLL_SYS_PLL_HOLD_CH_ALL :: reserved0 [31:01] */
#define BCHP_TM_PLL_SYS_PLL_HOLD_CH_ALL_reserved0_MASK             0xfffffffe
#define BCHP_TM_PLL_SYS_PLL_HOLD_CH_ALL_reserved0_SHIFT            1

/* TM :: PLL_SYS_PLL_HOLD_CH_ALL :: HOLD_CH_ALL [00:00] */
#define BCHP_TM_PLL_SYS_PLL_HOLD_CH_ALL_HOLD_CH_ALL_MASK           0x00000001
#define BCHP_TM_PLL_SYS_PLL_HOLD_CH_ALL_HOLD_CH_ALL_SHIFT          0
#define BCHP_TM_PLL_SYS_PLL_HOLD_CH_ALL_HOLD_CH_ALL_DEFAULT        0x00000000

/***************************************************************************
 *PLL_SYS_PLL_LDO_CTRL - Ldo voltage control
 ***************************************************************************/
/* TM :: PLL_SYS_PLL_LDO_CTRL :: reserved0 [31:16] */
#define BCHP_TM_PLL_SYS_PLL_LDO_CTRL_reserved0_MASK                0xffff0000
#define BCHP_TM_PLL_SYS_PLL_LDO_CTRL_reserved0_SHIFT               16

/* TM :: PLL_SYS_PLL_LDO_CTRL :: LDO_CTRL [15:00] */
#define BCHP_TM_PLL_SYS_PLL_LDO_CTRL_LDO_CTRL_MASK                 0x0000ffff
#define BCHP_TM_PLL_SYS_PLL_LDO_CTRL_LDO_CTRL_SHIFT                0
#define BCHP_TM_PLL_SYS_PLL_LDO_CTRL_LDO_CTRL_DEFAULT              0x00005005

/***************************************************************************
 *PLL_SYS_PLL_LDO_PWRON - LDO Power on
 ***************************************************************************/
/* TM :: PLL_SYS_PLL_LDO_PWRON :: reserved0 [31:01] */
#define BCHP_TM_PLL_SYS_PLL_LDO_PWRON_reserved0_MASK               0xfffffffe
#define BCHP_TM_PLL_SYS_PLL_LDO_PWRON_reserved0_SHIFT              1

/* TM :: PLL_SYS_PLL_LDO_PWRON :: LDO_PWRON_PLL [00:00] */
#define BCHP_TM_PLL_SYS_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK           0x00000001
#define BCHP_TM_PLL_SYS_PLL_LDO_PWRON_LDO_PWRON_PLL_SHIFT          0
#define BCHP_TM_PLL_SYS_PLL_LDO_PWRON_LDO_PWRON_PLL_DEFAULT        0x00000001

/***************************************************************************
 *PLL_SYS_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* TM :: PLL_SYS_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_TM_PLL_SYS_PLL_LOCK_STATUS_reserved0_MASK             0xfffffffc
#define BCHP_TM_PLL_SYS_PLL_LOCK_STATUS_reserved0_SHIFT            2

/* TM :: PLL_SYS_PLL_LOCK_STATUS :: LOCK_LOST [01:01] */
#define BCHP_TM_PLL_SYS_PLL_LOCK_STATUS_LOCK_LOST_MASK             0x00000002
#define BCHP_TM_PLL_SYS_PLL_LOCK_STATUS_LOCK_LOST_SHIFT            1

/* TM :: PLL_SYS_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_TM_PLL_SYS_PLL_LOCK_STATUS_LOCK_MASK                  0x00000001
#define BCHP_TM_PLL_SYS_PLL_LOCK_STATUS_LOCK_SHIFT                 0

/***************************************************************************
 *PLL_SYS_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* TM :: PLL_SYS_PLL_MISC :: REF_ALT_OFFS [31:31] */
#define BCHP_TM_PLL_SYS_PLL_MISC_REF_ALT_OFFS_MASK                 0x80000000
#define BCHP_TM_PLL_SYS_PLL_MISC_REF_ALT_OFFS_SHIFT                31
#define BCHP_TM_PLL_SYS_PLL_MISC_REF_ALT_OFFS_DEFAULT              0x00000000

/* TM :: PLL_SYS_PLL_MISC :: VCO_RANGE_LOW [30:30] */
#define BCHP_TM_PLL_SYS_PLL_MISC_VCO_RANGE_LOW_MASK                0x40000000
#define BCHP_TM_PLL_SYS_PLL_MISC_VCO_RANGE_LOW_SHIFT               30
#define BCHP_TM_PLL_SYS_PLL_MISC_VCO_RANGE_LOW_DEFAULT             0x00000000

/* TM :: PLL_SYS_PLL_MISC :: AUX_CTRL [29:29] */
#define BCHP_TM_PLL_SYS_PLL_MISC_AUX_CTRL_MASK                     0x20000000
#define BCHP_TM_PLL_SYS_PLL_MISC_AUX_CTRL_SHIFT                    29
#define BCHP_TM_PLL_SYS_PLL_MISC_AUX_CTRL_DEFAULT                  0x00000000

/* TM :: PLL_SYS_PLL_MISC :: NDIV_RELOCK [28:28] */
#define BCHP_TM_PLL_SYS_PLL_MISC_NDIV_RELOCK_MASK                  0x10000000
#define BCHP_TM_PLL_SYS_PLL_MISC_NDIV_RELOCK_SHIFT                 28
#define BCHP_TM_PLL_SYS_PLL_MISC_NDIV_RELOCK_DEFAULT               0x00000000

/* TM :: PLL_SYS_PLL_MISC :: FAST_LOCK [27:27] */
#define BCHP_TM_PLL_SYS_PLL_MISC_FAST_LOCK_MASK                    0x08000000
#define BCHP_TM_PLL_SYS_PLL_MISC_FAST_LOCK_SHIFT                   27
#define BCHP_TM_PLL_SYS_PLL_MISC_FAST_LOCK_DEFAULT                 0x00000000

/* TM :: PLL_SYS_PLL_MISC :: VCO_DIV2 [26:26] */
#define BCHP_TM_PLL_SYS_PLL_MISC_VCO_DIV2_MASK                     0x04000000
#define BCHP_TM_PLL_SYS_PLL_MISC_VCO_DIV2_SHIFT                    26
#define BCHP_TM_PLL_SYS_PLL_MISC_VCO_DIV2_DEFAULT                  0x00000000

/* TM :: PLL_SYS_PLL_MISC :: POST_RST_SEL [25:24] */
#define BCHP_TM_PLL_SYS_PLL_MISC_POST_RST_SEL_MASK                 0x03000000
#define BCHP_TM_PLL_SYS_PLL_MISC_POST_RST_SEL_SHIFT                24
#define BCHP_TM_PLL_SYS_PLL_MISC_POST_RST_SEL_DEFAULT              0x00000003

/* TM :: PLL_SYS_PLL_MISC :: PWM_RATE [23:22] */
#define BCHP_TM_PLL_SYS_PLL_MISC_PWM_RATE_MASK                     0x00c00000
#define BCHP_TM_PLL_SYS_PLL_MISC_PWM_RATE_SHIFT                    22
#define BCHP_TM_PLL_SYS_PLL_MISC_PWM_RATE_DEFAULT                  0x00000002

/* TM :: PLL_SYS_PLL_MISC :: STAT_MODE [21:20] */
#define BCHP_TM_PLL_SYS_PLL_MISC_STAT_MODE_MASK                    0x00300000
#define BCHP_TM_PLL_SYS_PLL_MISC_STAT_MODE_SHIFT                   20
#define BCHP_TM_PLL_SYS_PLL_MISC_STAT_MODE_DEFAULT                 0x00000000

/* TM :: PLL_SYS_PLL_MISC :: VCO_RANGE_HIGH [19:19] */
#define BCHP_TM_PLL_SYS_PLL_MISC_VCO_RANGE_HIGH_MASK               0x00080000
#define BCHP_TM_PLL_SYS_PLL_MISC_VCO_RANGE_HIGH_SHIFT              19
#define BCHP_TM_PLL_SYS_PLL_MISC_VCO_RANGE_HIGH_DEFAULT            0x00000001

/* TM :: PLL_SYS_PLL_MISC :: DITHER_DISABLE [18:18] */
#define BCHP_TM_PLL_SYS_PLL_MISC_DITHER_DISABLE_MASK               0x00040000
#define BCHP_TM_PLL_SYS_PLL_MISC_DITHER_DISABLE_SHIFT              18
#define BCHP_TM_PLL_SYS_PLL_MISC_DITHER_DISABLE_DEFAULT            0x00000000

/* TM :: PLL_SYS_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_TM_PLL_SYS_PLL_MISC_STAT_UPDATE_MASK                  0x00020000
#define BCHP_TM_PLL_SYS_PLL_MISC_STAT_UPDATE_SHIFT                 17
#define BCHP_TM_PLL_SYS_PLL_MISC_STAT_UPDATE_DEFAULT               0x00000000

/* TM :: PLL_SYS_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_TM_PLL_SYS_PLL_MISC_STAT_SELECT_MASK                  0x0001c000
#define BCHP_TM_PLL_SYS_PLL_MISC_STAT_SELECT_SHIFT                 14
#define BCHP_TM_PLL_SYS_PLL_MISC_STAT_SELECT_DEFAULT               0x00000000

/* TM :: PLL_SYS_PLL_MISC :: STAT_RESET [13:13] */
#define BCHP_TM_PLL_SYS_PLL_MISC_STAT_RESET_MASK                   0x00002000
#define BCHP_TM_PLL_SYS_PLL_MISC_STAT_RESET_SHIFT                  13
#define BCHP_TM_PLL_SYS_PLL_MISC_STAT_RESET_DEFAULT                0x00000000

/* TM :: PLL_SYS_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_TM_PLL_SYS_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK       0x00001000
#define BCHP_TM_PLL_SYS_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT      12
#define BCHP_TM_PLL_SYS_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_DEFAULT    0x00000000

/* TM :: PLL_SYS_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_TM_PLL_SYS_PLL_MISC_DCO_CTRL_BYPASS_MASK              0x00000fff
#define BCHP_TM_PLL_SYS_PLL_MISC_DCO_CTRL_BYPASS_SHIFT             0
#define BCHP_TM_PLL_SYS_PLL_MISC_DCO_CTRL_BYPASS_DEFAULT           0x00000000

/***************************************************************************
 *PLL_SYS_PLL_MISC2 - Mscellaneous control bus continued.
 ***************************************************************************/
/* TM :: PLL_SYS_PLL_MISC2 :: PLLRESERVED0 [31:00] */
#define BCHP_TM_PLL_SYS_PLL_MISC2_PLLRESERVED0_MASK                0xffffffff
#define BCHP_TM_PLL_SYS_PLL_MISC2_PLLRESERVED0_SHIFT               0
#define BCHP_TM_PLL_SYS_PLL_MISC2_PLLRESERVED0_DEFAULT             0x00000000

/***************************************************************************
 *PLL_SYS_PLL_PWRON - Poweron
 ***************************************************************************/
/* TM :: PLL_SYS_PLL_PWRON :: reserved0 [31:01] */
#define BCHP_TM_PLL_SYS_PLL_PWRON_reserved0_MASK                   0xfffffffe
#define BCHP_TM_PLL_SYS_PLL_PWRON_reserved0_SHIFT                  1

/* TM :: PLL_SYS_PLL_PWRON :: PWRON_PLL [00:00] */
#define BCHP_TM_PLL_SYS_PLL_PWRON_PWRON_PLL_MASK                   0x00000001
#define BCHP_TM_PLL_SYS_PLL_PWRON_PWRON_PLL_SHIFT                  0
#define BCHP_TM_PLL_SYS_PLL_PWRON_PWRON_PLL_DEFAULT                0x00000001

/***************************************************************************
 *PLL_SYS_PLL_RESET - Resets
 ***************************************************************************/
/* TM :: PLL_SYS_PLL_RESET :: reserved0 [31:01] */
#define BCHP_TM_PLL_SYS_PLL_RESET_reserved0_MASK                   0xfffffffe
#define BCHP_TM_PLL_SYS_PLL_RESET_reserved0_SHIFT                  1

/* TM :: PLL_SYS_PLL_RESET :: RESETD [00:00] */
#define BCHP_TM_PLL_SYS_PLL_RESET_RESETD_MASK                      0x00000001
#define BCHP_TM_PLL_SYS_PLL_RESET_RESETD_SHIFT                     0
#define BCHP_TM_PLL_SYS_PLL_RESET_RESETD_DEFAULT                   0x00000000

/***************************************************************************
 *PLL_SYS_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* TM :: PLL_SYS_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_TM_PLL_SYS_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK   0xffff0000
#define BCHP_TM_PLL_SYS_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT  16

/* TM :: PLL_SYS_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_TM_PLL_SYS_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK    0x0000ffff
#define BCHP_TM_PLL_SYS_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT   0
#define BCHP_TM_PLL_SYS_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_DEFAULT 0x00000000

/***************************************************************************
 *PLL_SYS_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* TM :: PLL_SYS_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_TM_PLL_SYS_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK    0xff800000
#define BCHP_TM_PLL_SYS_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT   23

/* TM :: PLL_SYS_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [22:22] */
#define BCHP_TM_PLL_SYS_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK     0x00400000
#define BCHP_TM_PLL_SYS_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT    22
#define BCHP_TM_PLL_SYS_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_DEFAULT  0x00000000

/* TM :: PLL_SYS_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [21:00] */
#define BCHP_TM_PLL_SYS_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK    0x003fffff
#define BCHP_TM_PLL_SYS_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT   0
#define BCHP_TM_PLL_SYS_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_DEFAULT 0x00000000

/***************************************************************************
 *PLL_SYS_PLL_STATUS - Status
 ***************************************************************************/
/* TM :: PLL_SYS_PLL_STATUS :: reserved0 [31:12] */
#define BCHP_TM_PLL_SYS_PLL_STATUS_reserved0_MASK                  0xfffff000
#define BCHP_TM_PLL_SYS_PLL_STATUS_reserved0_SHIFT                 12

/* TM :: PLL_SYS_PLL_STATUS :: TEST_STATUS [11:00] */
#define BCHP_TM_PLL_SYS_PLL_STATUS_TEST_STATUS_MASK                0x00000fff
#define BCHP_TM_PLL_SYS_PLL_STATUS_TEST_STATUS_SHIFT               0

/***************************************************************************
 *PLL_SYS_PLL_DIV_XTAL25 - Pre multiplier for use with 25 MHz crystal
 ***************************************************************************/
/* TM :: PLL_SYS_PLL_DIV_XTAL25 :: reserved0 [31:14] */
#define BCHP_TM_PLL_SYS_PLL_DIV_XTAL25_reserved0_MASK              0xffffc000
#define BCHP_TM_PLL_SYS_PLL_DIV_XTAL25_reserved0_SHIFT             14

/* TM :: PLL_SYS_PLL_DIV_XTAL25 :: PDIV [13:10] */
#define BCHP_TM_PLL_SYS_PLL_DIV_XTAL25_PDIV_MASK                   0x00003c00
#define BCHP_TM_PLL_SYS_PLL_DIV_XTAL25_PDIV_SHIFT                  10
#define BCHP_TM_PLL_SYS_PLL_DIV_XTAL25_PDIV_DEFAULT                0x00000001

/* TM :: PLL_SYS_PLL_DIV_XTAL25 :: NDIV_INT [09:00] */
#define BCHP_TM_PLL_SYS_PLL_DIV_XTAL25_NDIV_INT_MASK               0x000003ff
#define BCHP_TM_PLL_SYS_PLL_DIV_XTAL25_NDIV_INT_SHIFT              0
#define BCHP_TM_PLL_SYS_PLL_DIV_XTAL25_NDIV_INT_DEFAULT            0x0000006c

/***************************************************************************
 *PLL_SYS_PLL_GAIN_XTAL25 - PLL GAIN for use with 25 MHz crystal
 ***************************************************************************/
/* TM :: PLL_SYS_PLL_GAIN_XTAL25 :: reserved0 [31:10] */
#define BCHP_TM_PLL_SYS_PLL_GAIN_XTAL25_reserved0_MASK             0xfffffc00
#define BCHP_TM_PLL_SYS_PLL_GAIN_XTAL25_reserved0_SHIFT            10

/* TM :: PLL_SYS_PLL_GAIN_XTAL25 :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_TM_PLL_SYS_PLL_GAIN_XTAL25_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_TM_PLL_SYS_PLL_GAIN_XTAL25_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6
#define BCHP_TM_PLL_SYS_PLL_GAIN_XTAL25_LOOP_GAIN_PROPORTIONAL_IN_PHASE_DEFAULT 0x00000006

/* TM :: PLL_SYS_PLL_GAIN_XTAL25 :: LOOP_GAIN_IN_FREQ [05:03] */
#define BCHP_TM_PLL_SYS_PLL_GAIN_XTAL25_LOOP_GAIN_IN_FREQ_MASK     0x00000038
#define BCHP_TM_PLL_SYS_PLL_GAIN_XTAL25_LOOP_GAIN_IN_FREQ_SHIFT    3
#define BCHP_TM_PLL_SYS_PLL_GAIN_XTAL25_LOOP_GAIN_IN_FREQ_DEFAULT  0x00000000

/* TM :: PLL_SYS_PLL_GAIN_XTAL25 :: LOOP_GAIN_INTEGRATOR_IN_PHASE [02:00] */
#define BCHP_TM_PLL_SYS_PLL_GAIN_XTAL25_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000007
#define BCHP_TM_PLL_SYS_PLL_GAIN_XTAL25_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 0
#define BCHP_TM_PLL_SYS_PLL_GAIN_XTAL25_LOOP_GAIN_INTEGRATOR_IN_PHASE_DEFAULT 0x00000003

#endif /* #ifndef BCHP_TM_H__ */

/* End of File */
