INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:30:28 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 buffer13/outs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            buffer13/outs_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 0.955ns (21.716%)  route 3.443ns (78.284%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=506, unset)          0.508     0.508    buffer13/clk
    SLICE_X6Y142         FDRE                                         r  buffer13/outs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y142         FDRE (Prop_fdre_C_Q)         0.232     0.740 f  buffer13/outs_reg[3]/Q
                         net (fo=4, routed)           0.330     1.070    buffer13/control/Q[1]
    SLICE_X7Y142         LUT2 (Prop_lut2_I1_O)        0.119     1.189 r  buffer13/control/result0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.189    cmpi0/S[0]
    SLICE_X7Y142         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.266     1.455 r  cmpi0/result0_carry/CO[2]
                         net (fo=42, routed)          0.865     2.320    buffer14/control/outputValid_reg_4[0]
    SLICE_X15Y136        LUT6 (Prop_lut6_I3_O)        0.123     2.443 r  buffer14/control/transmitValue_i_3__3/O
                         net (fo=3, routed)           0.516     2.959    buffer14/control/transmitValue_reg_2
    SLICE_X15Y135        LUT6 (Prop_lut6_I1_O)        0.043     3.002 f  buffer14/control/transmitValue_i_6/O
                         net (fo=2, routed)           0.408     3.411    buffer14/control/transmitValue_i_6_n_0
    SLICE_X13Y135        LUT6 (Prop_lut6_I1_O)        0.043     3.454 f  buffer14/control/transmitValue_i_2__4/O
                         net (fo=8, routed)           0.270     3.724    buffer14/control/fullReg_reg
    SLICE_X10Y135        LUT6 (Prop_lut6_I3_O)        0.043     3.767 r  buffer14/control/transmitValue_i_7__0/O
                         net (fo=3, routed)           0.400     4.167    fork16/control/generateBlocks[4].regblock/transmitValue_reg_7
    SLICE_X11Y139        LUT6 (Prop_lut6_I5_O)        0.043     4.210 r  fork16/control/generateBlocks[4].regblock/transmitValue_i_3/O
                         net (fo=12, routed)          0.330     4.540    fork15/control/generateBlocks[1].regblock/outputValid_reg_0
    SLICE_X9Y141         LUT6 (Prop_lut6_I0_O)        0.043     4.583 r  fork15/control/generateBlocks[1].regblock/outs[5]_i_1/O
                         net (fo=7, routed)           0.322     4.906    buffer13/outs_reg[5]_2[0]
    SLICE_X5Y142         FDRE                                         r  buffer13/outs_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=506, unset)          0.483     8.183    buffer13/clk
    SLICE_X5Y142         FDRE                                         r  buffer13/outs_reg[4]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
    SLICE_X5Y142         FDRE (Setup_fdre_C_CE)      -0.194     7.953    buffer13/outs_reg[4]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  3.048    




