    28.944.660.796      Number of clock cycless                   
    44.061.400.636      Number of instruction              #    1,52  insns per Number of clock cycles        
                 1      cpu-migrations                                              
       7,727644828 seconds time elapsed
         1.438.956      Number of X87 uops executed                                                      [57,15%]
     1.562.620.956      Number of SSE or AVX-128 double precision FP scalar uops executed                                                      [57,16%]
                 0      Number of SSE or AVX-128 single precision FP scalar uops executed                                                      [57,16%]
                 0      Number of SSE or AVX-128 single precision FP packed uops executed                                                      [57,19%]
                 0      Counts 256-bit packed floating point                                                      [57,14%]
                 0      Counts 256-bit packed single-precision                                                      [57,11%]
    19.717.391.414      Counts 256-bit packed double-precision                                                      [57,16%]
       7,765298094 seconds time elapsed
            45.066      Cache misses              #   14,191 % of all cache refs     [50,02%]
           317.578      Cache references                                             [75,01%]
       210.796.965      mem-loads:p                                                  [75,01%]
     2.567.115.104      mem-stores:p                                                 [24,99%]
       7,987807976 seconds time elapsed
    19.841.318.049      L1-dcache-loads                                              [80,02%]
         1.772.116      L1-dcache-load-misses     #    0,01% of all L1-dcache hits   [80,01%]
     2.572.551.674      L1-dcache-stores                                             [80,02%]
           333.323      L1-dcache-store-misses                                       [80,01%]
                 0      L1-dcache-prefetches                                        
            66.344      L1-dcache-prefetch-misses                                    [79,94%]
       8,066848328 seconds time elapsed
                 0      L1-icache-loads                                             
        21.088.743      L1-icache-load-misses                                       
                 0      L1-icache-prefetches                                        
                 0      L1-icache-prefetch-misses                                   
       7,595124786 seconds time elapsed
            37.223      LLC-loads                                                    [66,63%]
            44.986      LLC-load-misses           #  120,86% of all LL-cache hits    [66,67%]
            45.970      LLC-stores                                                   [66,67%]
            53.194      LLC-store-misses                                             [66,70%]
            47.546      LLC-prefetches                                               [66,71%]
            32.564      LLC-prefetch-misses                                          [66,63%]
       7,776992428 seconds time elapsed
    19.845.328.657      dTLB-loads                                                  
           429.997      dTLB-load-misses          #    0,00% of all dTLB cache hits 
     2.573.296.462      dTLB-stores                                                 
             6.780      dTLB-store-misses                                           
                 0      dTLB-prefetches                                             
                 0      dTLB-prefetch-misses                                        
       7,768678161 seconds time elapsed
           122.142      iTLB-loads                                                  
             3.192      iTLB-load-misses          #    2,61% of all iTLB cache hits 
       919.285.333      branch-loads                                                
         1.321.423      branch-load-misses                                          
       7,529874095 seconds time elapsed
    56.881.705.573      Stalled cycles                                                      [49,96%]
         5.056.680      CYCLES_L2_PENDING                                                     [50,07%]
    28.375.239.149      CYCLES_LDM_PENDING                                                     [50,04%]
        20.596.783      CYCLES_L1D_PENDING                                                     [50,07%]
     3.286.211.900      CYCLES_NO_EXECUTE                                                     [50,04%]
         4.105.998      STALLS_L2_PENDING                                                      [50,01%]
         9.631.980      STALLS_L1D_PENDING                                                     [37,50%]
     2.932.296.448      STALLS_LDM_PENDING                                                     [49,96%]
       7,705436790 seconds time elapsed
       239.711.037      Counts arithmetic multiply operations                                                      
     3.908.554.618      Cycles that the divider is active, includes integer and floating point                                                     
                 0      Number of cycles the divider is activated, includes integer and floating point                                                     
       7,710688110 seconds time elapsed
    62.325.994.800      Uops executed                                                      [50,00%]
    62.374.482.890      Counts total number of uops executed from any thread per cycle                                                      [49,99%]
    62.394.742.858      Counts total number of uops executed per thread each cycle                                                      [49,99%]
    88.964.818.735      Number of cycles with no uops executed                                                      [50,00%]
                 0      Cycles where at least 1 uop was executed per thread:p                                                    [50,07%]
                 0      Cycles where at least 2 uops were executed per thread:p                                                    [50,06%]
                 0      Cycles where at least 3 uops were executed per thread:p                                                    [50,03%]
                 0      Cycles where at least 4 uops were executed per thread:p                                                    [50,00%]
       7,807920399 seconds time elapsed
    19.598.310.880      Uops dispatch to specific ports                                                      [57,17%]
    14.771.982.012      Cycles in which a uop is dispatched on port 0                                                      [57,19%]
    12.414.340.786      Cycles in which a uop is dispatched on port 1                                                      [57,20%]
    10.996.500.706      Cycles in which a uop is dispatched on port 2                                                      [57,20%]
    11.432.062.381      Cycles in which a uop is dispatched on port 3                                                      [57,15%]
     2.597.200.582      Cycles in which a uop is dispatched on port 4                                                      [57,10%]
    11.220.911.834      Cycles in which a uop is dispatched on port 5                                                      [57,07%]
       7,710828789 seconds time elapsed
    46.733.627.256      Uops issued                                                      [57,13%]
    46.708.135.641      Number of uops issued by the RAT to the Reservation Station (RS)                                                      [57,13%]
    20.235.887.489      Alias to ANY:c=1:i=1:t=1                                                     [57,13%]
    29.270.787.607      Alias to ANY:c=1:i=1                                                     [57,16%]
         1.010.145      Number of flags-merge uops allocated. Such uops adds delay                                                      [57,20%]
        46.800.595      Number of slow LEA or similar uops allocated                                                      [57,17%]
                 0      Number of multiply packed scalar single precision uops allocated                                                      [57,13%]
       7,558698633 seconds time elapsed
                 0      Ilnstruction Cache accesses                                                     
        21.285.421      Number of Instruction Cache, Streaming Buffer and Victim Cache Misses. Includes UC accesses                                                     
       108.363.559      Number of cycles wher a code-fetch stalled due to L1 instruction cache miss or iTLB miss                                                     
     9.985.476.181      Number of Instruction Cache,Buffer                                                     
       7,539378545 seconds time elapsed
     9.071.905.299      Instruction Length Decoder stalls                                                     
         2.940.964      Stall caused by changing prefix length of the instruction                                                     
     9.069.059.888      Stall cycles due to IQ full                                                     
       7,679611306 seconds time elapsed
       946.257.234      Resource related stall cycles                                                      [79,99%]
    16.798.878.578      Cycles stalled due to Resource Related reason                                                      [79,99%]
    14.393.738.392      Cycles stalled due to no eligible RS entry available                                                      [79,99%]
         1.780.576      Cycles stalled due to no store buffers available                                                      [80,03%]
         2.228.543      Cycles stalled due to re-order buffer full                                                      [79,99%]
       7,557855992 seconds time elapsed
