
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.165882                       # Number of seconds simulated
sim_ticks                                1165881809000                       # Number of ticks simulated
final_tick                               1165881809000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1455446                       # Simulator instruction rate (inst/s)
host_op_rate                                  2360196                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3366228155                       # Simulator tick rate (ticks/s)
host_mem_usage                                 657972                       # Number of bytes of host memory used
host_seconds                                   346.35                       # Real time elapsed on the host
sim_insts                                   504088746                       # Number of instructions simulated
sim_ops                                     817446077                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1165881809000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        30329792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30352320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     29013184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29013184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           473903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              474255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        453331                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             453331                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              19323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           26014465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              26033788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         19323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            19323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        24885185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24885185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        24885185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             19323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          26014465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             50918973                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1165881809000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1165881809000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245978                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374646                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1165881809000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1165881809000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335172                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1165881809000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2331763618                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   504088746                       # Number of instructions committed
system.cpu.committedOps                     817446077                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             812629958                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565888                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    812629958                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855523                       # number of times the integer registers were read
system.cpu.num_int_register_writes          705741290                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557761                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904568                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620620                       # number of memory refs
system.cpu.num_load_insts                   238245974                       # Number of load instructions
system.cpu.num_store_insts                   64374646                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2331763618                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772144                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 505014338     61.78%     61.95% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.95% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::MemRead                238245918     29.15%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374231      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  817446077                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1165881809000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.833808                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620624                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682344                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.501553                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.833808                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999675                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999675                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923592                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923592                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1165881809000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237630077                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237630077                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64266813                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64266813                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301896890                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301896890                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301896890                       # number of overall hits
system.cpu.dcache.overall_hits::total       301896890                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       615901                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        615901                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       107833                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       107833                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       723734                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         723734                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       723734                       # number of overall misses
system.cpu.dcache.overall_misses::total        723734                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 165270962500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 165270962500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  21310528500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21310528500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 186581491000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 186581491000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 186581491000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 186581491000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245978                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245978                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620624                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620624                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620624                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620624                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002585                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001675                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001675                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002392                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002392                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002392                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002392                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 268340.143140                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 268340.143140                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 197625.295596                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 197625.295596                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 257803.959742                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 257803.959742                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 257803.959742                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 257803.959742                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       656929                       # number of writebacks
system.cpu.dcache.writebacks::total            656929                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       615901                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       615901                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       107833                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       107833                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       723734                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       723734                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       723734                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       723734                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 164655061500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 164655061500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  21202695500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21202695500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 185857757000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 185857757000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 185857757000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 185857757000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001675                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001675                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002392                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002392                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002392                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002392                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 267340.143140                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 267340.143140                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 196625.295596                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 196625.295596                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 256803.959742                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 256803.959742                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 256803.959742                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 256803.959742                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681832                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1165881809000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1165881809000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1165881809000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           278.500123                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335172                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               352                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1924247.647727                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   278.500123                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.543946                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.543946                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          307                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.599609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354670696                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354670696                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1165881809000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677334820                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677334820                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677334820                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677334820                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677334820                       # number of overall hits
system.cpu.icache.overall_hits::total       677334820                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          352                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           352                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          352                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            352                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          352                       # number of overall misses
system.cpu.icache.overall_misses::total           352                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     68612000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68612000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     68612000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68612000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     68612000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68612000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335172                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335172                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335172                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335172                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 194920.454545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 194920.454545                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 194920.454545                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 194920.454545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 194920.454545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 194920.454545                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          352                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          352                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     68260000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68260000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     68260000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68260000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     68260000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68260000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 193920.454545                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 193920.454545                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 193920.454545                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 193920.454545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 193920.454545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 193920.454545                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1165881809000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1165881809000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1165881809000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.733847                       # Cycle average of tags in use
system.l2.tags.total_refs                     1405963                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518820                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.709924                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.935349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.874438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.924060                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998893                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1522                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11766524                       # Number of tag accesses
system.l2.tags.data_accesses                 11766524                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1165881809000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       656929                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           656929                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             41390                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                41390                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3008                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3008                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         160972                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            160972                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                163980                       # number of demand (read+write) hits
system.l2.demand_hits::total                   163980                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               163980                       # number of overall hits
system.l2.overall_hits::total                  163980                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63435                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63435                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              352                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454929                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454929                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518364                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518716                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                352                       # number of overall misses
system.l2.overall_misses::cpu.data             518364                       # number of overall misses
system.l2.overall_misses::total                518716                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20574766000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20574766000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     67730000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67730000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 162041003500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 162041003500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      67730000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  182615769500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     182683499500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     67730000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 182615769500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    182683499500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       656929                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       656929                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         41390                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            41390                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66443                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66443                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       615901                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        615901                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682344                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682696                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682344                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682696                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.954728                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954728                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738640                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738640                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759681                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759805                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759681                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759805                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 324344.068732                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 324344.068732                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 192414.772727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 192414.772727                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 356189.654869                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 356189.654869                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 192414.772727                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 352292.538641                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 352184.045798                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 192414.772727                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 352292.538641                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 352184.045798                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               498690                       # number of writebacks
system.l2.writebacks::total                    498690                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63435                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63435                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454929                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454929                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518364                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518716                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518364                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518716                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19940416000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19940416000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     64210000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64210000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 157491713500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 157491713500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     64210000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 177432129500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 177496339500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     64210000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 177432129500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 177496339500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.954728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738640                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738640                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759681                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759805                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759681                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759805                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 314344.068732                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 314344.068732                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 182414.772727                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 182414.772727                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 346189.654869                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 346189.654869                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 182414.772727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 342292.538641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 342184.045798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 182414.772727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 342292.538641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 342184.045798                       # average overall mshr miss latency
system.l2.replacements                         516772                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1165881809000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  2045.628576                       # Cycle average of tags in use
system.l3.tags.total_refs                     1017699                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    955617                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.064965                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     1284.766316                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          0.851820                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        760.010440                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.627327                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000416                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.371099                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.998842                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          879                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         1036                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   5096077                       # Number of tag accesses
system.l3.tags.data_accesses                  5096077                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1165881809000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       498690                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           498690                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                210                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   210                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          44251                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             44251                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 44461                       # number of demand (read+write) hits
system.l3.demand_hits::total                    44461                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                44461                       # number of overall hits
system.l3.overall_hits::total                   44461                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            63225                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               63225                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          352                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       410678                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          411030                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              473903                       # number of demand (read+write) misses
system.l3.demand_misses::total                 474255                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                352                       # number of overall misses
system.l3.overall_misses::cpu.data             473903                       # number of overall misses
system.l3.overall_misses::total                474255                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  19240426000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   19240426000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     60338000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 151954164500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 152014502500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      60338000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  171194590500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     171254928500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     60338000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 171194590500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    171254928500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       498690                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       498690                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63435                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63435                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          352                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454929                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455281                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518364                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518716                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518364                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518716                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.996690                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.996690                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.902730                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.902805                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.914228                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.914286                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.914228                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.914286                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 304316.741795                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 304316.741795                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 171414.772727                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 370008.046450                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 369837.974114                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 171414.772727                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 361243.947601                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 361103.053210                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 171414.772727                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 361243.947601                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 361103.053210                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               453332                       # number of writebacks
system.l3.writebacks::total                    453332                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks        17416                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         17416                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        63225                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          63225                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          352                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       410678                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       411030                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         473903                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            474255                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        473903                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           474255                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  18608176000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  18608176000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     56818000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 147847384500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 147904202500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     56818000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 166455560500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 166512378500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     56818000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 166455560500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 166512378500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.996690                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.996690                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.902730                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.902805                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.914228                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.914286                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.914228                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.914286                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 294316.741795                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 294316.741795                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 161414.772727                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 360008.046450                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 359837.974114                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 161414.772727                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 351243.947601                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 351103.053210                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 161414.772727                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 351243.947601                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 351103.053210                       # average overall mshr miss latency
system.l3.replacements                         953569                       # number of replacements
system.membus.snoop_filter.tot_requests        979171                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       504916                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1165881809000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             411030                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       453331                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17547                       # Transaction distribution
system.membus.trans_dist::ReadExReq             63225                       # Transaction distribution
system.membus.trans_dist::ReadExResp            63225                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        411030                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1419388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1419388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1419388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     59365504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     59365504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                59365504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            474255                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  474255    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              474255                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2792997000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2371287000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1405963                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       723267                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          10817                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        10817                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1165881809000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616253                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1155619                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          543091                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           41390                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          41390                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66443                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66443                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           352                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       615901                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2129300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2130049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85713472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85738880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1016878                       # Total snoops (count)
system.tol2bus.snoopTraffic                  31916160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1740964                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006213                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.078579                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1730147     99.38%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10817      0.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1740964                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1359955500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            528000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1044211000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      1035174                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       516399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops         500106                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops       500106                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1165881809000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455281                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       952022                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          517946                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63435                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63435                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455281                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553831                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65113984                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          953569                       # Total snoops (count)
system.tol3bus.snoopTraffic                  29013248                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1472344                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.339667                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.473596                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 972238     66.03%     66.03% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 500106     33.97%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1472344                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1016306441                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778074059                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
