
#ifndef _SNDMA_H
#define _SNDMA_H

struct SNCpu_t;
class SnesPPU;
class SNSDD1;

#define SNESDMAC_CHANNEL_NUM 8

/* MDMA starts only after SnesSystem has synchronized the queued PPU writes.
   Bytes sent to B-bus PPU ports must then be committed immediately and in
   transfer order; routing some ports back through the scanline queue can make
   $2118/$2119 data overtake $2116/$2117 address writes.  This small entry
   point is also exercised by the host-side mode-4 regression test. */
void SnesDMAWritePPUPort(SnesPPU *pPPU, Uint32 uPort, Uint8 uData);

struct SnesDMAChT
{
	Uint8	dmapx;
	Uint8	bbadx;
	Uint16	a1tx;
	Uint16	dasx;
	Uint8	a1bx;
	Uint8	dasbx;
	Uint16	a2ax;
	Uint8	ntlrx;
	Uint8	unknown;
};

class SnesDMAC
{
public:
	void                        SetCPU(SNCpu_t *pCPU) {m_pCPU = pCPU;}
	void                        SetPPU(SnesPPU *pPPU) {m_pPPU = pPPU;}
	void                        SetSDD1(SNSDD1 *pSDD1) {m_pSDD1 = pSDD1;}
	/* AURORA_PPU_MEMORY_V3_DMAH_20260915 */
	void                        SetRasterLine(Uint32 uLine) {m_uRasterLine = uLine;}

	void                        Reset();
	void                        SaveState(struct SNStateDMACT *pState);
	void                        RestoreState(struct SNStateDMACT *pState);

	void                        ProcessMDMA();
	void                        BeginHDMA();
	void                        ProcessHDMA(Uint32 uLine);

	Uint8                       Read8(Uint32 uChan, Uint32 uAddr);
	void                        Write8(Uint32 uChan, Uint32 uAddr, Uint8 uData);
	void                        SetMDMAEnable(Uint8 uData);
	void                        SetHDMAEnable(Uint8 uData);
	Uint8                       GetMDMAEnable() {return m_MDMAEnable;}
	Uint8                       GetHDMAEnable() {return m_HDMAEnable;}

private:
	SnesDMAChT	                m_Channels[SNESDMAC_CHANNEL_NUM];
	Uint8		                m_MDMAEnable;
	/* AURORA_V82_MDMA_PHASE_STATE
	 * MDMA may be suspended at a horizontal event between any two bytes.
	 * Preserve the four-entry B-bus transfer pattern across those slices;
	 * without this, resuming mode 1/3/4/5/7 at phase zero corrupts ports.
	 * Startup state is transient too: $420B only arms DMA; the bus pause,
	 * divider sync and per-channel overhead happen after that instruction. */
	Uint8                       m_MDMAPhase[SNESDMAC_CHANNEL_NUM];
	Uint8                       m_MDMAChannelStartup;
	Uint8                       m_MDMAStartupPending;
	Uint8		                m_HDMAEnable;		// hdma channel enable
	Uint8		                m_HDMAEnded;		// channels stopped for this frame
	Uint8		                m_HDMADoTransfer;	// repeat/first-line transfer latch

	SNCpu_t	*                   m_pCPU;
	SnesPPU	*                   m_pPPU;
	SNSDD1  *                   m_pSDD1;
	Uint32                      m_uRasterLine;

	void                        TransferData(SnesDMAChT *pChan, Uint8 *pData, Int32 nBytes);
	void                        ProcessMDMAChRead(Uint32 uChan);
	/* AURORA_MEGA_V2_DMA_ACCURATE_DECL */
	void                        ProcessMDMAChAccurate(Uint32 uChan);
	void                        ProcessMDMAChFast(Uint32 uChan);
	void                        ProcessHDMACh(Uint32 uChan, Uint32 uLine);

    //Uint32 ProcessMDMACh(Uint32 uChan);
};



#endif
