PPA Report for shift_parallel_load_pipeline.v (Module: shift_parallel_load_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 27
IO Count: 20
Cell Count: 81

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 985.22 MHz
Reg-to-Reg Critical Path Delay: 0.896 ns

POWER METRICS:
-------------
Total Power Consumption: 0.454 W
