EESchema Schematic File Version 4
LIBS:power
LIBS:74xx
LIBS:stm32f446zetx
LIBS:design_emb-cache
EELAYER 26 0
EELAYER END
$Descr A0 46811 33110
encoding utf-8
Sheet 1 5
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 10100 5400 11850 10200
U 5B7D9546
F0 "Sheet1" 60
F1 "STM32F446ZETx.sch" 60
F2 "FMC[15:0]" I R 21950 7850 118
F3 "FMC_AD[15:0]" I R 21950 8300 118
F4 "FMC_CLK" I R 21950 8700 118
F5 "FMC_NOE" I R 21950 9200 118
F6 "FMC_NWE" I R 21950 9700 118
F7 "FMC_WAIT" I R 21950 10250 118
F8 "FMC_NE1" I R 21950 10750 118
F9 "FMC_A[24:16]" I R 21950 11200 118
F10 "FMC_NBL[1:0]" I R 21950 11650 118
F11 "FMC_NL" I R 21950 12050 118
F12 "FMC_NE2" I R 21950 12500 118
F13 "VDD_3V3" I R 21950 14800 118
$EndSheet
$Sheet
S 28900 4950 5200 7550
U 5B86E517
F0 "Sheet2" 60
F1 "OMEGA2sch.sch" 60
$EndSheet
$Sheet
S 29050 15350 6000 8800
U 5B8BCB6B
F0 "sheet3" 60
F1 "fpga.sch" 60
$EndSheet
$Sheet
S 16250 19300 5950 4300
U 5B986AB9
F0 "Sheet4" 60
F1 "power.sch" 60
F2 "+3V3" O R 22200 20600 118
F3 "+3V3_FPGA" O R 22200 21050 118
F4 "+1V2_FPGA" O R 22200 21400 118
$EndSheet
Wire Wire Line
	22200 20600 23850 20600
Wire Wire Line
	23850 20600 23850 14800
Wire Wire Line
	23850 14800 21950 14800
$EndSCHEMATC
