// Seed: 3843400716
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  input id_2;
  inout id_1;
  logic id_3;
  logic id_4;
  assign id_3 = 1 ? 1 : 1'b0 < id_4;
  logic id_5;
  logic id_6;
endmodule
