# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../new-spi-demo.srcs/sources_1/imports/clk_div/clk_div.v" \
"../../../../new-spi-demo.srcs/sources_1/imports/clk_div/clk_div-tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
