```verilog
module barrel_shifter (
    input [7:0] in,
    input [2:0] ctrl,
    output [7:0] out
);

    wire [7:0] shift_1, shift_2, shift_4;
    
    // Shift by 1 position
    assign shift_1 = {in[6:0], in[7]};
    
    // Shift by 2 positions
    assign shift_2 = {in[5:0], in[6:5]};
    
    // Shift by 4 positions
    assign shift_4 = {in[3:0], in[7:4]};
    
    // 2-to-1 multiplexers to select the shifted value based on control signals
    wire [7:0] mux1_out, mux2_out;
    
    // Mux for shifting by 4 bits
    assign mux1_out = (ctrl[2]) ? shift_4 : in;
    
    // Mux for shifting by 2 bits
    assign mux2_out = (ctrl[1]) ? shift_2 : mux1_out;
    
    // Mux for shifting by 1 bit
    assign out = (ctrl[0]) ? shift_1 : mux2_out;

endmodule
```