#------------------------------------------------------------
#
# Basic Synthesis Script (TCL format)
#                                  
# Revision History                
#   1/15/03  : Author Shane T. Gehring - from class example
#   2/09/07  : Author Zhengtao Yu      - from class example
#   12/14/07 : Author Ravi Jenkal      - updated to 180 nm & tcl
#
#------------------------------------------------------------
#---------------------------------------------------------
# Read in Verilog file and map (synthesize) onto a generic
# library.
# MAKE SURE THAT YOU CORRECT ALL WARNINGS THAT APPEAR
# during the execution of the read command are fixed 
# or understood to have no impact.
# ALSO CHECK your latch/flip-flop list for unintended 
# latches                                            
#---------------------------------------------------------
#read_verilog -rtl $::env(RTL_FILES)
read_sverilog -rtl ../rtl/dut.svLoading db file '/mnt/coe/workspace/ece/ece720-common/tech/nangate/NangateOpenCellLibrary_PDKv1_2_v2008_10/liberty/520/NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm.db'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/libraries/syn/gtech.db'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm'
  Loading link library 'gtech'
Loading sverilog file '/mnt/ncsudrive/g/gsetty/fall_2024/564/hw6/mini_project/rtl/dut.sv'
Running PRESTO HDLC
Compiling source file /mnt/ncsudrive/g/gsetty/fall_2024/564/hw6/mini_project/rtl/dut.sv
Opening include file /mnt/ncsudrive/g/gsetty/fall_2024/564/hw6/mini_project/rtl/common/common.vh
Opening include file /mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/dw/sim_ver/DW_fp_mac.v
Opening include file /mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/dw/sim_ver/DW_fp_dp2.v
Warning: Could not open default SVF file /mnt/ncsudrive/g/gsetty/fall_2024/564/hw6/mini_project/synthesis/svf/default.svf for writing.

Statistics for case statements in always block at line 273 in file
	'/mnt/ncsudrive/g/gsetty/fall_2024/564/hw6/mini_project/rtl/dut.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           274            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine MyDesign line 118 in file
		'/mnt/ncsudrive/g/gsetty/fall_2024/564/hw6/mini_project/rtl/dut.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| temp_count_var_A_count_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine MyDesign line 135 in file
		'/mnt/ncsudrive/g/gsetty/fall_2024/564/hw6/mini_project/rtl/dut.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| temp_count_var_C_count_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine MyDesign line 154 in file
		'/mnt/ncsudrive/g/gsetty/fall_2024/564/hw6/mini_project/rtl/dut.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  accum_result_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 207 in file
		'/mnt/ncsudrive/g/gsetty/fall_2024/564/hw6/mini_project/rtl/dut.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| sram_read_address_A_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine MyDesign line 225 in file
		'/mnt/ncsudrive/g/gsetty/fall_2024/564/hw6/mini_project/rtl/dut.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| sram_read_address_B_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine MyDesign line 246 in file
		'/mnt/ncsudrive/g/gsetty/fall_2024/564/hw6/mini_project/rtl/dut.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| sram_write_address_r_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine MyDesign line 265 in file
		'/mnt/ncsudrive/g/gsetty/fall_2024/564/hw6/mini_project/rtl/dut.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 273 in file
		'/mnt/ncsudrive/g/gsetty/fall_2024/564/hw6/mini_project/rtl/dut.sv'.
=========================================================================================
|           Register Name           | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
=========================================================================================
| temp_count_var_A_count_select_reg | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
| temp_count_var_C_count_select_reg | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
|      temp_count_z_select_reg      | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
|            rows_C_reg             | Latch |  32   |  Y  | N  | N  | N  | -  | -  | -  |
|            rows_B_reg             | Latch |  32   |  Y  | N  | N  | N  | -  | -  | -  |
|           column_B_reg            | Latch |  32   |  Y  | N  | N  | N  | -  | -  | -  |
|           column_C_reg            | Latch |  32   |  Y  | N  | N  | N  | -  | -  | -  |
|      input_read_addr_sel_reg      | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
|         set_dut_ready_reg         | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     weight_read_addr_sel_reg      | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
|       write_enable_sel_reg        | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
=========================================================================================

Inferred memory devices in process
	in routine MyDesign line 423 in file
		'/mnt/ncsudrive/g/gsetty/fall_2024/564/hw6/mini_project/rtl/dut.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| write_enable_sel_r_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine MyDesign line 443 in file
		'/mnt/ncsudrive/g/gsetty/fall_2024/564/hw6/mini_project/rtl/dut.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| compute_complete_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Current design is now '/mnt/ncsudrive/g/gsetty/fall_2024/564/hw6/mini_project/rtl/DW_fp_mac.db:DW_fp_mac'
Loaded 4 designs.
Current design is 'DW_fp_mac'.
DW_fp_mac DW_fp_dp2 MyDesign DW_fp_mac_inst
