
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15366 
WARNING: [Synth 8-2292] literal value truncated to fit in 2 bits [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/uart_tx.v:263]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1410.957 ; gain = 95.984 ; free physical = 4733 ; free virtual = 25661
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/top.v:23]
	Parameter idle bound to: 0 - type: integer 
	Parameter echo bound to: 1 - type: integer 
	Parameter STATE_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/synchronizer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (1#1) [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/synchronizer.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/uart_rx.v:22]
	Parameter idle bound to: 0 - type: integer 
	Parameter start bound to: 1 - type: integer 
	Parameter d0 bound to: 2 - type: integer 
	Parameter d1 bound to: 3 - type: integer 
	Parameter d2 bound to: 4 - type: integer 
	Parameter d3 bound to: 5 - type: integer 
	Parameter d4 bound to: 6 - type: integer 
	Parameter d5 bound to: 7 - type: integer 
	Parameter d6 bound to: 8 - type: integer 
	Parameter d7 bound to: 9 - type: integer 
	Parameter stop bound to: 10 - type: integer 
	Parameter STATE_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/uart_rx.v:95]
WARNING: [Synth 8-87] always_comb on 'load_reg' did not result in combinational logic [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/uart_rx.v:97]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/uart_rx.v:22]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/uart_tx.v:23]
	Parameter idle bound to: 0 - type: integer 
	Parameter start bound to: 1 - type: integer 
	Parameter d0 bound to: 2 - type: integer 
	Parameter d1 bound to: 3 - type: integer 
	Parameter d2 bound to: 4 - type: integer 
	Parameter d3 bound to: 5 - type: integer 
	Parameter d4 bound to: 6 - type: integer 
	Parameter d5 bound to: 7 - type: integer 
	Parameter d6 bound to: 8 - type: integer 
	Parameter d7 bound to: 9 - type: integer 
	Parameter stop bound to: 10 - type: integer 
	Parameter STATE_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/uart_tx.v:110]
WARNING: [Synth 8-6014] Unused sequential element shift_reg_reg was removed.  [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/uart_tx.v:89]
WARNING: [Synth 8-87] always_comb on 'uart_tx_out_reg' did not result in combinational logic [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/uart_tx.v:113]
WARNING: [Synth 8-87] always_comb on 'load_reg' did not result in combinational logic [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/uart_tx.v:115]
WARNING: [Synth 8-3848] Net err in module/entity uart_tx does not have driver. [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/uart_tx.v:33]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (3#1) [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/uart_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'SevSegDriver' [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/SevSegDriver.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/SevSegDriver.v:76]
INFO: [Synth 8-226] default block is never used [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/SevSegDriver.v:87]
INFO: [Synth 8-6155] done synthesizing module 'SevSegDriver' (5#1) [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/SevSegDriver.v:22]
WARNING: [Synth 8-87] always_comb on 'tx_data_reg' did not result in combinational logic [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/top.v:56]
WARNING: [Synth 8-3848] Net LED in module/entity top does not have driver. [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/top.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design uart_tx has unconnected port err
WARNING: [Synth 8-3331] design top has unconnected port LED[15]
WARNING: [Synth 8-3331] design top has unconnected port LED[14]
WARNING: [Synth 8-3331] design top has unconnected port LED[13]
WARNING: [Synth 8-3331] design top has unconnected port LED[12]
WARNING: [Synth 8-3331] design top has unconnected port LED[11]
WARNING: [Synth 8-3331] design top has unconnected port LED[10]
WARNING: [Synth 8-3331] design top has unconnected port LED[9]
WARNING: [Synth 8-3331] design top has unconnected port LED[8]
WARNING: [Synth 8-3331] design top has unconnected port LED[7]
WARNING: [Synth 8-3331] design top has unconnected port LED[6]
WARNING: [Synth 8-3331] design top has unconnected port LED[5]
WARNING: [Synth 8-3331] design top has unconnected port LED[4]
WARNING: [Synth 8-3331] design top has unconnected port LED[3]
WARNING: [Synth 8-3331] design top has unconnected port LED[2]
WARNING: [Synth 8-3331] design top has unconnected port LED[1]
WARNING: [Synth 8-3331] design top has unconnected port LED[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1441.223 ; gain = 126.250 ; free physical = 4750 ; free virtual = 25679
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1441.223 ; gain = 126.250 ; free physical = 4751 ; free virtual = 25681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1441.223 ; gain = 126.250 ; free physical = 4751 ; free virtual = 25681
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1795.566 ; gain = 0.000 ; free physical = 4422 ; free virtual = 25351
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 1795.566 ; gain = 480.594 ; free physical = 4572 ; free virtual = 25501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 1795.566 ; gain = 480.594 ; free physical = 4572 ; free virtual = 25501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 1795.566 ; gain = 480.594 ; free physical = 4573 ; free virtual = 25502
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'load_reg' [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/uart_rx.v:97]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                   start |                             0001 |                             0001
                      d0 |                             0010 |                             0010
                      d1 |                             0011 |                             0011
                      d2 |                             0100 |                             0100
                      d3 |                             0101 |                             0101
                      d4 |                             0110 |                             0110
                      d5 |                             0111 |                             0111
                      d6 |                             1000 |                             1000
                      d7 |                             1001 |                             1001
                    stop |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'uart_tx_out_reg' [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/uart_tx.v:113]
WARNING: [Synth 8-327] inferring latch for variable 'load_reg' [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/uart_tx.v:115]
WARNING: [Synth 8-327] inferring latch for variable 'tx_data_reg' [/nfs/nfs7/home/bschwant/project_6/project_6.srcs/sources_1/new/top.v:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 1795.566 ; gain = 480.594 ; free physical = 4565 ; free virtual = 25495
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 15    
	  11 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	  12 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 4     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 3     
Module SevSegDriver 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top has unconnected port LED[15]
WARNING: [Synth 8-3331] design top has unconnected port LED[14]
WARNING: [Synth 8-3331] design top has unconnected port LED[13]
WARNING: [Synth 8-3331] design top has unconnected port LED[12]
WARNING: [Synth 8-3331] design top has unconnected port LED[11]
WARNING: [Synth 8-3331] design top has unconnected port LED[10]
WARNING: [Synth 8-3331] design top has unconnected port LED[9]
WARNING: [Synth 8-3331] design top has unconnected port LED[8]
WARNING: [Synth 8-3331] design top has unconnected port LED[7]
WARNING: [Synth 8-3331] design top has unconnected port LED[6]
WARNING: [Synth 8-3331] design top has unconnected port LED[5]
WARNING: [Synth 8-3331] design top has unconnected port LED[4]
WARNING: [Synth 8-3331] design top has unconnected port LED[3]
WARNING: [Synth 8-3331] design top has unconnected port LED[2]
WARNING: [Synth 8-3331] design top has unconnected port LED[1]
WARNING: [Synth 8-3331] design top has unconnected port LED[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart0/rx0/load_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart0/tx0/load_reg[2] )
WARNING: [Synth 8-3332] Sequential element (uart0/rx0/load_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (uart0/tx0/load_reg[2]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:36 . Memory (MB): peak = 1795.566 ; gain = 480.594 ; free physical = 4552 ; free virtual = 25483
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:46 . Memory (MB): peak = 1795.566 ; gain = 480.594 ; free physical = 4430 ; free virtual = 25360
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1795.566 ; gain = 480.594 ; free physical = 4420 ; free virtual = 25350
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:47 . Memory (MB): peak = 1795.566 ; gain = 480.594 ; free physical = 4419 ; free virtual = 25349
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 1795.566 ; gain = 480.594 ; free physical = 4419 ; free virtual = 25350
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 1795.566 ; gain = 480.594 ; free physical = 4419 ; free virtual = 25350
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 1795.566 ; gain = 480.594 ; free physical = 4419 ; free virtual = 25350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 1795.566 ; gain = 480.594 ; free physical = 4419 ; free virtual = 25350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 1795.566 ; gain = 480.594 ; free physical = 4419 ; free virtual = 25350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 1795.566 ; gain = 480.594 ; free physical = 4419 ; free virtual = 25350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    21|
|3     |LUT1   |    65|
|4     |LUT2   |     4|
|5     |LUT3   |    24|
|6     |LUT4   |    30|
|7     |LUT5   |    22|
|8     |LUT6   |    15|
|9     |FDRE   |   102|
|10    |FDSE   |     4|
|11    |LD     |    13|
|12    |IBUF   |     3|
|13    |OBUF   |    12|
|14    |OBUFT  |    16|
+------+-------+------+

Report Instance Areas: 
+------+-------------+-------------+------+
|      |Instance     |Module       |Cells |
+------+-------------+-------------+------+
|1     |top          |             |   332|
|2     |  sevseg0    |SevSegDriver |    48|
|3     |  syncUartRx |synchronizer |     2|
|4     |  uart0      |uart         |   241|
|5     |    rx0      |uart_rx      |   119|
|6     |    tx0      |uart_tx      |   122|
+------+-------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 1795.566 ; gain = 480.594 ; free physical = 4419 ; free virtual = 25350
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1795.566 ; gain = 126.250 ; free physical = 4471 ; free virtual = 25402
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 1795.566 ; gain = 480.594 ; free physical = 4481 ; free virtual = 25412
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:48 . Memory (MB): peak = 1806.578 ; gain = 504.441 ; free physical = 4473 ; free virtual = 25404
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/nfs/nfs7/home/bschwant/project_6/project_6.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1830.598 ; gain = 0.000 ; free physical = 4473 ; free virtual = 25404
INFO: [Common 17-206] Exiting Vivado at Fri Mar 29 12:07:46 2019...
