Record=TopLevelDocument|FileName=vme_can_fpga.SchDoc|SheetNumber=4
Record=SheetSymbol|SourceDocument=vme_can_fpga.SchDoc|Designator=fpga_conf_per|SchDesignator=fpga_conf_per|FileName=vme_can_fpga_conf.SchDoc|SheetNumber=6|SymbolType=Normal|RawFileName=vme_can_fpga_conf.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=vme_can_fpga.SchDoc|Designator=fpga_io|SchDesignator=fpga_io|FileName=vme_can_fpga_bridge.SchDoc|SheetNumber=5|SymbolType=Normal|RawFileName=vme_can_fpga_bridge.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=vme_can_fpga.SchDoc|Designator=fpga_pwr|SchDesignator=fpga_pwr|FileName=vme_can_fpga_pwr.SchDoc|SheetNumber=7|SymbolType=Normal|RawFileName=vme_can_fpga_pwr.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=NoMainPathDocument|SourceDocument=vme_can_fpga.SchDoc|FileName=vme_can_can.SchDoc|SheetNumber=2
Record=NoMainPathDocument|SourceDocument=vme_can_fpga.SchDoc|FileName=vme_can_main.SchDoc|SheetNumber=1
Record=NoMainPathDocument|SourceDocument=vme_can_fpga.SchDoc|FileName=vme_can_vme.SchDoc|SheetNumber=3
