$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
$end
#2187
b00000000 "
#2250
b00000000 "
#2251
b00000000 "
#2475
0!
#2712
b00000000 "
#2713
b00000000 "
#3150
b00000000 "
#3151
b00000000 "
#3587
b00000000 "
#3588
b00000000 "
#4025
b00000000 "
#4026
b00000000 "
#4462
b00000000 "
#4463
b00000000 "
#4900
b00000000 "
#4901
b00000000 "
#5337
b00000000 "
#5338
b00000000 "
#5775
b00000000 "
#5776
b00000000 "
#6212
b00000000 "
#6213
b00000000 "
#6650
b00000000 "
#6651
b00000000 "
#7087
b00000000 "
#7088
b00000000 "
#7525
b00000000 "
#7526
b00000000 "
#7962
b00000000 "
#7963
b00000000 "
#8400
b00000000 "
#8401
b00000000 "
#8837
b00000000 "
#8838
b00000000 "
