
*** Running vivado
    with args -log design_1_xlconstant_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xlconstant_1_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_xlconstant_1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 290.762 ; gain = 80.578
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_1_0' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex6/Ex6.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.vhd:35]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex6/Ex6.srcs/sources_1/bd/design_1/ipshared/e147/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (1#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex6/Ex6.srcs/sources_1/bd/design_1/ipshared/e147/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_1_0' (2#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex6/Ex6.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.vhd:35]
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 328.176 ; gain = 117.992
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 328.176 ; gain = 117.992
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.508 . Memory (MB): peak = 528.063 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:57 . Memory (MB): peak = 528.063 ; gain = 317.879
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:57 . Memory (MB): peak = 528.063 ; gain = 317.879
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:57 . Memory (MB): peak = 528.063 ; gain = 317.879
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:58 . Memory (MB): peak = 528.063 ; gain = 317.879
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:58 . Memory (MB): peak = 528.063 ; gain = 317.879
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:14 . Memory (MB): peak = 565.410 ; gain = 355.227
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:14 . Memory (MB): peak = 565.410 ; gain = 355.227
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:01:14 . Memory (MB): peak = 575.055 ; gain = 364.871
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:01:15 . Memory (MB): peak = 575.055 ; gain = 364.871
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:01:15 . Memory (MB): peak = 575.055 ; gain = 364.871
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:01:15 . Memory (MB): peak = 575.055 ; gain = 364.871
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:01:15 . Memory (MB): peak = 575.055 ; gain = 364.871
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:01:15 . Memory (MB): peak = 575.055 ; gain = 364.871
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:01:15 . Memory (MB): peak = 575.055 ; gain = 364.871

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:01:15 . Memory (MB): peak = 575.055 ; gain = 364.871
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:12 . Memory (MB): peak = 600.246 ; gain = 386.422
