<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="34" />
   <name preferredWidth="239" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="178" />
   <clocksource preferredWidth="179" />
   <frequency preferredWidth="172" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Project,Library/Memories and Memory Controllers/External Memory Interfaces,Library,Library/Memories and Memory Controllers/External Memory Interfaces/Memory Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/Memory Interfaces/Flash,Library/Memories and Memory Controllers" />
 <window width="1024" height="728" x="0" y="0" />
 <hdlexample language="VERILOG" />
</preferences>
