// commandline options and file lists
// Yipeng Wang
// 10/18/22
// ----------------------------------

// Acceleration options, check doc before using
// -caxl
// +speedup


// overwrite timescale (comment out if you do not want)
-timescale=1ns/1ns

// SystemVerilog flag, if you are using Systemverilog
// Note that SystemVerilog is back compatable with Verilog
// -sverilog


// -y with folder, which contains source files
// -y models2

// -v with Verilog or SystemVerilog files
// -v
// lib1
// List your files here -------------

// TB - Only enable one
// tb_dlatch_reset.v
sim/darksimv.v

// Design Files
rtl/config.vh
// rtl/darkcache.v
rtl/darkpll.v
rtl/darkriscv.v
rtl/darksocv.v
rtl/darkuart.v

// multiply
rtl/mult/CLA.v
rtl/mult/full_adder.v
rtl/mult/half_adder.v
rtl/mult/wallace_tree_unsigned.v
rtl/mult/wallace_tree_signed.v

// divide
rtl/div/Divider8b.v
rtl/div/FullSub_Mux.v