iwia'99 technical program 
preliminary program 
iwia'01
technical
program
maui
hpcc
thursday
january
18
2001
8
30coffee
registration
9
00opening
9
15in
memory
architectures
cache
memory
jason
zawodny
peter
kogge
notre
dame
architecture
chip
memory
processor
fuce
processor
takanori
matsuzaki
hiroshi
tomiyasu
makoto
amamiya
kyushu
break
10
25high
performance
computing
present
state
development
earth
simulator
mitsuo
yokokawa
earth
simulator
effective
usage
chip
memory
space
high
performance
computing
nakamura
kondo
boku
tokyo
tsukuba
11
25discussion
12
00lunch
1
30fine
grain
parallel
processing
cefos
fine
grain
multithreaded
operating
system
hiroshi
nakayama
takuya
tanabayashi
hideo
taniguchi
makoto
amamiya
kyushu
evaluation
single
chip
multiprocessor
core
architecture
near
fine
grain
parallel
processing
keiji
kimura
hironori
kasahara
waseda
break
2
45low
power
systems
energy
efficient
instruction
cache
wide
issue
processors
ana
maria
badulesku
alex
veidenbaum
uc
irvine
impact
loop
optimizations
power
consumption
fresh
look
hongbo
yang
guang
gao
george
cai
ziang
hu
break
4
00discussion
friday
january
19
2001
8
30coffee
registration
9
00memory
hierarchy
portability
temporal
locality
across
memory
hierarchies
gianfranco
bilardi
padova
ibm
research
enoch
peserico
mit
pipelined
memory
hierarchy
characterizing
application
performance
gianfranco
bilardi
uof
padova
ibm
research
kattamuri
ekanadham
pratap
pattnaik
ibm
research
break
10
15potpourri
dynamic
power
management
strategies
copper
project
gupta
et
al
uc
irvine
architectural
characteristics
loop
unrolling
effect
superscalar
memory
latency
hiding
hiroyuki
sato
teruhiko
yoshida
tokyo
11
15discussion
closing
12
00lunch
