-------------------------------------------------------------------------------
-- system_stub.vhd
-------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

library UNISIM;
use UNISIM.VCOMPONENTS.ALL;

entity system_stub is
  port (
    RS232_Uart_1_sout : out std_logic;
    RS232_Uart_1_sin : in std_logic;
    RESET : in std_logic;
    CLK_P : in std_logic;
    CLK_N : in std_logic;
    my_peripheral_0_DIP_Data_pin : in std_logic_vector(7 downto 0);
    my_peripheral_0_LED_Data_pin : out std_logic_vector(7 downto 0);
    vga_periph_0_clk_i_pin : in std_logic;
    vga_periph_0_vga_vsync_o_pin : out std_logic;
    vga_periph_0_blank_o_pin : out std_logic;
    vga_periph_0_vga_hsync_o_pin : out std_logic;
    vga_periph_0_pix_clock_o_pin : out std_logic;
    vga_periph_0_psave_o_pin : out std_logic;
    vga_periph_0_sync_o_pin : out std_logic;
    vga_periph_0_red_o_pin : out std_logic_vector(7 downto 0);
    vga_periph_0_green_o_pin : out std_logic_vector(7 downto 0);
    vga_periph_0_blue_o_pin : out std_logic_vector(7 downto 0);
    rc5controller_0_iIR_pin : in std_logic
  );
end system_stub;

architecture STRUCTURE of system_stub is

  component system is
    port (
      RS232_Uart_1_sout : out std_logic;
      RS232_Uart_1_sin : in std_logic;
      RESET : in std_logic;
      CLK_P : in std_logic;
      CLK_N : in std_logic;
      my_peripheral_0_DIP_Data_pin : in std_logic_vector(7 downto 0);
      my_peripheral_0_LED_Data_pin : out std_logic_vector(7 downto 0);
      vga_periph_0_clk_i_pin : in std_logic;
      vga_periph_0_vga_vsync_o_pin : out std_logic;
      vga_periph_0_blank_o_pin : out std_logic;
      vga_periph_0_vga_hsync_o_pin : out std_logic;
      vga_periph_0_pix_clock_o_pin : out std_logic;
      vga_periph_0_psave_o_pin : out std_logic;
      vga_periph_0_sync_o_pin : out std_logic;
      vga_periph_0_red_o_pin : out std_logic_vector(7 downto 0);
      vga_periph_0_green_o_pin : out std_logic_vector(7 downto 0);
      vga_periph_0_blue_o_pin : out std_logic_vector(7 downto 0);
      rc5controller_0_iIR_pin : in std_logic
    );
  end component;

  attribute BOX_TYPE : STRING;
  attribute BOX_TYPE of system : component is "user_black_box";

begin

  system_i : system
    port map (
      RS232_Uart_1_sout => RS232_Uart_1_sout,
      RS232_Uart_1_sin => RS232_Uart_1_sin,
      RESET => RESET,
      CLK_P => CLK_P,
      CLK_N => CLK_N,
      my_peripheral_0_DIP_Data_pin => my_peripheral_0_DIP_Data_pin,
      my_peripheral_0_LED_Data_pin => my_peripheral_0_LED_Data_pin,
      vga_periph_0_clk_i_pin => vga_periph_0_clk_i_pin,
      vga_periph_0_vga_vsync_o_pin => vga_periph_0_vga_vsync_o_pin,
      vga_periph_0_blank_o_pin => vga_periph_0_blank_o_pin,
      vga_periph_0_vga_hsync_o_pin => vga_periph_0_vga_hsync_o_pin,
      vga_periph_0_pix_clock_o_pin => vga_periph_0_pix_clock_o_pin,
      vga_periph_0_psave_o_pin => vga_periph_0_psave_o_pin,
      vga_periph_0_sync_o_pin => vga_periph_0_sync_o_pin,
      vga_periph_0_red_o_pin => vga_periph_0_red_o_pin,
      vga_periph_0_green_o_pin => vga_periph_0_green_o_pin,
      vga_periph_0_blue_o_pin => vga_periph_0_blue_o_pin,
      rc5controller_0_iIR_pin => rc5controller_0_iIR_pin
    );

end architecture STRUCTURE;

