#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Jun 04 14:37:58 2022
# Process ID: 15708
# Current directory: A:/Desktop/Github/CPU/MIPS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5252 A:\Desktop\Github\CPU\MIPS\MIPS.xpr
# Log file: A:/Desktop/Github/CPU/MIPS/vivado.log
# Journal file: A:/Desktop/Github/CPU/MIPS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project A:/Desktop/Github/CPU/MIPS/MIPS.xpr
INFO: [Project 1-313] Project file moved from 'A:/Desktop/CSCI311 Project/MIPS' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'A:/Downloads/Applications/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 788.977 ; gain = 147.902
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/MIPS/MIPS.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ControlDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/MIPS/MIPS.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 695d555af1b0463fa0b1bd0b892a438e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 33 for port A [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/MIPS.v:61]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 33 for port B [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/MIPS.v:62]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 33 for port out [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/MIPS.v:64]
WARNING: [VRFC 10-1783] select index 1 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:14]
WARNING: [VRFC 10-1783] select index 2 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.ControlDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.MUX(DATA_WIDTH=31)
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/MIPS/MIPS.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.438 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sat Jun 04 14:52:24 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 811.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/MIPS/MIPS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 811.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 838.605 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/MIPS/MIPS.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ControlDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/MIPS/MIPS.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 695d555af1b0463fa0b1bd0b892a438e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 33 for port A [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/MIPS.v:61]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 33 for port B [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/MIPS.v:62]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 33 for port out [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/MIPS.v:64]
WARNING: [VRFC 10-1783] select index 1 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:41]
WARNING: [VRFC 10-1783] select index 2 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:42]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.ControlDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.MUX(DATA_WIDTH=31)
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/MIPS/MIPS.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.352 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sat Jun 04 16:48:50 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 838.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/MIPS/MIPS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 838.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 843.426 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/MIPS/MIPS.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ControlDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/MIPS/MIPS.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 695d555af1b0463fa0b1bd0b892a438e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 33 for port A [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/MIPS.v:61]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 33 for port B [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/MIPS.v:62]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 33 for port out [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/MIPS.v:64]
WARNING: [VRFC 10-1783] select index 1 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:16]
WARNING: [VRFC 10-1783] select index 2 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:17]
WARNING: [VRFC 10-1783] select index 4 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:20]
WARNING: [VRFC 10-1783] select index 5 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:21]
WARNING: [VRFC 10-1783] select index 6 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:22]
WARNING: [VRFC 10-1783] select index 8 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:25]
WARNING: [VRFC 10-1783] select index 9 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:26]
WARNING: [VRFC 10-1783] select index 10 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:27]
WARNING: [VRFC 10-1783] select index 12 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:30]
WARNING: [VRFC 10-1783] select index 13 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:31]
WARNING: [VRFC 10-1783] select index 14 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:32]
WARNING: [VRFC 10-1783] select index 16 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [VRFC 10-1783] select index 17 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:36]
WARNING: [VRFC 10-1783] select index 18 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:37]
WARNING: [VRFC 10-1783] select index 20 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:40]
WARNING: [VRFC 10-1783] select index 21 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:41]
WARNING: [VRFC 10-1783] select index 22 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:42]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.ControlDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.MUX(DATA_WIDTH=31)
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/MIPS/MIPS.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.535 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sat Jun 04 17:19:06 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 843.426 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/MIPS/MIPS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 843.641 ; gain = 0.215
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 845.813 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/MIPS/MIPS.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ControlDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/MIPS/MIPS.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 695d555af1b0463fa0b1bd0b892a438e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 33 for port A [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/MIPS.v:61]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 33 for port B [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/MIPS.v:62]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 33 for port out [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/MIPS.v:64]
WARNING: [VRFC 10-1783] select index 1 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:16]
WARNING: [VRFC 10-1783] select index 2 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:17]
WARNING: [VRFC 10-1783] select index 4 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:20]
WARNING: [VRFC 10-1783] select index 5 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:21]
WARNING: [VRFC 10-1783] select index 6 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:22]
WARNING: [VRFC 10-1783] select index 8 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:25]
WARNING: [VRFC 10-1783] select index 9 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:26]
WARNING: [VRFC 10-1783] select index 10 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:27]
WARNING: [VRFC 10-1783] select index 12 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:30]
WARNING: [VRFC 10-1783] select index 13 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:31]
WARNING: [VRFC 10-1783] select index 14 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:32]
WARNING: [VRFC 10-1783] select index 16 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:35]
WARNING: [VRFC 10-1783] select index 17 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:36]
WARNING: [VRFC 10-1783] select index 18 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:37]
WARNING: [VRFC 10-1783] select index 20 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:40]
WARNING: [VRFC 10-1783] select index 21 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:41]
WARNING: [VRFC 10-1783] select index 22 into ROM is out of bounds [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:42]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ALUoperations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.ControlDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.MUX(DATA_WIDTH=31)
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/MIPS/MIPS.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.539 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sat Jun 04 17:20:46 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 845.813 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/MIPS/MIPS.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 845.813 ; gain = 0.000
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/MIPS.v" into library work [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/MIPS.v:1]
[Sat Jun 04 17:36:01 2022] Launched synth_1...
Run output will be captured here: A:/Desktop/Github/CPU/MIPS/MIPS.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: MIPS
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:15 ; elapsed = 03:16:09 . Memory (MB): peak = 900.855 ; gain = 694.320
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPS' [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/MIPS.v:3]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ProgramCounter.v:3]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ProgramCounter.v:3]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:3]
ERROR: [Synth 8-354] integer overflow when computing array size [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:9]
ERROR: [Synth 8-285] failed synthesizing module 'InstructionMemory' [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:3]
ERROR: [Synth 8-285] failed synthesizing module 'MIPS' [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/MIPS.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:17 ; elapsed = 03:16:10 . Memory (MB): peak = 975.023 ; gain = 768.488
---------------------------------------------------------------------------------
RTL Elaboration failed
4 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: MIPS
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:23 ; elapsed = 03:16:50 . Memory (MB): peak = 975.023 ; gain = 768.488
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPS' [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/MIPS.v:3]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ProgramCounter.v:3]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/ProgramCounter.v:3]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:3]
ERROR: [Synth 8-354] integer overflow when computing array size [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:9]
ERROR: [Synth 8-285] failed synthesizing module 'InstructionMemory' [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/InstructionMemory.v:3]
ERROR: [Synth 8-285] failed synthesizing module 'MIPS' [A:/Desktop/Github/CPU/MIPS/MIPS.srcs/sources_1/new/MIPS.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:24 ; elapsed = 03:16:51 . Memory (MB): peak = 975.023 ; gain = 768.488
---------------------------------------------------------------------------------
RTL Elaboration failed
4 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
save_wave_config {A:/Desktop/Github/CPU/MIPS/MIPS_behav.wcfg}
add_files -fileset sim_1 -norecurse A:/Desktop/Github/CPU/MIPS/MIPS_behav.wcfg
set_property xsim.view A:/Desktop/Github/CPU/MIPS/MIPS_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 975.023 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 04 17:56:35 2022...
