Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Dec  7 19:26:24 2023
| Host         : vt_g14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vpong_timing_summary_routed.rpt -pb top_vpong_timing_summary_routed.pb -rpx top_vpong_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vpong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    101         
DPIR-1     Warning           Asynchronous driver check      20          
TIMING-16  Warning           Large setup violation          9           
TIMING-18  Warning           Missing input or output delay  47          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (160)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (918)
5. checking no_input_delay (18)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (160)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_disp_div/clk_out_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: main_uart_baudrate_generator/baud_reg/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: main_vga_sync/pixel_reg_reg[0]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: main_vga_sync/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (918)
--------------------------------------------------
 There are 918 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.343      -42.948                     14                 2246        0.088        0.000                      0                 2246        4.500        0.000                       0                   579  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.343      -42.948                     14                 2222        0.088        0.000                      0                 2222        4.500        0.000                       0                   579  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.562        0.000                      0                   24        0.450        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           14  Failing Endpoints,  Worst Slack       -5.343ns,  Total Violation      -42.948ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.343ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.657ns  (logic 8.345ns (56.935%)  route 6.312ns (43.065%))
  Logic Levels:           21  (CARRY4=13 LUT1=2 LUT2=5 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.567     5.088    graphics_renderer_inst/clk_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  graphics_renderer_inst/gpu_px_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  graphics_renderer_inst/gpu_px_reg[1]_replica/Q
                         net (fo=2, routed)           0.411     5.956    graphics_renderer_inst/gpu_pos_x[1]_repN
    SLICE_X45Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.080 r  graphics_renderer_inst/pixel_data[1]_i_9/O
                         net (fo=1, routed)           0.000     6.080    graphics_renderer_inst/pixel_data[1]_i_9_n_1
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.630 r  graphics_renderer_inst/pixel_data_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.630    graphics_renderer_inst/pixel_data_reg[1]_i_3_n_1
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.744 r  graphics_renderer_inst/addr_reg_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.744    graphics_renderer_inst/addr_reg_reg_i_35_n_1
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.078 f  graphics_renderer_inst/pixel_data_reg[1]_i_45/O[1]
                         net (fo=2, routed)           0.370     7.448    graphics_renderer_inst/text_renderer_inst/offset_x1_out[9]
    SLICE_X44Y47         LUT1 (Prop_lut1_I0_O)        0.303     7.751 r  graphics_renderer_inst/addr_reg_reg_i_62/O
                         net (fo=1, routed)           0.000     7.751    graphics_renderer_inst/addr_reg_reg_i_62_n_1
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.115 r  graphics_renderer_inst/addr_reg_reg_i_51/CO[0]
                         net (fo=6, routed)           0.651     8.766    graphics_renderer_inst/addr_reg_reg_i_51_n_4
    SLICE_X44Y49         LUT2 (Prop_lut2_I0_O)        0.373     9.139 r  graphics_renderer_inst/addr_reg_reg_i_55/O
                         net (fo=1, routed)           0.000     9.139    graphics_renderer_inst/addr_reg_reg_i_55_n_1
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.596 r  graphics_renderer_inst/addr_reg_reg_i_29/CO[1]
                         net (fo=8, routed)           0.642    10.238    graphics_renderer_inst/addr_reg_reg_i_29_n_3
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.329    10.567 r  graphics_renderer_inst/addr_reg_reg_i_33/O
                         net (fo=1, routed)           0.000    10.567    graphics_renderer_inst/addr_reg_reg_i_33_n_1
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.137 r  graphics_renderer_inst/addr_reg_reg_i_17/CO[2]
                         net (fo=10, routed)          0.661    11.799    graphics_renderer_inst/addr_reg_reg_i_17_n_2
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.313    12.112 r  graphics_renderer_inst/addr_reg_reg_i_22/O
                         net (fo=1, routed)           0.000    12.112    graphics_renderer_inst/addr_reg_reg_i_22_n_1
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.644 r  graphics_renderer_inst/addr_reg_reg_i_9/CO[3]
                         net (fo=20, routed)          0.995    13.638    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[3]
    SLICE_X42Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.233 r  graphics_renderer_inst/addr_reg_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.233    graphics_renderer_inst/addr_reg_reg_i_27_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.487 r  graphics_renderer_inst/addr_reg_reg_i_12/CO[0]
                         net (fo=19, routed)          0.830    15.318    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[2]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.367    15.685 r  graphics_renderer_inst/addr_reg_reg_i_40/O
                         net (fo=1, routed)           0.000    15.685    graphics_renderer_inst/addr_reg_reg_i_40_n_1
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.198 r  graphics_renderer_inst/addr_reg_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.198    graphics_renderer_inst/addr_reg_reg_i_23_n_1
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.452 r  graphics_renderer_inst/addr_reg_reg_i_10/CO[0]
                         net (fo=19, routed)          0.736    17.188    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[1]
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.367    17.555 r  graphics_renderer_inst/addr_reg_reg_i_45/O
                         net (fo=1, routed)           0.000    17.555    graphics_renderer_inst/addr_reg_reg_i_45_n_1
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.087 r  graphics_renderer_inst/addr_reg_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.087    graphics_renderer_inst/addr_reg_reg_i_25_n_1
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.358 r  graphics_renderer_inst/addr_reg_reg_i_11/CO[0]
                         net (fo=7, routed)           0.489    18.847    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[0]
    SLICE_X45Y51         LUT4 (Prop_lut4_I1_O)        0.373    19.220 r  graphics_renderer_inst/addr_reg_reg_i_2/O
                         net (fo=1, routed)           0.526    19.745    text_renderer_inst/text_generator/ascii_rom_inst/ADDRARDADDR[9]
    RAMB18_X1Y20         RAMB18E1                                     r  text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.483    14.824    text_renderer_inst/text_generator/ascii_rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.180    15.004    
                         clock uncertainty           -0.035    14.969    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.403    text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -19.745    
  -------------------------------------------------------------------
                         slack                                 -5.343    

Slack (VIOLATED) :        -5.338ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.652ns  (logic 8.345ns (56.953%)  route 6.307ns (43.047%))
  Logic Levels:           21  (CARRY4=13 LUT1=2 LUT2=5 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.567     5.088    graphics_renderer_inst/clk_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  graphics_renderer_inst/gpu_px_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  graphics_renderer_inst/gpu_px_reg[1]_replica/Q
                         net (fo=2, routed)           0.411     5.956    graphics_renderer_inst/gpu_pos_x[1]_repN
    SLICE_X45Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.080 r  graphics_renderer_inst/pixel_data[1]_i_9/O
                         net (fo=1, routed)           0.000     6.080    graphics_renderer_inst/pixel_data[1]_i_9_n_1
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.630 r  graphics_renderer_inst/pixel_data_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.630    graphics_renderer_inst/pixel_data_reg[1]_i_3_n_1
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.744 r  graphics_renderer_inst/addr_reg_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.744    graphics_renderer_inst/addr_reg_reg_i_35_n_1
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.078 f  graphics_renderer_inst/pixel_data_reg[1]_i_45/O[1]
                         net (fo=2, routed)           0.370     7.448    graphics_renderer_inst/text_renderer_inst/offset_x1_out[9]
    SLICE_X44Y47         LUT1 (Prop_lut1_I0_O)        0.303     7.751 r  graphics_renderer_inst/addr_reg_reg_i_62/O
                         net (fo=1, routed)           0.000     7.751    graphics_renderer_inst/addr_reg_reg_i_62_n_1
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.115 r  graphics_renderer_inst/addr_reg_reg_i_51/CO[0]
                         net (fo=6, routed)           0.651     8.766    graphics_renderer_inst/addr_reg_reg_i_51_n_4
    SLICE_X44Y49         LUT2 (Prop_lut2_I0_O)        0.373     9.139 r  graphics_renderer_inst/addr_reg_reg_i_55/O
                         net (fo=1, routed)           0.000     9.139    graphics_renderer_inst/addr_reg_reg_i_55_n_1
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.596 r  graphics_renderer_inst/addr_reg_reg_i_29/CO[1]
                         net (fo=8, routed)           0.642    10.238    graphics_renderer_inst/addr_reg_reg_i_29_n_3
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.329    10.567 r  graphics_renderer_inst/addr_reg_reg_i_33/O
                         net (fo=1, routed)           0.000    10.567    graphics_renderer_inst/addr_reg_reg_i_33_n_1
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.137 r  graphics_renderer_inst/addr_reg_reg_i_17/CO[2]
                         net (fo=10, routed)          0.661    11.799    graphics_renderer_inst/addr_reg_reg_i_17_n_2
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.313    12.112 r  graphics_renderer_inst/addr_reg_reg_i_22/O
                         net (fo=1, routed)           0.000    12.112    graphics_renderer_inst/addr_reg_reg_i_22_n_1
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.644 r  graphics_renderer_inst/addr_reg_reg_i_9/CO[3]
                         net (fo=20, routed)          0.995    13.638    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[3]
    SLICE_X42Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.233 r  graphics_renderer_inst/addr_reg_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.233    graphics_renderer_inst/addr_reg_reg_i_27_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.487 r  graphics_renderer_inst/addr_reg_reg_i_12/CO[0]
                         net (fo=19, routed)          0.830    15.318    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[2]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.367    15.685 r  graphics_renderer_inst/addr_reg_reg_i_40/O
                         net (fo=1, routed)           0.000    15.685    graphics_renderer_inst/addr_reg_reg_i_40_n_1
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.198 r  graphics_renderer_inst/addr_reg_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.198    graphics_renderer_inst/addr_reg_reg_i_23_n_1
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.452 r  graphics_renderer_inst/addr_reg_reg_i_10/CO[0]
                         net (fo=19, routed)          0.736    17.188    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[1]
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.367    17.555 r  graphics_renderer_inst/addr_reg_reg_i_45/O
                         net (fo=1, routed)           0.000    17.555    graphics_renderer_inst/addr_reg_reg_i_45_n_1
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.087 r  graphics_renderer_inst/addr_reg_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.087    graphics_renderer_inst/addr_reg_reg_i_25_n_1
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.358 r  graphics_renderer_inst/addr_reg_reg_i_11/CO[0]
                         net (fo=7, routed)           0.484    18.842    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[0]
    SLICE_X45Y51         LUT4 (Prop_lut4_I2_O)        0.373    19.215 r  graphics_renderer_inst/addr_reg_reg_i_7/O
                         net (fo=1, routed)           0.526    19.741    text_renderer_inst/text_generator/ascii_rom_inst/ADDRARDADDR[4]
    RAMB18_X1Y20         RAMB18E1                                     r  text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.483    14.824    text_renderer_inst/text_generator/ascii_rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.180    15.004    
                         clock uncertainty           -0.035    14.969    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.403    text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -19.741    
  -------------------------------------------------------------------
                         slack                                 -5.338    

Slack (VIOLATED) :        -5.333ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.647ns  (logic 8.345ns (56.973%)  route 6.302ns (43.027%))
  Logic Levels:           21  (CARRY4=13 LUT1=2 LUT2=5 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.567     5.088    graphics_renderer_inst/clk_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  graphics_renderer_inst/gpu_px_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  graphics_renderer_inst/gpu_px_reg[1]_replica/Q
                         net (fo=2, routed)           0.411     5.956    graphics_renderer_inst/gpu_pos_x[1]_repN
    SLICE_X45Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.080 r  graphics_renderer_inst/pixel_data[1]_i_9/O
                         net (fo=1, routed)           0.000     6.080    graphics_renderer_inst/pixel_data[1]_i_9_n_1
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.630 r  graphics_renderer_inst/pixel_data_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.630    graphics_renderer_inst/pixel_data_reg[1]_i_3_n_1
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.744 r  graphics_renderer_inst/addr_reg_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.744    graphics_renderer_inst/addr_reg_reg_i_35_n_1
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.078 f  graphics_renderer_inst/pixel_data_reg[1]_i_45/O[1]
                         net (fo=2, routed)           0.370     7.448    graphics_renderer_inst/text_renderer_inst/offset_x1_out[9]
    SLICE_X44Y47         LUT1 (Prop_lut1_I0_O)        0.303     7.751 r  graphics_renderer_inst/addr_reg_reg_i_62/O
                         net (fo=1, routed)           0.000     7.751    graphics_renderer_inst/addr_reg_reg_i_62_n_1
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.115 r  graphics_renderer_inst/addr_reg_reg_i_51/CO[0]
                         net (fo=6, routed)           0.651     8.766    graphics_renderer_inst/addr_reg_reg_i_51_n_4
    SLICE_X44Y49         LUT2 (Prop_lut2_I0_O)        0.373     9.139 r  graphics_renderer_inst/addr_reg_reg_i_55/O
                         net (fo=1, routed)           0.000     9.139    graphics_renderer_inst/addr_reg_reg_i_55_n_1
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.596 r  graphics_renderer_inst/addr_reg_reg_i_29/CO[1]
                         net (fo=8, routed)           0.642    10.238    graphics_renderer_inst/addr_reg_reg_i_29_n_3
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.329    10.567 r  graphics_renderer_inst/addr_reg_reg_i_33/O
                         net (fo=1, routed)           0.000    10.567    graphics_renderer_inst/addr_reg_reg_i_33_n_1
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.137 r  graphics_renderer_inst/addr_reg_reg_i_17/CO[2]
                         net (fo=10, routed)          0.661    11.799    graphics_renderer_inst/addr_reg_reg_i_17_n_2
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.313    12.112 r  graphics_renderer_inst/addr_reg_reg_i_22/O
                         net (fo=1, routed)           0.000    12.112    graphics_renderer_inst/addr_reg_reg_i_22_n_1
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.644 r  graphics_renderer_inst/addr_reg_reg_i_9/CO[3]
                         net (fo=20, routed)          0.995    13.638    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[3]
    SLICE_X42Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.233 r  graphics_renderer_inst/addr_reg_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.233    graphics_renderer_inst/addr_reg_reg_i_27_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.487 r  graphics_renderer_inst/addr_reg_reg_i_12/CO[0]
                         net (fo=19, routed)          0.830    15.318    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[2]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.367    15.685 r  graphics_renderer_inst/addr_reg_reg_i_40/O
                         net (fo=1, routed)           0.000    15.685    graphics_renderer_inst/addr_reg_reg_i_40_n_1
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.198 r  graphics_renderer_inst/addr_reg_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.198    graphics_renderer_inst/addr_reg_reg_i_23_n_1
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.452 r  graphics_renderer_inst/addr_reg_reg_i_10/CO[0]
                         net (fo=19, routed)          0.736    17.188    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[1]
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.367    17.555 r  graphics_renderer_inst/addr_reg_reg_i_45/O
                         net (fo=1, routed)           0.000    17.555    graphics_renderer_inst/addr_reg_reg_i_45_n_1
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.087 r  graphics_renderer_inst/addr_reg_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.087    graphics_renderer_inst/addr_reg_reg_i_25_n_1
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.358 r  graphics_renderer_inst/addr_reg_reg_i_11/CO[0]
                         net (fo=7, routed)           0.340    18.698    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[0]
    SLICE_X45Y52         LUT4 (Prop_lut4_I2_O)        0.373    19.070 r  graphics_renderer_inst/addr_reg_reg_i_1/O
                         net (fo=1, routed)           0.665    19.736    text_renderer_inst/text_generator/ascii_rom_inst/ADDRARDADDR[10]
    RAMB18_X1Y20         RAMB18E1                                     r  text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.483    14.824    text_renderer_inst/text_generator/ascii_rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.180    15.004    
                         clock uncertainty           -0.035    14.969    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.403    text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -19.736    
  -------------------------------------------------------------------
                         slack                                 -5.333    

Slack (VIOLATED) :        -5.330ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.644ns  (logic 8.345ns (56.985%)  route 6.299ns (43.015%))
  Logic Levels:           21  (CARRY4=13 LUT1=2 LUT2=5 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.567     5.088    graphics_renderer_inst/clk_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  graphics_renderer_inst/gpu_px_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  graphics_renderer_inst/gpu_px_reg[1]_replica/Q
                         net (fo=2, routed)           0.411     5.956    graphics_renderer_inst/gpu_pos_x[1]_repN
    SLICE_X45Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.080 r  graphics_renderer_inst/pixel_data[1]_i_9/O
                         net (fo=1, routed)           0.000     6.080    graphics_renderer_inst/pixel_data[1]_i_9_n_1
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.630 r  graphics_renderer_inst/pixel_data_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.630    graphics_renderer_inst/pixel_data_reg[1]_i_3_n_1
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.744 r  graphics_renderer_inst/addr_reg_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.744    graphics_renderer_inst/addr_reg_reg_i_35_n_1
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.078 f  graphics_renderer_inst/pixel_data_reg[1]_i_45/O[1]
                         net (fo=2, routed)           0.370     7.448    graphics_renderer_inst/text_renderer_inst/offset_x1_out[9]
    SLICE_X44Y47         LUT1 (Prop_lut1_I0_O)        0.303     7.751 r  graphics_renderer_inst/addr_reg_reg_i_62/O
                         net (fo=1, routed)           0.000     7.751    graphics_renderer_inst/addr_reg_reg_i_62_n_1
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.115 r  graphics_renderer_inst/addr_reg_reg_i_51/CO[0]
                         net (fo=6, routed)           0.651     8.766    graphics_renderer_inst/addr_reg_reg_i_51_n_4
    SLICE_X44Y49         LUT2 (Prop_lut2_I0_O)        0.373     9.139 r  graphics_renderer_inst/addr_reg_reg_i_55/O
                         net (fo=1, routed)           0.000     9.139    graphics_renderer_inst/addr_reg_reg_i_55_n_1
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.596 r  graphics_renderer_inst/addr_reg_reg_i_29/CO[1]
                         net (fo=8, routed)           0.642    10.238    graphics_renderer_inst/addr_reg_reg_i_29_n_3
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.329    10.567 r  graphics_renderer_inst/addr_reg_reg_i_33/O
                         net (fo=1, routed)           0.000    10.567    graphics_renderer_inst/addr_reg_reg_i_33_n_1
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.137 r  graphics_renderer_inst/addr_reg_reg_i_17/CO[2]
                         net (fo=10, routed)          0.661    11.799    graphics_renderer_inst/addr_reg_reg_i_17_n_2
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.313    12.112 r  graphics_renderer_inst/addr_reg_reg_i_22/O
                         net (fo=1, routed)           0.000    12.112    graphics_renderer_inst/addr_reg_reg_i_22_n_1
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.644 r  graphics_renderer_inst/addr_reg_reg_i_9/CO[3]
                         net (fo=20, routed)          0.995    13.638    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[3]
    SLICE_X42Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.233 r  graphics_renderer_inst/addr_reg_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.233    graphics_renderer_inst/addr_reg_reg_i_27_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.487 r  graphics_renderer_inst/addr_reg_reg_i_12/CO[0]
                         net (fo=19, routed)          0.830    15.318    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[2]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.367    15.685 r  graphics_renderer_inst/addr_reg_reg_i_40/O
                         net (fo=1, routed)           0.000    15.685    graphics_renderer_inst/addr_reg_reg_i_40_n_1
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.198 r  graphics_renderer_inst/addr_reg_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.198    graphics_renderer_inst/addr_reg_reg_i_23_n_1
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.452 r  graphics_renderer_inst/addr_reg_reg_i_10/CO[0]
                         net (fo=19, routed)          0.736    17.188    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[1]
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.367    17.555 r  graphics_renderer_inst/addr_reg_reg_i_45/O
                         net (fo=1, routed)           0.000    17.555    graphics_renderer_inst/addr_reg_reg_i_45_n_1
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.087 r  graphics_renderer_inst/addr_reg_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.087    graphics_renderer_inst/addr_reg_reg_i_25_n_1
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.358 f  graphics_renderer_inst/addr_reg_reg_i_11/CO[0]
                         net (fo=7, routed)           0.335    18.693    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[0]
    SLICE_X45Y52         LUT4 (Prop_lut4_I1_O)        0.373    19.066 r  graphics_renderer_inst/addr_reg_reg_i_3/O
                         net (fo=1, routed)           0.667    19.732    text_renderer_inst/text_generator/ascii_rom_inst/ADDRARDADDR[8]
    RAMB18_X1Y20         RAMB18E1                                     r  text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.483    14.824    text_renderer_inst/text_generator/ascii_rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.180    15.004    
                         clock uncertainty           -0.035    14.969    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.403    text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -19.732    
  -------------------------------------------------------------------
                         slack                                 -5.330    

Slack (VIOLATED) :        -5.206ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.521ns  (logic 8.345ns (57.469%)  route 6.176ns (42.531%))
  Logic Levels:           21  (CARRY4=13 LUT1=2 LUT2=5 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.567     5.088    graphics_renderer_inst/clk_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  graphics_renderer_inst/gpu_px_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  graphics_renderer_inst/gpu_px_reg[1]_replica/Q
                         net (fo=2, routed)           0.411     5.956    graphics_renderer_inst/gpu_pos_x[1]_repN
    SLICE_X45Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.080 r  graphics_renderer_inst/pixel_data[1]_i_9/O
                         net (fo=1, routed)           0.000     6.080    graphics_renderer_inst/pixel_data[1]_i_9_n_1
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.630 r  graphics_renderer_inst/pixel_data_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.630    graphics_renderer_inst/pixel_data_reg[1]_i_3_n_1
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.744 r  graphics_renderer_inst/addr_reg_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.744    graphics_renderer_inst/addr_reg_reg_i_35_n_1
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.078 f  graphics_renderer_inst/pixel_data_reg[1]_i_45/O[1]
                         net (fo=2, routed)           0.370     7.448    graphics_renderer_inst/text_renderer_inst/offset_x1_out[9]
    SLICE_X44Y47         LUT1 (Prop_lut1_I0_O)        0.303     7.751 r  graphics_renderer_inst/addr_reg_reg_i_62/O
                         net (fo=1, routed)           0.000     7.751    graphics_renderer_inst/addr_reg_reg_i_62_n_1
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.115 r  graphics_renderer_inst/addr_reg_reg_i_51/CO[0]
                         net (fo=6, routed)           0.651     8.766    graphics_renderer_inst/addr_reg_reg_i_51_n_4
    SLICE_X44Y49         LUT2 (Prop_lut2_I0_O)        0.373     9.139 r  graphics_renderer_inst/addr_reg_reg_i_55/O
                         net (fo=1, routed)           0.000     9.139    graphics_renderer_inst/addr_reg_reg_i_55_n_1
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.596 r  graphics_renderer_inst/addr_reg_reg_i_29/CO[1]
                         net (fo=8, routed)           0.642    10.238    graphics_renderer_inst/addr_reg_reg_i_29_n_3
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.329    10.567 r  graphics_renderer_inst/addr_reg_reg_i_33/O
                         net (fo=1, routed)           0.000    10.567    graphics_renderer_inst/addr_reg_reg_i_33_n_1
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.137 r  graphics_renderer_inst/addr_reg_reg_i_17/CO[2]
                         net (fo=10, routed)          0.661    11.799    graphics_renderer_inst/addr_reg_reg_i_17_n_2
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.313    12.112 r  graphics_renderer_inst/addr_reg_reg_i_22/O
                         net (fo=1, routed)           0.000    12.112    graphics_renderer_inst/addr_reg_reg_i_22_n_1
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.644 r  graphics_renderer_inst/addr_reg_reg_i_9/CO[3]
                         net (fo=20, routed)          0.995    13.638    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[3]
    SLICE_X42Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.233 r  graphics_renderer_inst/addr_reg_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.233    graphics_renderer_inst/addr_reg_reg_i_27_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.487 r  graphics_renderer_inst/addr_reg_reg_i_12/CO[0]
                         net (fo=19, routed)          0.830    15.318    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[2]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.367    15.685 r  graphics_renderer_inst/addr_reg_reg_i_40/O
                         net (fo=1, routed)           0.000    15.685    graphics_renderer_inst/addr_reg_reg_i_40_n_1
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.198 r  graphics_renderer_inst/addr_reg_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.198    graphics_renderer_inst/addr_reg_reg_i_23_n_1
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.452 r  graphics_renderer_inst/addr_reg_reg_i_10/CO[0]
                         net (fo=19, routed)          0.736    17.188    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[1]
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.367    17.555 r  graphics_renderer_inst/addr_reg_reg_i_45/O
                         net (fo=1, routed)           0.000    17.555    graphics_renderer_inst/addr_reg_reg_i_45_n_1
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.087 r  graphics_renderer_inst/addr_reg_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.087    graphics_renderer_inst/addr_reg_reg_i_25_n_1
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.358 r  graphics_renderer_inst/addr_reg_reg_i_11/CO[0]
                         net (fo=7, routed)           0.347    18.705    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[0]
    SLICE_X46Y52         LUT4 (Prop_lut4_I0_O)        0.373    19.078 r  graphics_renderer_inst/addr_reg_reg_i_5/O
                         net (fo=1, routed)           0.531    19.609    text_renderer_inst/text_generator/ascii_rom_inst/ADDRARDADDR[6]
    RAMB18_X1Y20         RAMB18E1                                     r  text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.483    14.824    text_renderer_inst/text_generator/ascii_rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.180    15.004    
                         clock uncertainty           -0.035    14.969    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.403    text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -19.609    
  -------------------------------------------------------------------
                         slack                                 -5.206    

Slack (VIOLATED) :        -5.199ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.513ns  (logic 8.345ns (57.499%)  route 6.168ns (42.501%))
  Logic Levels:           21  (CARRY4=13 LUT1=2 LUT2=5 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.567     5.088    graphics_renderer_inst/clk_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  graphics_renderer_inst/gpu_px_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  graphics_renderer_inst/gpu_px_reg[1]_replica/Q
                         net (fo=2, routed)           0.411     5.956    graphics_renderer_inst/gpu_pos_x[1]_repN
    SLICE_X45Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.080 r  graphics_renderer_inst/pixel_data[1]_i_9/O
                         net (fo=1, routed)           0.000     6.080    graphics_renderer_inst/pixel_data[1]_i_9_n_1
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.630 r  graphics_renderer_inst/pixel_data_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.630    graphics_renderer_inst/pixel_data_reg[1]_i_3_n_1
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.744 r  graphics_renderer_inst/addr_reg_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.744    graphics_renderer_inst/addr_reg_reg_i_35_n_1
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.078 f  graphics_renderer_inst/pixel_data_reg[1]_i_45/O[1]
                         net (fo=2, routed)           0.370     7.448    graphics_renderer_inst/text_renderer_inst/offset_x1_out[9]
    SLICE_X44Y47         LUT1 (Prop_lut1_I0_O)        0.303     7.751 r  graphics_renderer_inst/addr_reg_reg_i_62/O
                         net (fo=1, routed)           0.000     7.751    graphics_renderer_inst/addr_reg_reg_i_62_n_1
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.115 r  graphics_renderer_inst/addr_reg_reg_i_51/CO[0]
                         net (fo=6, routed)           0.651     8.766    graphics_renderer_inst/addr_reg_reg_i_51_n_4
    SLICE_X44Y49         LUT2 (Prop_lut2_I0_O)        0.373     9.139 r  graphics_renderer_inst/addr_reg_reg_i_55/O
                         net (fo=1, routed)           0.000     9.139    graphics_renderer_inst/addr_reg_reg_i_55_n_1
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.596 r  graphics_renderer_inst/addr_reg_reg_i_29/CO[1]
                         net (fo=8, routed)           0.642    10.238    graphics_renderer_inst/addr_reg_reg_i_29_n_3
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.329    10.567 r  graphics_renderer_inst/addr_reg_reg_i_33/O
                         net (fo=1, routed)           0.000    10.567    graphics_renderer_inst/addr_reg_reg_i_33_n_1
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.137 r  graphics_renderer_inst/addr_reg_reg_i_17/CO[2]
                         net (fo=10, routed)          0.661    11.799    graphics_renderer_inst/addr_reg_reg_i_17_n_2
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.313    12.112 r  graphics_renderer_inst/addr_reg_reg_i_22/O
                         net (fo=1, routed)           0.000    12.112    graphics_renderer_inst/addr_reg_reg_i_22_n_1
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.644 r  graphics_renderer_inst/addr_reg_reg_i_9/CO[3]
                         net (fo=20, routed)          0.995    13.638    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[3]
    SLICE_X42Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.233 r  graphics_renderer_inst/addr_reg_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.233    graphics_renderer_inst/addr_reg_reg_i_27_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.487 r  graphics_renderer_inst/addr_reg_reg_i_12/CO[0]
                         net (fo=19, routed)          0.830    15.318    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[2]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.367    15.685 r  graphics_renderer_inst/addr_reg_reg_i_40/O
                         net (fo=1, routed)           0.000    15.685    graphics_renderer_inst/addr_reg_reg_i_40_n_1
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.198 r  graphics_renderer_inst/addr_reg_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.198    graphics_renderer_inst/addr_reg_reg_i_23_n_1
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.452 r  graphics_renderer_inst/addr_reg_reg_i_10/CO[0]
                         net (fo=19, routed)          0.736    17.188    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[1]
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.367    17.555 r  graphics_renderer_inst/addr_reg_reg_i_45/O
                         net (fo=1, routed)           0.000    17.555    graphics_renderer_inst/addr_reg_reg_i_45_n_1
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.087 r  graphics_renderer_inst/addr_reg_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.087    graphics_renderer_inst/addr_reg_reg_i_25_n_1
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.358 r  graphics_renderer_inst/addr_reg_reg_i_11/CO[0]
                         net (fo=7, routed)           0.333    18.691    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[0]
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.373    19.064 r  graphics_renderer_inst/addr_reg_reg_i_6/O
                         net (fo=1, routed)           0.537    19.602    text_renderer_inst/text_generator/ascii_rom_inst/ADDRARDADDR[5]
    RAMB18_X1Y20         RAMB18E1                                     r  text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.483    14.824    text_renderer_inst/text_generator/ascii_rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.180    15.004    
                         clock uncertainty           -0.035    14.969    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.403    text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -19.602    
  -------------------------------------------------------------------
                         slack                                 -5.199    

Slack (VIOLATED) :        -5.189ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.503ns  (logic 8.345ns (57.539%)  route 6.158ns (42.461%))
  Logic Levels:           21  (CARRY4=13 LUT1=2 LUT2=5 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.567     5.088    graphics_renderer_inst/clk_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  graphics_renderer_inst/gpu_px_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  graphics_renderer_inst/gpu_px_reg[1]_replica/Q
                         net (fo=2, routed)           0.411     5.956    graphics_renderer_inst/gpu_pos_x[1]_repN
    SLICE_X45Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.080 r  graphics_renderer_inst/pixel_data[1]_i_9/O
                         net (fo=1, routed)           0.000     6.080    graphics_renderer_inst/pixel_data[1]_i_9_n_1
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.630 r  graphics_renderer_inst/pixel_data_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.630    graphics_renderer_inst/pixel_data_reg[1]_i_3_n_1
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.744 r  graphics_renderer_inst/addr_reg_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.744    graphics_renderer_inst/addr_reg_reg_i_35_n_1
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.078 f  graphics_renderer_inst/pixel_data_reg[1]_i_45/O[1]
                         net (fo=2, routed)           0.370     7.448    graphics_renderer_inst/text_renderer_inst/offset_x1_out[9]
    SLICE_X44Y47         LUT1 (Prop_lut1_I0_O)        0.303     7.751 r  graphics_renderer_inst/addr_reg_reg_i_62/O
                         net (fo=1, routed)           0.000     7.751    graphics_renderer_inst/addr_reg_reg_i_62_n_1
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.115 r  graphics_renderer_inst/addr_reg_reg_i_51/CO[0]
                         net (fo=6, routed)           0.651     8.766    graphics_renderer_inst/addr_reg_reg_i_51_n_4
    SLICE_X44Y49         LUT2 (Prop_lut2_I0_O)        0.373     9.139 r  graphics_renderer_inst/addr_reg_reg_i_55/O
                         net (fo=1, routed)           0.000     9.139    graphics_renderer_inst/addr_reg_reg_i_55_n_1
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.596 r  graphics_renderer_inst/addr_reg_reg_i_29/CO[1]
                         net (fo=8, routed)           0.642    10.238    graphics_renderer_inst/addr_reg_reg_i_29_n_3
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.329    10.567 r  graphics_renderer_inst/addr_reg_reg_i_33/O
                         net (fo=1, routed)           0.000    10.567    graphics_renderer_inst/addr_reg_reg_i_33_n_1
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.137 r  graphics_renderer_inst/addr_reg_reg_i_17/CO[2]
                         net (fo=10, routed)          0.661    11.799    graphics_renderer_inst/addr_reg_reg_i_17_n_2
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.313    12.112 r  graphics_renderer_inst/addr_reg_reg_i_22/O
                         net (fo=1, routed)           0.000    12.112    graphics_renderer_inst/addr_reg_reg_i_22_n_1
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.644 r  graphics_renderer_inst/addr_reg_reg_i_9/CO[3]
                         net (fo=20, routed)          0.995    13.638    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[3]
    SLICE_X42Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.233 r  graphics_renderer_inst/addr_reg_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.233    graphics_renderer_inst/addr_reg_reg_i_27_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.487 r  graphics_renderer_inst/addr_reg_reg_i_12/CO[0]
                         net (fo=19, routed)          0.830    15.318    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[2]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.367    15.685 r  graphics_renderer_inst/addr_reg_reg_i_40/O
                         net (fo=1, routed)           0.000    15.685    graphics_renderer_inst/addr_reg_reg_i_40_n_1
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.198 r  graphics_renderer_inst/addr_reg_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.198    graphics_renderer_inst/addr_reg_reg_i_23_n_1
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.452 r  graphics_renderer_inst/addr_reg_reg_i_10/CO[0]
                         net (fo=19, routed)          0.736    17.188    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[1]
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.367    17.555 r  graphics_renderer_inst/addr_reg_reg_i_45/O
                         net (fo=1, routed)           0.000    17.555    graphics_renderer_inst/addr_reg_reg_i_45_n_1
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.087 r  graphics_renderer_inst/addr_reg_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.087    graphics_renderer_inst/addr_reg_reg_i_25_n_1
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.358 r  graphics_renderer_inst/addr_reg_reg_i_11/CO[0]
                         net (fo=7, routed)           0.336    18.694    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[0]
    SLICE_X47Y52         LUT4 (Prop_lut4_I0_O)        0.373    19.067 r  graphics_renderer_inst/addr_reg_reg_i_4/O
                         net (fo=1, routed)           0.524    19.591    text_renderer_inst/text_generator/ascii_rom_inst/ADDRARDADDR[7]
    RAMB18_X1Y20         RAMB18E1                                     r  text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.483    14.824    text_renderer_inst/text_generator/ascii_rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.180    15.004    
                         clock uncertainty           -0.035    14.969    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.403    text_renderer_inst/text_generator/ascii_rom_inst/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -19.591    
  -------------------------------------------------------------------
                         slack                                 -5.189    

Slack (VIOLATED) :        -2.529ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_renderer_inst/pixel_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.396ns  (logic 7.293ns (58.833%)  route 5.103ns (41.167%))
  Logic Levels:           19  (CARRY4=11 LUT1=2 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.567     5.088    graphics_renderer_inst/clk_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  graphics_renderer_inst/gpu_px_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  graphics_renderer_inst/gpu_px_reg[1]_replica/Q
                         net (fo=2, routed)           0.411     5.956    graphics_renderer_inst/gpu_pos_x[1]_repN
    SLICE_X45Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.080 r  graphics_renderer_inst/pixel_data[1]_i_9/O
                         net (fo=1, routed)           0.000     6.080    graphics_renderer_inst/pixel_data[1]_i_9_n_1
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.630 r  graphics_renderer_inst/pixel_data_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.630    graphics_renderer_inst/pixel_data_reg[1]_i_3_n_1
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.744 r  graphics_renderer_inst/addr_reg_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.744    graphics_renderer_inst/addr_reg_reg_i_35_n_1
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.078 f  graphics_renderer_inst/pixel_data_reg[1]_i_45/O[1]
                         net (fo=2, routed)           0.370     7.448    graphics_renderer_inst/text_renderer_inst/offset_x1_out[9]
    SLICE_X44Y47         LUT1 (Prop_lut1_I0_O)        0.303     7.751 r  graphics_renderer_inst/addr_reg_reg_i_62/O
                         net (fo=1, routed)           0.000     7.751    graphics_renderer_inst/addr_reg_reg_i_62_n_1
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.115 r  graphics_renderer_inst/addr_reg_reg_i_51/CO[0]
                         net (fo=6, routed)           0.651     8.766    graphics_renderer_inst/addr_reg_reg_i_51_n_4
    SLICE_X44Y49         LUT2 (Prop_lut2_I0_O)        0.373     9.139 r  graphics_renderer_inst/addr_reg_reg_i_55/O
                         net (fo=1, routed)           0.000     9.139    graphics_renderer_inst/addr_reg_reg_i_55_n_1
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.596 r  graphics_renderer_inst/addr_reg_reg_i_29/CO[1]
                         net (fo=8, routed)           0.642    10.238    graphics_renderer_inst/addr_reg_reg_i_29_n_3
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.329    10.567 r  graphics_renderer_inst/addr_reg_reg_i_33/O
                         net (fo=1, routed)           0.000    10.567    graphics_renderer_inst/addr_reg_reg_i_33_n_1
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.137 r  graphics_renderer_inst/addr_reg_reg_i_17/CO[2]
                         net (fo=10, routed)          0.661    11.799    graphics_renderer_inst/addr_reg_reg_i_17_n_2
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.313    12.112 r  graphics_renderer_inst/addr_reg_reg_i_22/O
                         net (fo=1, routed)           0.000    12.112    graphics_renderer_inst/addr_reg_reg_i_22_n_1
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.644 r  graphics_renderer_inst/addr_reg_reg_i_9/CO[3]
                         net (fo=20, routed)          0.995    13.638    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[3]
    SLICE_X42Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.233 r  graphics_renderer_inst/addr_reg_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.233    graphics_renderer_inst/addr_reg_reg_i_27_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.487 r  graphics_renderer_inst/addr_reg_reg_i_12/CO[0]
                         net (fo=19, routed)          0.830    15.318    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[2]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.367    15.685 r  graphics_renderer_inst/addr_reg_reg_i_40/O
                         net (fo=1, routed)           0.000    15.685    graphics_renderer_inst/addr_reg_reg_i_40_n_1
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.198 r  graphics_renderer_inst/addr_reg_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.198    graphics_renderer_inst/addr_reg_reg_i_23_n_1
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.452 f  graphics_renderer_inst/addr_reg_reg_i_10/CO[0]
                         net (fo=19, routed)          0.377    16.828    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[1]
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.367    17.195 r  graphics_renderer_inst/pixel_data[1]_i_5/O
                         net (fo=2, routed)           0.165    17.360    text_renderer_inst/text_generator/ascii_rom_inst/pixel_data_reg[1]_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I3_O)        0.124    17.484 r  text_renderer_inst/text_generator/ascii_rom_inst/pixel_data[1]_i_1/O
                         net (fo=1, routed)           0.000    17.484    text_renderer_inst/text_generator_n_1
    SLICE_X41Y50         FDRE                                         r  text_renderer_inst/pixel_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.438    14.779    text_renderer_inst/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  text_renderer_inst/pixel_data_reg[1]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X41Y50         FDRE (Setup_fdre_C_D)        0.032    14.955    text_renderer_inst/pixel_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -17.484    
  -------------------------------------------------------------------
                         slack                                 -2.529    

Slack (VIOLATED) :        -2.525ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_px_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.391ns  (logic 7.293ns (58.857%)  route 5.098ns (41.143%))
  Logic Levels:           19  (CARRY4=11 LUT1=2 LUT2=5 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.567     5.088    graphics_renderer_inst/clk_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  graphics_renderer_inst/gpu_px_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  graphics_renderer_inst/gpu_px_reg[1]_replica/Q
                         net (fo=2, routed)           0.411     5.956    graphics_renderer_inst/gpu_pos_x[1]_repN
    SLICE_X45Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.080 r  graphics_renderer_inst/pixel_data[1]_i_9/O
                         net (fo=1, routed)           0.000     6.080    graphics_renderer_inst/pixel_data[1]_i_9_n_1
    SLICE_X45Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.630 r  graphics_renderer_inst/pixel_data_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.630    graphics_renderer_inst/pixel_data_reg[1]_i_3_n_1
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.744 r  graphics_renderer_inst/addr_reg_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.744    graphics_renderer_inst/addr_reg_reg_i_35_n_1
    SLICE_X45Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.078 f  graphics_renderer_inst/pixel_data_reg[1]_i_45/O[1]
                         net (fo=2, routed)           0.370     7.448    graphics_renderer_inst/text_renderer_inst/offset_x1_out[9]
    SLICE_X44Y47         LUT1 (Prop_lut1_I0_O)        0.303     7.751 r  graphics_renderer_inst/addr_reg_reg_i_62/O
                         net (fo=1, routed)           0.000     7.751    graphics_renderer_inst/addr_reg_reg_i_62_n_1
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     8.115 r  graphics_renderer_inst/addr_reg_reg_i_51/CO[0]
                         net (fo=6, routed)           0.651     8.766    graphics_renderer_inst/addr_reg_reg_i_51_n_4
    SLICE_X44Y49         LUT2 (Prop_lut2_I0_O)        0.373     9.139 r  graphics_renderer_inst/addr_reg_reg_i_55/O
                         net (fo=1, routed)           0.000     9.139    graphics_renderer_inst/addr_reg_reg_i_55_n_1
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.596 r  graphics_renderer_inst/addr_reg_reg_i_29/CO[1]
                         net (fo=8, routed)           0.642    10.238    graphics_renderer_inst/addr_reg_reg_i_29_n_3
    SLICE_X44Y48         LUT2 (Prop_lut2_I0_O)        0.329    10.567 r  graphics_renderer_inst/addr_reg_reg_i_33/O
                         net (fo=1, routed)           0.000    10.567    graphics_renderer_inst/addr_reg_reg_i_33_n_1
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.137 r  graphics_renderer_inst/addr_reg_reg_i_17/CO[2]
                         net (fo=10, routed)          0.661    11.799    graphics_renderer_inst/addr_reg_reg_i_17_n_2
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.313    12.112 r  graphics_renderer_inst/addr_reg_reg_i_22/O
                         net (fo=1, routed)           0.000    12.112    graphics_renderer_inst/addr_reg_reg_i_22_n_1
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.644 r  graphics_renderer_inst/addr_reg_reg_i_9/CO[3]
                         net (fo=20, routed)          0.995    13.638    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[3]
    SLICE_X42Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.233 r  graphics_renderer_inst/addr_reg_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.233    graphics_renderer_inst/addr_reg_reg_i_27_n_1
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.487 r  graphics_renderer_inst/addr_reg_reg_i_12/CO[0]
                         net (fo=19, routed)          0.830    15.318    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[2]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.367    15.685 r  graphics_renderer_inst/addr_reg_reg_i_40/O
                         net (fo=1, routed)           0.000    15.685    graphics_renderer_inst/addr_reg_reg_i_40_n_1
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.198 r  graphics_renderer_inst/addr_reg_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    16.198    graphics_renderer_inst/addr_reg_reg_i_23_n_1
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.452 f  graphics_renderer_inst/addr_reg_reg_i_10/CO[0]
                         net (fo=19, routed)          0.377    16.828    graphics_renderer_inst/text_renderer_inst/rom_text_char_index1[1]
    SLICE_X41Y50         LUT6 (Prop_lut6_I2_O)        0.367    17.195 r  graphics_renderer_inst/pixel_data[1]_i_5/O
                         net (fo=2, routed)           0.160    17.355    graphics_renderer_inst/pixel_data_reg[1]_i_13_0
    SLICE_X41Y50         LUT2 (Prop_lut2_I0_O)        0.124    17.479 r  graphics_renderer_inst/pixel_on_i_1/O
                         net (fo=1, routed)           0.000    17.479    text_renderer_inst/pixel_on_reg_0
    SLICE_X41Y50         FDRE                                         r  text_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.438    14.779    text_renderer_inst/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  text_renderer_inst/pixel_on_reg/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X41Y50         FDRE (Setup_fdre_C_D)        0.031    14.954    text_renderer_inst/pixel_on_reg
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -17.479    
  -------------------------------------------------------------------
                         slack                                 -2.525    

Slack (VIOLATED) :        -0.419ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.642ns  (logic 4.009ns (41.579%)  route 5.633ns (58.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.661     5.182    clk_IBUF_BUFG
    DSP48_X1Y18          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     9.191 r  vram_wa/P[12]
                         net (fo=48, routed)          5.633    14.824    main_vga_vram_buffer/memory_block_reg_9_2_0[12]
    RAMB36_X2Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.485    14.826    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_1/CLKARDCLK
                         clock pessimism              0.180    15.006    
                         clock uncertainty           -0.035    14.971    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.405    main_vga_vram_buffer/memory_block_reg_9_1
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                         -14.824    
  -------------------------------------------------------------------
                         slack                                 -0.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sw_array/tmp1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/tmp2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.768%)  route 0.277ns (66.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.553     1.436    sw_array/clk_IBUF_BUFG
    SLICE_X36Y22         FDRE                                         r  sw_array/tmp1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  sw_array/tmp1_reg[8]/Q
                         net (fo=1, routed)           0.277     1.854    sw_array/tmp1[8]
    SLICE_X33Y19         FDRE                                         r  sw_array/tmp2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.822     1.949    sw_array/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  sw_array/tmp2_reg[8]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X33Y19         FDRE (Hold_fdre_C_D)         0.066     1.766    sw_array/tmp2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 sw_array/genblk1[14].the_debouncer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[14].the_debouncer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.596     1.479    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  sw_array/genblk1[14].the_debouncer/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.728    sw_array/genblk1[14].the_debouncer/counter_reg_n_1_[3]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.888 r  sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14/CO[3]
                         net (fo=1, routed)           0.001     1.889    sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14_n_1
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.943 r  sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__14/O[0]
                         net (fo=1, routed)           0.000     1.943    sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__14_n_8
    SLICE_X65Y50         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.864     1.992    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[4]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     1.853    sw_array/genblk1[14].the_debouncer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sw_array/genblk1[14].the_debouncer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[14].the_debouncer/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.596     1.479    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  sw_array/genblk1[14].the_debouncer/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.728    sw_array/genblk1[14].the_debouncer/counter_reg_n_1_[3]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.888 r  sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14/CO[3]
                         net (fo=1, routed)           0.001     1.889    sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14_n_1
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.954 r  sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__14/O[2]
                         net (fo=1, routed)           0.000     1.954    sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__14_n_6
    SLICE_X65Y50         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.864     1.992    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[6]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     1.853    sw_array/genblk1[14].the_debouncer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 sw_array/genblk1[14].the_debouncer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[14].the_debouncer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.596     1.479    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  sw_array/genblk1[14].the_debouncer/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.728    sw_array/genblk1[14].the_debouncer/counter_reg_n_1_[3]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.888 r  sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14/CO[3]
                         net (fo=1, routed)           0.001     1.889    sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14_n_1
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.979 r  sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__14/O[1]
                         net (fo=1, routed)           0.000     1.979    sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__14_n_7
    SLICE_X65Y50         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.864     1.992    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[5]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     1.853    sw_array/genblk1[14].the_debouncer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 sw_array/genblk1[14].the_debouncer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[14].the_debouncer/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.596     1.479    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  sw_array/genblk1[14].the_debouncer/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.728    sw_array/genblk1[14].the_debouncer/counter_reg_n_1_[3]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.888 r  sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14/CO[3]
                         net (fo=1, routed)           0.001     1.889    sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14_n_1
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.979 r  sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__14/O[3]
                         net (fo=1, routed)           0.000     1.979    sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__14_n_5
    SLICE_X65Y50         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.864     1.992    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[7]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     1.853    sw_array/genblk1[14].the_debouncer/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sw_array/genblk1[14].the_debouncer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[14].the_debouncer/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.596     1.479    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  sw_array/genblk1[14].the_debouncer/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.728    sw_array/genblk1[14].the_debouncer/counter_reg_n_1_[3]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.888 r  sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14/CO[3]
                         net (fo=1, routed)           0.001     1.889    sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14_n_1
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.928 r  sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000     1.928    sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__14_n_1
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.982 r  sw_array/genblk1[14].the_debouncer/counter_reg[8]_i_1__14/O[0]
                         net (fo=1, routed)           0.000     1.982    sw_array/genblk1[14].the_debouncer/counter_reg[8]_i_1__14_n_8
    SLICE_X65Y51         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.864     1.992    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[8]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X65Y51         FDRE (Hold_fdre_C_D)         0.105     1.853    sw_array/genblk1[14].the_debouncer/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sw_array/genblk1[14].the_debouncer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[14].the_debouncer/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.596     1.479    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  sw_array/genblk1[14].the_debouncer/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.728    sw_array/genblk1[14].the_debouncer/counter_reg_n_1_[3]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.888 r  sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14/CO[3]
                         net (fo=1, routed)           0.001     1.889    sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14_n_1
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.928 r  sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000     1.928    sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__14_n_1
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.993 r  sw_array/genblk1[14].the_debouncer/counter_reg[8]_i_1__14/O[2]
                         net (fo=1, routed)           0.000     1.993    sw_array/genblk1[14].the_debouncer/counter_reg[8]_i_1__14_n_6
    SLICE_X65Y51         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.864     1.992    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[10]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X65Y51         FDRE (Hold_fdre_C_D)         0.105     1.853    sw_array/genblk1[14].the_debouncer/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 sw_array/genblk1[14].the_debouncer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[14].the_debouncer/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.596     1.479    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  sw_array/genblk1[14].the_debouncer/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.728    sw_array/genblk1[14].the_debouncer/counter_reg_n_1_[3]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.888 r  sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14/CO[3]
                         net (fo=1, routed)           0.001     1.889    sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14_n_1
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.928 r  sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000     1.928    sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__14_n_1
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.018 r  sw_array/genblk1[14].the_debouncer/counter_reg[8]_i_1__14/O[3]
                         net (fo=1, routed)           0.000     2.018    sw_array/genblk1[14].the_debouncer/counter_reg[8]_i_1__14_n_5
    SLICE_X65Y51         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.864     1.992    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[11]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X65Y51         FDRE (Hold_fdre_C_D)         0.105     1.853    sw_array/genblk1[14].the_debouncer/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 sw_array/genblk1[14].the_debouncer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[14].the_debouncer/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.596     1.479    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  sw_array/genblk1[14].the_debouncer/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.728    sw_array/genblk1[14].the_debouncer/counter_reg_n_1_[3]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.888 r  sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14/CO[3]
                         net (fo=1, routed)           0.001     1.889    sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14_n_1
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.928 r  sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000     1.928    sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__14_n_1
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.018 r  sw_array/genblk1[14].the_debouncer/counter_reg[8]_i_1__14/O[1]
                         net (fo=1, routed)           0.000     2.018    sw_array/genblk1[14].the_debouncer/counter_reg[8]_i_1__14_n_7
    SLICE_X65Y51         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.864     1.992    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[9]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X65Y51         FDRE (Hold_fdre_C_D)         0.105     1.853    sw_array/genblk1[14].the_debouncer/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sw_array/genblk1[14].the_debouncer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[14].the_debouncer/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.433ns (79.909%)  route 0.109ns (20.091%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.596     1.479    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  sw_array/genblk1[14].the_debouncer/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.728    sw_array/genblk1[14].the_debouncer/counter_reg_n_1_[3]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.888 r  sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14/CO[3]
                         net (fo=1, routed)           0.001     1.889    sw_array/genblk1[14].the_debouncer/counter_reg[0]_i_3__14_n_1
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.928 r  sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000     1.928    sw_array/genblk1[14].the_debouncer/counter_reg[4]_i_1__14_n_1
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.967 r  sw_array/genblk1[14].the_debouncer/counter_reg[8]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000     1.967    sw_array/genblk1[14].the_debouncer/counter_reg[8]_i_1__14_n_1
    SLICE_X65Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.021 r  sw_array/genblk1[14].the_debouncer/counter_reg[12]_i_1__14/O[0]
                         net (fo=1, routed)           0.000     2.021    sw_array/genblk1[14].the_debouncer/counter_reg[12]_i_1__14_n_8
    SLICE_X65Y52         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.864     1.992    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X65Y52         FDRE                                         r  sw_array/genblk1[14].the_debouncer/counter_reg[12]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X65Y52         FDRE (Hold_fdre_C_D)         0.105     1.853    sw_array/genblk1[14].the_debouncer/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   main_vga_vram_buffer/memory_block_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   main_vga_vram_buffer/memory_block_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2   main_vga_vram_buffer/memory_block_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12  main_vga_vram_buffer/memory_block_reg_10_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   main_vga_vram_buffer/memory_block_reg_10_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10  main_vga_vram_buffer/memory_block_reg_10_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y13  main_vga_vram_buffer/memory_block_reg_11_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9   main_vga_vram_buffer/memory_block_reg_11_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11  main_vga_vram_buffer/memory_block_reg_11_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15  main_vga_vram_buffer/memory_block_reg_12_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49  ball_renderer_inst/pixel_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49  ball_renderer_inst/pixel_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49  ball_renderer_inst/pixel_on_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49  ball_renderer_inst/pixel_on_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y44  ball_renderer_inst/rom_image_bitmap/data_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y44  ball_renderer_inst/rom_image_bitmap/data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y44  ball_renderer_inst/rom_image_bitmap/data_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y44  ball_renderer_inst/rom_image_bitmap/data_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y44  ball_renderer_inst/rom_image_bitmap/data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y44  ball_renderer_inst/rom_image_bitmap/data_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49  ball_renderer_inst/pixel_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49  ball_renderer_inst/pixel_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49  ball_renderer_inst/pixel_on_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y49  ball_renderer_inst/pixel_on_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y44  ball_renderer_inst/rom_image_bitmap/data_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y44  ball_renderer_inst/rom_image_bitmap/data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y44  ball_renderer_inst/rom_image_bitmap/data_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y44  ball_renderer_inst/rom_image_bitmap/data_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y44  ball_renderer_inst/rom_image_bitmap/data_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y44  ball_renderer_inst/rom_image_bitmap/data_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.562ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/pixel_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.456ns (22.243%)  route 1.594ns (77.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.563     5.084    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.594     7.134    main_vga_sync/AR[0]
    SLICE_X52Y38         FDCE                                         f  main_vga_sync/pixel_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.449    14.790    main_vga_sync/clk_IBUF_BUFG
    SLICE_X52Y38         FDCE                                         r  main_vga_sync/pixel_reg_reg[0]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X52Y38         FDCE (Recov_fdce_C_CLR)     -0.319    14.696    main_vga_sync/pixel_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -7.134    
  -------------------------------------------------------------------
                         slack                                  7.562    

Slack (MET) :             7.562ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/pixel_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.456ns (22.243%)  route 1.594ns (77.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.563     5.084    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.594     7.134    main_vga_sync/AR[0]
    SLICE_X52Y38         FDCE                                         f  main_vga_sync/pixel_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.449    14.790    main_vga_sync/clk_IBUF_BUFG
    SLICE_X52Y38         FDCE                                         r  main_vga_sync/pixel_reg_reg[1]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X52Y38         FDCE (Recov_fdce_C_CLR)     -0.319    14.696    main_vga_sync/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -7.134    
  -------------------------------------------------------------------
                         slack                                  7.562    

Slack (MET) :             7.923ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.456ns (28.469%)  route 1.146ns (71.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.563     5.084    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.146     6.686    main_vga_sync/AR[0]
    SLICE_X55Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.448    14.789    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X55Y37         FDCE (Recov_fdce_C_CLR)     -0.405    14.609    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                  7.923    

Slack (MET) :             7.923ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.456ns (28.469%)  route 1.146ns (71.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.563     5.084    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.146     6.686    main_vga_sync/AR[0]
    SLICE_X55Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.448    14.789    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X55Y37         FDCE (Recov_fdce_C_CLR)     -0.405    14.609    main_vga_sync/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                  7.923    

Slack (MET) :             7.923ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.456ns (28.469%)  route 1.146ns (71.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.563     5.084    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.146     6.686    main_vga_sync/AR[0]
    SLICE_X55Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.448    14.789    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X55Y37         FDCE (Recov_fdce_C_CLR)     -0.405    14.609    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                  7.923    

Slack (MET) :             7.967ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.456ns (28.469%)  route 1.146ns (71.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.563     5.084    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.146     6.686    main_vga_sync/AR[0]
    SLICE_X54Y37         FDCE                                         f  main_vga_sync/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.448    14.789    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X54Y37         FDCE (Recov_fdce_C_CLR)     -0.361    14.653    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                  7.967    

Slack (MET) :             8.009ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.456ns (28.469%)  route 1.146ns (71.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.563     5.084    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.146     6.686    main_vga_sync/AR[0]
    SLICE_X54Y37         FDCE                                         f  main_vga_sync/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.448    14.789    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X54Y37         FDCE (Recov_fdce_C_CLR)     -0.319    14.695    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                  8.009    

Slack (MET) :             8.009ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.456ns (28.469%)  route 1.146ns (71.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.563     5.084    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.146     6.686    main_vga_sync/AR[0]
    SLICE_X54Y37         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.448    14.789    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X54Y37         FDCE (Recov_fdce_C_CLR)     -0.319    14.695    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                  8.009    

Slack (MET) :             8.009ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.456ns (28.469%)  route 1.146ns (71.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.563     5.084    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.146     6.686    main_vga_sync/AR[0]
    SLICE_X54Y37         FDCE                                         f  main_vga_sync/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.448    14.789    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X54Y37         FDCE (Recov_fdce_C_CLR)     -0.319    14.695    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                  8.009    

Slack (MET) :             8.009ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.456ns (28.469%)  route 1.146ns (71.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.563     5.084    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.146     6.686    main_vga_sync/AR[0]
    SLICE_X54Y37         FDCE                                         f  main_vga_sync/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.448    14.789    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X54Y37         FDCE (Recov_fdce_C_CLR)     -0.319    14.695    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                  8.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.765%)  route 0.277ns (66.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.562     1.445    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.277     1.863    main_vga_sync/AR[0]
    SLICE_X54Y34         FDCE                                         f  main_vga_sync/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.831     1.958    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y34         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X54Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.413    main_vga_sync/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.765%)  route 0.277ns (66.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.562     1.445    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.277     1.863    main_vga_sync/AR[0]
    SLICE_X55Y34         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.831     1.958    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X55Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.765%)  route 0.277ns (66.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.562     1.445    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.277     1.863    main_vga_sync/AR[0]
    SLICE_X55Y34         FDCE                                         f  main_vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.831     1.958    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X55Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.765%)  route 0.277ns (66.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.562     1.445    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.277     1.863    main_vga_sync/AR[0]
    SLICE_X55Y34         FDCE                                         f  main_vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.831     1.958    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X55Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.765%)  route 0.277ns (66.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.562     1.445    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.277     1.863    main_vga_sync/AR[0]
    SLICE_X55Y34         FDCE                                         f  main_vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.831     1.958    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X55Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.876%)  route 0.347ns (71.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.562     1.445    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.347     1.933    main_vga_sync/AR[0]
    SLICE_X54Y35         FDCE                                         f  main_vga_sync/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.832     1.959    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X54Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    main_vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.876%)  route 0.347ns (71.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.562     1.445    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.347     1.933    main_vga_sync/AR[0]
    SLICE_X54Y35         FDCE                                         f  main_vga_sync/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.832     1.959    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X54Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.876%)  route 0.347ns (71.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.562     1.445    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.347     1.933    main_vga_sync/AR[0]
    SLICE_X55Y35         FDCE                                         f  main_vga_sync/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.832     1.959    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y35         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism             -0.478     1.481    
    SLICE_X55Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.592%)  route 0.389ns (73.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.562     1.445    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.389     1.975    main_vga_sync/AR[0]
    SLICE_X56Y36         FDCE                                         f  main_vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.832     1.959    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X56Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.592%)  route 0.389ns (73.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.562     1.445    btn_reset/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.389     1.975    main_vga_sync/AR[0]
    SLICE_X56Y36         FDCE                                         f  main_vga_sync/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.832     1.959    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X56Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.561    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           139 Endpoints
Min Delay           139 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.512ns  (logic 7.075ns (48.756%)  route 7.436ns (51.244%))
  Logic Levels:           5  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_8_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_8_1_n_2
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_9_1/DOBDO[0]
                         net (fo=1, routed)           2.236     5.599    main_vga_vram_buffer/memory_block_reg_9_1_n_68
    SLICE_X49Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.723 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.211     6.934    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_1
    SLICE_X49Y36         LUT4 (Prop_lut4_I3_O)        0.124     7.058 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.923    10.981    vgaGreen_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    14.512 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.512    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_4_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.321ns  (logic 7.070ns (49.367%)  route 7.251ns (50.633%))
  Logic Levels:           5  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_4_0/CLKBWRCLK
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_4_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_4_0_n_2
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_5_0/DOBDO[0]
                         net (fo=1, routed)           2.694     6.056    main_vga_vram_buffer/memory_block_reg_5_0_n_68
    SLICE_X49Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.180 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.207     7.387    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2_n_1
    SLICE_X50Y36         LUT4 (Prop_lut4_I1_O)        0.124     7.511 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.285    10.796    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    14.321 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.321    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_4_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.158ns  (logic 7.048ns (49.783%)  route 7.110ns (50.217%))
  Logic Levels:           5  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_4_0/CLKBWRCLK
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_4_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_4_0_n_2
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_5_0/DOBDO[0]
                         net (fo=1, routed)           2.694     6.056    main_vga_vram_buffer/memory_block_reg_5_0_n_68
    SLICE_X49Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.180 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.207     7.387    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2_n_1
    SLICE_X50Y36         LUT4 (Prop_lut4_I1_O)        0.124     7.511 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.144    10.655    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    14.158 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.158    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_4_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.023ns  (logic 7.064ns (50.374%)  route 6.959ns (49.626%))
  Logic Levels:           5  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_4_0/CLKBWRCLK
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_4_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_4_0_n_2
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_5_0/DOBDO[0]
                         net (fo=1, routed)           2.694     6.056    main_vga_vram_buffer/memory_block_reg_5_0_n_68
    SLICE_X49Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.180 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.207     7.387    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2_n_1
    SLICE_X50Y36         LUT4 (Prop_lut4_I1_O)        0.124     7.511 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.993    10.504    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    14.023 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.023    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.008ns  (logic 7.050ns (50.330%)  route 6.958ns (49.670%))
  Logic Levels:           5  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_8_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_8_1_n_2
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_9_1/DOBDO[0]
                         net (fo=1, routed)           2.236     5.599    main_vga_vram_buffer/memory_block_reg_9_1_n_68
    SLICE_X49Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.723 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.211     6.934    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_1
    SLICE_X49Y36         LUT4 (Prop_lut4_I3_O)        0.124     7.058 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.445    10.503    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    14.008 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.008    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.881ns  (logic 7.074ns (50.962%)  route 6.807ns (49.038%))
  Logic Levels:           5  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_8_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_8_1_n_2
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_9_1/DOBDO[0]
                         net (fo=1, routed)           2.236     5.599    main_vga_vram_buffer/memory_block_reg_9_1_n_68
    SLICE_X49Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.723 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.211     6.934    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_1
    SLICE_X49Y36         LUT4 (Prop_lut4_I3_O)        0.124     7.058 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.294    10.352    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    13.881 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.881    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_4_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.837ns  (logic 7.040ns (50.881%)  route 6.796ns (49.119%))
  Logic Levels:           5  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_4_0/CLKBWRCLK
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_4_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_4_0_n_2
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_5_0/DOBDO[0]
                         net (fo=1, routed)           2.694     6.056    main_vga_vram_buffer/memory_block_reg_5_0_n_68
    SLICE_X49Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.180 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.207     7.387    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2_n_1
    SLICE_X50Y36         LUT4 (Prop_lut4_I1_O)        0.124     7.511 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.830    10.341    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    13.837 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.837    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_10_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.685ns  (logic 7.047ns (51.497%)  route 6.638ns (48.503%))
  Logic Levels:           5  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_10_2/CLKBWRCLK
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_10_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_10_2_n_2
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_11_2/DOBDO[0]
                         net (fo=1, routed)           2.310     5.672    main_vga_vram_buffer/memory_block_reg_11_2_n_68
    SLICE_X49Y60         LUT6 (Prop_lut6_I3_O)        0.124     5.796 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.264     7.060    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4_n_1
    SLICE_X49Y36         LUT4 (Prop_lut4_I3_O)        0.124     7.184 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.998    10.183    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    13.685 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.685    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.582ns  (logic 7.066ns (52.025%)  route 6.516ns (47.975%))
  Logic Levels:           5  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_8_1/CLKBWRCLK
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_8_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_8_1_n_2
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_9_1/DOBDO[0]
                         net (fo=1, routed)           2.236     5.599    main_vga_vram_buffer/memory_block_reg_9_1_n_68
    SLICE_X49Y50         LUT6 (Prop_lut6_I5_O)        0.124     5.723 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.211     6.934    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_1
    SLICE_X49Y36         LUT4 (Prop_lut4_I3_O)        0.124     7.058 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.003    10.061    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    13.582 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.582    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_10_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.504ns  (logic 7.069ns (52.346%)  route 6.435ns (47.654%))
  Logic Levels:           5  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_10_2/CLKBWRCLK
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_10_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_10_2_n_2
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_11_2/DOBDO[0]
                         net (fo=1, routed)           2.310     5.672    main_vga_vram_buffer/memory_block_reg_11_2_n_68
    SLICE_X49Y60         LUT6 (Prop_lut6_I3_O)        0.124     5.796 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.264     7.060    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4_n_1
    SLICE_X49Y36         LUT4 (Prop_lut4_I3_O)        0.124     7.184 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.796     9.980    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    13.504 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.504    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_data_tx_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.845%)  route 0.131ns (48.155%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[4]/C
    SLICE_X61Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/dout_reg[4]/Q
                         net (fo=2, routed)           0.131     0.272    uart_data_rx[4]
    SLICE_X62Y39         FDRE                                         r  uart_data_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.209ns (71.200%)  route 0.085ns (28.800%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE                         0.000     0.000 r  usb_rs232_rx/count_reg[2]/C
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usb_rs232_rx/count_reg[2]/Q
                         net (fo=8, routed)           0.085     0.249    usb_rs232_rx/count_reg[2]
    SLICE_X61Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.294 r  usb_rs232_rx/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.294    usb_rs232_rx/p_0_in__0[5]
    SLICE_X61Y38         FDRE                                         r  usb_rs232_rx/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_data_tx_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.164ns (55.699%)  route 0.130ns (44.301%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[1]/C
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usb_rs232_rx/dout_reg[1]/Q
                         net (fo=2, routed)           0.130     0.294    uart_data_rx[1]
    SLICE_X62Y39         FDRE                                         r  uart_data_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.226ns (72.684%)  route 0.085ns (27.316%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE                         0.000     0.000 r  usb_rs232_tx/count_reg[2]/C
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  usb_rs232_tx/count_reg[2]/Q
                         net (fo=6, routed)           0.085     0.213    usb_rs232_tx/count_reg[2]
    SLICE_X63Y41         LUT6 (Prop_lut6_I1_O)        0.098     0.311 r  usb_rs232_tx/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.311    usb_rs232_tx/p_0_in[5]
    SLICE_X63Y41         FDRE                                         r  usb_rs232_tx/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/is_sending_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.164%)  route 0.134ns (41.836%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE                         0.000     0.000 r  usb_rs232_tx/count_reg[6]/C
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/count_reg[6]/Q
                         net (fo=7, routed)           0.134     0.275    usb_rs232_tx/count_reg[6]
    SLICE_X64Y40         LUT6 (Prop_lut6_I1_O)        0.045     0.320 r  usb_rs232_tx/is_sending_i_1/O
                         net (fo=1, routed)           0.000     0.320    usb_rs232_tx/is_sending_i_1_n_1
    SLICE_X64Y40         FDRE                                         r  usb_rs232_tx/is_sending_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE                         0.000     0.000 r  usb_rs232_rx/count_reg[0]/C
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usb_rs232_rx/count_reg[0]/Q
                         net (fo=10, routed)          0.116     0.280    usb_rs232_rx/count_reg[0]
    SLICE_X61Y38         LUT4 (Prop_lut4_I1_O)        0.045     0.325 r  usb_rs232_rx/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.325    usb_rs232_rx/p_0_in__0[3]
    SLICE_X61Y38         FDRE                                         r  usb_rs232_rx/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en_write_uart_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/last_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE                         0.000     0.000 r  en_write_uart_reg/C
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  en_write_uart_reg/Q
                         net (fo=3, routed)           0.185     0.326    usb_rs232_tx/en_write_uart
    SLICE_X58Y40         FDRE                                         r  usb_rs232_tx/last_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE                         0.000     0.000 r  usb_rs232_rx/count_reg[0]/C
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usb_rs232_rx/count_reg[0]/Q
                         net (fo=10, routed)          0.116     0.280    usb_rs232_rx/count_reg[0]
    SLICE_X61Y38         LUT5 (Prop_lut5_I3_O)        0.048     0.328 r  usb_rs232_rx/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.328    usb_rs232_rx/p_0_in__0[4]
    SLICE_X61Y38         FDRE                                         r  usb_rs232_rx/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.164ns (49.575%)  route 0.167ns (50.425%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.167     0.331    usb_rs232_tx/is_sending
    SLICE_X63Y41         FDRE                                         r  usb_rs232_tx/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.164ns (49.575%)  route 0.167ns (50.425%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.167     0.331    usb_rs232_tx/is_sending
    SLICE_X63Y41         FDRE                                         r  usb_rs232_tx/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           857 Endpoints
Min Delay           857 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_8_1/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.274ns  (logic 4.511ns (33.983%)  route 8.763ns (66.017%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.566     5.087    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=4, routed)           0.838     6.444    main_vga_sync_n_14
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841    10.285 f  vram_ra/P[15]
                         net (fo=72, routed)          6.066    16.351    main_vga_vram_buffer/P[15]
    SLICE_X36Y57         LUT5 (Prop_lut5_I3_O)        0.152    16.503 r  main_vga_vram_buffer/memory_block_reg_8_1_ENBWREN_cooolgate_en_gate_101_LOPT_REMAP/O
                         net (fo=1, routed)           1.858    18.361    main_vga_vram_buffer/memory_block_reg_8_1_ENBWREN_cooolgate_en_sig_55
    RAMB36_X2Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_1/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_8_2/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.692ns  (logic 4.511ns (35.541%)  route 8.181ns (64.459%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.566     5.087    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=4, routed)           0.838     6.444    main_vga_sync_n_14
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841    10.285 f  vram_ra/P[15]
                         net (fo=72, routed)          6.059    16.344    main_vga_vram_buffer/P[15]
    SLICE_X36Y57         LUT5 (Prop_lut5_I3_O)        0.152    16.496 r  main_vga_vram_buffer/memory_block_reg_8_2_ENBWREN_cooolgate_en_gate_103_LOPT_REMAP/O
                         net (fo=1, routed)           1.284    17.780    main_vga_vram_buffer/memory_block_reg_8_2_ENBWREN_cooolgate_en_sig_56
    RAMB36_X2Y11         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_2/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_8_0/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.195ns  (logic 4.483ns (36.760%)  route 7.712ns (63.240%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.566     5.087    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=4, routed)           0.838     6.444    main_vga_sync_n_14
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841    10.285 f  vram_ra/P[15]
                         net (fo=72, routed)          6.066    16.351    main_vga_vram_buffer/P[15]
    SLICE_X36Y57         LUT5 (Prop_lut5_I3_O)        0.124    16.475 r  main_vga_vram_buffer/memory_block_reg_8_0_ENBWREN_cooolgate_en_gate_99_LOPT_REMAP/O
                         net (fo=1, routed)           0.808    17.283    main_vga_vram_buffer/memory_block_reg_8_0_ENBWREN_cooolgate_en_sig_54
    RAMB36_X1Y11         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_0/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_4_0/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.108ns  (logic 4.483ns (37.026%)  route 7.625ns (62.974%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.566     5.087    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=4, routed)           0.838     6.444    main_vga_sync_n_14
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      3.841    10.285 f  vram_ra/P[16]
                         net (fo=33, routed)          5.096    15.381    main_vga_vram_buffer/P[16]
    SLICE_X12Y25         LUT5 (Prop_lut5_I1_O)        0.124    15.505 r  main_vga_vram_buffer/memory_block_reg_4_0_ENBWREN_cooolgate_en_gate_85_LOPT_REMAP/O
                         net (fo=1, routed)           1.690    17.195    main_vga_vram_buffer/memory_block_reg_4_0_ENBWREN_cooolgate_en_sig_46
    RAMB36_X0Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_4_0/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_10_2/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.795ns  (logic 4.509ns (38.227%)  route 7.286ns (61.773%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.566     5.087    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=4, routed)           0.838     6.444    main_vga_sync_n_14
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841    10.285 f  vram_ra/P[15]
                         net (fo=72, routed)          5.741    16.025    main_vga_vram_buffer/P[15]
    SLICE_X8Y58          LUT5 (Prop_lut5_I3_O)        0.150    16.175 r  main_vga_vram_buffer/memory_block_reg_10_2_ENBWREN_cooolgate_en_gate_61_LOPT_REMAP/O
                         net (fo=1, routed)           0.707    16.883    main_vga_vram_buffer/memory_block_reg_10_2_ENBWREN_cooolgate_en_sig_32
    RAMB36_X0Y10         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_2/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_1/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.690ns  (logic 4.511ns (38.589%)  route 7.179ns (61.411%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.566     5.087    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=4, routed)           0.838     6.444    main_vga_sync_n_14
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      3.841    10.285 f  vram_ra/P[16]
                         net (fo=33, routed)          5.321    15.606    main_vga_vram_buffer/P[16]
    SLICE_X8Y26          LUT3 (Prop_lut3_I1_O)        0.152    15.758 r  main_vga_vram_buffer/memory_block_reg_0_0_i_2/O
                         net (fo=4, routed)           1.019    16.777    main_vga_vram_buffer/memory_block_reg_0_0_i_2_n_1
    RAMB36_X0Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_1/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.609ns  (logic 4.511ns (38.856%)  route 7.098ns (61.144%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.566     5.087    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=4, routed)           0.838     6.444    main_vga_sync_n_14
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      3.841    10.285 f  vram_ra/P[16]
                         net (fo=33, routed)          5.321    15.606    main_vga_vram_buffer/P[16]
    SLICE_X8Y26          LUT3 (Prop_lut3_I1_O)        0.152    15.758 r  main_vga_vram_buffer/memory_block_reg_0_0_i_2/O
                         net (fo=4, routed)           0.939    16.697    main_vga_vram_buffer/memory_block_reg_0_0_i_2_n_1
    RAMB36_X0Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_0_2/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.572ns  (logic 4.483ns (38.738%)  route 7.089ns (61.262%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.566     5.087    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=4, routed)           0.838     6.444    main_vga_sync_n_14
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[16])
                                                      3.841    10.285 f  vram_ra/P[16]
                         net (fo=33, routed)          5.321    15.606    main_vga_vram_buffer/P[16]
    SLICE_X8Y26          LUT5 (Prop_lut5_I1_O)        0.124    15.730 r  main_vga_vram_buffer/memory_block_reg_0_2_ENBWREN_cooolgate_en_gate_54_LOPT_REMAP/O
                         net (fo=1, routed)           0.930    16.660    main_vga_vram_buffer/memory_block_reg_0_2_ENBWREN_cooolgate_en_sig_28
    RAMB36_X0Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_10_0/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.372ns  (logic 4.483ns (39.422%)  route 6.889ns (60.578%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.566     5.087    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=4, routed)           0.838     6.444    main_vga_sync_n_14
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841    10.285 f  vram_ra/P[15]
                         net (fo=72, routed)          4.971    15.256    main_vga_vram_buffer/P[15]
    SLICE_X8Y49          LUT5 (Prop_lut5_I3_O)        0.124    15.380 r  main_vga_vram_buffer/memory_block_reg_10_0_ENBWREN_cooolgate_en_gate_57_LOPT_REMAP/O
                         net (fo=1, routed)           1.079    16.459    main_vga_vram_buffer/memory_block_reg_10_0_ENBWREN_cooolgate_en_sig_30
    RAMB36_X0Y12         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_0/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_11_0/ADDRBWRADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.346ns  (logic 4.359ns (38.420%)  route 6.987ns (61.580%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.566     5.087    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=4, routed)           0.838     6.444    main_vga_sync_n_14
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841    10.285 r  vram_ra/P[15]
                         net (fo=72, routed)          6.148    16.433    main_vga_vram_buffer/P[15]
    RAMB36_X0Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_11_0/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 0.449ns (44.404%)  route 0.562ns (55.596%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.562     1.445    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  main_vga_sync/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.277     1.863    vga_pos_x[2]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_C[2]_P[17])
                                                      0.308     2.171 r  vram_ra/P[17]
                         net (fo=33, routed)          0.285     2.456    main_vga_vram_buffer/P[17]
    SLICE_X48Y39         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_1__1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_0/ADDRBWRADDR[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 0.449ns (44.067%)  route 0.570ns (55.933%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.562     1.445    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  main_vga_sync/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.277     1.863    vga_pos_x[2]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_C[2]_P[1])
                                                      0.308     2.171 r  vram_ra/P[1]
                         net (fo=48, routed)          0.293     2.464    main_vga_vram_buffer/P[1]
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_0/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_0/ADDRBWRADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 0.449ns (44.067%)  route 0.570ns (55.933%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.562     1.445    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  main_vga_sync/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.277     1.863    vga_pos_x[2]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_C[2]_P[9])
                                                      0.308     2.171 r  vram_ra/P[9]
                         net (fo=48, routed)          0.293     2.464    main_vga_vram_buffer/P[9]
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_0/ADDRBWRADDR[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 0.449ns (44.024%)  route 0.571ns (55.976%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.562     1.445    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  main_vga_sync/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.277     1.863    vga_pos_x[2]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_C[2]_P[2])
                                                      0.308     2.171 r  vram_ra/P[2]
                         net (fo=48, routed)          0.294     2.465    main_vga_vram_buffer/P[2]
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_0/ADDRBWRADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.021ns  (logic 0.449ns (43.992%)  route 0.572ns (56.008%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.562     1.445    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  main_vga_sync/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.277     1.863    vga_pos_x[2]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_C[2]_P[4])
                                                      0.308     2.171 r  vram_ra/P[4]
                         net (fo=48, routed)          0.294     2.466    main_vga_vram_buffer/P[4]
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_0/ADDRBWRADDR[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 0.449ns (43.951%)  route 0.573ns (56.049%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.562     1.445    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  main_vga_sync/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.277     1.863    vga_pos_x[2]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_C[2]_P[0])
                                                      0.308     2.171 r  vram_ra/P[0]
                         net (fo=48, routed)          0.295     2.467    main_vga_vram_buffer/P[0]
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_0/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_0/ADDRBWRADDR[11]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 0.449ns (43.905%)  route 0.574ns (56.095%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.562     1.445    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  main_vga_sync/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.277     1.863    vga_pos_x[2]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_C[2]_P[11])
                                                      0.308     2.171 r  vram_ra/P[11]
                         net (fo=48, routed)          0.297     2.468    main_vga_vram_buffer/P[11]
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_0/ADDRBWRADDR[14]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 0.449ns (43.862%)  route 0.575ns (56.138%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.562     1.445    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  main_vga_sync/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.277     1.863    vga_pos_x[2]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_C[2]_P[14])
                                                      0.308     2.171 r  vram_ra/P[14]
                         net (fo=48, routed)          0.298     2.469    main_vga_vram_buffer/P[14]
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_0/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.039ns  (logic 0.449ns (43.201%)  route 0.590ns (56.799%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.562     1.445    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  main_vga_sync/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.277     1.863    vga_pos_x[2]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_C[2]_P[12])
                                                      0.308     2.171 r  vram_ra/P[12]
                         net (fo=48, routed)          0.313     2.484    main_vga_vram_buffer/P[12]
    RAMB36_X2Y8          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_0/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.040ns  (logic 0.449ns (43.177%)  route 0.591ns (56.823%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.562     1.445    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  main_vga_sync/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.277     1.863    vga_pos_x[2]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_C[2]_P[13])
                                                      0.308     2.171 r  vram_ra/P[13]
                         net (fo=48, routed)          0.314     2.485    main_vga_vram_buffer/P[13]
    RAMB36_X2Y8          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btn_reset/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.939ns  (logic 1.441ns (36.595%)  route 2.497ns (63.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.497     3.939    btn_reset/btnC_IBUF
    SLICE_X44Y33         FDRE                                         r  btn_reset/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.441     4.782    btn_reset/clk_IBUF_BUFG
    SLICE_X44Y33         FDRE                                         r  btn_reset/tmp1_reg[0]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            sw_array/tmp1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.869ns  (logic 1.454ns (37.593%)  route 2.415ns (62.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           2.415     3.869    sw_array/D[8]
    SLICE_X36Y22         FDRE                                         r  sw_array/tmp1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.431     4.772    sw_array/clk_IBUF_BUFG
    SLICE_X36Y22         FDRE                                         r  sw_array/tmp1_reg[8]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            sw_array/tmp1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.892ns  (logic 1.453ns (50.242%)  route 1.439ns (49.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           1.439     2.892    sw_array/D[13]
    SLICE_X64Y58         FDRE                                         r  sw_array/tmp1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.508     4.849    sw_array/clk_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  sw_array/tmp1_reg[13]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            sw_array/tmp1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.818ns  (logic 1.469ns (52.123%)  route 1.349ns (47.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           1.349     2.818    sw_array/D[12]
    SLICE_X64Y55         FDRE                                         r  sw_array/tmp1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.509     4.850    sw_array/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  sw_array/tmp1_reg[12]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            sw_array/tmp1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.773ns  (logic 1.464ns (52.790%)  route 1.309ns (47.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           1.309     2.773    sw_array/D[11]
    SLICE_X65Y33         FDRE                                         r  sw_array/tmp1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.512     4.853    sw_array/clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  sw_array/tmp1_reg[11]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            sw_array/tmp1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.750ns  (logic 1.456ns (52.952%)  route 1.294ns (47.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           1.294     2.750    sw_array/D[15]
    SLICE_X64Y62         FDRE                                         r  sw_array/tmp1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.505     4.846    sw_array/clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  sw_array/tmp1_reg[15]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            sw_array/tmp1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.702ns  (logic 1.455ns (53.859%)  route 1.247ns (46.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           1.247     2.702    sw_array/D[14]
    SLICE_X64Y49         FDRE                                         r  sw_array/tmp1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.520     4.861    sw_array/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  sw_array/tmp1_reg[14]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sw_array/tmp1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.558ns  (logic 1.461ns (57.120%)  route 1.097ns (42.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           1.097     2.558    sw_array/D[1]
    SLICE_X0Y20          FDRE                                         r  sw_array/tmp1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.508     4.849    sw_array/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  sw_array/tmp1_reg[1]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            sw_array/tmp1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.502ns  (logic 1.464ns (58.497%)  route 1.039ns (41.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.039     2.502    sw_array/D[2]
    SLICE_X0Y11          FDRE                                         r  sw_array/tmp1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.516     4.857    sw_array/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sw_array/tmp1_reg[2]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            sw_array/tmp1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 1.466ns (61.940%)  route 0.901ns (38.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.901     2.367    sw_array/D[5]
    SLICE_X0Y7           FDRE                                         r  sw_array/tmp1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         1.518     4.859    sw_array/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  sw_array/tmp1_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            sw_array/tmp1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.226ns (43.313%)  route 0.296ns (56.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           0.296     0.522    sw_array/D[10]
    SLICE_X64Y47         FDRE                                         r  sw_array/tmp1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.867     1.994    sw_array/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  sw_array/tmp1_reg[10]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            sw_array/tmp1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.227ns (40.608%)  route 0.332ns (59.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.332     0.559    sw_array/D[7]
    SLICE_X0Y5           FDRE                                         r  sw_array/tmp1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.866     1.993    sw_array/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  sw_array/tmp1_reg[7]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sw_array/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.221ns (39.098%)  route 0.344ns (60.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.344     0.565    sw_array/D[0]
    SLICE_X0Y11          FDRE                                         r  sw_array/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.864     1.991    sw_array/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sw_array/tmp1_reg[0]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            sw_array/tmp1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.220ns (38.658%)  route 0.350ns (61.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           0.350     0.570    sw_array/D[9]
    SLICE_X64Y44         FDRE                                         r  sw_array/tmp1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.866     1.993    sw_array/clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  sw_array/tmp1_reg[9]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            sw_array/tmp1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.217ns (37.842%)  route 0.356ns (62.158%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.356     0.573    sw_array/D[3]
    SLICE_X0Y10          FDRE                                         r  sw_array/tmp1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.864     1.991    sw_array/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  sw_array/tmp1_reg[3]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            sw_array/tmp1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.219ns (38.084%)  route 0.356ns (61.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.356     0.575    sw_array/D[4]
    SLICE_X0Y8           FDRE                                         r  sw_array/tmp1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.865     1.992    sw_array/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  sw_array/tmp1_reg[4]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            sw_array/tmp1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.218ns (37.697%)  route 0.360ns (62.303%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.360     0.578    sw_array/D[6]
    SLICE_X0Y3           FDRE                                         r  sw_array/tmp1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.866     1.993    sw_array/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  sw_array/tmp1_reg[6]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            sw_array/tmp1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.234ns (39.809%)  route 0.354ns (60.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.354     0.588    sw_array/D[5]
    SLICE_X0Y7           FDRE                                         r  sw_array/tmp1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.865     1.992    sw_array/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  sw_array/tmp1_reg[5]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            sw_array/tmp1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.232ns (37.366%)  route 0.389ns (62.634%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.389     0.620    sw_array/D[2]
    SLICE_X0Y11          FDRE                                         r  sw_array/tmp1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.864     1.991    sw_array/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sw_array/tmp1_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sw_array/tmp1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.229ns (34.161%)  route 0.442ns (65.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.442     0.671    sw_array/D[1]
    SLICE_X0Y20          FDRE                                         r  sw_array/tmp1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=579, routed)         0.855     1.982    sw_array/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  sw_array/tmp1_reg[1]/C





