{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 20 17:14:54 2010 " "Info: Processing started: Tue Apr 20 17:14:54 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8253 -c 8253 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8253 -c 8253" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "8253 " "Warning: Ignored assignments for entity \"8253\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity 8253 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity 8253 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8253 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8253 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "8253_down " "Warning: Ignored assignments for entity \"8253_down\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY no_file_for_top_partition -to \| -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY no_file_for_top_partition -to \| -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 2147039 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_COLOR 2147039 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8253_down.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8253_down.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8253_down " "Info: Found entity 1: 8253_down" {  } { { "8253_down.bdf" "" { Schematic "F:/interface/8253/8253_down.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I8253f.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file I8253f.v" { { "Info" "ISGN_ENTITY_NAME" "1 I8253f " "Info: Found entity 1: I8253f" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segout.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file segout.v" { { "Info" "ISGN_ENTITY_NAME" "1 segout " "Info: Found entity 1: segout" {  } { { "segout.v" "" { Text "F:/interface/8253/segout.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "8253_down " "Info: Elaborating entity \"8253_down\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I8253f I8253f:inst " "Info: Elaborating entity \"I8253f\" for hierarchy \"I8253f:inst\"" {  } { { "8253_down.bdf" "inst" { Schematic "F:/interface/8253/8253_down.bdf" { { 0 496 664 256 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(81) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(81): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(87) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(87): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(88) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(88): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(90) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(90): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(91) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(91): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain I8253f.v(121) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(121): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write1 I8253f.v(98) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(98): inferring latch(es) for variable \"write1\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write2 I8253f.v(98) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(98): inferring latch(es) for variable \"write2\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read0 I8253f.v(98) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(98): inferring latch(es) for variable \"read0\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read1 I8253f.v(98) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(98): inferring latch(es) for variable \"read1\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read2 I8253f.v(98) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(98): inferring latch(es) for variable \"read2\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cmd I8253f.v(98) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(98): inferring latch(es) for variable \"cmd\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt0 I8253f.v(155) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(155): variable \"cnt0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt1 I8253f.v(157) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(157): variable \"cnt1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt2 I8253f.v(159) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(159): variable \"cnt2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cmd0 I8253f.v(151) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(151): inferring latch(es) for variable \"cmd0\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cmd1 I8253f.v(151) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(151): inferring latch(es) for variable \"cmd1\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cmd2 I8253f.v(151) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(151): inferring latch(es) for variable \"cmd2\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lock I8253f.v(151) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(151): inferring latch(es) for variable \"lock\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I8253f.v(196) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(196): truncated value with size 32 to match size of target (2)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I8253f.v(206) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(206): truncated value with size 32 to match size of target (2)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I8253f.v(214) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(214): truncated value with size 32 to match size of target (16)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt1 I8253f.v(220) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(220): variable \"cnt1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(220) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(220): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt1 I8253f.v(221) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(221): variable \"cnt1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(221) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(221): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt1 I8253f.v(222) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(222): variable \"cnt1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(222) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(222): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt1 I8253f.v(223) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(223): variable \"cnt1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set1 I8253f.v(223) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(223): variable \"set1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(223) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(223): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt1 I8253f.v(224) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(224): variable \"cnt1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(224) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(224): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt1 I8253f.v(225) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(225): variable \"cnt1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(225) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(225): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I8253f.v(219) " "Warning (10270): Verilog HDL Case Statement warning at I8253f.v(219): incomplete case statement has no default case item" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 219 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk_out I8253f.v(217) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(217): inferring latch(es) for variable \"clk_out\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 217 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I8253f.v(252) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(252): truncated value with size 32 to match size of target (2)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I8253f.v(262) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(262): truncated value with size 32 to match size of target (2)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I8253f.v(272) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(272): truncated value with size 32 to match size of target (16)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt0 I8253f.v(280) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(280): variable \"cnt0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 280 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(280) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(280): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt0 I8253f.v(281) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(281): variable \"cnt0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(281) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(281): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt0 I8253f.v(282) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(282): variable \"cnt0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(282) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(282): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt0 I8253f.v(283) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(283): variable \"cnt0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 283 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set0 I8253f.v(283) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(283): variable \"set0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 283 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(283) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(283): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt0 I8253f.v(284) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(284): variable \"cnt0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 284 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(284) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(284): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt0 I8253f.v(285) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(285): variable \"cnt0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 285 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(285) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(285): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I8253f.v(279) " "Warning (10270): Verilog HDL Case Statement warning at I8253f.v(279): incomplete case statement has no default case item" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 279 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk_out I8253f.v(277) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(277): inferring latch(es) for variable \"clk_out\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 277 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I8253f.v(311) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(311): truncated value with size 32 to match size of target (2)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I8253f.v(321) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(321): truncated value with size 32 to match size of target (2)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I8253f.v(329) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(329): truncated value with size 32 to match size of target (16)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt2 I8253f.v(335) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(335): variable \"cnt2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(335) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(335): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt2 I8253f.v(336) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(336): variable \"cnt2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 336 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(336) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(336): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt2 I8253f.v(337) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(337): variable \"cnt2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 337 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(337) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(337): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt2 I8253f.v(338) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(338): variable \"cnt2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set2 I8253f.v(338) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(338): variable \"set2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(338) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(338): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt2 I8253f.v(339) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(339): variable \"cnt2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 339 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(339) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(339): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt2 I8253f.v(340) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(340): variable \"cnt2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 340 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I8253f.v(340) " "Warning (10230): Verilog HDL assignment warning at I8253f.v(340): truncated value with size 32 to match size of target (1)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I8253f.v(334) " "Warning (10270): Verilog HDL Case Statement warning at I8253f.v(334): incomplete case statement has no default case item" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 334 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk_out I8253f.v(332) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(332): inferring latch(es) for variable \"clk_out\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 332 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "write0 I8253f.v(348) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(348): variable \"write0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 348 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cmd0 I8253f.v(350) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(350): variable \"cmd0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 350 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain I8253f.v(353) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(353): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 353 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain I8253f.v(359) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(359): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 359 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wlh0 I8253f.v(364) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(364): variable \"wlh0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 364 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain I8253f.v(365) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(365): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 365 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wlh0 I8253f.v(366) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(366): variable \"wlh0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 366 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain I8253f.v(368) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(368): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 368 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I8253f.v(350) " "Warning (10270): Verilog HDL Case Statement warning at I8253f.v(350): incomplete case statement has no default case item" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 350 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wover0 I8253f.v(374) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(374): variable \"wover0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 374 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "write1 I8253f.v(383) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(383): variable \"write1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 383 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cmd1 I8253f.v(385) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(385): variable \"cmd1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 385 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain I8253f.v(388) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(388): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 388 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain I8253f.v(394) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(394): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 394 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wlh1 I8253f.v(399) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(399): variable \"wlh1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 399 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain I8253f.v(400) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(400): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 400 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wlh1 I8253f.v(401) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(401): variable \"wlh1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 401 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain I8253f.v(403) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(403): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 403 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I8253f.v(385) " "Warning (10270): Verilog HDL Case Statement warning at I8253f.v(385): incomplete case statement has no default case item" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 385 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wover1 I8253f.v(409) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(409): variable \"wover1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 409 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "write2 I8253f.v(417) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(417): variable \"write2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 417 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cmd2 I8253f.v(419) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(419): variable \"cmd2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 419 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain I8253f.v(422) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(422): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 422 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain I8253f.v(428) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(428): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 428 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wlh2 I8253f.v(433) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(433): variable \"wlh2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 433 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain I8253f.v(434) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(434): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 434 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wlh2 I8253f.v(435) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(435): variable \"wlh2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 435 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain I8253f.v(437) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(437): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 437 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I8253f.v(419) " "Warning (10270): Verilog HDL Case Statement warning at I8253f.v(419): incomplete case statement has no default case item" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 419 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wover2 I8253f.v(443) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(443): variable \"wover2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 443 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read0 I8253f.v(451) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(451): variable \"read0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 451 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cmd0 I8253f.v(453) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(453): variable \"cmd0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 453 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lock I8253f.v(456) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(456): variable \"lock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 456 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lock I8253f.v(461) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(461): variable \"lock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 461 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rlh0 I8253f.v(466) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(466): variable \"rlh0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 466 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lock I8253f.v(467) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(467): variable \"lock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 467 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rlh0 I8253f.v(468) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(468): variable \"rlh0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 468 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lock I8253f.v(470) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(470): variable \"lock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 470 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I8253f.v(453) " "Warning (10270): Verilog HDL Case Statement warning at I8253f.v(453): incomplete case statement has no default case item" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 453 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rover0 I8253f.v(476) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(476): variable \"rover0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 476 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read1 I8253f.v(482) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(482): variable \"read1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 482 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cmd1 I8253f.v(484) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(484): variable \"cmd1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 484 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lock I8253f.v(487) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(487): variable \"lock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 487 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lock I8253f.v(492) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(492): variable \"lock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 492 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rlh1 I8253f.v(497) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(497): variable \"rlh1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 497 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lock I8253f.v(498) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(498): variable \"lock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 498 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rlh1 I8253f.v(499) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(499): variable \"rlh1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 499 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lock I8253f.v(501) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(501): variable \"lock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 501 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I8253f.v(484) " "Warning (10270): Verilog HDL Case Statement warning at I8253f.v(484): incomplete case statement has no default case item" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 484 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rover1 I8253f.v(507) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(507): variable \"rover1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 507 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read2 I8253f.v(513) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(513): variable \"read2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 513 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cmd2 I8253f.v(515) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(515): variable \"cmd2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 515 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lock I8253f.v(518) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(518): variable \"lock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 518 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lock I8253f.v(523) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(523): variable \"lock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 523 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rlh2 I8253f.v(528) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(528): variable \"rlh2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 528 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lock I8253f.v(529) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(529): variable \"lock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 529 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rlh2 I8253f.v(530) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(530): variable \"rlh2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 530 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lock I8253f.v(532) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(532): variable \"lock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 532 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I8253f.v(515) " "Warning (10270): Verilog HDL Case Statement warning at I8253f.v(515): incomplete case statement has no default case item" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 515 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rover2 I8253f.v(538) " "Warning (10235): Verilog HDL Always Construct warning at I8253f.v(538): variable \"rover2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 538 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set0 I8253f.v(345) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(345): inferring latch(es) for variable \"set0\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wover0 I8253f.v(345) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(345): inferring latch(es) for variable \"wover0\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wreset0 I8253f.v(345) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(345): inferring latch(es) for variable \"wreset0\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set1 I8253f.v(345) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(345): inferring latch(es) for variable \"set1\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wover1 I8253f.v(345) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(345): inferring latch(es) for variable \"wover1\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wreset1 I8253f.v(345) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(345): inferring latch(es) for variable \"wreset1\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set2 I8253f.v(345) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(345): inferring latch(es) for variable \"set2\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wover2 I8253f.v(345) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(345): inferring latch(es) for variable \"wover2\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wreset2 I8253f.v(345) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(345): inferring latch(es) for variable \"wreset2\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataout I8253f.v(345) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(345): inferring latch(es) for variable \"dataout\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rover0 I8253f.v(345) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(345): inferring latch(es) for variable \"rover0\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rreset0 I8253f.v(345) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(345): inferring latch(es) for variable \"rreset0\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rover1 I8253f.v(345) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(345): inferring latch(es) for variable \"rover1\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rreset1 I8253f.v(345) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(345): inferring latch(es) for variable \"rreset1\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rover2 I8253f.v(345) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(345): inferring latch(es) for variable \"rover2\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rreset2 I8253f.v(345) " "Warning (10240): Verilog HDL Always Construct warning at I8253f.v(345): inferring latch(es) for variable \"rreset2\", which holds its previous value in one or more paths through the always construct" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rreset2 I8253f.v(345) " "Info (10041): Inferred latch for \"rreset2\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rover2 I8253f.v(345) " "Info (10041): Inferred latch for \"rover2\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rreset1 I8253f.v(345) " "Info (10041): Inferred latch for \"rreset1\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rover1 I8253f.v(345) " "Info (10041): Inferred latch for \"rover1\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rreset0 I8253f.v(345) " "Info (10041): Inferred latch for \"rreset0\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rover0 I8253f.v(345) " "Info (10041): Inferred latch for \"rover0\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[0\] I8253f.v(345) " "Info (10041): Inferred latch for \"dataout\[0\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[1\] I8253f.v(345) " "Info (10041): Inferred latch for \"dataout\[1\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[2\] I8253f.v(345) " "Info (10041): Inferred latch for \"dataout\[2\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[3\] I8253f.v(345) " "Info (10041): Inferred latch for \"dataout\[3\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[4\] I8253f.v(345) " "Info (10041): Inferred latch for \"dataout\[4\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[5\] I8253f.v(345) " "Info (10041): Inferred latch for \"dataout\[5\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[6\] I8253f.v(345) " "Info (10041): Inferred latch for \"dataout\[6\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[7\] I8253f.v(345) " "Info (10041): Inferred latch for \"dataout\[7\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wreset2 I8253f.v(345) " "Info (10041): Inferred latch for \"wreset2\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wover2 I8253f.v(345) " "Info (10041): Inferred latch for \"wover2\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[0\] I8253f.v(345) " "Info (10041): Inferred latch for \"set2\[0\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[1\] I8253f.v(345) " "Info (10041): Inferred latch for \"set2\[1\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[2\] I8253f.v(345) " "Info (10041): Inferred latch for \"set2\[2\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[3\] I8253f.v(345) " "Info (10041): Inferred latch for \"set2\[3\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[4\] I8253f.v(345) " "Info (10041): Inferred latch for \"set2\[4\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[5\] I8253f.v(345) " "Info (10041): Inferred latch for \"set2\[5\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[6\] I8253f.v(345) " "Info (10041): Inferred latch for \"set2\[6\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[7\] I8253f.v(345) " "Info (10041): Inferred latch for \"set2\[7\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[8\] I8253f.v(345) " "Info (10041): Inferred latch for \"set2\[8\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[9\] I8253f.v(345) " "Info (10041): Inferred latch for \"set2\[9\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[10\] I8253f.v(345) " "Info (10041): Inferred latch for \"set2\[10\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[11\] I8253f.v(345) " "Info (10041): Inferred latch for \"set2\[11\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[12\] I8253f.v(345) " "Info (10041): Inferred latch for \"set2\[12\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[13\] I8253f.v(345) " "Info (10041): Inferred latch for \"set2\[13\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[14\] I8253f.v(345) " "Info (10041): Inferred latch for \"set2\[14\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set2\[15\] I8253f.v(345) " "Info (10041): Inferred latch for \"set2\[15\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wreset1 I8253f.v(345) " "Info (10041): Inferred latch for \"wreset1\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wover1 I8253f.v(345) " "Info (10041): Inferred latch for \"wover1\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[0\] I8253f.v(345) " "Info (10041): Inferred latch for \"set1\[0\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[1\] I8253f.v(345) " "Info (10041): Inferred latch for \"set1\[1\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[2\] I8253f.v(345) " "Info (10041): Inferred latch for \"set1\[2\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[3\] I8253f.v(345) " "Info (10041): Inferred latch for \"set1\[3\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[4\] I8253f.v(345) " "Info (10041): Inferred latch for \"set1\[4\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[5\] I8253f.v(345) " "Info (10041): Inferred latch for \"set1\[5\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[6\] I8253f.v(345) " "Info (10041): Inferred latch for \"set1\[6\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[7\] I8253f.v(345) " "Info (10041): Inferred latch for \"set1\[7\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[8\] I8253f.v(345) " "Info (10041): Inferred latch for \"set1\[8\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[9\] I8253f.v(345) " "Info (10041): Inferred latch for \"set1\[9\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[10\] I8253f.v(345) " "Info (10041): Inferred latch for \"set1\[10\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[11\] I8253f.v(345) " "Info (10041): Inferred latch for \"set1\[11\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[12\] I8253f.v(345) " "Info (10041): Inferred latch for \"set1\[12\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[13\] I8253f.v(345) " "Info (10041): Inferred latch for \"set1\[13\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[14\] I8253f.v(345) " "Info (10041): Inferred latch for \"set1\[14\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set1\[15\] I8253f.v(345) " "Info (10041): Inferred latch for \"set1\[15\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wreset0 I8253f.v(345) " "Info (10041): Inferred latch for \"wreset0\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wover0 I8253f.v(345) " "Info (10041): Inferred latch for \"wover0\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[0\] I8253f.v(345) " "Info (10041): Inferred latch for \"set0\[0\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[1\] I8253f.v(345) " "Info (10041): Inferred latch for \"set0\[1\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[2\] I8253f.v(345) " "Info (10041): Inferred latch for \"set0\[2\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[3\] I8253f.v(345) " "Info (10041): Inferred latch for \"set0\[3\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[4\] I8253f.v(345) " "Info (10041): Inferred latch for \"set0\[4\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[5\] I8253f.v(345) " "Info (10041): Inferred latch for \"set0\[5\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[6\] I8253f.v(345) " "Info (10041): Inferred latch for \"set0\[6\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[7\] I8253f.v(345) " "Info (10041): Inferred latch for \"set0\[7\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[8\] I8253f.v(345) " "Info (10041): Inferred latch for \"set0\[8\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[9\] I8253f.v(345) " "Info (10041): Inferred latch for \"set0\[9\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[10\] I8253f.v(345) " "Info (10041): Inferred latch for \"set0\[10\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[11\] I8253f.v(345) " "Info (10041): Inferred latch for \"set0\[11\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[12\] I8253f.v(345) " "Info (10041): Inferred latch for \"set0\[12\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[13\] I8253f.v(345) " "Info (10041): Inferred latch for \"set0\[13\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[14\] I8253f.v(345) " "Info (10041): Inferred latch for \"set0\[14\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set0\[15\] I8253f.v(345) " "Info (10041): Inferred latch for \"set0\[15\]\" at I8253f.v(345)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_out\[2\] I8253f.v(332) " "Info (10041): Inferred latch for \"clk_out\[2\]\" at I8253f.v(332)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_out\[0\] I8253f.v(277) " "Info (10041): Inferred latch for \"clk_out\[0\]\" at I8253f.v(277)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_out\[1\] I8253f.v(217) " "Info (10041): Inferred latch for \"clk_out\[1\]\" at I8253f.v(217)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[0\] I8253f.v(151) " "Info (10041): Inferred latch for \"lock\[0\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[1\] I8253f.v(151) " "Info (10041): Inferred latch for \"lock\[1\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[2\] I8253f.v(151) " "Info (10041): Inferred latch for \"lock\[2\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[3\] I8253f.v(151) " "Info (10041): Inferred latch for \"lock\[3\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[4\] I8253f.v(151) " "Info (10041): Inferred latch for \"lock\[4\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[5\] I8253f.v(151) " "Info (10041): Inferred latch for \"lock\[5\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[6\] I8253f.v(151) " "Info (10041): Inferred latch for \"lock\[6\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[7\] I8253f.v(151) " "Info (10041): Inferred latch for \"lock\[7\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[8\] I8253f.v(151) " "Info (10041): Inferred latch for \"lock\[8\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[9\] I8253f.v(151) " "Info (10041): Inferred latch for \"lock\[9\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[10\] I8253f.v(151) " "Info (10041): Inferred latch for \"lock\[10\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[11\] I8253f.v(151) " "Info (10041): Inferred latch for \"lock\[11\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[12\] I8253f.v(151) " "Info (10041): Inferred latch for \"lock\[12\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[13\] I8253f.v(151) " "Info (10041): Inferred latch for \"lock\[13\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[14\] I8253f.v(151) " "Info (10041): Inferred latch for \"lock\[14\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lock\[15\] I8253f.v(151) " "Info (10041): Inferred latch for \"lock\[15\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd2\[1\] I8253f.v(151) " "Info (10041): Inferred latch for \"cmd2\[1\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd2\[2\] I8253f.v(151) " "Info (10041): Inferred latch for \"cmd2\[2\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd2\[3\] I8253f.v(151) " "Info (10041): Inferred latch for \"cmd2\[3\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd2\[4\] I8253f.v(151) " "Info (10041): Inferred latch for \"cmd2\[4\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd2\[5\] I8253f.v(151) " "Info (10041): Inferred latch for \"cmd2\[5\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd1\[1\] I8253f.v(151) " "Info (10041): Inferred latch for \"cmd1\[1\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd1\[2\] I8253f.v(151) " "Info (10041): Inferred latch for \"cmd1\[2\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd1\[3\] I8253f.v(151) " "Info (10041): Inferred latch for \"cmd1\[3\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd1\[4\] I8253f.v(151) " "Info (10041): Inferred latch for \"cmd1\[4\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd1\[5\] I8253f.v(151) " "Info (10041): Inferred latch for \"cmd1\[5\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd0\[1\] I8253f.v(151) " "Info (10041): Inferred latch for \"cmd0\[1\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd0\[2\] I8253f.v(151) " "Info (10041): Inferred latch for \"cmd0\[2\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd0\[3\] I8253f.v(151) " "Info (10041): Inferred latch for \"cmd0\[3\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd0\[4\] I8253f.v(151) " "Info (10041): Inferred latch for \"cmd0\[4\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd0\[5\] I8253f.v(151) " "Info (10041): Inferred latch for \"cmd0\[5\]\" at I8253f.v(151)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd\[0\] I8253f.v(98) " "Info (10041): Inferred latch for \"cmd\[0\]\" at I8253f.v(98)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd\[1\] I8253f.v(98) " "Info (10041): Inferred latch for \"cmd\[1\]\" at I8253f.v(98)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd\[2\] I8253f.v(98) " "Info (10041): Inferred latch for \"cmd\[2\]\" at I8253f.v(98)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd\[3\] I8253f.v(98) " "Info (10041): Inferred latch for \"cmd\[3\]\" at I8253f.v(98)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd\[4\] I8253f.v(98) " "Info (10041): Inferred latch for \"cmd\[4\]\" at I8253f.v(98)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd\[5\] I8253f.v(98) " "Info (10041): Inferred latch for \"cmd\[5\]\" at I8253f.v(98)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd\[6\] I8253f.v(98) " "Info (10041): Inferred latch for \"cmd\[6\]\" at I8253f.v(98)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd\[7\] I8253f.v(98) " "Info (10041): Inferred latch for \"cmd\[7\]\" at I8253f.v(98)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read2 I8253f.v(98) " "Info (10041): Inferred latch for \"read2\" at I8253f.v(98)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read1 I8253f.v(98) " "Info (10041): Inferred latch for \"read1\" at I8253f.v(98)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read0 I8253f.v(98) " "Info (10041): Inferred latch for \"read0\" at I8253f.v(98)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write2 I8253f.v(98) " "Info (10041): Inferred latch for \"write2\" at I8253f.v(98)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write1 I8253f.v(98) " "Info (10041): Inferred latch for \"write1\" at I8253f.v(98)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[0\] I8253f.v(85) " "Info (10041): Inferred latch for \"buffer\[0\]\" at I8253f.v(85)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[1\] I8253f.v(85) " "Info (10041): Inferred latch for \"buffer\[1\]\" at I8253f.v(85)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[2\] I8253f.v(85) " "Info (10041): Inferred latch for \"buffer\[2\]\" at I8253f.v(85)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[3\] I8253f.v(85) " "Info (10041): Inferred latch for \"buffer\[3\]\" at I8253f.v(85)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[4\] I8253f.v(85) " "Info (10041): Inferred latch for \"buffer\[4\]\" at I8253f.v(85)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[5\] I8253f.v(85) " "Info (10041): Inferred latch for \"buffer\[5\]\" at I8253f.v(85)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[6\] I8253f.v(85) " "Info (10041): Inferred latch for \"buffer\[6\]\" at I8253f.v(85)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[7\] I8253f.v(85) " "Info (10041): Inferred latch for \"buffer\[7\]\" at I8253f.v(85)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[8\] I8253f.v(85) " "Info (10041): Inferred latch for \"buffer\[8\]\" at I8253f.v(85)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[9\] I8253f.v(85) " "Info (10041): Inferred latch for \"buffer\[9\]\" at I8253f.v(85)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[10\] I8253f.v(85) " "Info (10041): Inferred latch for \"buffer\[10\]\" at I8253f.v(85)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[11\] I8253f.v(85) " "Info (10041): Inferred latch for \"buffer\[11\]\" at I8253f.v(85)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[12\] I8253f.v(85) " "Info (10041): Inferred latch for \"buffer\[12\]\" at I8253f.v(85)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[13\] I8253f.v(85) " "Info (10041): Inferred latch for \"buffer\[13\]\" at I8253f.v(85)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[14\] I8253f.v(85) " "Info (10041): Inferred latch for \"buffer\[14\]\" at I8253f.v(85)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[15\] I8253f.v(85) " "Info (10041): Inferred latch for \"buffer\[15\]\" at I8253f.v(85)" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segout segout:inst1 " "Info: Elaborating entity \"segout\" for hierarchy \"segout:inst1\"" {  } { { "8253_down.bdf" "inst1" { Schematic "F:/interface/8253/8253_down.bdf" { { 296 192 352 392 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_CASE_ITEMS_OVERLAP" "segout.v(21) " "Warning (10272): Verilog HDL Case Statement warning at segout.v(21): case item overlaps with a previous case item" {  } { { "segout.v" "" { Text "F:/interface/8253/segout.v" 21 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item overlaps with a previous case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_CASE_ITEMS_OVERLAP" "segout.v(22) " "Warning (10272): Verilog HDL Case Statement warning at segout.v(22): case item overlaps with a previous case item" {  } { { "segout.v" "" { Text "F:/interface/8253/segout.v" 22 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item overlaps with a previous case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_CASE_ITEMS_OVERLAP" "segout.v(23) " "Warning (10272): Verilog HDL Case Statement warning at segout.v(23): case item overlaps with a previous case item" {  } { { "segout.v" "" { Text "F:/interface/8253/segout.v" 23 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item overlaps with a previous case item" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|edge1 " "Warning (14110): No clock transition on \"I8253f:inst\|edge1\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 24 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|edge1 clock GND " "Warning (14130): Reduced register \"I8253f:inst\|edge1\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 24 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|rlh1\[1\] clear GND " "Warning (14130): Reduced register \"I8253f:inst\|rlh1\[1\]\" with stuck clear port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 203 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|rlh1\[0\] clear GND " "Warning (14130): Reduced register \"I8253f:inst\|rlh1\[0\]\" with stuck clear port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 203 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|rlh0\[1\] clear GND " "Warning (14130): Reduced register \"I8253f:inst\|rlh0\[1\]\" with stuck clear port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 259 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|rlh0\[0\] clear GND " "Warning (14130): Reduced register \"I8253f:inst\|rlh0\[0\]\" with stuck clear port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 259 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I8253f:inst\|reg2a High " "Info: Power-up level of register \"I8253f:inst\|reg2a\" is not specified -- using power-up level of High to minimize register" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 24 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|reg2a data_in VCC " "Warning (14130): Reduced register \"I8253f:inst\|reg2a\" with stuck data_in port to stuck value VCC" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 24 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|edge2 " "Warning (14110): No clock transition on \"I8253f:inst\|edge2\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 24 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|edge2 clock GND " "Warning (14130): Reduced register \"I8253f:inst\|edge2\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 24 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|rlh2\[1\] clear GND " "Warning (14130): Reduced register \"I8253f:inst\|rlh2\[1\]\" with stuck clear port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 318 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|rlh2\[0\] clear GND " "Warning (14130): Reduced register \"I8253f:inst\|rlh2\[0\]\" with stuck clear port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 318 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|clk_out\[0\] " "Warning: Latch I8253f:inst\|clk_out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd0\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd0\[3\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 277 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|dataout\[7\] " "Warning: Latch I8253f:inst\|dataout\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd0\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|dataout\[6\] " "Warning: Latch I8253f:inst\|dataout\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd0\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|dataout\[5\] " "Warning: Latch I8253f:inst\|dataout\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd0\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|dataout\[4\] " "Warning: Latch I8253f:inst\|dataout\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd0\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|dataout\[3\] " "Warning: Latch I8253f:inst\|dataout\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd0\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|dataout\[2\] " "Warning: Latch I8253f:inst\|dataout\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd0\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|dataout\[1\] " "Warning: Latch I8253f:inst\|dataout\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd0\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|dataout\[0\] " "Warning: Latch I8253f:inst\|dataout\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd0\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|set0\[11\] " "Warning: Latch I8253f:inst\|set0\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd0\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|set0\[10\] " "Warning: Latch I8253f:inst\|set0\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd0\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|set0\[9\] " "Warning: Latch I8253f:inst\|set0\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd0\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|set0\[8\] " "Warning: Latch I8253f:inst\|set0\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd0\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|cmd0\[1\] " "Warning: Latch I8253f:inst\|cmd0\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[1\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|cmd0\[2\] " "Warning: Latch I8253f:inst\|cmd0\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[2\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|cmd0\[3\] " "Warning: Latch I8253f:inst\|cmd0\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[3\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|lock\[15\] " "Warning: Latch I8253f:inst\|lock\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[6\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|lock\[7\] " "Warning: Latch I8253f:inst\|lock\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[6\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|cmd0\[5\] " "Warning: Latch I8253f:inst\|cmd0\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|cmd2\[4\] " "Warning: Latch I8253f:inst\|cmd2\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[4\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|cmd1\[4\] " "Warning: Latch I8253f:inst\|cmd1\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[4\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|read2 " "Warning: Latch I8253f:inst\|read2 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA A0 " "Warning: Ports D and ENA on the latch are fed by the same signal A0" {  } { { "8253_down.bdf" "" { Schematic "F:/interface/8253/8253_down.bdf" { { 168 144 312 184 "A0" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|cmd2\[5\] " "Warning: Latch I8253f:inst\|cmd2\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|read1 " "Warning: Latch I8253f:inst\|read1 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA A0 " "Warning: Ports D and ENA on the latch are fed by the same signal A0" {  } { { "8253_down.bdf" "" { Schematic "F:/interface/8253/8253_down.bdf" { { 168 144 312 184 "A0" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|cmd1\[5\] " "Warning: Latch I8253f:inst\|cmd1\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|read0 " "Warning: Latch I8253f:inst\|read0 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA A0 " "Warning: Ports D and ENA on the latch are fed by the same signal A0" {  } { { "8253_down.bdf" "" { Schematic "F:/interface/8253/8253_down.bdf" { { 168 144 312 184 "A0" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|cmd0\[4\] " "Warning: Latch I8253f:inst\|cmd0\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[4\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|lock\[14\] " "Warning: Latch I8253f:inst\|lock\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[6\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|lock\[6\] " "Warning: Latch I8253f:inst\|lock\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[6\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|lock\[13\] " "Warning: Latch I8253f:inst\|lock\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[6\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|lock\[5\] " "Warning: Latch I8253f:inst\|lock\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[6\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|lock\[12\] " "Warning: Latch I8253f:inst\|lock\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[6\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|lock\[4\] " "Warning: Latch I8253f:inst\|lock\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[6\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|lock\[11\] " "Warning: Latch I8253f:inst\|lock\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[6\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|lock\[3\] " "Warning: Latch I8253f:inst\|lock\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[6\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|lock\[10\] " "Warning: Latch I8253f:inst\|lock\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[6\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|lock\[2\] " "Warning: Latch I8253f:inst\|lock\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[6\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|lock\[9\] " "Warning: Latch I8253f:inst\|lock\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[6\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|lock\[1\] " "Warning: Latch I8253f:inst\|lock\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[6\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|lock\[8\] " "Warning: Latch I8253f:inst\|lock\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[6\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|lock\[0\] " "Warning: Latch I8253f:inst\|lock\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[6\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|buffer\[0\] " "Warning: Latch I8253f:inst\|buffer\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cnt0\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cnt0\[0\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|buffer\[1\] " "Warning: Latch I8253f:inst\|buffer\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cnt0\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cnt0\[1\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|buffer\[2\] " "Warning: Latch I8253f:inst\|buffer\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cnt0\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cnt0\[2\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|buffer\[3\] " "Warning: Latch I8253f:inst\|buffer\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cnt0\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cnt0\[3\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|buffer\[4\] " "Warning: Latch I8253f:inst\|buffer\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cnt0\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cnt0\[4\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|buffer\[5\] " "Warning: Latch I8253f:inst\|buffer\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cnt0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cnt0\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|buffer\[6\] " "Warning: Latch I8253f:inst\|buffer\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cnt0\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cnt0\[6\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|buffer\[7\] " "Warning: Latch I8253f:inst\|buffer\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cnt0\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cnt0\[7\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|buffer\[8\] " "Warning: Latch I8253f:inst\|buffer\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cnt0\[8\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cnt0\[8\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|buffer\[9\] " "Warning: Latch I8253f:inst\|buffer\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cnt0\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cnt0\[9\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|buffer\[10\] " "Warning: Latch I8253f:inst\|buffer\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cnt0\[10\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cnt0\[10\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|buffer\[11\] " "Warning: Latch I8253f:inst\|buffer\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cnt0\[11\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cnt0\[11\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|buffer\[12\] " "Warning: Latch I8253f:inst\|buffer\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cnt0\[12\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cnt0\[12\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|buffer\[13\] " "Warning: Latch I8253f:inst\|buffer\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cnt0\[13\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cnt0\[13\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|buffer\[14\] " "Warning: Latch I8253f:inst\|buffer\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cnt0\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cnt0\[14\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|buffer\[15\] " "Warning: Latch I8253f:inst\|buffer\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cnt0\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cnt0\[15\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 85 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|set0\[12\] " "Warning: Latch I8253f:inst\|set0\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd0\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|set0\[13\] " "Warning: Latch I8253f:inst\|set0\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd0\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|set0\[14\] " "Warning: Latch I8253f:inst\|set0\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd0\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|set0\[15\] " "Warning: Latch I8253f:inst\|set0\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd0\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|set1\[15\] " "Warning: Latch I8253f:inst\|set1\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd1\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd1\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|cmd1\[1\] " "Warning: Latch I8253f:inst\|cmd1\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[1\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|cmd1\[2\] " "Warning: Latch I8253f:inst\|cmd1\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[2\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|cmd1\[3\] " "Warning: Latch I8253f:inst\|cmd1\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[3\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|write1 " "Warning: Latch I8253f:inst\|write1 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA A0 " "Warning: Ports D and ENA on the latch are fed by the same signal A0" {  } { { "8253_down.bdf" "" { Schematic "F:/interface/8253/8253_down.bdf" { { 168 144 312 184 "A0" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|set2\[15\] " "Warning: Latch I8253f:inst\|set2\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd2\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd2\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|cmd2\[1\] " "Warning: Latch I8253f:inst\|cmd2\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[1\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|cmd2\[2\] " "Warning: Latch I8253f:inst\|cmd2\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[2\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|cmd2\[3\] " "Warning: Latch I8253f:inst\|cmd2\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd\[3\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 98 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|write2 " "Warning: Latch I8253f:inst\|write2 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA A0 " "Warning: Ports D and ENA on the latch are fed by the same signal A0" {  } { { "8253_down.bdf" "" { Schematic "F:/interface/8253/8253_down.bdf" { { 168 144 312 184 "A0" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|set1\[14\] " "Warning: Latch I8253f:inst\|set1\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd1\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd1\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|set2\[14\] " "Warning: Latch I8253f:inst\|set2\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd2\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd2\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|set1\[13\] " "Warning: Latch I8253f:inst\|set1\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd1\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd1\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|set2\[13\] " "Warning: Latch I8253f:inst\|set2\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd2\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd2\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|set1\[12\] " "Warning: Latch I8253f:inst\|set1\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd1\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd1\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|set2\[12\] " "Warning: Latch I8253f:inst\|set2\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd2\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd2\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|set1\[11\] " "Warning: Latch I8253f:inst\|set1\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd1\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd1\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|set2\[11\] " "Warning: Latch I8253f:inst\|set2\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd2\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd2\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|set1\[10\] " "Warning: Latch I8253f:inst\|set1\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd1\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd1\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|set2\[10\] " "Warning: Latch I8253f:inst\|set2\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd2\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd2\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|set1\[9\] " "Warning: Latch I8253f:inst\|set1\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd1\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd1\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|set2\[9\] " "Warning: Latch I8253f:inst\|set2\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd2\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd2\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|set1\[8\] " "Warning: Latch I8253f:inst\|set1\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd1\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd1\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|set2\[8\] " "Warning: Latch I8253f:inst\|set2\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|cmd2\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|cmd2\[5\]" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 151 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 345 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|wover0 " "Warning: Latch I8253f:inst\|wover0 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|Decoder0 " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|Decoder0" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 102 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|wover1 " "Warning: Latch I8253f:inst\|wover1 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|write1 " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|write1" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I8253f:inst\|wover2 " "Warning: Latch I8253f:inst\|wover2 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I8253f:inst\|write2 " "Warning: Ports D and ENA on the latch are fed by the same signal I8253f:inst\|write2" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 20 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Converted presettable and clearable register to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt0\[0\] I8253f:inst\|cnt0\[0\]~_emulated I8253f:inst\|cnt0\[0\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt0\[0\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt0\[0\]~_emulated\" and latch \"I8253f:inst\|cnt0\[0\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt0\[1\] I8253f:inst\|cnt0\[1\]~_emulated I8253f:inst\|cnt0\[1\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt0\[1\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt0\[1\]~_emulated\" and latch \"I8253f:inst\|cnt0\[1\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt0\[2\] I8253f:inst\|cnt0\[2\]~_emulated I8253f:inst\|cnt0\[2\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt0\[2\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt0\[2\]~_emulated\" and latch \"I8253f:inst\|cnt0\[2\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt0\[3\] I8253f:inst\|cnt0\[3\]~_emulated I8253f:inst\|cnt0\[3\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt0\[3\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt0\[3\]~_emulated\" and latch \"I8253f:inst\|cnt0\[3\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt0\[4\] I8253f:inst\|cnt0\[4\]~_emulated I8253f:inst\|cnt0\[4\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt0\[4\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt0\[4\]~_emulated\" and latch \"I8253f:inst\|cnt0\[4\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt0\[5\] I8253f:inst\|cnt0\[5\]~_emulated I8253f:inst\|cnt0\[5\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt0\[5\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt0\[5\]~_emulated\" and latch \"I8253f:inst\|cnt0\[5\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt0\[6\] I8253f:inst\|cnt0\[6\]~_emulated I8253f:inst\|cnt0\[6\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt0\[6\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt0\[6\]~_emulated\" and latch \"I8253f:inst\|cnt0\[6\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt0\[7\] I8253f:inst\|cnt0\[7\]~_emulated I8253f:inst\|cnt0\[7\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt0\[7\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt0\[7\]~_emulated\" and latch \"I8253f:inst\|cnt0\[7\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt0\[8\] I8253f:inst\|cnt0\[8\]~_emulated I8253f:inst\|cnt0\[8\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt0\[8\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt0\[8\]~_emulated\" and latch \"I8253f:inst\|cnt0\[8\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt0\[9\] I8253f:inst\|cnt0\[9\]~_emulated I8253f:inst\|cnt0\[9\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt0\[9\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt0\[9\]~_emulated\" and latch \"I8253f:inst\|cnt0\[9\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt0\[10\] I8253f:inst\|cnt0\[10\]~_emulated I8253f:inst\|cnt0\[10\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt0\[10\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt0\[10\]~_emulated\" and latch \"I8253f:inst\|cnt0\[10\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt0\[11\] I8253f:inst\|cnt0\[11\]~_emulated I8253f:inst\|cnt0\[11\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt0\[11\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt0\[11\]~_emulated\" and latch \"I8253f:inst\|cnt0\[11\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt0\[12\] I8253f:inst\|cnt0\[12\]~_emulated I8253f:inst\|cnt0\[12\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt0\[12\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt0\[12\]~_emulated\" and latch \"I8253f:inst\|cnt0\[12\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt0\[13\] I8253f:inst\|cnt0\[13\]~_emulated I8253f:inst\|cnt0\[13\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt0\[13\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt0\[13\]~_emulated\" and latch \"I8253f:inst\|cnt0\[13\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt0\[14\] I8253f:inst\|cnt0\[14\]~_emulated I8253f:inst\|cnt0\[14\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt0\[14\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt0\[14\]~_emulated\" and latch \"I8253f:inst\|cnt0\[14\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt0\[15\] I8253f:inst\|cnt0\[15\]~_emulated I8253f:inst\|cnt0\[15\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt0\[15\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt0\[15\]~_emulated\" and latch \"I8253f:inst\|cnt0\[15\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 271 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt1\[15\] I8253f:inst\|cnt1\[15\]~_emulated I8253f:inst\|cnt1\[15\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt1\[15\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt1\[15\]~_emulated\" and latch \"I8253f:inst\|cnt1\[15\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt2\[15\] I8253f:inst\|cnt2\[15\]~_emulated I8253f:inst\|cnt2\[15\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt2\[15\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt2\[15\]~_emulated\" and latch \"I8253f:inst\|cnt2\[15\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt1\[7\] I8253f:inst\|cnt1\[7\]~_emulated I8253f:inst\|cnt1\[7\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt1\[7\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt1\[7\]~_emulated\" and latch \"I8253f:inst\|cnt1\[7\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt2\[7\] I8253f:inst\|cnt2\[7\]~_emulated I8253f:inst\|cnt2\[7\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt2\[7\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt2\[7\]~_emulated\" and latch \"I8253f:inst\|cnt2\[7\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt1\[14\] I8253f:inst\|cnt1\[14\]~_emulated I8253f:inst\|cnt1\[14\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt1\[14\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt1\[14\]~_emulated\" and latch \"I8253f:inst\|cnt1\[14\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt2\[14\] I8253f:inst\|cnt2\[14\]~_emulated I8253f:inst\|cnt2\[14\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt2\[14\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt2\[14\]~_emulated\" and latch \"I8253f:inst\|cnt2\[14\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt1\[6\] I8253f:inst\|cnt1\[6\]~_emulated I8253f:inst\|cnt1\[6\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt1\[6\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt1\[6\]~_emulated\" and latch \"I8253f:inst\|cnt1\[6\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt2\[6\] I8253f:inst\|cnt2\[6\]~_emulated I8253f:inst\|cnt2\[6\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt2\[6\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt2\[6\]~_emulated\" and latch \"I8253f:inst\|cnt2\[6\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt1\[13\] I8253f:inst\|cnt1\[13\]~_emulated I8253f:inst\|cnt1\[13\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt1\[13\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt1\[13\]~_emulated\" and latch \"I8253f:inst\|cnt1\[13\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt2\[13\] I8253f:inst\|cnt2\[13\]~_emulated I8253f:inst\|cnt2\[13\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt2\[13\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt2\[13\]~_emulated\" and latch \"I8253f:inst\|cnt2\[13\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt1\[5\] I8253f:inst\|cnt1\[5\]~_emulated I8253f:inst\|cnt1\[5\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt1\[5\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt1\[5\]~_emulated\" and latch \"I8253f:inst\|cnt1\[5\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt2\[5\] I8253f:inst\|cnt2\[5\]~_emulated I8253f:inst\|cnt2\[5\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt2\[5\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt2\[5\]~_emulated\" and latch \"I8253f:inst\|cnt2\[5\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt1\[12\] I8253f:inst\|cnt1\[12\]~_emulated I8253f:inst\|cnt1\[12\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt1\[12\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt1\[12\]~_emulated\" and latch \"I8253f:inst\|cnt1\[12\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt2\[12\] I8253f:inst\|cnt2\[12\]~_emulated I8253f:inst\|cnt2\[12\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt2\[12\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt2\[12\]~_emulated\" and latch \"I8253f:inst\|cnt2\[12\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt1\[4\] I8253f:inst\|cnt1\[4\]~_emulated I8253f:inst\|cnt1\[4\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt1\[4\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt1\[4\]~_emulated\" and latch \"I8253f:inst\|cnt1\[4\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt2\[4\] I8253f:inst\|cnt2\[4\]~_emulated I8253f:inst\|cnt2\[4\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt2\[4\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt2\[4\]~_emulated\" and latch \"I8253f:inst\|cnt2\[4\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt1\[11\] I8253f:inst\|cnt1\[11\]~_emulated I8253f:inst\|cnt1\[11\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt1\[11\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt1\[11\]~_emulated\" and latch \"I8253f:inst\|cnt1\[11\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt2\[11\] I8253f:inst\|cnt2\[11\]~_emulated I8253f:inst\|cnt2\[11\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt2\[11\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt2\[11\]~_emulated\" and latch \"I8253f:inst\|cnt2\[11\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt1\[3\] I8253f:inst\|cnt1\[3\]~_emulated I8253f:inst\|cnt1\[3\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt1\[3\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt1\[3\]~_emulated\" and latch \"I8253f:inst\|cnt1\[3\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt2\[3\] I8253f:inst\|cnt2\[3\]~_emulated I8253f:inst\|cnt2\[3\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt2\[3\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt2\[3\]~_emulated\" and latch \"I8253f:inst\|cnt2\[3\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt1\[10\] I8253f:inst\|cnt1\[10\]~_emulated I8253f:inst\|cnt1\[10\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt1\[10\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt1\[10\]~_emulated\" and latch \"I8253f:inst\|cnt1\[10\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt2\[10\] I8253f:inst\|cnt2\[10\]~_emulated I8253f:inst\|cnt2\[10\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt2\[10\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt2\[10\]~_emulated\" and latch \"I8253f:inst\|cnt2\[10\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt1\[2\] I8253f:inst\|cnt1\[2\]~_emulated I8253f:inst\|cnt1\[2\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt1\[2\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt1\[2\]~_emulated\" and latch \"I8253f:inst\|cnt1\[2\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt2\[2\] I8253f:inst\|cnt2\[2\]~_emulated I8253f:inst\|cnt2\[2\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt2\[2\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt2\[2\]~_emulated\" and latch \"I8253f:inst\|cnt2\[2\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt1\[9\] I8253f:inst\|cnt1\[9\]~_emulated I8253f:inst\|cnt1\[9\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt1\[9\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt1\[9\]~_emulated\" and latch \"I8253f:inst\|cnt1\[9\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt2\[9\] I8253f:inst\|cnt2\[9\]~_emulated I8253f:inst\|cnt2\[9\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt2\[9\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt2\[9\]~_emulated\" and latch \"I8253f:inst\|cnt2\[9\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt1\[1\] I8253f:inst\|cnt1\[1\]~_emulated I8253f:inst\|cnt1\[1\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt1\[1\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt1\[1\]~_emulated\" and latch \"I8253f:inst\|cnt1\[1\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt2\[1\] I8253f:inst\|cnt2\[1\]~_emulated I8253f:inst\|cnt2\[1\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt2\[1\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt2\[1\]~_emulated\" and latch \"I8253f:inst\|cnt2\[1\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt1\[8\] I8253f:inst\|cnt1\[8\]~_emulated I8253f:inst\|cnt1\[8\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt1\[8\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt1\[8\]~_emulated\" and latch \"I8253f:inst\|cnt1\[8\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt2\[8\] I8253f:inst\|cnt2\[8\]~_emulated I8253f:inst\|cnt2\[8\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt2\[8\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt2\[8\]~_emulated\" and latch \"I8253f:inst\|cnt2\[8\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt1\[0\] I8253f:inst\|cnt1\[0\]~_emulated I8253f:inst\|cnt1\[0\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt1\[0\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt1\[0\]~_emulated\" and latch \"I8253f:inst\|cnt1\[0\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "I8253f:inst\|cnt2\[0\] I8253f:inst\|cnt2\[0\]~_emulated I8253f:inst\|cnt2\[0\]~latch " "Warning (13310): Register \"I8253f:inst\|cnt2\[0\]\" converted into equivalent circuit using register \"I8253f:inst\|cnt2\[0\]~_emulated\" and latch \"I8253f:inst\|cnt2\[0\]~latch\"" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 13310 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0}  } {  } 0 0 "Converted presettable and clearable register to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt1\[15\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt1\[15\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt1\[15\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt1\[15\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt2\[15\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt2\[15\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt2\[15\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt2\[15\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt1\[7\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt1\[7\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt1\[7\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt1\[7\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt2\[7\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt2\[7\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt2\[7\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt2\[7\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt1\[14\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt1\[14\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt1\[14\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt1\[14\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt2\[14\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt2\[14\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt2\[14\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt2\[14\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt1\[6\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt1\[6\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt1\[6\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt1\[6\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt2\[6\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt2\[6\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt2\[6\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt2\[6\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt1\[13\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt1\[13\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt1\[13\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt1\[13\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt2\[13\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt2\[13\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt2\[13\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt2\[13\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt1\[5\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt1\[5\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt1\[5\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt1\[5\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt2\[5\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt2\[5\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt2\[5\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt2\[5\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt1\[12\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt1\[12\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt1\[12\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt1\[12\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt2\[12\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt2\[12\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt2\[12\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt2\[12\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt1\[4\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt1\[4\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt1\[4\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt1\[4\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt2\[4\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt2\[4\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt2\[4\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt2\[4\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt1\[11\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt1\[11\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt1\[11\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt1\[11\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt2\[11\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt2\[11\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt2\[11\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt2\[11\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt1\[3\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt1\[3\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt1\[3\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt1\[3\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt2\[3\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt2\[3\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt2\[3\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt2\[3\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt1\[10\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt1\[10\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt1\[10\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt1\[10\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt2\[10\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt2\[10\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt2\[10\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt2\[10\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt1\[2\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt1\[2\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt1\[2\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt1\[2\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt2\[2\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt2\[2\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt2\[2\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt2\[2\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt1\[9\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt1\[9\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt1\[9\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt1\[9\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt2\[9\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt2\[9\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt2\[9\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt2\[9\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt1\[1\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt1\[1\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt1\[1\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt1\[1\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt2\[1\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt2\[1\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt2\[1\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt2\[1\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt1\[8\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt1\[8\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt1\[8\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt1\[8\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt2\[8\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt2\[8\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt2\[8\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt2\[8\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt1\[0\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt1\[0\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt1\[0\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt1\[0\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 213 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "I8253f:inst\|cnt2\[0\]~_emulated " "Warning (14110): No clock transition on \"I8253f:inst\|cnt2\[0\]~_emulated\" register due to stuck clock or clock enable" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I8253f:inst\|cnt2\[0\]~_emulated clock GND " "Warning (14130): Reduced register \"I8253f:inst\|cnt2\[0\]~_emulated\" with stuck clock port to stuck value GND" {  } { { "I8253f.v" "" { Text "F:/interface/8253/I8253f.v" 328 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "8253 " "Warning: Ignored assignments for entity \"8253\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity 8253 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity 8253 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8253 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8253 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "554 " "Info: Implemented 554 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Info: Implemented 37 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "502 " "Info: Implemented 502 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 470 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 470 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Allocated 179 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 20 17:15:02 2010 " "Info: Processing ended: Tue Apr 20 17:15:02 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
