
---------- Begin Simulation Statistics ----------
final_tick                                57985732000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 195918                       # Simulator instruction rate (inst/s)
host_mem_usage                                 652524                       # Number of bytes of host memory used
host_op_rate                                   214396                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   510.42                       # Real time elapsed on the host
host_tick_rate                              113604581                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431273                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057986                       # Number of seconds simulated
sim_ticks                                 57985732000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431273                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.159715                       # CPI: cycles per instruction
system.cpu.discardedOps                        377906                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         6051178                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.862281                       # IPC: instructions per cycle
system.cpu.numCycles                        115971464                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954992     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645995     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534330     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431273                       # Class of committed instruction
system.cpu.tickCycles                       109920286                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        40018                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         88603                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2085                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           93                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        90224                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5095                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       181408                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5188                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20361163                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16298360                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53703                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8737689                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8736289                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.983977                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050557                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                326                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434276                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300028                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134248                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1039                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35563265                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35563265                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35566510                       # number of overall hits
system.cpu.dcache.overall_hits::total        35566510                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122844                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122844                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122960                       # number of overall misses
system.cpu.dcache.overall_misses::total        122960                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6037369000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6037369000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6037369000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6037369000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35686109                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35686109                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35689470                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35689470                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003442                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003442                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003445                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003445                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49146.633128                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49146.633128                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49100.268380                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49100.268380                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        72129                       # number of writebacks
system.cpu.dcache.writebacks::total             72129                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32567                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32567                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32567                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32567                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        90277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        90277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        90388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        90388                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4597698500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4597698500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4601652000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4601652000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002530                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002530                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002533                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002533                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50928.791387                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50928.791387                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50909.988052                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50909.988052                       # average overall mshr miss latency
system.cpu.dcache.replacements                  89906                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21379609                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21379609                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        52247                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         52247                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1527780000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1527780000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21431856                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21431856                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002438                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002438                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29241.487550                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29241.487550                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9454                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9454                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        42793                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        42793                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1271822500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1271822500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29720.339775                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29720.339775                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14183656                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14183656                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        70597                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70597                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4509589000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4509589000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254253                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254253                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004953                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004953                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63877.912659                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63877.912659                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        23113                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        23113                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        47484                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        47484                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3325876000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3325876000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70042.035212                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70042.035212                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3245                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3245                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          116                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          116                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.034514                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.034514                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          111                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          111                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3953500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3953500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.033026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.033026                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 35617.117117                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 35617.117117                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89077                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89077                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           30                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           30                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       828000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       828000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000337                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000337                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        27600                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        27600                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           30                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       798000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       798000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000337                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000337                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        26600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        26600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57985732000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.953892                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35835085                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             90418                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            396.326893                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.953892                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35958075                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35958075                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57985732000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57985732000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57985732000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49239869                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17106746                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9764219                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     28367526                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28367526                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28367526                       # number of overall hits
system.cpu.icache.overall_hits::total        28367526                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          770                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            770                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          770                       # number of overall misses
system.cpu.icache.overall_misses::total           770                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46197000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46197000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46197000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46197000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28368296                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28368296                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28368296                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28368296                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000027                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000027                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59996.103896                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59996.103896                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59996.103896                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59996.103896                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          314                       # number of writebacks
system.cpu.icache.writebacks::total               314                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          770                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          770                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          770                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          770                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45427000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45427000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45427000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45427000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58996.103896                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58996.103896                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58996.103896                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58996.103896                       # average overall mshr miss latency
system.cpu.icache.replacements                    314                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28367526                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28367526                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          770                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           770                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46197000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46197000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28368296                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28368296                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59996.103896                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59996.103896                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45427000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45427000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58996.103896                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58996.103896                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57985732000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           455.242710                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28368296                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               770                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          36841.942857                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   455.242710                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.444573                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.444573                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.445312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28369066                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28369066                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57985732000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57985732000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57985732000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  57985732000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   109431273                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  222                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                42282                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42504                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 222                       # number of overall hits
system.l2.overall_hits::.cpu.data               42282                       # number of overall hits
system.l2.overall_hits::total                   42504                       # number of overall hits
system.l2.demand_misses::.cpu.inst                548                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              48136                       # number of demand (read+write) misses
system.l2.demand_misses::total                  48684                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               548                       # number of overall misses
system.l2.overall_misses::.cpu.data             48136                       # number of overall misses
system.l2.overall_misses::total                 48684                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41934500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3985118500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4027053000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41934500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3985118500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4027053000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              770                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            90418                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                91188                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             770                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           90418                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               91188                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.711688                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.532372                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.533886                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.711688                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.532372                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.533886                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76522.810219                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82788.734004                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82718.203106                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76522.810219                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82788.734004                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82718.203106                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               38396                       # number of writebacks
system.l2.writebacks::total                     38396                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           547                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         48131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             48678                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          547                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        48131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            48678                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36151000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3503483000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3539634000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36151000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3503483000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3539634000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.710390                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.532317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.533820                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.710390                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.532317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.533820                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66089.579525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72790.571565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72715.271786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66089.579525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72790.571565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72715.271786                       # average overall mshr miss latency
system.l2.replacements                          44072                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        72129                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            72129                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        72129                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        72129                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          310                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              310                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          310                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          310                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1041                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1041                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              8665                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8665                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38819                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38819                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3147743500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3147743500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         47484                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             47484                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.817517                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.817517                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81087.701899                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81087.701899                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38819                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38819                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2759553500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2759553500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.817517                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.817517                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71087.701899                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71087.701899                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            222                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                222                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          548                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              548                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41934500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41934500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.711688                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.711688                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76522.810219                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76522.810219                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          547                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          547                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36151000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36151000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.710390                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.710390                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66089.579525                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66089.579525                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         33617                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             33617                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9317                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9317                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    837375000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    837375000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        42934                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         42934                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.217007                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.217007                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89876.033058                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89876.033058                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9312                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9312                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    743929500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    743929500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.216891                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.216891                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79889.336340                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79889.336340                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57985732000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7984.018064                       # Cycle average of tags in use
system.l2.tags.total_refs                      178276                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     52264                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.411067                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     229.330943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        14.235056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7740.452065                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.027994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.944879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974612                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          567                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4089                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3496                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    231587                       # Number of tag accesses
system.l2.tags.data_accesses                   231587                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57985732000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     38396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       547.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     48084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004323194500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2159                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2159                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              149792                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              36277                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       48678                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      38396                       # Number of write requests accepted
system.mem_ctrls.readBursts                     48678                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    38396                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     47                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.02                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 48678                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                38396                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   45862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.523854                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.411017                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    174.349404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2158     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2159                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2159                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.776285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.755742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.838416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              343     15.89%     15.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               15      0.69%     16.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1593     73.78%     90.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              198      9.17%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2159                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3115392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2457344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     53.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     42.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   57983427000                       # Total gap between requests
system.mem_ctrls.avgGap                     665909.77                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        35008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3077376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2456256                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 603734.725639058976                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 53071262.427108794451                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 42359661.856126956642                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          547                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        48131                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        38396                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13759000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1525398750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1333065760750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25153.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31692.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  34718870.74                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        35008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3080384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3115392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        35008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        35008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2457344                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2457344                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          547                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        48131                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          48678                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        38396                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         38396                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       603735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     53123137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         53726872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       603735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       603735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     42378425                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        42378425                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     42378425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       603735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     53123137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        96105297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                48631                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               38379                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2914                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3042                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3483                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3560                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2887                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3057                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2912                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2931                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3034                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2970                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3009                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2941                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2961                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2458                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2343                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2281                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2368                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2389                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2464                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2351                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2386                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               627326500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             243155000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1539157750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12899.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31649.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               28816                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28040                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            59.25                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           73.06                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        30154                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   184.673344                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   121.535733                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   220.352508                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        15984     53.01%     53.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9174     30.42%     83.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1225      4.06%     87.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          826      2.74%     90.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          694      2.30%     92.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          590      1.96%     94.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          458      1.52%     96.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          605      2.01%     98.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          598      1.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        30154                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3112384                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2456256                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               53.674997                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               42.359662                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.75                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  57985732000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       114375660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        60792105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      177864540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     100297080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4577224080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  16482764670                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   8386298400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29899616535                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   515.637477                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  21647494000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1936220000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  34402018000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       100923900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        53642325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      169360800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     100041300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4577224080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  16097747340                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   8710523520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29809463265                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   514.082728                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  22494909500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1936220000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  33554602500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57985732000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9859                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38396                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1529                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38819                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38819                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9859                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       137281                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 137281                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5572736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5572736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             48678                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   48678    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               48678                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57985732000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           254160000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          260880500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             43704                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       110525                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          314                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23453                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            47484                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           47484                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           770                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        42934                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1854                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       270742                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                272596                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        69376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10403008                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10472384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           44072                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2457344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           135260                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.054488                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.229988                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 127983     94.62%     94.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7184      5.31%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     93      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             135260                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57985732000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          163147000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1155499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         135629495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
