// Seed: 3154651493
module module_0 (
    output wire id_0,
    output wire id_1,
    output tri1 id_2,
    output wand id_3,
    output supply0 id_4,
    input supply0 id_5,
    input wor id_6,
    output tri id_7,
    output wor id_8,
    input uwire id_9,
    input supply0 id_10,
    output supply0 id_11,
    output wor id_12,
    input supply1 id_13,
    input tri id_14,
    output wire id_15,
    input tri id_16,
    output tri id_17,
    input tri id_18,
    input wor id_19
);
  wire id_21 = id_6;
  assign id_2 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    output tri   id_2
);
  logic [1 : -1] id_4;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_0,
      id_2,
      id_1,
      id_0
  );
  assign modCall_1.id_11 = 0;
endmodule
