# uvm
UVM framework using finite state machine DUT, written in Verilog and System Verilog
