<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<PathWaveFpgaProject xmlns="http://www.keysight.com/schemas/PathWaveFpga">

  <hwTarget>
    <bsp>M3202A_ch4_clf_k41</bsp>
    <vendor>keysight.com</vendor>
    <model>M3202A</model>
    <hwOptions>
      <hwOption>
        <optiontype>channels</optiontype>
        <value>4</value>
      </hwOption>
      <hwOption>
        <optiontype>clock</optiontype>
        <value>Fixed</value>
      </hwOption>
      <hwOption>
        <optiontype>fpga</optiontype>
        <value>7k410</value>
      </hwOption>
    </hwOptions>
    <version>03.77.00</version>
  </hwTarget>

  <fpgaBasic>
    <attributes/>
    <entityName>test</entityName>
    <ports/>
    <registerInfoManagers>
      <registerInfoManager>
        <interfaceName>Host</interfaceName>
        <registerInfoGroup>
          <interfaceName></interfaceName>
          <registerInfo>
            <name>PhaseInc0A</name>
            <addressBase>0</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>PhaseInc0B</name>
            <addressBase>4</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>PhaseInc1A</name>
            <addressBase>8</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>PhaseInc1B</name>
            <addressBase>12</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>PhaseInc2A</name>
            <addressBase>16</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>PhaseInc2B</name>
            <addressBase>20</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>PhaseInc3A</name>
            <addressBase>24</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>PhaseInc3B</name>
            <addressBase>28</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>PhaseSel</name>
            <addressBase>32</addressBase>
            <addressWidth>4</addressWidth>
            <type>RW</type>
          </registerInfo>
          <Name>PC_CH1</Name>
          <BaseAddress>0</BaseAddress>
        </registerInfoGroup>
      </registerInfoManager>
      <registerInfoManager>
        <interfaceName>Hvi0</interfaceName>
        <registerInfoGroup>
          <interfaceName></interfaceName>
          <registerInfo>
            <name>LO_sel</name>
            <addressBase>0</addressBase>
            <addressWidth>1</addressWidth>
            <type>RW</type>
          </registerInfo>
          <registerInfo>
            <name>PhaseReset</name>
            <addressBase>1</addressBase>
            <addressWidth>1</addressWidth>
            <type>RW</type>
          </registerInfo>
          <Name>HVI_CH1</Name>
          <BaseAddress>0</BaseAddress>
        </registerInfoGroup>
      </registerInfoManager>
    </registerInfoManagers>
    <components>
      <component componentTypeName="userfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>XPR Projects</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>IP imported from a Xilinx XPR project file</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>1</value>
          </attribute>
        </attributes>
        <entityName>MultiLO</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sel</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>2</left>
                <right>0</right>
                <leftExpression>2</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phaseInc_0</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>19</left>
                <right>0</right>
                <leftExpression>19</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phaseInc_1</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>19</left>
                <right>0</right>
                <leftExpression>19</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phaseInc_2</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>19</left>
                <right>0</right>
                <leftExpression>19</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phaseInc_3</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>19</left>
                <right>0</right>
                <leftExpression>19</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phaseInc_4</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>19</left>
                <right>0</right>
                <leftExpression>19</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phaseInc_5</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>19</left>
                <right>0</right>
                <leftExpression>19</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phaseInc_6</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>19</left>
                <right>0</right>
                <leftExpression>19</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phaseInc_7</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>19</left>
                <right>0</right>
                <leftExpression>19</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName></instanceName>
        <filepath>../FPGA/MultiLO/MultiLO.xpr</filepath>
        <absoluteFilepath>D:/PathWave2018Projects/MultiFreqCoherentLO/FPGA/MultiLO/MultiLO.xpr</absoluteFilepath>
        <parameters/>
        <vlnv>
          <library>XPR Projects</library>
          <name>MultiLO</name>
        </vlnv>
      </component>
      <component componentTypeName="registerfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>_library_undefined_</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Hvi0</value>
          </attribute>
          <attribute>
            <name>registerName</name>
            <value>HVI_CH1</value>
          </attribute>
        </attributes>
        <entityName>Register_Entity</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>LO_sel_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>LO_sel_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>LO_sel_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>LO_sel_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseReset_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseReset_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseReset_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseReset_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName></instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Register_Entity</name>
        </vlnv>
      </component>
      <component componentTypeName="registerfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>_library_undefined_</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Host</value>
          </attribute>
          <attribute>
            <name>registerName</name>
            <value>PC_CH1</value>
          </attribute>
        </attributes>
        <entityName>Register_Entity_1</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc0A_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc0A_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc0A_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc0A_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc0B_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc0B_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc0B_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc0B_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc1A_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc1A_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc1A_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc1A_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc1B_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc1B_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc1B_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc1B_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc2A_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc2A_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc2A_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc2A_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc2B_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc2B_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc2B_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc2B_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc3A_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc3A_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc3A_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc3A_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc3B_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc3B_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc3B_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc3B_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseSel_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseSel_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseSel_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseSel_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName></instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Register_Entity_1</name>
        </vlnv>
      </component>
      <component componentTypeName="VivadoIpFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>VivadoIp</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>The Xilinx FIR Compiler LogiCORE is a module for generation of high speed, compact filter implementations that can be configured to implement many different filtering functions. The core is fully synchronous, using a single clock, and is highly parameterizable, allowing designers to control the filter type, data and coefficient widths, the number of filter taps, the number of channels, etc. Multi-rate operation is supported. The core is delivered through the Xilinx Vivado IP Catalog and integrates seamlessly with the Xilinx design flow.</value>
          </attribute>
        </attributes>
        <entityName>fir_compiler_0</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>aclk_intf</value>
              </attribute>
            </attributes>
            <members/>
            <name>aclk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>s_axis_data_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>s_axis_data_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>s_axis_data_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>m_axis_data_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>m_axis_data_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName></instanceName>
        <filepath>test.data/VivadoIP/fir_compiler_0/fir_compiler_0.xci</filepath>
        <absoluteFilepath>D:/PathWave2018Projects/MultiFreqCoherentLO/MULTLO_CLF_K41_3_77/test.data/VivadoIP/fir_compiler_0/fir_compiler_0.xci</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>xilinx.com</vendor>
          <library>VivadoIp</library>
          <name>fir_compiler_0</name>
          <version>7.2</version>
        </vlnv>
      </component>
    </components>
    <instances>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_1</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_2</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Math</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Signed adder.
Inputs are expected to have the same length.
Overflow and underflow check is done when saturate is enabled. 
Output width is increased by 1 when full precision is enabled.
Subtraction changes operation from A+B to A-B.
This module adds a delay of 2 cycles.
Input data is registered whenever the associated valid signal is enabled.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_Adder_stream</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>A_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * input_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>B_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * (input_width+full_prec)-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>D_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Adder_stream_3</instanceName>
        <filepath>Math/Adder/Adder_stream.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Math/Adder/Adder_stream.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_bc6fb806_f3bc_4bcd_b643_c7978b55ca4e</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_2ae8fc5d_0243_44a8_ae93_997cd3254c02</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_1d7f13de_11e0_49b6_ab5f_0f8b8c40df50</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_6994d00e_1c8f_4b2b_8a69_a6e7a4c27dc1</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Math</library>
          <name>Adder_stream</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Arbitrary Waveform Generator for Channel 1</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Awg_1</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Awg_1</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Awg_1</value>
          </attribute>
        </attributes>
        <entityName>Awg_1</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>awg1_ph_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>159</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg1_ph_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_tuser__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg1_ph_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg1_mod_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg1_mod_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_tuser__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg1_mod_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Awg_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Awg_1</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Arbitrary Waveform Generator for Channel 2</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Awg_2</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Awg_2</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Awg_2</value>
          </attribute>
        </attributes>
        <entityName>Awg_2</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>awg2_ph_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>159</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg2_ph_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_tuser__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg2_ph_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg2_mod_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg2_mod_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_tuser__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg2_mod_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Awg_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Awg_2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Arbitrary Waveform Generator for Channel 3</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Awg_3</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Awg_3</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Awg_3</value>
          </attribute>
        </attributes>
        <entityName>Awg_3</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>awg3_ph_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>159</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg3_ph_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_tuser__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg3_ph_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg3_mod_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg3_mod_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_tuser__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg3_mod_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Awg_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Awg_3</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Arbitrary Waveform Generator for Channel 4</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Awg_4</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Awg_4</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Awg_4</value>
          </attribute>
        </attributes>
        <entityName>Awg_4</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>awg4_ph_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>159</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg4_ph_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_tuser__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg4_ph_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg4_mod_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg4_mod_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_tuser__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg4_mod_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>Awg_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>Awg_4</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Clock input - nominally 200 MHz</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk200</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Clock_5</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Clock input - nominally 200 MHz</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk200</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Clock_6</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="submoduleFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Submodule/DSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>This is a submodule IP generated with PathWave FPGA</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>2</value>
          </attribute>
        </attributes>
        <entityName>EnvelopeModulator</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk_clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>nRst_nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Envelope</value>
              </attribute>
            </attributes>
            <members/>
            <name>Envelope_Signal</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Carrier</value>
              </attribute>
            </attributes>
            <members/>
            <name>Carrier_Signal</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>EnvelopeModulator_1</instanceName>
        <filepath>test.data/submodules/EnvelopeModulator/EnvelopeModulator.ksub</filepath>
        <absoluteFilepath>D:/PathWave2018Projects/MultiFreqCoherentLO/MULTLO_CLF_K41_3_77/test.data/submodules/EnvelopeModulator/EnvelopeModulator.ksub</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Submodule</library>
          <name>EnvelopeModulator</name>
          <version>1.0.0</version>
        </vlnv>
      </component>
      <component componentTypeName="submoduleFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Submodule/DSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>This is a submodule IP generated with PathWave FPGA</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>2</value>
          </attribute>
        </attributes>
        <entityName>EnvelopeModulator</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk_clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>nRst_nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Envelope</value>
              </attribute>
            </attributes>
            <members/>
            <name>Envelope_Signal</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Carrier</value>
              </attribute>
            </attributes>
            <members/>
            <name>Carrier_Signal</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>EnvelopeModulator_2</instanceName>
        <filepath>test.data/submodules/EnvelopeModulator/EnvelopeModulator.ksub</filepath>
        <absoluteFilepath>D:/PathWave2018Projects/MultiFreqCoherentLO/MULTLO_CLF_K41_3_77/test.data/submodules/EnvelopeModulator/EnvelopeModulator.ksub</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Submodule</library>
          <name>EnvelopeModulator</name>
          <version>1.0.0</version>
        </vlnv>
      </component>
      <component componentTypeName="submoduleFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Submodule/DSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>This is a submodule IP generated with PathWave FPGA</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>2</value>
          </attribute>
        </attributes>
        <entityName>EnvelopeModulator</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk_clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>nRst_nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Envelope</value>
              </attribute>
            </attributes>
            <members/>
            <name>Envelope_Signal</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Carrier</value>
              </attribute>
            </attributes>
            <members/>
            <name>Carrier_Signal</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>EnvelopeModulator_3</instanceName>
        <filepath>test.data/submodules/EnvelopeModulator/EnvelopeModulator.ksub</filepath>
        <absoluteFilepath>D:/PathWave2018Projects/MultiFreqCoherentLO/MULTLO_CLF_K41_3_77/test.data/submodules/EnvelopeModulator/EnvelopeModulator.ksub</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Submodule</library>
          <name>EnvelopeModulator</name>
          <version>1.0.0</version>
        </vlnv>
      </component>
      <component componentTypeName="submoduleFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Submodule/DSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>This is a submodule IP generated with PathWave FPGA</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>2</value>
          </attribute>
        </attributes>
        <entityName>EnvelopeModulator</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk_clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>nRst_nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Dout_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Envelope</value>
              </attribute>
            </attributes>
            <members/>
            <name>Envelope_Signal</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Carrier</value>
              </attribute>
            </attributes>
            <members/>
            <name>Carrier_Signal</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>EnvelopeModulator_4</instanceName>
        <filepath>test.data/submodules/EnvelopeModulator/EnvelopeModulator.ksub</filepath>
        <absoluteFilepath>D:/PathWave2018Projects/MultiFreqCoherentLO/MULTLO_CLF_K41_3_77/test.data/submodules/EnvelopeModulator/EnvelopeModulator.ksub</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Submodule</library>
          <name>EnvelopeModulator</name>
          <version>1.0.0</version>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Control Signals for Function Generator Channel 2</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>FuncGen_Control_Ch_2</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>FuncGen_Control_Ch_2</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>FuncGen_Control_Ch_2</value>
          </attribute>
        </attributes>
        <entityName>FuncGen_Control_Ch_2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>PhaseRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>ch2_phaseRst</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch2_angleModCtrl_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch2_angleModCtrl_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch2_frequency_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch2_frequency_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch2_phase_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch2_phase_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch2_waveshape_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch2_waveshape_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>FuncGen_Control_Ch_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>FuncGen_Control_Ch_2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Control Signals for Function Generator Channel 3</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>FuncGen_Control_Ch_3</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>FuncGen_Control_Ch_3</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>FuncGen_Control_Ch_3</value>
          </attribute>
        </attributes>
        <entityName>FuncGen_Control_Ch_3</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>PhaseRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>ch3_phaseRst</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch3_angleModCtrl_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch3_angleModCtrl_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch3_frequency_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch3_frequency_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch3_phase_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch3_phase_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch3_waveshape_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch3_waveshape_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>FuncGen_Control_Ch_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>FuncGen_Control_Ch_3</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Control Signals for Function Generator Channel 4</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>FuncGen_Control_Ch_4</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>FuncGen_Control_Ch_4</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>FuncGen_Control_Ch_4</value>
          </attribute>
        </attributes>
        <entityName>FuncGen_Control_Ch_4</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>PhaseRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>ch4_phaseRst</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch4_angleModCtrl_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch4_angleModCtrl_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch4_frequency_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch4_frequency_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch4_phase_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch4_phase_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch4_waveshape_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch4_waveshape_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>FuncGen_Control_Ch_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>FuncGen_Control_Ch_4</name>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Function generator block that produces the following waveforms:
		
- Sine
- Triangle
- Square
- Sawtooth</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Func_generate</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk200</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ClkLocked</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phaseRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>angleModCtrl_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>angleModCtrl_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>frequency_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>47</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>frequency_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phase_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>47</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phase_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>7</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_ph_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>159</left>
                <right>0</right>
                <leftExpression>159</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_ph_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>0</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_ph_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShapeOut_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>7</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShapeOut_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>FunctionGenerator_2</instanceName>
        <filepath>C:/Program Files/Keysight/M3202A BSP/R037700/bsp/ip/FunctionGenerator/FunctionGenerator.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3202A BSP/R037700/bsp/ip/FunctionGenerator/FunctionGenerator.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>FunctionGenerator</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Function generator block that produces the following waveforms:
		
- Sine
- Triangle
- Square
- Sawtooth</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Func_generate</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk200</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ClkLocked</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phaseRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>angleModCtrl_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>angleModCtrl_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>frequency_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>47</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>frequency_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phase_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>47</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phase_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>7</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_ph_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>159</left>
                <right>0</right>
                <leftExpression>159</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_ph_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>0</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_ph_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShapeOut_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>7</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShapeOut_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>FunctionGenerator_3</instanceName>
        <filepath>C:/Program Files/Keysight/M3202A BSP/R037700/bsp/ip/FunctionGenerator/FunctionGenerator.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3202A BSP/R037700/bsp/ip/FunctionGenerator/FunctionGenerator.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>FunctionGenerator</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Function generator block that produces the following waveforms:
		
- Sine
- Triangle
- Square
- Sawtooth</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Func_generate</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk200</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ClkLocked</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phaseRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>angleModCtrl_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>angleModCtrl_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>frequency_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>47</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>frequency_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phase_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>47</left>
                <right>0</right>
                <leftExpression>47</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phase_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>7</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_ph_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>159</left>
                <right>0</right>
                <leftExpression>159</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_ph_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>0</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_ph_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShapeOut_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>7</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShapeOut_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>FunctionGenerator_4</instanceName>
        <filepath>C:/Program Files/Keysight/M3202A BSP/R037700/bsp/ip/FunctionGenerator/FunctionGenerator.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3202A BSP/R037700/bsp/ip/FunctionGenerator/FunctionGenerator.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>FunctionGenerator</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="registerfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>_library_undefined_</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Hvi0</value>
          </attribute>
          <attribute>
            <name>registerName</name>
            <value>HVI_CH1</value>
          </attribute>
        </attributes>
        <entityName>Register_Entity</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>LO_sel_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>LO_sel_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>LO_sel_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>LO_sel_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseReset_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseReset_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseReset_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseReset_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>HVI_CH1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Register_Entity</name>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Local oscillator that supports supersampled or non-supersampled data.  Input can be real or complex and output can be real or complex.  </value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_Lo</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>dInBits-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>userBits-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Y_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>dOutBits-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Y_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Y_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Y_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>userBits-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Y_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>A</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>24</left>
                <right>0</right>
                <leftExpression>24</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>B</value>
              </attribute>
            </attributes>
            <members/>
            <name>bin</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>SetFreq</value>
              </attribute>
            </attributes>
            <members/>
            <name>setFreq</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Lo_1</instanceName>
        <filepath>Dsp/LO/Lo.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Dsp/LO/Lo.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>u6f25ace9_bafb_436f_b661_e4bf99ab7480</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>ue27d3a91_f85e_4ad9_a4ea_1e6bdf66a28d</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>u7e268ce2_1bf6_4754_88cd_8291abc65dc6</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uabba7326_3125_4e8a_af36_cea12a4bf424</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>ue3d5066e_12b2_439a_8be8_567f49a48988</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uddcbf861_a263_48cc_839f_08533c40649e</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>u8ffa508d_7c9c_4803_930e_f58b2f6a6e81</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>u456f1900_4f7f_487e_8da4_d440c3575763</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Lo</name>
          <version>1.0.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Local oscillator that supports supersampled or non-supersampled data.  Input can be real or complex and output can be real or complex.  </value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_Lo</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>dInBits-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>userBits-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Y_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>dOutBits-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Y_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Y_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Y_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>userBits-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Y_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>A</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>24</left>
                <right>0</right>
                <leftExpression>24</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>B</value>
              </attribute>
            </attributes>
            <members/>
            <name>bin</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>SetFreq</value>
              </attribute>
            </attributes>
            <members/>
            <name>setFreq</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Lo_2</instanceName>
        <filepath>Dsp/LO/Lo.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Dsp/LO/Lo.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>u6f25ace9_bafb_436f_b661_e4bf99ab7480</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>ue27d3a91_f85e_4ad9_a4ea_1e6bdf66a28d</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>u7e268ce2_1bf6_4754_88cd_8291abc65dc6</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uabba7326_3125_4e8a_af36_cea12a4bf424</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>ue3d5066e_12b2_439a_8be8_567f49a48988</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uddcbf861_a263_48cc_839f_08533c40649e</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>u8ffa508d_7c9c_4803_930e_f58b2f6a6e81</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>u456f1900_4f7f_487e_8da4_d440c3575763</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Lo</name>
          <version>1.0.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Local oscillator that supports supersampled or non-supersampled data.  Input can be real or complex and output can be real or complex.  </value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_Lo</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>dInBits-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>userBits-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Y_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>dOutBits-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Y_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Y_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Y_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>userBits-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Y_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>A</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>24</left>
                <right>0</right>
                <leftExpression>24</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>B</value>
              </attribute>
            </attributes>
            <members/>
            <name>bin</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>SetFreq</value>
              </attribute>
            </attributes>
            <members/>
            <name>setFreq</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Lo_3</instanceName>
        <filepath>Dsp/LO/Lo.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Dsp/LO/Lo.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>u6f25ace9_bafb_436f_b661_e4bf99ab7480</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>ue27d3a91_f85e_4ad9_a4ea_1e6bdf66a28d</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>u7e268ce2_1bf6_4754_88cd_8291abc65dc6</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uabba7326_3125_4e8a_af36_cea12a4bf424</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>ue3d5066e_12b2_439a_8be8_567f49a48988</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uddcbf861_a263_48cc_839f_08533c40649e</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>u8ffa508d_7c9c_4803_930e_f58b2f6a6e81</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>u456f1900_4f7f_487e_8da4_d440c3575763</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Lo</name>
          <version>1.0.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>DSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Local oscillator that supports supersampled or non-supersampled data.  Input can be real or complex and output can be real or complex.  </value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_Lo</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clk</value>
              </attribute>
            </attributes>
            <members/>
            <name>clk</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>nRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>dInBits-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tlast</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tready</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>userBits-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>x_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Y_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>dOutBits-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Y_tlast</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Y_tready</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Y_tuser</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>4</left>
                <right>0</right>
                <leftExpression>userBits-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>Y_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>A</value>
              </attribute>
            </attributes>
            <members/>
            <name>ain</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>24</left>
                <right>0</right>
                <leftExpression>24</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>B</value>
              </attribute>
            </attributes>
            <members/>
            <name>bin</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>SetFreq</value>
              </attribute>
            </attributes>
            <members/>
            <name>setFreq</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>phRst</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Lo_4</instanceName>
        <filepath>Dsp/LO/Lo.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Dsp/LO/Lo.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>u6f25ace9_bafb_436f_b661_e4bf99ab7480</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>ue27d3a91_f85e_4ad9_a4ea_1e6bdf66a28d</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>u7e268ce2_1bf6_4754_88cd_8291abc65dc6</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uabba7326_3125_4e8a_af36_cea12a4bf424</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>ue3d5066e_12b2_439a_8be8_567f49a48988</parameterId>
            <parameterValue>5</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uddcbf861_a263_48cc_839f_08533c40649e</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>u8ffa508d_7c9c_4803_930e_f58b2f6a6e81</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>u456f1900_4f7f_487e_8da4_d440c3575763</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>DSP</library>
          <name>Lo</name>
          <version>1.0.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Modulation/Gain block that receives the generated waveforms from the FunctionGenerator block and modifies the waveform's modulation and gain.</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>ModGain_block_v2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk200</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerOut_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerOut_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>signalOut_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>signalOut_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>7</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_mod_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_mod_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>0</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_mod_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ampModCtrl_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ampModCtrl_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>amplitude_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>amplitude_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>offset_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>offset_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerIn_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerIn_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>ModGain_2</instanceName>
        <filepath>C:/Program Files/Keysight/M3202A BSP/R037700/bsp/ip/ModGain/ModGain.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3202A BSP/R037700/bsp/ip/ModGain/ModGain.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>ModGain</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Modulation/Gain block that receives the generated waveforms from the FunctionGenerator block and modifies the waveform's modulation and gain.</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>ModGain_block_v2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk200</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerOut_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerOut_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>signalOut_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>signalOut_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>7</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_mod_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_mod_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>0</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_mod_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ampModCtrl_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ampModCtrl_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>amplitude_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>amplitude_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>offset_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>offset_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerIn_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerIn_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>ModGain_3</instanceName>
        <filepath>C:/Program Files/Keysight/M3202A BSP/R037700/bsp/ip/ModGain/ModGain.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3202A BSP/R037700/bsp/ip/ModGain/ModGain.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>ModGain</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>BSP</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Modulation/Gain block that receives the generated waveforms from the FunctionGenerator block and modifies the waveform's modulation and gain.</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>ipName</name>
            <value></value>
          </attribute>
          <attribute>
            <name>versionName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>ModGain_block_v2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk200</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerOut_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerOut_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>signalOut_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>signalOut_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>7</left>
                <right>0</right>
                <leftExpression>7</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>waveShape_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sine_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>triangle_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>sawtooth_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>square_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_mod_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_mod_tuser</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>0</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>awg_mod_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ampModCtrl_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>23</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ampModCtrl_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>amplitude_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>amplitude_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>offset_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>15</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>offset_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerIn_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>79</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>partnerIn_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>ModGain_4</instanceName>
        <filepath>C:/Program Files/Keysight/M3202A BSP/R037700/bsp/ip/ModGain/ModGain.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/M3202A BSP/R037700/bsp/ip/ModGain/ModGain.1.0.xml</absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>BSP</library>
          <name>ModGain</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Control Signals for Modulation Gain Channel 2</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>ModGain_Control_Ch_2</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>ModGain_Control_Ch_2</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>ModGain_Control_Ch_2</value>
          </attribute>
        </attributes>
        <entityName>ModGain_Control_Ch_2</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ch2_ampModCtrl_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch2_ampModCtrl_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch2_amplitude_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch2_amplitude_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch2_offset_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch2_offset_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>ModGain_Control_Ch_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>ModGain_Control_Ch_2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Control Signals for Modulation Gain Channel 3</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>ModGain_Control_Ch_3</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>ModGain_Control_Ch_3</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>ModGain_Control_Ch_3</value>
          </attribute>
        </attributes>
        <entityName>ModGain_Control_Ch_3</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ch3_ampModCtrl_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch3_ampModCtrl_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch3_amplitude_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch3_amplitude_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch3_offset_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch3_offset_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>ModGain_Control_Ch_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>ModGain_Control_Ch_3</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Control Signals for Modulation Gain Channel 4</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>ModGain_Control_Ch_4</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>ModGain_Control_Ch_4</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>ModGain_Control_Ch_4</value>
          </attribute>
        </attributes>
        <entityName>ModGain_Control_Ch_4</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>ch4_ampModCtrl_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch4_ampModCtrl_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch4_amplitude_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch4_amplitude_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch4_offset_tdata</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>ch4_offset_tvalid</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>ModGain_Control_Ch_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <vendor>example.com</vendor>
          <library>Communications</library>
          <name>ModGain_Control_Ch_4</name>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>2 to 1 vector mux</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_mux2</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Sel</value>
              </attribute>
            </attributes>
            <members/>
            <name>sel</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>0</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>In0</value>
              </attribute>
            </attributes>
            <members/>
            <name>in0</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>In1</value>
              </attribute>
            </attributes>
            <members/>
            <name>in1</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Result</value>
              </attribute>
            </attributes>
            <members/>
            <name>result</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Mux2_1</instanceName>
        <filepath>Basic/Mux/Mux2.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Basic/Mux/Mux2.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_a665b4db_6d3b_4483_8761_4f653dc9040b</parameterId>
            <parameterValue>80</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>Mux2</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>4 to 1 vector mux</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_mux4</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Sel</value>
              </attribute>
            </attributes>
            <members/>
            <name>sel</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>1</left>
                <right>0</right>
                <leftExpression>1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>In0</value>
              </attribute>
            </attributes>
            <members/>
            <name>in0</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>In1</value>
              </attribute>
            </attributes>
            <members/>
            <name>in1</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>In2</value>
              </attribute>
            </attributes>
            <members/>
            <name>in2</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>In3</value>
              </attribute>
            </attributes>
            <members/>
            <name>in3</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Result</value>
              </attribute>
            </attributes>
            <members/>
            <name>result</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Mux4_1</instanceName>
        <filepath>Basic/Mux/Mux4.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Basic/Mux/Mux4.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_a665b4db_6d3b_4483_8761_4f653dc9040b</parameterId>
            <parameterValue>80</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>Mux4</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="registerfunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>_library_undefined_</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value></value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>Host</value>
          </attribute>
          <attribute>
            <name>registerName</name>
            <value>PC_CH1</value>
          </attribute>
        </attributes>
        <entityName>Register_Entity_1</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc0A_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc0A_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc0A_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc0A_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc0B_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc0B_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc0B_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc0B_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc1A_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc1A_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc1A_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc1A_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc1B_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc1B_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc1B_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc1B_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc2A_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc2A_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc2A_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc2A_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc2B_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc2B_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc2B_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc2B_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc3A_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc3A_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc3A_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc3A_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc3B_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc3B_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc3B_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseInc3B_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseSel_Dout</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseSel_Dout_v</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseSel_Din</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>31</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>PhaseSel_Din_v</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>PC_CH1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Register_Entity_1</name>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Selects certain number of bits from a vector signal input.
This does not introduce extra delay.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_slice</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Din</value>
              </attribute>
            </attributes>
            <members/>
            <name>Din_vector</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>supersample * bus_in_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Dout</value>
              </attribute>
            </attributes>
            <members/>
            <name>Dout_vector</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>24</left>
                <right>0</right>
                <leftExpression>supersample * bus_out_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Slice_1</instanceName>
        <filepath>Basic/Slice/slice.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Basic/Slice/slice.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_693f90c1_5340_490d_961a_ac7557ce8b82</parameterId>
            <parameterValue>32</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_09424be2_6fef_4033_aa7f_11d03684d5a9</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_f4a7c3f8_a1b3_496a_9730_17d721278396</parameterId>
            <parameterValue>25</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_5e192450_89f2_48a9_8906_ee47dbbe0b15</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>Slice</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Selects certain number of bits from a vector signal input.
This does not introduce extra delay.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_slice</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Din</value>
              </attribute>
            </attributes>
            <members/>
            <name>Din_vector</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_in_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Dout</value>
              </attribute>
            </attributes>
            <members/>
            <name>Dout_vector</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_out_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Slice_10</instanceName>
        <filepath>Basic/Slice/slice.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Basic/Slice/slice.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_693f90c1_5340_490d_961a_ac7557ce8b82</parameterId>
            <parameterValue>80</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_09424be2_6fef_4033_aa7f_11d03684d5a9</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_f4a7c3f8_a1b3_496a_9730_17d721278396</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_5e192450_89f2_48a9_8906_ee47dbbe0b15</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>Slice</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Selects certain number of bits from a vector signal input.
This does not introduce extra delay.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_slice</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Din</value>
              </attribute>
            </attributes>
            <members/>
            <name>Din_vector</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_in_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Dout</value>
              </attribute>
            </attributes>
            <members/>
            <name>Dout_vector</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_out_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Slice_11</instanceName>
        <filepath>Basic/Slice/slice.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Basic/Slice/slice.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_693f90c1_5340_490d_961a_ac7557ce8b82</parameterId>
            <parameterValue>80</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_09424be2_6fef_4033_aa7f_11d03684d5a9</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_f4a7c3f8_a1b3_496a_9730_17d721278396</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_5e192450_89f2_48a9_8906_ee47dbbe0b15</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>Slice</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Selects certain number of bits from a vector signal input.
This does not introduce extra delay.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_slice</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Din</value>
              </attribute>
            </attributes>
            <members/>
            <name>Din_vector</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_in_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Dout</value>
              </attribute>
            </attributes>
            <members/>
            <name>Dout_vector</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_out_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Slice_12</instanceName>
        <filepath>Basic/Slice/slice.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Basic/Slice/slice.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_693f90c1_5340_490d_961a_ac7557ce8b82</parameterId>
            <parameterValue>80</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_09424be2_6fef_4033_aa7f_11d03684d5a9</parameterId>
            <parameterValue>32</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_f4a7c3f8_a1b3_496a_9730_17d721278396</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_5e192450_89f2_48a9_8906_ee47dbbe0b15</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>Slice</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Selects certain number of bits from a vector signal input.
This does not introduce extra delay.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_slice</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Din</value>
              </attribute>
            </attributes>
            <members/>
            <name>Din_vector</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>supersample * bus_in_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Dout</value>
              </attribute>
            </attributes>
            <members/>
            <name>Dout_vector</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>15</left>
                <right>0</right>
                <leftExpression>supersample * bus_out_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Slice_13</instanceName>
        <filepath>Basic/Slice/slice.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Basic/Slice/slice.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_693f90c1_5340_490d_961a_ac7557ce8b82</parameterId>
            <parameterValue>80</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_09424be2_6fef_4033_aa7f_11d03684d5a9</parameterId>
            <parameterValue>48</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_f4a7c3f8_a1b3_496a_9730_17d721278396</parameterId>
            <parameterValue>16</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_5e192450_89f2_48a9_8906_ee47dbbe0b15</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>Slice</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Selects certain number of bits from a vector signal input.
This does not introduce extra delay.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_slice</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Din</value>
              </attribute>
            </attributes>
            <members/>
            <name>Din_vector</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>supersample * bus_in_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Dout</value>
              </attribute>
            </attributes>
            <members/>
            <name>Dout_vector</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>1</left>
                <right>0</right>
                <leftExpression>supersample * bus_out_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Slice_14</instanceName>
        <filepath>Basic/Slice/slice.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Basic/Slice/slice.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_693f90c1_5340_490d_961a_ac7557ce8b82</parameterId>
            <parameterValue>32</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_09424be2_6fef_4033_aa7f_11d03684d5a9</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_f4a7c3f8_a1b3_496a_9730_17d721278396</parameterId>
            <parameterValue>2</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_5e192450_89f2_48a9_8906_ee47dbbe0b15</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>Slice</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Selects certain number of bits from a vector signal input.
This does not introduce extra delay.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_slice</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Din</value>
              </attribute>
            </attributes>
            <members/>
            <name>Din_vector</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>supersample * bus_in_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Dout</value>
              </attribute>
            </attributes>
            <members/>
            <name>Dout_vector</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>supersample * bus_out_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Slice_15</instanceName>
        <filepath>Basic/Slice/slice.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Basic/Slice/slice.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_693f90c1_5340_490d_961a_ac7557ce8b82</parameterId>
            <parameterValue>32</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_09424be2_6fef_4033_aa7f_11d03684d5a9</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_f4a7c3f8_a1b3_496a_9730_17d721278396</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_5e192450_89f2_48a9_8906_ee47dbbe0b15</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>Slice</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Selects certain number of bits from a vector signal input.
This does not introduce extra delay.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_slice</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Din</value>
              </attribute>
            </attributes>
            <members/>
            <name>Din_vector</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>supersample * bus_in_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Dout</value>
              </attribute>
            </attributes>
            <members/>
            <name>Dout_vector</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>supersample * bus_out_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Slice_2</instanceName>
        <filepath>Basic/Slice/slice.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Basic/Slice/slice.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_693f90c1_5340_490d_961a_ac7557ce8b82</parameterId>
            <parameterValue>32</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_09424be2_6fef_4033_aa7f_11d03684d5a9</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_f4a7c3f8_a1b3_496a_9730_17d721278396</parameterId>
            <parameterValue>24</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_5e192450_89f2_48a9_8906_ee47dbbe0b15</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>Slice</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Selects certain number of bits from a vector signal input.
This does not introduce extra delay.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_slice</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Din</value>
              </attribute>
            </attributes>
            <members/>
            <name>Din_vector</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>supersample * bus_in_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Dout</value>
              </attribute>
            </attributes>
            <members/>
            <name>Dout_vector</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>0</left>
                <right>0</right>
                <leftExpression>supersample * bus_out_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Slice_3</instanceName>
        <filepath>Basic/Slice/slice.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Basic/Slice/slice.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_693f90c1_5340_490d_961a_ac7557ce8b82</parameterId>
            <parameterValue>32</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_09424be2_6fef_4033_aa7f_11d03684d5a9</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_f4a7c3f8_a1b3_496a_9730_17d721278396</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_5e192450_89f2_48a9_8906_ee47dbbe0b15</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>Slice</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Selects certain number of bits from a vector signal input.
This does not introduce extra delay.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_slice</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Din</value>
              </attribute>
            </attributes>
            <members/>
            <name>Din_vector</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>supersample * bus_in_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Dout</value>
              </attribute>
            </attributes>
            <members/>
            <name>Dout_vector</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>24</left>
                <right>0</right>
                <leftExpression>supersample * bus_out_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Slice_4</instanceName>
        <filepath>Basic/Slice/slice.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Basic/Slice/slice.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_693f90c1_5340_490d_961a_ac7557ce8b82</parameterId>
            <parameterValue>32</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_09424be2_6fef_4033_aa7f_11d03684d5a9</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_f4a7c3f8_a1b3_496a_9730_17d721278396</parameterId>
            <parameterValue>25</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_5e192450_89f2_48a9_8906_ee47dbbe0b15</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>Slice</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Selects certain number of bits from a vector signal input.
This does not introduce extra delay.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_slice</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Din</value>
              </attribute>
            </attributes>
            <members/>
            <name>Din_vector</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>supersample * bus_in_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Dout</value>
              </attribute>
            </attributes>
            <members/>
            <name>Dout_vector</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>supersample * bus_out_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Slice_5</instanceName>
        <filepath>Basic/Slice/slice.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Basic/Slice/slice.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_693f90c1_5340_490d_961a_ac7557ce8b82</parameterId>
            <parameterValue>32</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_09424be2_6fef_4033_aa7f_11d03684d5a9</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_f4a7c3f8_a1b3_496a_9730_17d721278396</parameterId>
            <parameterValue>24</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_5e192450_89f2_48a9_8906_ee47dbbe0b15</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>Slice</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Selects certain number of bits from a vector signal input.
This does not introduce extra delay.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_slice</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Din</value>
              </attribute>
            </attributes>
            <members/>
            <name>Din_vector</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>supersample * bus_in_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Dout</value>
              </attribute>
            </attributes>
            <members/>
            <name>Dout_vector</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>24</left>
                <right>0</right>
                <leftExpression>supersample * bus_out_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Slice_6</instanceName>
        <filepath>Basic/Slice/slice.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Basic/Slice/slice.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_693f90c1_5340_490d_961a_ac7557ce8b82</parameterId>
            <parameterValue>32</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_09424be2_6fef_4033_aa7f_11d03684d5a9</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_f4a7c3f8_a1b3_496a_9730_17d721278396</parameterId>
            <parameterValue>25</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_5e192450_89f2_48a9_8906_ee47dbbe0b15</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>Slice</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Selects certain number of bits from a vector signal input.
This does not introduce extra delay.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_slice</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Din</value>
              </attribute>
            </attributes>
            <members/>
            <name>Din_vector</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>supersample * bus_in_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Dout</value>
              </attribute>
            </attributes>
            <members/>
            <name>Dout_vector</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>supersample * bus_out_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Slice_7</instanceName>
        <filepath>Basic/Slice/slice.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Basic/Slice/slice.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_693f90c1_5340_490d_961a_ac7557ce8b82</parameterId>
            <parameterValue>32</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_09424be2_6fef_4033_aa7f_11d03684d5a9</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_f4a7c3f8_a1b3_496a_9730_17d721278396</parameterId>
            <parameterValue>24</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_5e192450_89f2_48a9_8906_ee47dbbe0b15</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>Slice</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Selects certain number of bits from a vector signal input.
This does not introduce extra delay.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_slice</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Din</value>
              </attribute>
            </attributes>
            <members/>
            <name>Din_vector</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>supersample * bus_in_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Dout</value>
              </attribute>
            </attributes>
            <members/>
            <name>Dout_vector</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>24</left>
                <right>0</right>
                <leftExpression>supersample * bus_out_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Slice_8</instanceName>
        <filepath>Basic/Slice/slice.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Basic/Slice/slice.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_693f90c1_5340_490d_961a_ac7557ce8b82</parameterId>
            <parameterValue>32</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_09424be2_6fef_4033_aa7f_11d03684d5a9</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_f4a7c3f8_a1b3_496a_9730_17d721278396</parameterId>
            <parameterValue>25</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_5e192450_89f2_48a9_8906_ee47dbbe0b15</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>Slice</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="LibraryFunction">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Basic</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Selects certain number of bits from a vector signal input.
This does not introduce extra delay.</value>
          </attribute>
          <attribute>
            <name>loadType</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>PWF_slice</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Din</value>
              </attribute>
            </attributes>
            <members/>
            <name>Din_vector</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>31</left>
                <right>0</right>
                <leftExpression>supersample * bus_in_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Dout</value>
              </attribute>
            </attributes>
            <members/>
            <name>Dout_vector</name>
            <direction>out</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>23</left>
                <right>0</right>
                <leftExpression>supersample * bus_out_width-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>Slice_9</instanceName>
        <filepath>Basic/Slice/slice.1.0.xml</filepath>
        <absoluteFilepath>C:/Program Files/Keysight/PathWave FPGA 2020 Update 1.0/config/BASE IP/Basic/Slice/slice.1.0.xml</absoluteFilepath>
        <parameters>
          <parameter>
            <parameterId>uuid_693f90c1_5340_490d_961a_ac7557ce8b82</parameterId>
            <parameterValue>32</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_09424be2_6fef_4033_aa7f_11d03684d5a9</parameterId>
            <parameterValue>0</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_f4a7c3f8_a1b3_496a_9730_17d721278396</parameterId>
            <parameterValue>24</parameterValue>
          </parameter>
          <parameter>
            <parameterId>uuid_5e192450_89f2_48a9_8906_ee47dbbe0b15</parameterId>
            <parameterValue>1</parameterValue>
          </parameter>
        </parameters>
        <vlnv>
          <vendor>keysight.com</vendor>
          <library>Basic</library>
          <name>Slice</name>
          <version>1.0</version>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Asserted when the clk signal is phase-locked to the chassis clock.</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>ClkLocked</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>wire</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:wire:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>ClkLocked</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>ClkLocked</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>ClkLocked</value>
              </attribute>
            </attributes>
            <members/>
            <name>clkLocked</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clkLocked_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>ClkLocked</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Asserted when the clk signal is phase-locked to the chassis clock.</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>ClkLocked</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>wire</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:wire:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>ClkLocked</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>ClkLocked</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>ClkLocked</value>
              </attribute>
            </attributes>
            <members/>
            <name>clkLocked</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clkLocked_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>ClkLocked</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Asserted when the clk signal is phase-locked to the chassis clock.</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>ClkLocked</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>wire</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:wire:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>ClkLocked</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>ClkLocked</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>ClkLocked</value>
              </attribute>
            </attributes>
            <members/>
            <name>clkLocked</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clkLocked_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>ClkLocked</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Clock input - nominally 200 MHz</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk200</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clock_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Clock input - nominally 200 MHz</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk200</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clock_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Clock input - nominally 200 MHz</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk200</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clock_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Clock input - nominally 200 MHz</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>clock</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:clock:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Clock</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Clock</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>Clock</value>
              </attribute>
            </attributes>
            <members/>
            <name>Clk200</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
        </ports>
        <instanceName>clock_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Clock</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>AXI streaming interface for Modulated output signal (5x supersampled)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Dout1</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>axis</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Dout1</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Dout1</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>dOut1_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dOut1_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>dOut1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Dout1</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>AXI streaming interface for Modulated output signal (5x supersampled)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Dout2</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>axis</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Dout2</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Dout2</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>dOut2_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dOut2_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>dOut2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Dout2</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>AXI streaming interface for Modulated output signal (5x supersampled)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Dout3</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>axis</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Dout3</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Dout3</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>dOut3_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dOut3_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>dOut3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Dout3</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>Communications</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>AXI streaming interface for Modulated output signal (5x supersampled)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>output</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>Dout4</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>axis</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:axis:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>Dout4</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>Dout4</entityName>
        <ports>
          <port>
            <attributes/>
            <members/>
            <name>dOut4_tdata</name>
            <direction>in</direction>
            <type>
              <name>std_logic_vector</name>
              <range>
                <direction>downto</direction>
                <left>79</left>
                <right>0</right>
                <leftExpression>__internal_pw_width_param_data__-1</leftExpression>
                <rightExpression>0</rightExpression>
              </range>
            </type>
            <defaultValue>0</defaultValue>
          </port>
          <port>
            <attributes/>
            <members/>
            <name>dOut4_tvalid</name>
            <direction>in</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>dOut4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>Dout4</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_1</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_2</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_3</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>inferInterfaces</name>
            <value>0</value>
          </attribute>
          <attribute>
            <name>interfaceName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
          <attribute>
            <name>portName</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>useInterfaceName</name>
            <value>0</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_4</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_5</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
      <component componentTypeName="iopipeport">
        <attributes>
          <attribute>
            <name>category</name>
            <value>System</value>
          </attribute>
          <attribute>
            <name>description</name>
            <value>Reset input (active low)</value>
          </attribute>
          <attribute>
            <name>directionData</name>
            <value>input</value>
          </attribute>
          <attribute>
            <name>group</name>
            <value>nRst</value>
          </attribute>
          <attribute>
            <name>interfaceVlnv</name>
            <value>keysight.com:interfaces:nRst:1.0</value>
          </attribute>
        </attributes>
        <entityName>nRst</entityName>
        <ports>
          <port>
            <attributes>
              <attribute>
                <name>visualName</name>
                <value>nRst</value>
              </attribute>
            </attributes>
            <members/>
            <name>rstn</name>
            <direction>out</direction>
            <type>
              <name>std_logic</name>
              <range>
                <direction>none</direction>
                <left>-1</left>
                <right>-1</right>
              </range>
            </type>
            <defaultValue>1</defaultValue>
          </port>
        </ports>
        <instanceName>nRst_6</instanceName>
        <filepath></filepath>
        <absoluteFilepath></absoluteFilepath>
        <parameters/>
        <vlnv>
          <name>nRst</name>
        </vlnv>
      </component>
    </instances>
    <connections>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_1.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>EnvelopeModulator_1.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_1.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>EnvelopeModulator_2.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_2.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>EnvelopeModulator_3.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_2.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>EnvelopeModulator_4.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_3.#I#A</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_1.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>Adder_stream_3.#I#B</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Adder_stream_2.#I#Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_2.#I#angleModCtrl</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_2.#I#Ch2_angleModCtrl</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_2.#I#awg_ph</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Awg_2.#I#Awg2_ph</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_2.#I#frequency</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_2.#I#Ch2_frequency</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_2.#I#phase</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_2.#I#Ch2_phase</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_2.#I#waveShape</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_2.#I#Ch2_waveshape</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_3.#I#angleModCtrl</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_3.#I#Ch3_angleModCtrl</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_3.#I#awg_ph</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Awg_3.#I#Awg3_ph</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_3.#I#frequency</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_3.#I#Ch3_frequency</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_3.#I#phase</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_3.#I#Ch3_phase</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_3.#I#waveShape</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_3.#I#Ch3_waveshape</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_4.#I#angleModCtrl</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_4.#I#Ch4_angleModCtrl</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_4.#I#awg_ph</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Awg_4.#I#Awg4_ph</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_4.#I#frequency</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_4.#I#Ch4_frequency</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_4.#I#phase</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_4.#I#Ch4_phase</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>FunctionGenerator_4.#I#waveShape</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FuncGen_Control_Ch_4.#I#Ch4_waveshape</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_2.#I#ampModCtrl</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_Control_Ch_2.#I#Ch2_ampModCtrl</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_2.#I#amplitude</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_Control_Ch_2.#I#Ch2_amplitude</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_2.#I#awg_mod</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Awg_2.#I#Awg2_mod</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_2.#I#offset</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_Control_Ch_2.#I#Ch2_offset</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_2.#I#sawtooth</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_2.#I#sawtooth</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_2.#I#sine</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_2.#I#sine</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_2.#I#square</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_2.#I#square</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_2.#I#triangle</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_2.#I#triangle</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_2.#I#waveShape</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_2.#I#waveShapeOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_3.#I#ampModCtrl</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_Control_Ch_3.#I#Ch3_ampModCtrl</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_3.#I#amplitude</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_Control_Ch_3.#I#Ch3_amplitude</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_3.#I#awg_mod</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Awg_3.#I#Awg3_mod</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_3.#I#offset</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_Control_Ch_3.#I#Ch3_offset</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_3.#I#sawtooth</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_3.#I#sawtooth</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_3.#I#sine</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_3.#I#sine</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_3.#I#square</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_3.#I#square</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_3.#I#waveShape</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_3.#I#waveShapeOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_4.#I#ampModCtrl</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_Control_Ch_4.#I#Ch4_ampModCtrl</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_4.#I#amplitude</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_Control_Ch_4.#I#Ch4_amplitude</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_4.#I#awg_mod</name>
        </source>
        <target>
          <type>Interface</type>
          <name>Awg_4.#I#Awg4_mod</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_4.#I#offset</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_Control_Ch_4.#I#Ch4_offset</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_4.#I#partnerIn</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_3.#I#partnerOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_4.#I#sawtooth</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_4.#I#sawtooth</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_4.#I#sine</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_4.#I#sine</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_4.#I#square</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_4.#I#square</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_4.#I#triangle</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_4.#I#triangle</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>ModGain_4.#I#waveShape</name>
        </source>
        <target>
          <type>Interface</type>
          <name>FunctionGenerator_4.#I#waveShapeOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>dOut2.#I#Dout2</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_2.#I#signalOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>dOut3.#I#Dout3</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_3.#I#signalOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Interface</type>
          <name>dOut4.#I#Dout4</name>
        </source>
        <target>
          <type>Interface</type>
          <name>ModGain_4.#I#signalOut</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_1.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_6.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_1.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_6.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_2.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_6.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_2.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_6.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_3.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_6.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Adder_stream_3.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_6.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>EnvelopeModulator_1.Carrier</name>
        </source>
        <target>
          <type>Port</type>
          <name>Lo_1.#I#Y.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>EnvelopeModulator_1.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_5.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>EnvelopeModulator_1.Envelope</name>
        </source>
        <target>
          <type>Port</type>
          <name>Slice_10.Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>EnvelopeModulator_1.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>EnvelopeModulator_2.Carrier</name>
        </source>
        <target>
          <type>Port</type>
          <name>Lo_2.#I#Y.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>EnvelopeModulator_2.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_5.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>EnvelopeModulator_2.Envelope</name>
        </source>
        <target>
          <type>Port</type>
          <name>Slice_11.Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>EnvelopeModulator_2.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>EnvelopeModulator_3.Carrier</name>
        </source>
        <target>
          <type>Port</type>
          <name>Lo_3.#I#Y.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>EnvelopeModulator_3.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_5.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>EnvelopeModulator_3.Envelope</name>
        </source>
        <target>
          <type>Port</type>
          <name>Slice_12.Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>EnvelopeModulator_3.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>EnvelopeModulator_4.Carrier</name>
        </source>
        <target>
          <type>Port</type>
          <name>Lo_4.#I#Y.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>EnvelopeModulator_4.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>Clock_5.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>EnvelopeModulator_4.Envelope</name>
        </source>
        <target>
          <type>Port</type>
          <name>Slice_13.Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>EnvelopeModulator_4.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_5.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_2.ClkLocked</name>
        </source>
        <target>
          <type>Port</type>
          <name>clkLocked_2.ClkLocked</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_2.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_2.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_2.phaseRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>FuncGen_Control_Ch_2.PhaseRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_3.ClkLocked</name>
        </source>
        <target>
          <type>Port</type>
          <name>clkLocked_3.ClkLocked</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_3.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_3.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_3.phaseRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>FuncGen_Control_Ch_3.PhaseRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_4.ClkLocked</name>
        </source>
        <target>
          <type>Port</type>
          <name>clkLocked_4.ClkLocked</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_4.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_4.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>FunctionGenerator_4.phaseRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>FuncGen_Control_Ch_4.PhaseRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Lo_1.A</name>
        </source>
        <target>
          <type>Port</type>
          <name>Slice_1.Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Lo_1.B</name>
        </source>
        <target>
          <type>Port</type>
          <name>Slice_2.Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Lo_1.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Lo_1.SetFreq</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Lo_1.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Lo_1.phRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>Slice_15.Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Lo_2.A</name>
        </source>
        <target>
          <type>Port</type>
          <name>Slice_4.Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Lo_2.B</name>
        </source>
        <target>
          <type>Port</type>
          <name>Slice_5.Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Lo_2.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Lo_2.SetFreq</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Lo_2.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Lo_2.phRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>Slice_15.Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Lo_3.A</name>
        </source>
        <target>
          <type>Port</type>
          <name>Slice_6.Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Lo_3.B</name>
        </source>
        <target>
          <type>Port</type>
          <name>Slice_7.Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Lo_3.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Lo_3.SetFreq</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Lo_3.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Lo_3.phRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>Slice_15.Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Lo_4.A</name>
        </source>
        <target>
          <type>Port</type>
          <name>Slice_8.Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Lo_4.B</name>
        </source>
        <target>
          <type>Port</type>
          <name>Slice_9.Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Lo_4.Clk</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_1.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Lo_4.SetFreq</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Lo_4.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_1.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Lo_4.phRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>Slice_15.Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>ModGain_2.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_2.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>ModGain_2.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_2.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>ModGain_3.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_3.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>ModGain_3.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_3.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>ModGain_4.clock</name>
        </source>
        <target>
          <type>Port</type>
          <name>clock_4.Clock</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>ModGain_4.nRst</name>
        </source>
        <target>
          <type>Port</type>
          <name>nRst_4.nRst</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Mux2_1.In0</name>
        </source>
        <target>
          <type>Port</type>
          <name>Mux4_1.Result</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Mux2_1.In1</name>
        </source>
        <target>
          <type>Port</type>
          <name>Adder_stream_3.#I#Dout.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Mux2_1.Sel</name>
        </source>
        <target>
          <type>Port</type>
          <name>Slice_3.Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Mux4_1.In0</name>
        </source>
        <target>
          <type>Port</type>
          <name>EnvelopeModulator_1.#I#Dout.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Mux4_1.In1</name>
        </source>
        <target>
          <type>Port</type>
          <name>EnvelopeModulator_2.#I#Dout.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Mux4_1.In2</name>
        </source>
        <target>
          <type>Port</type>
          <name>EnvelopeModulator_3.#I#Dout.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Mux4_1.In3</name>
        </source>
        <target>
          <type>Port</type>
          <name>EnvelopeModulator_4.#I#Dout.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Mux4_1.Sel</name>
        </source>
        <target>
          <type>Port</type>
          <name>Slice_14.Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Slice_1.Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>PC_CH1.PhaseInc0A_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Slice_10.Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>Awg_1.#I#Awg1_mod.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Slice_11.Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>Awg_1.#I#Awg1_mod.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Slice_12.Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>Awg_1.#I#Awg1_mod.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Slice_13.Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>Awg_1.#I#Awg1_mod.tdata</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Slice_14.Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>HVI_CH1.LO_sel_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Slice_15.Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>HVI_CH1.PhaseReset_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Slice_2.Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>PC_CH1.PhaseInc0B_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Slice_3.Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>PC_CH1.PhaseSel_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Slice_4.Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>PC_CH1.PhaseInc1A_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Slice_5.Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>PC_CH1.PhaseInc1B_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Slice_6.Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>PC_CH1.PhaseInc2A_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Slice_7.Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>PC_CH1.PhaseInc2B_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Slice_8.Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>PC_CH1.PhaseInc3A_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>Slice_9.Din</name>
        </source>
        <target>
          <type>Port</type>
          <name>PC_CH1.PhaseInc3B_Dout</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>dOut1.#I#Dout1.tdata</name>
        </source>
        <target>
          <type>Port</type>
          <name>Mux2_1.Result</name>
        </target>
      </connection>
      <connection>
        <source>
          <type>Port</type>
          <name>dOut1.#I#Dout1.tvalid</name>
        </source>
        <target>
          <type>Integer</type>
          <name>1</name>
        </target>
      </connection>
    </connections>
  </fpgaBasic>

  <editor>
    <blockGraphicItems>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Awg_1</name>
        <instanceName>Awg_1</instanceName>
        <visualName>Awg_1</visualName>
        <currentPosition>
          <x>615</x>
          <y>-555</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Awg_1.#I#Awg1_ph</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>Awg_1.#I#Awg1_mod</name>
            <expanded>true</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Awg_2</name>
        <instanceName>Awg_2</instanceName>
        <visualName>Awg_2</visualName>
        <currentPosition>
          <x>195</x>
          <y>325</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Awg_2.#I#Awg2_ph</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>Awg_2.#I#Awg2_mod</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Awg_3</name>
        <instanceName>Awg_3</instanceName>
        <visualName>Awg_3</visualName>
        <currentPosition>
          <x>195</x>
          <y>905</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Awg_3.#I#Awg3_ph</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>Awg_3.#I#Awg3_mod</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>Awg_4</name>
        <instanceName>Awg_4</instanceName>
        <visualName>Awg_4</visualName>
        <currentPosition>
          <x>195</x>
          <y>1220</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>Awg_4.#I#Awg4_ph</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>Awg_4.#I#Awg4_mod</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>FuncGen_Control_Ch_2</name>
        <instanceName>FuncGen_Control_Ch_2</instanceName>
        <visualName>FuncGen_Control_Ch_2</visualName>
        <currentPosition>
          <x>195</x>
          <y>240</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>FuncGen_Control_Ch_2.#I#Ch2_angleModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FuncGen_Control_Ch_2.#I#Ch2_frequency</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FuncGen_Control_Ch_2.#I#Ch2_phase</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FuncGen_Control_Ch_2.#I#Ch2_waveshape</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>FuncGen_Control_Ch_3</name>
        <instanceName>FuncGen_Control_Ch_3</instanceName>
        <visualName>FuncGen_Control_Ch_3</visualName>
        <currentPosition>
          <x>195</x>
          <y>820</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>FuncGen_Control_Ch_3.#I#Ch3_angleModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FuncGen_Control_Ch_3.#I#Ch3_frequency</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FuncGen_Control_Ch_3.#I#Ch3_phase</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FuncGen_Control_Ch_3.#I#Ch3_waveshape</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>FuncGen_Control_Ch_4</name>
        <instanceName>FuncGen_Control_Ch_4</instanceName>
        <visualName>FuncGen_Control_Ch_4</visualName>
        <currentPosition>
          <x>195</x>
          <y>1135</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>FuncGen_Control_Ch_4.#I#Ch4_angleModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FuncGen_Control_Ch_4.#I#Ch4_frequency</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FuncGen_Control_Ch_4.#I#Ch4_phase</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FuncGen_Control_Ch_4.#I#Ch4_waveshape</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>FunctionGenerator_2</name>
        <instanceName>FunctionGenerator_2</instanceName>
        <visualName>FunctionGenerator_2</visualName>
        <currentPosition>
          <x>430</x>
          <y>230</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>FunctionGenerator_2.#I#angleModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_2.#I#frequency</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_2.#I#phase</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_2.#I#waveShape</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_2.#I#awg_ph</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_2.#I#waveShapeOut</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_2.#I#sine</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_2.#I#triangle</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_2.#I#sawtooth</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_2.#I#square</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>FunctionGenerator_3</name>
        <instanceName>FunctionGenerator_3</instanceName>
        <visualName>FunctionGenerator_3</visualName>
        <currentPosition>
          <x>430</x>
          <y>810</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>FunctionGenerator_3.#I#angleModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_3.#I#frequency</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_3.#I#phase</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_3.#I#waveShape</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_3.#I#awg_ph</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_3.#I#waveShapeOut</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_3.#I#sine</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_3.#I#triangle</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_3.#I#sawtooth</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_3.#I#square</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>FunctionGenerator_4</name>
        <instanceName>FunctionGenerator_4</instanceName>
        <visualName>FunctionGenerator_4</visualName>
        <currentPosition>
          <x>430</x>
          <y>1125</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>FunctionGenerator_4.#I#angleModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_4.#I#frequency</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_4.#I#phase</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_4.#I#waveShape</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_4.#I#awg_ph</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_4.#I#waveShapeOut</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_4.#I#sine</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_4.#I#triangle</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_4.#I#sawtooth</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>FunctionGenerator_4.#I#square</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>ModGain_2</name>
        <instanceName>ModGain_2</instanceName>
        <visualName>ModGain_2</visualName>
        <currentPosition>
          <x>855</x>
          <y>245</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>ModGain_2.#I#partnerOut</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_2.#I#signalOut</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_2.#I#waveShape</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_2.#I#sine</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_2.#I#triangle</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_2.#I#sawtooth</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_2.#I#square</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_2.#I#awg_mod</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_2.#I#ampModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_2.#I#amplitude</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_2.#I#offset</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_2.#I#partnerIn</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>ModGain_3</name>
        <instanceName>ModGain_3</instanceName>
        <visualName>ModGain_3</visualName>
        <currentPosition>
          <x>825</x>
          <y>825</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>ModGain_3.#I#partnerOut</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_3.#I#signalOut</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_3.#I#waveShape</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_3.#I#sine</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_3.#I#triangle</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_3.#I#sawtooth</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_3.#I#square</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_3.#I#awg_mod</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_3.#I#ampModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_3.#I#amplitude</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_3.#I#offset</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_3.#I#partnerIn</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>ModGain_4</name>
        <instanceName>ModGain_4</instanceName>
        <visualName>ModGain_4</visualName>
        <currentPosition>
          <x>830</x>
          <y>1140</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>ModGain_4.#I#partnerOut</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_4.#I#signalOut</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_4.#I#waveShape</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_4.#I#sine</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_4.#I#triangle</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_4.#I#sawtooth</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_4.#I#square</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_4.#I#awg_mod</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_4.#I#ampModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_4.#I#amplitude</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_4.#I#offset</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_4.#I#partnerIn</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>ModGain_Control_Ch_2</name>
        <instanceName>ModGain_Control_Ch_2</instanceName>
        <visualName>ModGain_Control_Ch_2</visualName>
        <currentPosition>
          <x>465</x>
          <y>370</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>ModGain_Control_Ch_2.#I#Ch2_ampModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_Control_Ch_2.#I#Ch2_amplitude</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_Control_Ch_2.#I#Ch2_offset</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>ModGain_Control_Ch_3</name>
        <instanceName>ModGain_Control_Ch_3</instanceName>
        <visualName>ModGain_Control_Ch_3</visualName>
        <currentPosition>
          <x>465</x>
          <y>950</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>ModGain_Control_Ch_3.#I#Ch3_ampModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_Control_Ch_3.#I#Ch3_amplitude</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_Control_Ch_3.#I#Ch3_offset</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>ModGain_Control_Ch_4</name>
        <instanceName>ModGain_Control_Ch_4</instanceName>
        <visualName>ModGain_Control_Ch_4</visualName>
        <currentPosition>
          <x>465</x>
          <y>1265</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>ModGain_Control_Ch_4.#I#Ch4_ampModCtrl</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_Control_Ch_4.#I#Ch4_amplitude</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>ModGain_Control_Ch_4.#I#Ch4_offset</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_1</name>
        <instanceName>Lo_1</instanceName>
        <visualName>Lo_1</visualName>
        <currentPosition>
          <x>615</x>
          <y>-430</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_1.#I#X</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_1.#I#Y</name>
            <expanded>true</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_10</name>
        <instanceName>Slice_4</instanceName>
        <visualName>Slice_4</visualName>
        <currentPosition>
          <x>360</x>
          <y>-310</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_11</name>
        <instanceName>Slice_5</instanceName>
        <visualName>Slice_5</visualName>
        <currentPosition>
          <x>360</x>
          <y>-260</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_12</name>
        <instanceName>Lo_3</instanceName>
        <visualName>Lo_3</visualName>
        <currentPosition>
          <x>615</x>
          <y>-165</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_12.#I#X</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_12.#I#Y</name>
            <expanded>true</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_13</name>
        <instanceName>Slice_6</instanceName>
        <visualName>Slice_6</visualName>
        <currentPosition>
          <x>360</x>
          <y>-180</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_14</name>
        <instanceName>Slice_7</instanceName>
        <visualName>Slice_7</visualName>
        <currentPosition>
          <x>360</x>
          <y>-130</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_15</name>
        <instanceName>Lo_4</instanceName>
        <visualName>Lo_4</visualName>
        <currentPosition>
          <x>615</x>
          <y>-35</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_15.#I#X</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_15.#I#Y</name>
            <expanded>true</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_16</name>
        <instanceName>Slice_8</instanceName>
        <visualName>Slice_8</visualName>
        <currentPosition>
          <x>360</x>
          <y>-50</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_17</name>
        <instanceName>Slice_9</instanceName>
        <visualName>Slice_9</visualName>
        <currentPosition>
          <x>360</x>
          <y>0</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="FpgaBlock">
        <name>block_18</name>
        <instanceName>EnvelopeModulator_1</instanceName>
        <visualName>EnvelopeModulator_1</visualName>
        <currentPosition>
          <x>990</x>
          <y>-415</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_18.#I#Dout</name>
            <expanded>true</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_19</name>
        <instanceName>Slice_10</instanceName>
        <visualName>Slice_10</visualName>
        <currentPosition>
          <x>815</x>
          <y>-410</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="RegisterBlock">
        <name>block_2</name>
        <instanceName>HVI_CH1</instanceName>
        <visualName>HVI_CH1</visualName>
        <currentPosition>
          <x>110</x>
          <y>-645</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="FpgaBlock">
        <name>block_20</name>
        <instanceName>EnvelopeModulator_2</instanceName>
        <visualName>EnvelopeModulator_2</visualName>
        <currentPosition>
          <x>990</x>
          <y>-310</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_20.#I#Dout</name>
            <expanded>true</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_21</name>
        <instanceName>Slice_11</instanceName>
        <visualName>Slice_11</visualName>
        <currentPosition>
          <x>815</x>
          <y>-305</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="FpgaBlock">
        <name>block_22</name>
        <instanceName>EnvelopeModulator_3</instanceName>
        <visualName>EnvelopeModulator_3</visualName>
        <currentPosition>
          <x>990</x>
          <y>-190</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_22.#I#Dout</name>
            <expanded>true</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_23</name>
        <instanceName>Slice_12</instanceName>
        <visualName>Slice_12</visualName>
        <currentPosition>
          <x>810</x>
          <y>-185</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="FpgaBlock">
        <name>block_24</name>
        <instanceName>EnvelopeModulator_4</instanceName>
        <visualName>EnvelopeModulator_4</visualName>
        <currentPosition>
          <x>990</x>
          <y>-60</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_24.#I#Dout</name>
            <expanded>true</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_25</name>
        <instanceName>Slice_13</instanceName>
        <visualName>Slice_13</visualName>
        <currentPosition>
          <x>810</x>
          <y>-55</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_26</name>
        <instanceName>Clock_5</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>820</x>
          <y>-260</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_27</name>
        <instanceName>nRst_5</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>820</x>
          <y>-235</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_28</name>
        <instanceName>Adder_stream_1</instanceName>
        <visualName>Adder_stream_1</visualName>
        <currentPosition>
          <x>1180</x>
          <y>-390</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_28.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_28.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_28.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_29</name>
        <instanceName>Adder_stream_2</instanceName>
        <visualName>Adder_stream_2</visualName>
        <currentPosition>
          <x>1180</x>
          <y>-150</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_29.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_29.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_29.#I#Dout</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="RegisterBlock">
        <name>block_3</name>
        <instanceName>PC_CH1</instanceName>
        <visualName>PC_CH1</visualName>
        <currentPosition>
          <x>110</x>
          <y>-390</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_30</name>
        <instanceName>Adder_stream_3</instanceName>
        <visualName>Adder_stream_3</visualName>
        <currentPosition>
          <x>1335</x>
          <y>-355</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_30.#I#A</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_30.#I#B</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_30.#I#Dout</name>
            <expanded>true</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_31</name>
        <instanceName>Mux2_1</instanceName>
        <visualName>Mux2_1</visualName>
        <currentPosition>
          <x>1465</x>
          <y>-510</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_32</name>
        <instanceName>Clock_6</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>1150</x>
          <y>-295</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_33</name>
        <instanceName>nRst_6</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>1150</x>
          <y>-260</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_34</name>
        <instanceName>Slice_15</instanceName>
        <visualName>Slice_15</visualName>
        <currentPosition>
          <x>490</x>
          <y>-625</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_4</name>
        <instanceName>Slice_1</instanceName>
        <visualName>Slice_1</visualName>
        <currentPosition>
          <x>360</x>
          <y>-500</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_5</name>
        <instanceName>Slice_14</instanceName>
        <visualName>Slice_14</visualName>
        <currentPosition>
          <x>990</x>
          <y>-530</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_6</name>
        <instanceName>Slice_2</instanceName>
        <visualName>Slice_2</visualName>
        <currentPosition>
          <x>360</x>
          <y>-420</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_7</name>
        <instanceName>Mux4_1</instanceName>
        <visualName>Mux4_1</visualName>
        <currentPosition>
          <x>1175</x>
          <y>-510</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_8</name>
        <instanceName>Lo_2</instanceName>
        <visualName>Lo_2</visualName>
        <currentPosition>
          <x>615</x>
          <y>-295</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>block_8.#I#X</name>
            <expanded>false</expanded>
          </interface>
          <interface>
            <name>block_8.#I#Y</name>
            <expanded>true</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>block_9</name>
        <instanceName>Slice_3</instanceName>
        <visualName>Slice_3</visualName>
        <currentPosition>
          <x>1335</x>
          <y>-580</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>clkLocked_2</name>
        <instanceName>clkLocked_2</instanceName>
        <visualName>ClkLocked</visualName>
        <currentPosition>
          <x>195</x>
          <y>175</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>clkLocked_3</name>
        <instanceName>clkLocked_3</instanceName>
        <visualName>ClkLocked</visualName>
        <currentPosition>
          <x>195</x>
          <y>755</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>clkLocked_4</name>
        <instanceName>clkLocked_4</instanceName>
        <visualName>ClkLocked</visualName>
        <currentPosition>
          <x>195</x>
          <y>1070</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>clock_1</name>
        <instanceName>clock_1</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>425</x>
          <y>-560</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>clock_2</name>
        <instanceName>clock_2</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>195</x>
          <y>115</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>clock_3</name>
        <instanceName>clock_3</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>195</x>
          <y>655</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>clock_4</name>
        <instanceName>clock_4</instanceName>
        <visualName>Clock</visualName>
        <currentPosition>
          <x>195</x>
          <y>1010</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>dOut1</name>
        <instanceName>dOut1</instanceName>
        <visualName>Dout1</visualName>
        <currentPosition>
          <x>1620</x>
          <y>-510</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>dOut1.#I#Dout1</name>
            <expanded>true</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>dOut2</name>
        <instanceName>dOut2</instanceName>
        <visualName>Dout2</visualName>
        <currentPosition>
          <x>1050</x>
          <y>250</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>dOut2.#I#Dout2</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>dOut3</name>
        <instanceName>dOut3</instanceName>
        <visualName>Dout3</visualName>
        <currentPosition>
          <x>1050</x>
          <y>830</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>dOut3.#I#Dout3</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>dOut4</name>
        <instanceName>dOut4</instanceName>
        <visualName>Dout4</visualName>
        <currentPosition>
          <x>1050</x>
          <y>1145</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces>
          <interface>
            <name>dOut4.#I#Dout4</name>
            <expanded>false</expanded>
          </interface>
        </interfaces>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>nRst_1</name>
        <instanceName>nRst_1</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>430</x>
          <y>-540</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>nRst_2</name>
        <instanceName>nRst_2</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>195</x>
          <y>140</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>nRst_3</name>
        <instanceName>nRst_3</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>195</x>
          <y>720</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
      <blockGraphicItem blockGraphicItemTypeName="Block">
        <name>nRst_4</name>
        <instanceName>nRst_4</instanceName>
        <visualName>nRst</visualName>
        <currentPosition>
          <x>195</x>
          <y>1035</y>
        </currentPosition>
        <flippedPorts>false</flippedPorts>
        <interfaces/>
      </blockGraphicItem>
    </blockGraphicItems>
    <commentGraphicItems/>
  </editor>

  <ProjectVersion>
    <major>1</major>
    <minor>6</minor>
    <revision>0</revision>
  </ProjectVersion>

</PathWaveFpgaProject>
