// Seed: 3480160225
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  input id_1;
  assign id_2 = id_1 ? 1 : id_2 ? 1 : id_2 ^ "";
  logic id_4;
  assign id_3[1] = 1'd0;
  logic id_5;
endmodule
