#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd47f90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd3bd40 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0xd7d2b0 .functor NOT 1, L_0xd7eae0, C4<0>, C4<0>, C4<0>;
L_0xd7e840 .functor XOR 1, L_0xd7e6e0, L_0xd7e7a0, C4<0>, C4<0>;
L_0xd7e9d0 .functor XOR 1, L_0xd7e840, L_0xd7e900, C4<0>, C4<0>;
v0xd7c5e0_0 .net *"_ivl_10", 0 0, L_0xd7e900;  1 drivers
v0xd7c6e0_0 .net *"_ivl_12", 0 0, L_0xd7e9d0;  1 drivers
v0xd7c7c0_0 .net *"_ivl_2", 0 0, L_0xd7e620;  1 drivers
v0xd7c8b0_0 .net *"_ivl_4", 0 0, L_0xd7e6e0;  1 drivers
v0xd7c990_0 .net *"_ivl_6", 0 0, L_0xd7e7a0;  1 drivers
v0xd7cac0_0 .net *"_ivl_8", 0 0, L_0xd7e840;  1 drivers
v0xd7cba0_0 .var "clk", 0 0;
v0xd7cc40_0 .var/2u "stats1", 159 0;
v0xd7cd00_0 .var/2u "strobe", 0 0;
v0xd7ce50_0 .net "tb_match", 0 0, L_0xd7eae0;  1 drivers
v0xd7cf10_0 .net "tb_mismatch", 0 0, L_0xd7d2b0;  1 drivers
v0xd7cfd0_0 .net "x", 0 0, v0xd79bd0_0;  1 drivers
v0xd7d070_0 .net "y", 0 0, v0xd79c90_0;  1 drivers
v0xd7d110_0 .net "z_dut", 0 0, L_0xd7e4c0;  1 drivers
v0xd7d1e0_0 .net "z_ref", 0 0, L_0xd7d420;  1 drivers
L_0xd7e620 .concat [ 1 0 0 0], L_0xd7d420;
L_0xd7e6e0 .concat [ 1 0 0 0], L_0xd7d420;
L_0xd7e7a0 .concat [ 1 0 0 0], L_0xd7e4c0;
L_0xd7e900 .concat [ 1 0 0 0], L_0xd7d420;
L_0xd7eae0 .cmp/eeq 1, L_0xd7e620, L_0xd7e9d0;
S_0xd4f960 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0xd3bd40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd7d380 .functor NOT 1, v0xd79c90_0, C4<0>, C4<0>, C4<0>;
L_0xd7d420 .functor OR 1, v0xd79bd0_0, L_0xd7d380, C4<0>, C4<0>;
v0xd49470_0 .net *"_ivl_0", 0 0, L_0xd7d380;  1 drivers
v0xd49510_0 .net "x", 0 0, v0xd79bd0_0;  alias, 1 drivers
v0xd796d0_0 .net "y", 0 0, v0xd79c90_0;  alias, 1 drivers
v0xd79770_0 .net "z", 0 0, L_0xd7d420;  alias, 1 drivers
S_0xd798b0 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0xd3bd40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0xd79af0_0 .net "clk", 0 0, v0xd7cba0_0;  1 drivers
v0xd79bd0_0 .var "x", 0 0;
v0xd79c90_0 .var "y", 0 0;
E_0xd250d0 .event negedge, v0xd79af0_0;
E_0xd25250/0 .event negedge, v0xd79af0_0;
E_0xd25250/1 .event posedge, v0xd79af0_0;
E_0xd25250 .event/or E_0xd25250/0, E_0xd25250/1;
S_0xd79d30 .scope module, "top_module1" "top_module" 3 76, 4 19 0, S_0xd3bd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd7e3c0 .functor OR 1, L_0xd7d680, L_0xd7da80, C4<0>, C4<0>;
L_0xd7e430 .functor AND 1, L_0xd7dc50, L_0xd7e260, C4<1>, C4<1>;
L_0xd7e4c0 .functor XOR 1, L_0xd7e3c0, L_0xd7e430, C4<0>, C4<0>;
v0xd7bca0_0 .net *"_ivl_0", 0 0, L_0xd7e3c0;  1 drivers
v0xd7bd80_0 .net *"_ivl_2", 0 0, L_0xd7e430;  1 drivers
v0xd7be60_0 .net "x", 0 0, v0xd79bd0_0;  alias, 1 drivers
v0xd7bf00_0 .net "y", 0 0, v0xd79c90_0;  alias, 1 drivers
v0xd7bfa0_0 .net "z", 0 0, L_0xd7e4c0;  alias, 1 drivers
v0xd7c090_0 .net "z1", 0 0, L_0xd7d680;  1 drivers
v0xd7c130_0 .net "z2", 0 0, L_0xd7da80;  1 drivers
v0xd7c200_0 .net "z3", 0 0, L_0xd7dc50;  1 drivers
v0xd7c2d0_0 .net "z4", 0 0, L_0xd7e260;  1 drivers
S_0xd79f10 .scope module, "inst_A1" "module_A" 4 27, 4 1 0, S_0xd79d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd7d5f0 .functor XOR 1, v0xd79bd0_0, v0xd79c90_0, C4<0>, C4<0>;
L_0xd7d680 .functor AND 1, L_0xd7d5f0, v0xd79bd0_0, C4<1>, C4<1>;
v0xd7a180_0 .net *"_ivl_0", 0 0, L_0xd7d5f0;  1 drivers
v0xd7a280_0 .net "x", 0 0, v0xd79bd0_0;  alias, 1 drivers
v0xd7a390_0 .net "y", 0 0, v0xd79c90_0;  alias, 1 drivers
v0xd7a480_0 .net "z", 0 0, L_0xd7d680;  alias, 1 drivers
S_0xd7a580 .scope module, "inst_A2" "module_A" 4 39, 4 1 0, S_0xd79d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd7dbe0 .functor XOR 1, v0xd79bd0_0, v0xd79c90_0, C4<0>, C4<0>;
L_0xd7dc50 .functor AND 1, L_0xd7dbe0, v0xd79bd0_0, C4<1>, C4<1>;
v0xd7a7d0_0 .net *"_ivl_0", 0 0, L_0xd7dbe0;  1 drivers
v0xd7a8d0_0 .net "x", 0 0, v0xd79bd0_0;  alias, 1 drivers
v0xd7a990_0 .net "y", 0 0, v0xd79c90_0;  alias, 1 drivers
v0xd7aa30_0 .net "z", 0 0, L_0xd7dc50;  alias, 1 drivers
S_0xd7ab30 .scope module, "inst_B1" "module_B" 4 33, 4 10 0, S_0xd79d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd7d7b0 .functor NOT 1, v0xd79c90_0, C4<0>, C4<0>, C4<0>;
L_0xd7d840 .functor AND 1, v0xd79bd0_0, L_0xd7d7b0, C4<1>, C4<1>;
L_0xd7d920 .functor NOT 1, v0xd79bd0_0, C4<0>, C4<0>, C4<0>;
L_0xd7d990 .functor AND 1, L_0xd7d920, v0xd79c90_0, C4<1>, C4<1>;
L_0xd7da80 .functor OR 1, L_0xd7d840, L_0xd7d990, C4<0>, C4<0>;
v0xd7adb0_0 .net *"_ivl_0", 0 0, L_0xd7d7b0;  1 drivers
v0xd7ae90_0 .net *"_ivl_2", 0 0, L_0xd7d840;  1 drivers
v0xd7af70_0 .net *"_ivl_4", 0 0, L_0xd7d920;  1 drivers
v0xd7b060_0 .net *"_ivl_6", 0 0, L_0xd7d990;  1 drivers
v0xd7b140_0 .net "x", 0 0, v0xd79bd0_0;  alias, 1 drivers
v0xd7b230_0 .net "y", 0 0, v0xd79c90_0;  alias, 1 drivers
v0xd7b360_0 .net "z", 0 0, L_0xd7da80;  alias, 1 drivers
S_0xd7b4a0 .scope module, "inst_B2" "module_B" 4 45, 4 10 0, S_0xd79d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0xd7dd80 .functor NOT 1, v0xd79c90_0, C4<0>, C4<0>, C4<0>;
L_0xd7de10 .functor AND 1, v0xd79bd0_0, L_0xd7dd80, C4<1>, C4<1>;
L_0xd7def0 .functor NOT 1, v0xd79bd0_0, C4<0>, C4<0>, C4<0>;
L_0xd7e170 .functor AND 1, L_0xd7def0, v0xd79c90_0, C4<1>, C4<1>;
L_0xd7e260 .functor OR 1, L_0xd7de10, L_0xd7e170, C4<0>, C4<0>;
v0xd7b6a0_0 .net *"_ivl_0", 0 0, L_0xd7dd80;  1 drivers
v0xd7b7a0_0 .net *"_ivl_2", 0 0, L_0xd7de10;  1 drivers
v0xd7b880_0 .net *"_ivl_4", 0 0, L_0xd7def0;  1 drivers
v0xd7b940_0 .net *"_ivl_6", 0 0, L_0xd7e170;  1 drivers
v0xd7ba20_0 .net "x", 0 0, v0xd79bd0_0;  alias, 1 drivers
v0xd7bac0_0 .net "y", 0 0, v0xd79c90_0;  alias, 1 drivers
v0xd7bb60_0 .net "z", 0 0, L_0xd7e260;  alias, 1 drivers
S_0xd7c430 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0xd3bd40;
 .timescale -12 -12;
E_0xd276b0 .event anyedge, v0xd7cd00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd7cd00_0;
    %nor/r;
    %assign/vec4 v0xd7cd00_0, 0;
    %wait E_0xd276b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd798b0;
T_1 ;
    %wait E_0xd25250;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0xd79c90_0, 0;
    %assign/vec4 v0xd79bd0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0xd798b0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd250d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xd3bd40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd7cba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd7cd00_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xd3bd40;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xd7cba0_0;
    %inv;
    %store/vec4 v0xd7cba0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xd3bd40;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd79af0_0, v0xd7cf10_0, v0xd7cfd0_0, v0xd7d070_0, v0xd7d1e0_0, v0xd7d110_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xd3bd40;
T_6 ;
    %load/vec4 v0xd7cc40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xd7cc40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd7cc40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0xd7cc40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd7cc40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd7cc40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd7cc40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xd3bd40;
T_7 ;
    %wait E_0xd25250;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd7cc40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7cc40_0, 4, 32;
    %load/vec4 v0xd7ce50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xd7cc40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7cc40_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd7cc40_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7cc40_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xd7d1e0_0;
    %load/vec4 v0xd7d1e0_0;
    %load/vec4 v0xd7d110_0;
    %xor;
    %load/vec4 v0xd7d1e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xd7cc40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7cc40_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xd7cc40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd7cc40_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/mt2015_q4/iter3/response4/top_module.sv";
