

================================================================
== Vitis HLS Report for 'SCIG_CIF_0_3'
================================================================
* Date:           Mon Oct 28 13:56:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SCIG_CIF_0_3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 14 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 17 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.55>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%inElem = alloca i64 1"   --->   Operation 18 'alloca' 'inElem' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%in_r_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:75]   --->   Operation 19 'read' 'in_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%valIn_data = trunc i64 %in_r_read" [stream_convolution_slideWindow.cpp:75]   --->   Operation 20 'trunc' 'valIn_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.00ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read" [stream_convolution_slideWindow.cpp:77]   --->   Operation 21 'write' 'write_ln77' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%icmp_ln131 = icmp_eq  i32 %valIn_data, i32 0" [stream_convolution_slideWindow.cpp:131]   --->   Operation 22 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.00>
ST_2 : Operation 23 [1/2] (1.00ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read" [stream_convolution_slideWindow.cpp:77]   --->   Operation 23 'write' 'write_ln77' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 24 [1/1] (1.00ns)   --->   "%in_r_read_32 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:79]   --->   Operation 24 'read' 'in_r_read_32' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%valIn_data_1 = trunc i64 %in_r_read_32" [stream_convolution_slideWindow.cpp:79]   --->   Operation 25 'trunc' 'valIn_data_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_32" [stream_convolution_slideWindow.cpp:81]   --->   Operation 26 'write' 'write_ln81' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 2.00>
ST_3 : Operation 27 [1/2] (1.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_32" [stream_convolution_slideWindow.cpp:81]   --->   Operation 27 'write' 'write_ln81' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 28 [1/1] (1.00ns)   --->   "%in_r_read_33 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:83]   --->   Operation 28 'read' 'in_r_read_33' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%valIn_data_2 = trunc i64 %in_r_read_33" [stream_convolution_slideWindow.cpp:83]   --->   Operation 29 'trunc' 'valIn_data_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (1.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_33" [stream_convolution_slideWindow.cpp:85]   --->   Operation 30 'write' 'write_ln85' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 2.00>
ST_4 : Operation 31 [1/2] (1.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_33" [stream_convolution_slideWindow.cpp:85]   --->   Operation 31 'write' 'write_ln85' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 32 [1/1] (1.00ns)   --->   "%in_r_read_34 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:87]   --->   Operation 32 'read' 'in_r_read_34' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%valIn_data_3 = trunc i64 %in_r_read_34" [stream_convolution_slideWindow.cpp:87]   --->   Operation 33 'trunc' 'valIn_data_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [2/2] (1.00ns)   --->   "%write_ln89 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_34" [stream_convolution_slideWindow.cpp:89]   --->   Operation 34 'write' 'write_ln89' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 2.00>
ST_5 : Operation 35 [1/2] (1.00ns)   --->   "%write_ln89 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_34" [stream_convolution_slideWindow.cpp:89]   --->   Operation 35 'write' 'write_ln89' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 36 [1/1] (1.00ns)   --->   "%in_r_read_35 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:91]   --->   Operation 36 'read' 'in_r_read_35' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 37 [2/2] (1.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_35" [stream_convolution_slideWindow.cpp:93]   --->   Operation 37 'write' 'write_ln93' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 2.00>
ST_6 : Operation 38 [1/2] (1.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_35" [stream_convolution_slideWindow.cpp:93]   --->   Operation 38 'write' 'write_ln93' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 39 [1/1] (1.00ns)   --->   "%in_r_read_36 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:95]   --->   Operation 39 'read' 'in_r_read_36' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%valIn_data_4 = trunc i64 %in_r_read_36" [stream_convolution_slideWindow.cpp:95]   --->   Operation 40 'trunc' 'valIn_data_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [2/2] (1.00ns)   --->   "%write_ln97 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_36" [stream_convolution_slideWindow.cpp:97]   --->   Operation 41 'write' 'write_ln97' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 2.00>
ST_7 : Operation 42 [1/2] (1.00ns)   --->   "%write_ln97 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_36" [stream_convolution_slideWindow.cpp:97]   --->   Operation 42 'write' 'write_ln97' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 43 [1/1] (1.00ns)   --->   "%in_r_read_37 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:99]   --->   Operation 43 'read' 'in_r_read_37' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 44 [2/2] (1.00ns)   --->   "%write_ln101 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_37" [stream_convolution_slideWindow.cpp:101]   --->   Operation 44 'write' 'write_ln101' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 2.00>
ST_8 : Operation 45 [1/2] (1.00ns)   --->   "%write_ln101 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_37" [stream_convolution_slideWindow.cpp:101]   --->   Operation 45 'write' 'write_ln101' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 46 [1/1] (1.00ns)   --->   "%in_r_read_38 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:103]   --->   Operation 46 'read' 'in_r_read_38' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 47 [2/2] (1.00ns)   --->   "%write_ln105 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_38" [stream_convolution_slideWindow.cpp:105]   --->   Operation 47 'write' 'write_ln105' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 12.5>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%spectopmodule_ln66 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [stream_convolution_slideWindow.cpp:66]   --->   Operation 48 'spectopmodule' 'spectopmodule_ln66' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln66 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0" [stream_convolution_slideWindow.cpp:66]   --->   Operation 49 'specinterface' 'specinterface_ln66' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%padValue_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %padValue"   --->   Operation 50 'read' 'padValue_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_r"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_r"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %padValue"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %padValue, void @empty_5, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/2] (1.00ns)   --->   "%write_ln105 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_38" [stream_convolution_slideWindow.cpp:105]   --->   Operation 57 'write' 'write_ln105' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %inElem, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %fpga_resource_hint.if.else139.2, void %if.then" [stream_convolution_slideWindow.cpp:131]   --->   Operation 59 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %valIn_data_4, i32 %valIn_data_2" [stream_convolution_slideWindow.cpp:236]   --->   Operation 60 'mul' 'KER_size_0' <Predicate = (!icmp_ln131)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%specfucore_ln239 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615" [stream_convolution_slideWindow.cpp:239]   --->   Operation 61 'specfucore' 'specfucore_ln239' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%empty_27 = wait i32 @_ssdm_op_Wait"   --->   Operation 62 'wait' 'empty_27' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_9 : Operation 63 [2/2] (6.91ns)   --->   "%mul44 = mul i32 %valIn_data_1, i32 1672" [stream_convolution_slideWindow.cpp:79]   --->   Operation 63 'mul' 'mul44' <Predicate = (icmp_ln131)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%empty = trunc i32 %padValue_read"   --->   Operation 64 'trunc' 'empty' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%empty_26 = wait i32 @_ssdm_op_Wait"   --->   Operation 65 'wait' 'empty_26' <Predicate = (icmp_ln131)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 12.5>
ST_10 : Operation 66 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %KER_size_0, i32 %valIn_data_2" [stream_convolution_slideWindow.cpp:237]   --->   Operation 66 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%specfucore_ln240 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615" [stream_convolution_slideWindow.cpp:240]   --->   Operation 67 'specfucore' 'specfucore_ln240' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 12.5>
ST_11 : Operation 68 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %KER_size_1, i32 %valIn_data_3" [stream_convolution_slideWindow.cpp:238]   --->   Operation 68 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%specfucore_ln241 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615" [stream_convolution_slideWindow.cpp:241]   --->   Operation 69 'specfucore' 'specfucore_ln241' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 4.14>
ST_12 : Operation 70 [2/2] (4.14ns)   --->   "%call_ln238 = call void @SCIG_CIF_0_3_Pipeline_VITIS_LOOP_242_6, i32 %KER_bound, i64 %in_r, i64 %out_r" [stream_convolution_slideWindow.cpp:238]   --->   Operation 70 'call' 'call_ln238' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [stream_convolution_slideWindow.cpp:236]   --->   Operation 71 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%rend80 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin3" [stream_convolution_slideWindow.cpp:236]   --->   Operation 72 'specregionend' 'rend80' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [stream_convolution_slideWindow.cpp:237]   --->   Operation 73 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%rend78 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin4" [stream_convolution_slideWindow.cpp:237]   --->   Operation 74 'specregionend' 'rend78' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [stream_convolution_slideWindow.cpp:238]   --->   Operation 75 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [stream_convolution_slideWindow.cpp:238]   --->   Operation 76 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln238 = call void @SCIG_CIF_0_3_Pipeline_VITIS_LOOP_242_6, i32 %KER_bound, i64 %in_r, i64 %out_r" [stream_convolution_slideWindow.cpp:238]   --->   Operation 77 'call' 'call_ln238' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end152"   --->   Operation 78 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 6.91>
ST_14 : Operation 79 [1/2] (6.91ns)   --->   "%mul44 = mul i32 %valIn_data_1, i32 1672" [stream_convolution_slideWindow.cpp:79]   --->   Operation 79 'mul' 'mul44' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 10> <Delay = 4.91>
ST_15 : Operation 80 [2/2] (4.91ns)   --->   "%call_ln79 = call void @SCIG_CIF_0_3_Pipeline_VITIS_LOOP_155_1, i32 %mul44, i16 %inElem, i16 %empty, i64 %in_r, i64 %out_r" [stream_convolution_slideWindow.cpp:79]   --->   Operation 80 'call' 'call_ln79' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 11> <Delay = 4.25>
ST_16 : Operation 81 [1/2] (4.25ns)   --->   "%call_ln79 = call void @SCIG_CIF_0_3_Pipeline_VITIS_LOOP_155_1, i32 %mul44, i16 %inElem, i16 %empty, i64 %in_r, i64 %out_r" [stream_convolution_slideWindow.cpp:79]   --->   Operation 81 'call' 'call_ln79' <Predicate = true> <Delay = 4.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end152"   --->   Operation 82 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 17 <SV = 13> <Delay = 0.00>
ST_17 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln248 = ret" [stream_convolution_slideWindow.cpp:248]   --->   Operation 83 'ret' 'ret_ln248' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.552ns
The critical path consists of the following:
	axis read operation ('in_r_read', stream_convolution_slideWindow.cpp:75) on port 'in_r' (stream_convolution_slideWindow.cpp:75) [14]  (1.000 ns)
	'icmp' operation 1 bit ('icmp_ln131', stream_convolution_slideWindow.cpp:131) [35]  (2.552 ns)

 <State 2>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_r_read_32', stream_convolution_slideWindow.cpp:79) on port 'in_r' (stream_convolution_slideWindow.cpp:79) [17]  (1.000 ns)
	axis write operation ('write_ln81', stream_convolution_slideWindow.cpp:81) on port 'out_r' (stream_convolution_slideWindow.cpp:81) [19]  (1.000 ns)

 <State 3>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_r_read_33', stream_convolution_slideWindow.cpp:83) on port 'in_r' (stream_convolution_slideWindow.cpp:83) [20]  (1.000 ns)
	axis write operation ('write_ln85', stream_convolution_slideWindow.cpp:85) on port 'out_r' (stream_convolution_slideWindow.cpp:85) [22]  (1.000 ns)

 <State 4>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_r_read_34', stream_convolution_slideWindow.cpp:87) on port 'in_r' (stream_convolution_slideWindow.cpp:87) [23]  (1.000 ns)
	axis write operation ('write_ln89', stream_convolution_slideWindow.cpp:89) on port 'out_r' (stream_convolution_slideWindow.cpp:89) [25]  (1.000 ns)

 <State 5>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_r_read_35', stream_convolution_slideWindow.cpp:91) on port 'in_r' (stream_convolution_slideWindow.cpp:91) [26]  (1.000 ns)
	axis write operation ('write_ln93', stream_convolution_slideWindow.cpp:93) on port 'out_r' (stream_convolution_slideWindow.cpp:93) [27]  (1.000 ns)

 <State 6>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_r_read_36', stream_convolution_slideWindow.cpp:95) on port 'in_r' (stream_convolution_slideWindow.cpp:95) [28]  (1.000 ns)
	axis write operation ('write_ln97', stream_convolution_slideWindow.cpp:97) on port 'out_r' (stream_convolution_slideWindow.cpp:97) [30]  (1.000 ns)

 <State 7>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_r_read_37', stream_convolution_slideWindow.cpp:99) on port 'in_r' (stream_convolution_slideWindow.cpp:99) [31]  (1.000 ns)
	axis write operation ('write_ln101', stream_convolution_slideWindow.cpp:101) on port 'out_r' (stream_convolution_slideWindow.cpp:101) [32]  (1.000 ns)

 <State 8>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_r_read_38', stream_convolution_slideWindow.cpp:103) on port 'in_r' (stream_convolution_slideWindow.cpp:103) [33]  (1.000 ns)
	axis write operation ('write_ln105', stream_convolution_slideWindow.cpp:105) on port 'out_r' (stream_convolution_slideWindow.cpp:105) [34]  (1.000 ns)

 <State 9>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_size_0', stream_convolution_slideWindow.cpp:236) [40]  (12.592 ns)

 <State 10>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_size_1', stream_convolution_slideWindow.cpp:237) [44]  (12.592 ns)

 <State 11>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_bound', stream_convolution_slideWindow.cpp:238) [48]  (12.592 ns)

 <State 12>: 4.140ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln238', stream_convolution_slideWindow.cpp:238) to 'SCIG_CIF_0_3_Pipeline_VITIS_LOOP_242_6' [52]  (4.140 ns)

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul44', stream_convolution_slideWindow.cpp:79) [55]  (6.912 ns)

 <State 15>: 4.910ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln79', stream_convolution_slideWindow.cpp:79) to 'SCIG_CIF_0_3_Pipeline_VITIS_LOOP_155_1' [58]  (4.910 ns)

 <State 16>: 4.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln79', stream_convolution_slideWindow.cpp:79) to 'SCIG_CIF_0_3_Pipeline_VITIS_LOOP_155_1' [58]  (4.254 ns)

 <State 17>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
