// BMM LOC annotation file.
//
// Release 13.1 - Data2MEM O.40d, build 1.9 Aug 19, 2010
// Copyright (c) 1995-2015 Xilinx, Inc.  All rights reserved.


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'microblaze_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP microblaze_0 MICROBLAZE-LE 100


    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'microblaze_0' address space 'microblaze_0_bram_block_combined' 0x00000000:0x00007FFF (32 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE microblaze_0_bram_block_combined RAMB16 [0x00000000:0x00007FFF]
        BUS_BLOCK
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0 [31:30] INPUT = microblaze_0_bram_block_combined_0.mem PLACED = X0Y20;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1 [29:28] INPUT = microblaze_0_bram_block_combined_1.mem PLACED = X0Y22;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_2 [27:26] INPUT = microblaze_0_bram_block_combined_2.mem PLACED = X1Y24;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_3 [25:24] INPUT = microblaze_0_bram_block_combined_3.mem PLACED = X1Y26;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_4 [23:22] INPUT = microblaze_0_bram_block_combined_4.mem PLACED = X1Y12;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_5 [21:20] INPUT = microblaze_0_bram_block_combined_5.mem PLACED = X1Y14;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_6 [19:18] INPUT = microblaze_0_bram_block_combined_6.mem PLACED = X1Y18;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_7 [17:16] INPUT = microblaze_0_bram_block_combined_7.mem PLACED = X1Y20;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_8 [15:14] INPUT = microblaze_0_bram_block_combined_8.mem PLACED = X0Y12;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_9 [13:12] INPUT = microblaze_0_bram_block_combined_9.mem PLACED = X0Y14;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_10 [11:10] INPUT = microblaze_0_bram_block_combined_10.mem PLACED = X0Y24;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_11 [9:8] INPUT = microblaze_0_bram_block_combined_11.mem PLACED = X0Y26;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_12 [7:6] INPUT = microblaze_0_bram_block_combined_12.mem PLACED = X0Y16;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_13 [5:4] INPUT = microblaze_0_bram_block_combined_13.mem PLACED = X0Y18;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_14 [3:2] INPUT = microblaze_0_bram_block_combined_14.mem PLACED = X1Y16;
            microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_15 [1:0] INPUT = microblaze_0_bram_block_combined_15.mem PLACED = X1Y22;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;

