#Build: Fabric Compiler 2021.1-SP7.3, Build 94852, May 25 15:09 2022
#Install: D:\Softwares\PDS_2021.1-SP7.3-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: thesame
Generated by Fabric Compiler (version 2021.1-SP7.3 build 94852) at Mon Feb 27 21:29:46 2023
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Start rtl-analyze.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_decoder.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_decoder.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_decoder.v(line number: 3)] Analyzing module m_decoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_decoder.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_bps.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_bps.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_bps.v(line number: 3)] Analyzing module m_bps (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_bps.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/videocnt/video_pixel_counter.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/videocnt/video_pixel_counter.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/videocnt/video_pixel_counter.v(line number: 2)] Analyzing module video_pixel_counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/videocnt/video_pixel_counter.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_s2p.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_s2p.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_s2p.v(line number: 3)] Analyzing module m_s2p (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_s2p.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/colorbar/color_bar.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/colorbar/color_bar.v
I: Found Verilog include file D:/Projects/FPGA_match/jichuang/pango_school_match/source/colorbar/video_define.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/colorbar/color_bar.v(line number: 34)] Analyzing module color_bar (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/colorbar/color_bar.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/top.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/top.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/top.v(line number: 1)] Analyzing module top_uart_cmd_resolve (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/top.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v(line number: 3)] Analyzing module top_video_zone_display (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/video_zone_judge.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/video_zone_judge.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/video_zone_judge.v(line number: 3)] Analyzing module video_zone_judge (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/video_zone_judge.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/serdes_4b_10to1.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/serdes_4b_10to1.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/dvi_encoder.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/dvi_encoder.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/dvi_encoder.v successfully.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v
I: Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v
I: Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 20)] Analyzing module video_clk_gen (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Projects/FPGA_match/jichuang/pango_school_match} D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v successfully.
I: Module "top_video_zone_display" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Module "top_video_zone_display" is set as top module.
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v(line number: 3)] Elaborating module top_video_zone_display
I: top_video_zone_display parameter value:
    UART_BPS_RATE = 32'b00000000000000011100001000000000
    BPS_DLY_BIT = 32'b00000000000000000010000111101000
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/video_zone_judge.v(line number: 3)] Elaborating module video_zone_judge
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/top.v(line number: 1)] Elaborating module top_uart_cmd_resolve
I: top_video_zone_display.u_top_uart_cmd_resolve parameter value:
    UART_BPS_RATE = 32'b00000000000000011100001000000000
    BPS_DLY_BIT = 32'b00000000000000000010000111101000
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_bps.v(line number: 3)] Elaborating module m_bps
I: top_video_zone_display.u_top_uart_cmd_resolve.u_m_bps parameter value:
    UART_BPS_RATE = 32'b00000000000000011100001000000000
    CLK_PERIORD = 32'b00000000000000000000000000010100
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_s2p.v(line number: 3)] Elaborating module m_s2p
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_decoder.v(line number: 3)] Elaborating module m_decoder
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/videocnt/video_pixel_counter.v(line number: 2)] Elaborating module video_pixel_counter
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/colorbar/color_bar.v(line number: 34)] Elaborating module color_bar
I: top_video_zone_display.u_color_bar parameter value:
    H_ACTIVE = 16'b0000010100000000
    H_FP = 16'b0000000001101110
    H_SYNC = 16'b0000000000101000
    H_BP = 16'b0000000011011100
    V_ACTIVE = 16'b0000001011010000
    V_FP = 16'b0000000000000101
    V_SYNC = 16'b0000000000000101
    V_BP = 16'b0000000000010100
    HS_POL = 1'b1
    VS_POL = 1'b1
    H_TOTAL = 16'b0000011001110010
    V_TOTAL = 16'b0000001011101110
    WHITE_R = 8'b11111111
    WHITE_G = 8'b11111111
    WHITE_B = 8'b11111111
    YELLOW_R = 8'b11111111
    YELLOW_G = 8'b11111111
    YELLOW_B = 8'b00000000
    CYAN_R = 8'b00000000
    CYAN_G = 8'b11111111
    CYAN_B = 8'b11111111
    GREEN_R = 8'b00000000
    GREEN_G = 8'b11111111
    GREEN_B = 8'b00000000
    MAGENTA_R = 8'b11111111
    MAGENTA_G = 8'b00000000
    MAGENTA_B = 8'b11111111
    RED_R = 8'b11111111
    RED_G = 8'b00000000
    RED_B = 8'b00000000
    BLUE_R = 8'b00000000
    BLUE_G = 8'b00000000
    BLUE_B = 8'b11111111
    BLACK_R = 8'b00000000
    BLACK_G = 8'b00000000
    BLACK_B = 8'b00000000
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 20)] Elaborating module video_clk_gen
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 22051)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 120)] Net clkfb in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 123)] Net pfden in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 124)] Net clkout0_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 125)] Net clkout0_2pad_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 126)] Net clkout1_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 127)] Net clkout2_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 128)] Net clkout3_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 129)] Net clkout4_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 130)] Net clkout5_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 131)] Net dyn_idiv in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 132)] Net dyn_odiv0 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 133)] Net dyn_odiv1 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 134)] Net dyn_odiv2 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 135)] Net dyn_odiv3 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 136)] Net dyn_odiv4 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 137)] Net dyn_fdiv in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 138)] Net dyn_duty0 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 139)] Net dyn_duty1 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 140)] Net dyn_duty2 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 141)] Net dyn_duty3 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 142)] Net dyn_duty4 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[0] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[1] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[2] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[3] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[4] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[5] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[6] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[7] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[8] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[9] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[10] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[11] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[12] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[0] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[1] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[2] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[3] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[4] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[5] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[6] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[7] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[8] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[9] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[10] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[11] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[12] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[0] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[1] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[2] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[3] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[4] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[5] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[6] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[7] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[8] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[9] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[10] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[11] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[12] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[0] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[1] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[2] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[3] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[4] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[5] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[6] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[7] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[8] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[9] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[10] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[11] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[12] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[0] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[1] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[2] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[3] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[4] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[5] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[6] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[7] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[8] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[9] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[10] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[11] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
W: Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[12] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/dvi_encoder.v(line number: 2)] Elaborating module dvi_encoder
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: top_video_zone_display.rgb2dvi.encb parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: top_video_zone_display.rgb2dvi.encr parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode
I: top_video_zone_display.rgb2dvi.encg parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011
I: Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 20688)] Elaborating module GTP_OSERDES
I: Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 20846)] Elaborating module GTP_OUTBUFT
Executing : rtl-elaborate successfully. Time elapsed: 0.018s wall, 0.016s user + 0.000s system = 0.016s CPU (85.7%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (157.2%)

Start rtl-infer.
Executing : rtl-infer successfully. Time elapsed: 0.179s wall, 0.125s user + 0.047s system = 0.172s CPU (95.8%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.026s wall, 0.031s user + 0.000s system = 0.031s CPU (122.1%)

Start FSM inference.
I: FSM state_c_fsm[3:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.015s wall, 0.016s user + 0.000s system = 0.016s CPU (103.2%)

Start sdm2adm.
I: Constant propagation done on N310_1 (bmsWIDEMUX).
I: Constant propagation done on N280 (bmsWIDEMUX).
I: Constant propagation done on N346_1 (bmsWIDEMUX).
I: Constant propagation done on N328_1 (bmsWIDEMUX).
I: Constant propagation done on N287 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.037s wall, 0.031s user + 0.000s system = 0.031s CPU (85.5%)

Saving design to DB.
Action compile: Real time elapsed is 2.000 sec
Action compile: CPU time elapsed is 1.313 sec
Current time: Mon Feb 27 21:29:47 2023
Action compile: Peak memory pool usage is 100,515,840 bytes
