Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Sep  5 00:11:24 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/default/mul8/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  64          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (15)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src11_reg[0]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src12_reg[0]/C
src12_reg[1]/C
src12_reg[2]/C
src13_reg[0]/C
src13_reg[1]/C
src14_reg[0]/C
src1_reg[0]/C
src1_reg[1]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src11_reg[0]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src12_reg[0]/D
src12_reg[1]/D
src12_reg[2]/D
src13_reg[0]/D
src13_reg[1]/D
src14_reg[0]/D
src1_reg[0]/D
src1_reg[1]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   80          inf        0.000                      0                   80           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src5_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.272ns  (logic 4.831ns (58.398%)  route 3.441ns (41.602%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  src5_reg[3]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[3]/Q
                         net (fo=7, routed)           0.812     1.153    compressor/comp/gpc0/lut6_2_inst1/I1
    SLICE_X2Y67                                                       r  compressor/comp/gpc0/lut6_2_inst1/LUT6/I1
    SLICE_X2Y67          LUT6 (Prop_lut6_I1_O)        0.097     1.250 r  compressor/comp/gpc0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.250    compressor/comp/gpc0/lut6_2_inst1_n_1
    SLICE_X2Y67                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.682 r  compressor/comp/gpc0/carry4_inst0/O[2]
                         net (fo=4, routed)           0.443     2.125    compressor/comp/gpc44/lut6_2_inst1/I4
    SLICE_X2Y65                                                       r  compressor/comp/gpc44/lut6_2_inst1/LUT6/I4
    SLICE_X2Y65          LUT6 (Prop_lut6_I4_O)        0.217     2.342 r  compressor/comp/gpc44/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.342    compressor/comp/gpc44/lut6_2_inst1_n_1
    SLICE_X2Y65                                                       r  compressor/comp/gpc44/carry4_inst0/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.823 r  compressor/comp/gpc44/carry4_inst0/O[3]
                         net (fo=2, routed)           0.689     3.512    compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_gene10_0[3]
    SLICE_X0Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop9/I1
    SLICE_X0Y63          LUT2 (Prop_lut2_I1_O)        0.222     3.734 r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop9/O
                         net (fo=1, routed)           0.000     3.734    compressor/ra/ra/rowadder_0/cascade_fa_15/prop[9]
    SLICE_X0Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/S[1]
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.146 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.146    compressor/ra/ra/rowadder_0/cascade_fa_15/carryout[11]
    SLICE_X0Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst3/CI
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.376 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst3/O[1]
                         net (fo=1, routed)           1.498     5.873    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.399     8.272 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.272    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.120ns  (logic 4.674ns (57.561%)  route 3.446ns (42.439%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  src5_reg[3]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[3]/Q
                         net (fo=7, routed)           0.812     1.153    compressor/comp/gpc0/lut6_2_inst1/I1
    SLICE_X2Y67                                                       r  compressor/comp/gpc0/lut6_2_inst1/LUT6/I1
    SLICE_X2Y67          LUT6 (Prop_lut6_I1_O)        0.097     1.250 r  compressor/comp/gpc0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.250    compressor/comp/gpc0/lut6_2_inst1_n_1
    SLICE_X2Y67                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.682 r  compressor/comp/gpc0/carry4_inst0/O[2]
                         net (fo=4, routed)           0.443     2.125    compressor/comp/gpc44/lut6_2_inst1/I4
    SLICE_X2Y65                                                       r  compressor/comp/gpc44/lut6_2_inst1/LUT6/I4
    SLICE_X2Y65          LUT6 (Prop_lut6_I4_O)        0.217     2.342 r  compressor/comp/gpc44/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.342    compressor/comp/gpc44/lut6_2_inst1_n_1
    SLICE_X2Y65                                                       r  compressor/comp/gpc44/carry4_inst0/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.823 r  compressor/comp/gpc44/carry4_inst0/O[3]
                         net (fo=2, routed)           0.689     3.512    compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_gene10_0[3]
    SLICE_X0Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop9/I1
    SLICE_X0Y63          LUT2 (Prop_lut2_I1_O)        0.222     3.734 r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop9/O
                         net (fo=1, routed)           0.000     3.734    compressor/ra/ra/rowadder_0/cascade_fa_15/prop[9]
    SLICE_X0Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/S[1]
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.211 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/O[3]
                         net (fo=1, routed)           1.502     5.713    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.407     8.120 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.120    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.114ns  (logic 4.785ns (58.967%)  route 3.330ns (41.033%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  src5_reg[3]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[3]/Q
                         net (fo=7, routed)           0.812     1.153    compressor/comp/gpc0/lut6_2_inst1/I1
    SLICE_X2Y67                                                       r  compressor/comp/gpc0/lut6_2_inst1/LUT6/I1
    SLICE_X2Y67          LUT6 (Prop_lut6_I1_O)        0.097     1.250 r  compressor/comp/gpc0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.250    compressor/comp/gpc0/lut6_2_inst1_n_1
    SLICE_X2Y67                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.682 r  compressor/comp/gpc0/carry4_inst0/O[2]
                         net (fo=4, routed)           0.443     2.125    compressor/comp/gpc44/lut6_2_inst1/I4
    SLICE_X2Y65                                                       r  compressor/comp/gpc44/lut6_2_inst1/LUT6/I4
    SLICE_X2Y65          LUT6 (Prop_lut6_I4_O)        0.217     2.342 r  compressor/comp/gpc44/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.342    compressor/comp/gpc44/lut6_2_inst1_n_1
    SLICE_X2Y65                                                       r  compressor/comp/gpc44/carry4_inst0/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.823 r  compressor/comp/gpc44/carry4_inst0/O[3]
                         net (fo=2, routed)           0.689     3.512    compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_gene10_0[3]
    SLICE_X0Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop9/I1
    SLICE_X0Y63          LUT2 (Prop_lut2_I1_O)        0.222     3.734 r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop9/O
                         net (fo=1, routed)           0.000     3.734    compressor/ra/ra/rowadder_0/cascade_fa_15/prop[9]
    SLICE_X0Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/S[1]
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.146 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.146    compressor/ra/ra/rowadder_0/cascade_fa_15/carryout[11]
    SLICE_X0Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst3/CI
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     4.327 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst3/O[2]
                         net (fo=1, routed)           1.386     5.713    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.402     8.114 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.114    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.106ns  (logic 4.646ns (57.309%)  route 3.461ns (42.691%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  src5_reg[3]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[3]/Q
                         net (fo=7, routed)           0.812     1.153    compressor/comp/gpc0/lut6_2_inst1/I1
    SLICE_X2Y67                                                       r  compressor/comp/gpc0/lut6_2_inst1/LUT6/I1
    SLICE_X2Y67          LUT6 (Prop_lut6_I1_O)        0.097     1.250 r  compressor/comp/gpc0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.250    compressor/comp/gpc0/lut6_2_inst1_n_1
    SLICE_X2Y67                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.682 r  compressor/comp/gpc0/carry4_inst0/O[2]
                         net (fo=4, routed)           0.443     2.125    compressor/comp/gpc44/lut6_2_inst1/I4
    SLICE_X2Y65                                                       r  compressor/comp/gpc44/lut6_2_inst1/LUT6/I4
    SLICE_X2Y65          LUT6 (Prop_lut6_I4_O)        0.217     2.342 r  compressor/comp/gpc44/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.342    compressor/comp/gpc44/lut6_2_inst1_n_1
    SLICE_X2Y65                                                       r  compressor/comp/gpc44/carry4_inst0/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.823 r  compressor/comp/gpc44/carry4_inst0/O[3]
                         net (fo=2, routed)           0.689     3.512    compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_gene10_0[3]
    SLICE_X0Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop9/I1
    SLICE_X0Y63          LUT2 (Prop_lut2_I1_O)        0.222     3.734 r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop9/O
                         net (fo=1, routed)           0.000     3.734    compressor/ra/ra/rowadder_0/cascade_fa_15/prop[9]
    SLICE_X0Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/S[1]
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.166 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/O[2]
                         net (fo=1, routed)           1.517     5.683    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.424     8.106 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.106    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.099ns  (logic 4.761ns (58.789%)  route 3.338ns (41.211%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  src5_reg[3]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[3]/Q
                         net (fo=7, routed)           0.812     1.153    compressor/comp/gpc0/lut6_2_inst1/I1
    SLICE_X2Y67                                                       r  compressor/comp/gpc0/lut6_2_inst1/LUT6/I1
    SLICE_X2Y67          LUT6 (Prop_lut6_I1_O)        0.097     1.250 r  compressor/comp/gpc0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.250    compressor/comp/gpc0/lut6_2_inst1_n_1
    SLICE_X2Y67                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.682 r  compressor/comp/gpc0/carry4_inst0/O[2]
                         net (fo=4, routed)           0.443     2.125    compressor/comp/gpc44/lut6_2_inst1/I4
    SLICE_X2Y65                                                       r  compressor/comp/gpc44/lut6_2_inst1/LUT6/I4
    SLICE_X2Y65          LUT6 (Prop_lut6_I4_O)        0.217     2.342 r  compressor/comp/gpc44/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.342    compressor/comp/gpc44/lut6_2_inst1_n_1
    SLICE_X2Y65                                                       r  compressor/comp/gpc44/carry4_inst0/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.823 r  compressor/comp/gpc44/carry4_inst0/O[3]
                         net (fo=2, routed)           0.689     3.512    compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_gene10_0[3]
    SLICE_X0Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop9/I1
    SLICE_X0Y63          LUT2 (Prop_lut2_I1_O)        0.222     3.734 r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop9/O
                         net (fo=1, routed)           0.000     3.734    compressor/ra/ra/rowadder_0/cascade_fa_15/prop[9]
    SLICE_X0Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/S[1]
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.146 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.146    compressor/ra/ra/rowadder_0/cascade_fa_15/carryout[11]
    SLICE_X0Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst3/CI
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.305 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst3/O[0]
                         net (fo=1, routed)           1.394     5.699    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.400     8.099 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.099    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.091ns  (logic 4.800ns (59.327%)  route 3.291ns (40.673%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  src5_reg[3]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[3]/Q
                         net (fo=7, routed)           0.812     1.153    compressor/comp/gpc0/lut6_2_inst1/I1
    SLICE_X2Y67                                                       r  compressor/comp/gpc0/lut6_2_inst1/LUT6/I1
    SLICE_X2Y67          LUT6 (Prop_lut6_I1_O)        0.097     1.250 r  compressor/comp/gpc0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.250    compressor/comp/gpc0/lut6_2_inst1_n_1
    SLICE_X2Y67                                                       r  compressor/comp/gpc0/carry4_inst0/S[1]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     1.682 r  compressor/comp/gpc0/carry4_inst0/O[2]
                         net (fo=4, routed)           0.443     2.125    compressor/comp/gpc44/lut6_2_inst1/I4
    SLICE_X2Y65                                                       r  compressor/comp/gpc44/lut6_2_inst1/LUT6/I4
    SLICE_X2Y65          LUT6 (Prop_lut6_I4_O)        0.217     2.342 r  compressor/comp/gpc44/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.342    compressor/comp/gpc44/lut6_2_inst1_n_1
    SLICE_X2Y65                                                       r  compressor/comp/gpc44/carry4_inst0/S[1]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.823 r  compressor/comp/gpc44/carry4_inst0/O[3]
                         net (fo=2, routed)           0.689     3.512    compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_gene10_0[3]
    SLICE_X0Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop9/I1
    SLICE_X0Y63          LUT2 (Prop_lut2_I1_O)        0.222     3.734 r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop9/O
                         net (fo=1, routed)           0.000     3.734    compressor/ra/ra/rowadder_0/cascade_fa_15/prop[9]
    SLICE_X0Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/S[1]
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.146 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.146    compressor/ra/ra/rowadder_0/cascade_fa_15/carryout[11]
    SLICE_X0Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst3/CI
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     4.319 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst3/CO[2]
                         net (fo=1, routed)           1.347     5.666    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.425     8.091 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.091    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.668ns  (logic 4.398ns (57.362%)  route 3.269ns (42.638%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[0]/Q
                         net (fo=3, routed)           0.796     1.137    compressor/comp/gpc0/O2[5]
    SLICE_X2Y67                                                       r  compressor/comp/gpc0/lut5_prop0/I4
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.097     1.234 r  compressor/comp/gpc0/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.234    compressor/comp/gpc0/lut5_prop0_n_0
    SLICE_X2Y67                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.537 r  compressor/comp/gpc0/carry4_inst0/O[1]
                         net (fo=2, routed)           0.611     2.148    compressor/comp/gpc44/dst[0]
    SLICE_X2Y65                                                       r  compressor/comp/gpc44/lut5_prop0/I4
    SLICE_X2Y65          LUT5 (Prop_lut5_I4_O)        0.216     2.364 r  compressor/comp/gpc44/lut5_prop0/O
                         net (fo=1, routed)           0.000     2.364    compressor/comp/gpc44/lut5_prop0_n_0
    SLICE_X2Y65                                                       r  compressor/comp/gpc44/carry4_inst0/S[0]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     2.667 r  compressor/comp/gpc44/carry4_inst0/O[1]
                         net (fo=2, routed)           0.560     3.227    compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_gene10_0[1]
    SLICE_X0Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop7/I1
    SLICE_X0Y62          LUT2 (Prop_lut2_I1_O)        0.216     3.443 r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop7/O
                         net (fo=1, routed)           0.000     3.443    compressor/ra/ra/rowadder_0/cascade_fa_15/prop[7]
    SLICE_X0Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/S[3]
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.742 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.742    compressor/ra/ra/rowadder_0/cascade_fa_15/carryout[7]
    SLICE_X0Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/CI
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.972 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/O[1]
                         net (fo=1, routed)           1.302     5.274    dst9_OBUF[0]
    U18                                                               r  dst9_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.393     7.668 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.668    dst9[0]
    U18                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.516ns  (logic 4.333ns (57.646%)  route 3.183ns (42.354%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[0]/Q
                         net (fo=3, routed)           0.796     1.137    compressor/comp/gpc0/O2[5]
    SLICE_X2Y67                                                       r  compressor/comp/gpc0/lut5_prop0/I4
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.097     1.234 r  compressor/comp/gpc0/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.234    compressor/comp/gpc0/lut5_prop0_n_0
    SLICE_X2Y67                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.537 r  compressor/comp/gpc0/carry4_inst0/O[1]
                         net (fo=2, routed)           0.611     2.148    compressor/comp/gpc44/dst[0]
    SLICE_X2Y65                                                       r  compressor/comp/gpc44/lut5_prop0/I4
    SLICE_X2Y65          LUT5 (Prop_lut5_I4_O)        0.216     2.364 r  compressor/comp/gpc44/lut5_prop0/O
                         net (fo=1, routed)           0.000     2.364    compressor/comp/gpc44/lut5_prop0_n_0
    SLICE_X2Y65                                                       r  compressor/comp/gpc44/carry4_inst0/S[0]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     2.667 r  compressor/comp/gpc44/carry4_inst0/O[1]
                         net (fo=2, routed)           0.560     3.227    compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_gene10_0[1]
    SLICE_X0Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop7/I1
    SLICE_X0Y62          LUT2 (Prop_lut2_I1_O)        0.216     3.443 r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop7/O
                         net (fo=1, routed)           0.000     3.443    compressor/ra/ra/rowadder_0/cascade_fa_15/prop[7]
    SLICE_X0Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/S[3]
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.742 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.742    compressor/ra/ra/rowadder_0/cascade_fa_15/carryout[7]
    SLICE_X0Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/CI
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.901 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst2/O[0]
                         net (fo=1, routed)           1.216     5.117    dst8_OBUF[0]
    U16                                                               r  dst8_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.399     7.516 r  dst8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.516    dst8[0]
    U16                                                               r  dst8[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.235ns  (logic 4.069ns (56.245%)  route 3.166ns (43.755%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[0]/Q
                         net (fo=3, routed)           0.796     1.137    compressor/comp/gpc0/O2[5]
    SLICE_X2Y67                                                       r  compressor/comp/gpc0/lut5_prop0/I4
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.097     1.234 r  compressor/comp/gpc0/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.234    compressor/comp/gpc0/lut5_prop0_n_0
    SLICE_X2Y67                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.537 r  compressor/comp/gpc0/carry4_inst0/O[1]
                         net (fo=2, routed)           0.611     2.148    compressor/comp/gpc44/dst[0]
    SLICE_X2Y65                                                       r  compressor/comp/gpc44/lut5_prop0/I4
    SLICE_X2Y65          LUT5 (Prop_lut5_I4_O)        0.216     2.364 r  compressor/comp/gpc44/lut5_prop0/O
                         net (fo=1, routed)           0.000     2.364    compressor/comp/gpc44/lut5_prop0_n_0
    SLICE_X2Y65                                                       r  compressor/comp/gpc44/carry4_inst0/S[0]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.190     2.554 r  compressor/comp/gpc44/carry4_inst0/O[0]
                         net (fo=2, routed)           0.563     3.116    compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_gene10_0[0]
    SLICE_X0Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_gene6/I0
    SLICE_X0Y62          LUT2 (Prop_lut2_I0_O)        0.226     3.342 r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_gene6/O
                         net (fo=1, routed)           0.000     3.342    compressor/ra/ra/rowadder_0/cascade_fa_15/gene[6]
    SLICE_X0Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/DI[2]
    SLICE_X0Y62          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     3.633 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/O[3]
                         net (fo=1, routed)           1.196     4.830    dst7_OBUF[0]
    V17                                                               r  dst7_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.405     7.235 r  dst7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.235    dst7[0]
    V17                                                               r  dst7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst6[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.018ns  (logic 3.955ns (56.359%)  route 3.063ns (43.641%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[0]/Q
                         net (fo=3, routed)           0.796     1.137    compressor/comp/gpc0/O2[5]
    SLICE_X2Y67                                                       r  compressor/comp/gpc0/lut5_prop0/I4
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.097     1.234 r  compressor/comp/gpc0/lut5_prop0/O
                         net (fo=1, routed)           0.000     1.234    compressor/comp/gpc0/lut5_prop0_n_0
    SLICE_X2Y67                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.537 r  compressor/comp/gpc0/carry4_inst0/O[1]
                         net (fo=2, routed)           0.611     2.148    compressor/comp/gpc44/dst[0]
    SLICE_X2Y65                                                       r  compressor/comp/gpc44/lut5_prop0/I4
    SLICE_X2Y65          LUT5 (Prop_lut5_I4_O)        0.216     2.364 r  compressor/comp/gpc44/lut5_prop0/O
                         net (fo=1, routed)           0.000     2.364    compressor/comp/gpc44/lut5_prop0_n_0
    SLICE_X2Y65                                                       r  compressor/comp/gpc44/carry4_inst0/S[0]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.190     2.554 r  compressor/comp/gpc44/carry4_inst0/O[0]
                         net (fo=2, routed)           0.563     3.116    compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_gene10_0[0]
    SLICE_X0Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop6/I0
    SLICE_X0Y62          LUT2 (Prop_lut2_I0_O)        0.209     3.325 r  compressor/ra/ra/rowadder_0/cascade_fa_15/lut2_prop6/O
                         net (fo=1, routed)           0.000     3.325    compressor/ra/ra/rowadder_0/cascade_fa_15/prop[6]
    SLICE_X0Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/S[2]
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     3.514 r  compressor/ra/ra/rowadder_0/cascade_fa_15/carry4_inst1/O[2]
                         net (fo=1, routed)           1.093     4.608    dst6_OBUF[0]
    T11                                                               r  dst6_OBUF[0]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         2.410     7.018 r  dst6_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.018    dst6[0]
    T11                                                               r  dst6[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src6_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.207%)  route 0.122ns (48.793%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  src6_reg[1]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[1]/Q
                         net (fo=2, routed)           0.122     0.250    src6[1]
    SLICE_X3Y67          FDRE                                         r  src6_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.532%)  route 0.113ns (44.468%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE                         0.000     0.000 r  src3_reg[1]/C
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src3_reg[1]/Q
                         net (fo=7, routed)           0.113     0.254    src3[1]
    SLICE_X2Y62          FDRE                                         r  src3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE                         0.000     0.000 r  src7_reg[2]/C
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src7_reg[2]/Q
                         net (fo=5, routed)           0.119     0.260    src7[2]
    SLICE_X5Y65          FDRE                                         r  src7_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.475%)  route 0.123ns (46.525%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src5_reg[1]/Q
                         net (fo=7, routed)           0.123     0.264    src5[1]
    SLICE_X3Y67          FDRE                                         r  src5_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.026%)  route 0.130ns (47.974%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE                         0.000     0.000 r  src6_reg[3]/C
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src6_reg[3]/Q
                         net (fo=7, routed)           0.130     0.271    src6[3]
    SLICE_X3Y65          FDRE                                         r  src6_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.128ns (44.352%)  route 0.161ns (55.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE                         0.000     0.000 r  src8_reg[1]/C
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[1]/Q
                         net (fo=3, routed)           0.161     0.289    src8[1]
    SLICE_X3Y67          FDRE                                         r  src8_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (46.999%)  route 0.159ns (53.001%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE                         0.000     0.000 r  src9_reg[3]/C
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src9_reg[3]/Q
                         net (fo=5, routed)           0.159     0.300    src9[3]
    SLICE_X5Y65          FDRE                                         r  src9_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.616%)  route 0.168ns (54.384%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src5_reg[4]/Q
                         net (fo=7, routed)           0.168     0.309    src5[4]
    SLICE_X3Y67          FDRE                                         r  src5_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.128ns (41.359%)  route 0.181ns (58.641%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  src8_reg[2]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[2]/Q
                         net (fo=5, routed)           0.181     0.309    src8[2]
    SLICE_X3Y66          FDRE                                         r  src8_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.128ns (40.882%)  route 0.185ns (59.118%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE                         0.000     0.000 r  src9_reg[2]/C
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[2]/Q
                         net (fo=5, routed)           0.185     0.313    src9[2]
    SLICE_X4Y66          FDRE                                         r  src9_reg[3]/D
  -------------------------------------------------------------------    -------------------





