0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sim_1/new/pipeline.tb,1710791006,verilog,,,,tb,,,,,,,,
C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/ALU.v,1710788592,verilog,,C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/ALU_Decoder.v,,ALU,,,,,,,,
C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/ALU_Decoder.v,1710727186,verilog,,C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Control_Unit_Top.v,,ALU_Decoder,,,,,,,,
C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Control_Unit_Top.v,1710727192,verilog,,C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Decode_Cycle.v,C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/ALU_Decoder.v;C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Main_Decoder.v,Control_Unit_Top,,,,,,,,
C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Data_Memory.v,1710727194,verilog,,,,Data_Memory,,,,,,,,
C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Decode_Cycle.v,1710727196,verilog,,C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Execute_Cycle.v,,decode_cycle,,,,,,,,
C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Execute_Cycle.v,1710813819,verilog,,C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Fetch_Cycle.v,,execute_cycle,,,,,,,,
C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Fetch_Cycle.v,1710727198,verilog,,C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Main_Decoder.v,,fetch_cycle,,,,,,,,
C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Hazard_unit.v,1710727202,verilog,,,,hazard_unit,,,,,,,,
C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Instruction_Memory.v,1710786214,verilog,,,,Instruction_Memory,,,,,,,,
C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Main_Decoder.v,1710727440,verilog,,C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Memory_Cycle.v,,Main_Decoder,,,,,,,,
C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Memory_Cycle.v,1710727445,verilog,,C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Mux.v,,memory_cycle,,,,,,,,
C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Mux.v,1710727447,verilog,,C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/PC.v,,Mux;Mux_3_by_1,,,,,,,,
C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/PC.v,1710727451,verilog,,C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/PC_Adder.v,,PC_Module,,,,,,,,
C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/PC_Adder.v,1710727456,verilog,,C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Pipeline_Top.v,,PC_Adder,,,,,,,,
C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Pipeline_Top.v,1710727181,verilog,,C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Register_File.v,C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Fetch_Cycle.v;C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Decode_Cycle.v;C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Execute_Cycle.v;C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Memory_Cycle.v;C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Writeback_Cycle.v;C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/PC.v;C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/PC_Adder.v;C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Mux.v;C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Instruction_Memory.v;C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Control_Unit_Top.v;C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Register_File.v;C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Sign_Extend.v;C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/ALU.v;C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Data_Memory.v;C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Hazard_unit.v,Pipeline_top,,,,,,,,
C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Register_File.v,1710727462,verilog,,C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Sign_Extend.v,,Register_File,,,,,,,,
C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Sign_Extend.v,1710727464,verilog,,C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Writeback_Cycle.v,,Sign_Extend,,,,,,,,
C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sources_1/new/Writeback_Cycle.v,1710727469,verilog,,C:/Users/Sumit/Desktop/SSV_FPGA/research_on_RISC-V/research_on_RISC-V.srcs/sim_1/new/pipeline.tb,,writeback_cycle,,,,,,,,
