Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top cnn_layer_accel -part xc7vx690tffg1157-2
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/krnl1x1Bias_dwc_fifo.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/outbuf_fifo/outbuf_fifo.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/partMap_fifo/partMap_fifo.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/prevMap_fifo/prevMap_fifo.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/res_dwc_fifo/res_dwc_fifo.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/resdMap_fifo/resdMap_fifo.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/conv1x1_dwc_fifo/conv1x1_dwc_fifo.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/convMap_fifo/convMap_fifo.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/job_fetch_fifo/job_fetch_fifo.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1_bram/krnl1x1_bram.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1Bias_bram/krnl1x1Bias_bram.xci
/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.xci

WARNING: [IP_Flow 19-2162] IP 'krnl1x1Bias_dwc_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'krnl1x1Bias_dwc_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'outbuf_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'outbuf_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'partMap_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'partMap_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'prevMap_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'prevMap_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'res_dwc_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'res_dwc_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'resdMap_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'resdMap_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'trans_eg_meta_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'trans_eg_meta_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'trans_eg_pyld_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'trans_eg_pyld_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'trans_in_meta_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'trans_in_meta_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'trans_in_pyld_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'trans_in_pyld_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'conv1x1_dwc_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'conv1x1_dwc_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'convMap_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'convMap_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'job_fetch_fifo' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'job_fetch_fifo' do not match.
WARNING: [IP_Flow 19-2162] IP 'krnl1x1_bram' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'krnl1x1_bram' do not match.
WARNING: [IP_Flow 19-2162] IP 'krnl1x1Bias_bram' is locked:
* Current project part 'xc7vx690tffg1157-2' and the part 'xcvu37p-fsvh2892-2-e' used to customize the IP 'krnl1x1Bias_bram' do not match.
WARNING: [IP_Flow 19-2162] IP 'pixel_sequence_data_bram' is locked:
* IP definition 'Block Memory Generator (8.3)' for IP 'pixel_sequence_data_bram' (customized with software release 2016.4) has a newer minor version in the IP Catalog. * IP definition 'Block Memory Generator (8.3)' for IP 'pixel_sequence_data_bram' (customized with software release 2016.4) has a different revision in the IP Catalog. * Current project part 'xc7vx690tffg1157-2' and the part 'xcku115-flva1517-3-e' used to customize the IP 'pixel_sequence_data_bram' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.10' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xc7vx690tffg1157-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18134 
WARNING: [Synth 8-2306] macro ACTV_WIDTH redefined [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/cnn_layer_accel_QUAD.svh:253]
WARNING: [Synth 8-2507] parameter declaration becomes local in cnn_layer_accel_awe_dsps with formal parameter declaration list [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/awe.svh:1]
WARNING: [Synth 8-976] trans_in_meta has already been declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:143]
WARNING: [Synth 8-2654] second declaration of trans_in_meta ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:143]
INFO: [Synth 8-994] trans_in_meta is declared here [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:138]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:199]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:226]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:253]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:279]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1972.812 ; gain = 160.625 ; free physical = 53035 ; free virtual = 110751
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel.sv:27]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel.sv:92]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel.sv:93]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel.sv:94]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel.sv:95]
	Parameter C_INIT_ID_WTH bound to: 21 - type: integer 
	Parameter C_INIT_ADDR_WTH bound to: 224 - type: integer 
	Parameter C_INIT_LEN_WTH bound to: 56 - type: integer 
	Parameter C_INIT_DATA_WTH bound to: 3584 - type: integer 
	Parameter C_KRNL_1X1_BRAM_RD_ADDR_WTH bound to: 13 - type: integer 
	Parameter C_KRNL_1X1_TRAN_SZ bound to: 32 - type: integer 
	Parameter C_KRNL_1X1_SIMD_M1 bound to: 0 - type: integer 
	Parameter C_KN1X1_BM_WR_SEL_DFT bound to: 1'b1 
	Parameter C_KN1X1_BM_WR_SEL_END bound to: 1'b1 
	Parameter C_KN1X1B_BM_WR_SEL_DFT bound to: 1'b1 
	Parameter C_KN1X1B_BM_WR_SEL_END bound to: 1'b1 
	Parameter C_CONV_1X1_PIP_EN_CFG_WTH bound to: 4 - type: integer 
	Parameter C_CURR_CONV1X1_IT_META_WTH bound to: 1 - type: integer 
	Parameter C_CONV1X1_IT_WTH bound to: 0 - type: integer 
	Parameter C_CONVMAP_FIFO_CT_WTH bound to: 10 - type: integer 
	Parameter C_PARTMAP_FIFO_CT_WTH bound to: 10 - type: integer 
	Parameter C_PREVMAP_FIFO_CT_WTH bound to: 10 - type: integer 
	Parameter C_RESDMAP_FIFO_CT_WTH bound to: 10 - type: integer 
	Parameter C_OUTBUF_FIFO_CT_WTH bound to: 10 - type: integer 
	Parameter C_OUTBUF_FIFO_DIN_FACTOR bound to: 64 - type: integer 
	Parameter C_CONV1X1_DWC_CT_WTH bound to: 10 - type: integer 
	Parameter C_CONV1X1_DWC_DIN_PD bound to: 112 - type: integer 
	Parameter C_RES_DWC_FIFO_CT_WTH bound to: 10 - type: integer 
	Parameter C_TRANS_IN_FIFO_WR_WTH bound to: 2048 - type: integer 
	Parameter C_TRANS_IN_FIFO_RD_WTH bound to: 2048 - type: integer 
	Parameter C_TRANS_EG_FIFO_WR_WTH bound to: 2048 - type: integer 
	Parameter C_TRANS_EG_FIFO_RD_WTH bound to: 2048 - type: integer 
	Parameter C_VEC_ADD_WIDTH bound to: 1024 - type: integer 
	Parameter C_VEC_MULT_WIDTH bound to: 1024 - type: integer 
	Parameter C_VEC_SUM_ARR_SZ bound to: 16 - type: integer 
	Parameter C_VEC_SUM_ARR_ADDR_WTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_awp' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:31]
	Parameter C_TRANS_IN_FIFO_WR_WTH bound to: 2048 - type: integer 
	Parameter C_TRANS_IN_FIFO_RD_WTH bound to: 2048 - type: integer 
	Parameter C_TRANS_EG_FIFO_WR_WTH bound to: 2048 - type: integer 
	Parameter C_TRANS_EG_FIFO_RD_WTH bound to: 2048 - type: integer 
	Parameter C_NUM_QUAD_PER_CM_FIFO bound to: 64 - type: integer 
	Parameter C_NUM_CONVMAP_FIFO bound to: 0.000000 - type: float 
	Parameter C_CONVMAP_FIFO_CT_WTH bound to: 10 - type: integer 
WARNING: [Synth 8-4175] Real value in range should not be used [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:153]
WARNING: [Synth 8-4175] Real value in range should not be used [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:154]
WARNING: [Synth 8-4175] Real value in range should not be used [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:155]
WARNING: [Synth 8-4175] Real value in range should not be used [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:156]
WARNING: [Synth 8-4175] Real value in range should not be used [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:157]
WARNING: [Synth 8-4175] Real value in range should not be used [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:158]
WARNING: [Synth 8-4175] Real value in range should not be used [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:159]
WARNING: [Synth 8-4175] Real value in range should not be used [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:160]
WARNING: [Synth 8-4175] Real value in range should not be used [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:161]
INFO: [Synth 8-6157] synthesizing module 'fifo_fwft' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/fifo_fwft.sv:1]
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 5 - type: integer 
	Parameter C_FIFO_DEPTH_ACTUAL bound to: 5 - type: integer 
	Parameter C_LOG2_FIFO_DEPTH bound to: 3 - type: integer 
	Parameter C_ALMOST_FULL_THRESHOLD bound to: 4 - type: integer 
	Parameter C_PTR_CONSTANT_0 bound to: 3'b000 
	Parameter C_PTR_CONSTANT_1 bound to: 3'b001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_fwft' (1#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/fifo_fwft.sv:1]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_quad' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:31]
	Parameter C_PACKET_WIDTH bound to: 66 - type: integer 
	Parameter C_DATAIN_WIDTH bound to: 16 - type: integer 
	Parameter C_WEIGHTIN_WIDTH bound to: 32 - type: integer 
	Parameter C_WEIGHT_WIDTH bound to: 16 - type: integer 
	Parameter C_A_INPUT_WIDTH bound to: 30 - type: integer 
	Parameter C_B_INPUT_WIDTH bound to: 18 - type: integer 
	Parameter C_P_OUTPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_C_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_KERNAL_SIZE_WIDTH bound to: 5 - type: integer 
	Parameter C_MODE_WIDTH bound to: 2 - type: integer 
	Parameter C_INPUT_MUX_WIDTH bound to: 18 - type: integer 
	Parameter C_CLG2_ROW_BUF_BRAM_DEPTH bound to: 10 - type: integer 
	Parameter C_PIXEL_DATAOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_PIXEL_DATAIN_WIDTH bound to: 64 - type: integer 
	Parameter C_PIXEL_DOUT_WIDTH bound to: 128 - type: integer 
	Parameter C_PFB_DOUT_WIDTH bound to: 128 - type: integer 
	Parameter CE_CYCLE_COUNTER_WIDTH bound to: 24 - type: integer 
	Parameter C_WHT_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CE_CYCLE_CNT_WIDTH bound to: 24 - type: integer 
	Parameter C_WHT_TBL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_RELU_WIDTH bound to: 128 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
	Parameter C_ACTV_WIDTH bound to: 32 - type: integer 
	Parameter ST_IDLE bound to: 6'b000001 
	Parameter ST_AWE_CE_PRIM_BUFFER bound to: 6'b000010 
	Parameter ST_WAIT_PFB_LOAD bound to: 6'b000100 
	Parameter ST_AWE_CE_ACTIVE bound to: 6'b001000 
	Parameter ST_WAIT_JOB_DONE bound to: 6'b010000 
	Parameter ST_SEND_COMPLETE bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_prefetch_buffer.sv:31]
	Parameter C_CLG2_ROW_BUF_BRAM_DEPTH bound to: 9 - type: integer 
	Parameter ST_IDLE bound to: 6'b000001 
	Parameter ST_AWE_CE_PRIM_BUFFER bound to: 6'b000010 
	Parameter ST_WAIT_PFB_LOAD bound to: 6'b000100 
	Parameter ST_AWE_CE_ACTIVE bound to: 6'b001000 
	Parameter ST_WAIT_JOB_DONE bound to: 6'b010000 
	Parameter ST_SEND_COMPLETE bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'xilinx_simple_dual_port_no_change_2_clock_ram' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.sv:31]
	Parameter C_RAM_WR_WIDTH bound to: 16 - type: integer 
	Parameter C_RAM_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_RAM_RD_WIDTH bound to: 16 - type: integer 
	Parameter C_RD_PORT_HIGH_PERF bound to: 0 - type: integer 
	Parameter C_RAM_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RAM_DEPTH bound to: 512 - type: integer 
	Parameter C_CLG2_RAM_WR_DEPTH bound to: 9 - type: integer 
	Parameter C_CLG2_RAM_RD_DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_simple_dual_port_no_change_2_clock_ram' (2#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_prefetch_buffer' (3#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_prefetch_buffer.sv:31]
WARNING: [Synth 8-689] width (5) of port connection 'padding' does not match port width (1) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:341]
WARNING: [Synth 8-689] width (10) of port connection 'input_col' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:343]
WARNING: [Synth 8-689] width (10) of port connection 'input_row' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:344]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:345]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:346]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:347]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:348]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_weight_table_top' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
	Parameter C_CE_WHT_SEQ_ADDR_DELAY bound to: 3 - type: integer 
	Parameter C_KRNL_SIMD_DELAY bound to: 0 - type: integer 
	Parameter C_CLG2_BRAM_A_DEPTH bound to: 10 - type: integer 
	Parameter C_CLG2_BRAM_B_DEPTH bound to: 10 - type: integer 
	Parameter C_WHT_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL_bit' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bit' (4#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bit__parameterized0' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bit__parameterized0' (4#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus' (5#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_no_change_ram' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_true_dual_port_no_change_ram.sv:32]
	Parameter C_RAM_A_WIDTH bound to: 16 - type: integer 
	Parameter C_RAM_A_DEPTH bound to: 1024 - type: integer 
	Parameter C_RAM_B_WIDTH bound to: 16 - type: integer 
	Parameter C_PORT_A_RAM_PERF bound to: PORT_A_HIGH_PERFORMANCE - type: string 
	Parameter C_PORT_B_RAM_PERF bound to: PORT_B_HIGH_PERFORMANCE - type: string 
	Parameter C_RAM_B_DEPTH bound to: 1024 - type: integer 
	Parameter C_RAM_DEPTH bound to: 1024 - type: integer 
	Parameter C_CLG2_RAM_A_DEPTH bound to: 10 - type: integer 
	Parameter C_CLG2_RAM_B_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_no_change_ram' (6#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_true_dual_port_no_change_ram.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_weight_table_top' (7#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
WARNING: [Synth 8-689] width (5) of port connection 'padding' does not match port width (1) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:341]
WARNING: [Synth 8-689] width (10) of port connection 'input_col' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:343]
WARNING: [Synth 8-689] width (10) of port connection 'input_row' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:344]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:345]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:346]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:347]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:348]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_weight_table_top__parameterized0' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
	Parameter C_CE_WHT_SEQ_ADDR_DELAY bound to: 4 - type: integer 
	Parameter C_KRNL_SIMD_DELAY bound to: 0 - type: integer 
	Parameter C_CLG2_BRAM_A_DEPTH bound to: 10 - type: integer 
	Parameter C_CLG2_BRAM_B_DEPTH bound to: 10 - type: integer 
	Parameter C_WHT_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized0' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized0' (7#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_weight_table_top__parameterized0' (7#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_awe_dsps' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_dsps.sv:27]
	Parameter C_DATAIN_DELAY bound to: 0 - type: integer 
	Parameter C_PACKET_WIDTH bound to: 66 - type: integer 
	Parameter C_DATAIN_WIDTH bound to: 16 - type: integer 
	Parameter C_WEIGHTIN_WIDTH bound to: 32 - type: integer 
	Parameter C_WEIGHT_WIDTH bound to: 16 - type: integer 
	Parameter C_A_INPUT_WIDTH bound to: 30 - type: integer 
	Parameter C_B_INPUT_WIDTH bound to: 18 - type: integer 
	Parameter C_P_OUTPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_C_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_KERNAL_SIZE_WIDTH bound to: 5 - type: integer 
	Parameter C_MODE_WIDTH bound to: 2 - type: integer 
	Parameter C_INPUT_MUX_WIDTH bound to: 18 - type: integer 
	Parameter C_PIXEL_DATAOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_WHT_DOUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized1' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized1' (7#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bit__parameterized1' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bit__parameterized1' (7#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized2' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized2' (7#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bit__parameterized2' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bit__parameterized2' (7#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized3' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized3' (7#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bit__parameterized3' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bit__parameterized3' (7#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_ce_dsps' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:3]
	Parameter C_PACKET_WIDTH bound to: 66 - type: integer 
	Parameter C_DATAIN_WIDTH bound to: 16 - type: integer 
	Parameter C_WEIGHTIN_WIDTH bound to: 32 - type: integer 
	Parameter C_WEIGHT_WIDTH bound to: 16 - type: integer 
	Parameter C_A_INPUT_WIDTH bound to: 30 - type: integer 
	Parameter C_B_INPUT_WIDTH bound to: 18 - type: integer 
	Parameter C_P_OUTPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_C_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_KERNAL_SIZE_WIDTH bound to: 5 - type: integer 
	Parameter C_MODE_WIDTH bound to: 2 - type: integer 
	Parameter C_INPUT_MUX_WIDTH bound to: 18 - type: integer 
	Parameter C_MAX_WINDOW_SIZE_COUNTER bound to: 12 - type: integer 
	Parameter ST_IDLE bound to: 2'b00 
	Parameter ST_MACC bound to: 2'b01 
	Parameter ST_POOLING bound to: 2'b10 
	Parameter C_PIPE_DELAY bound to: 5 - type: integer 
	Parameter C_PIPE_DELAY_CONV bound to: 2 - type: integer 
	Parameter C_NUM_DATA_STAGES_B_DSP_0 bound to: 1 - type: integer 
	Parameter C_NUM_DATA_STAGES_C_DSP_0 bound to: 3 - type: integer 
	Parameter C_NUM_DATA_STAGES_C_DSP_1 bound to: 2 - type: integer 
	Parameter C_NUM_DATA_STAGES_PCIN_DSP_0 bound to: 3 - type: integer 
	Parameter C_NUM_MAX_STAGES bound to: 1 - type: integer 
	Parameter C_MULTIPLIER_DELAY bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'awe_dsp_input_mux' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/awe_dsp_input_mux.sv:1]
	Parameter C_PACKET_WIDTH bound to: 66 - type: integer 
	Parameter C_DATAIN_WIDTH bound to: 16 - type: integer 
	Parameter C_WEIGHTIN_WIDTH bound to: 32 - type: integer 
	Parameter C_WEIGHT_WIDTH bound to: 16 - type: integer 
	Parameter C_A_INPUT_WIDTH bound to: 30 - type: integer 
	Parameter C_B_INPUT_WIDTH bound to: 18 - type: integer 
	Parameter C_P_OUTPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_C_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_KERNAL_SIZE_WIDTH bound to: 5 - type: integer 
	Parameter C_MODE_WIDTH bound to: 2 - type: integer 
	Parameter C_INPUT_MUX_WIDTH bound to: 18 - type: integer 
	Parameter C_DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'awe_dsp_input_mux' (8#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/awe_dsp_input_mux.sv:1]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:312]
WARNING: [Synth 8-324] index 17 out of range [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:314]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:489]
WARNING: [Synth 8-324] index 17 out of range [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:492]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:556]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_ce_macc_0' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_macc_0.sv:25]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter C_PACKET_WIDTH bound to: 66 - type: integer 
	Parameter C_DATAIN_WIDTH bound to: 16 - type: integer 
	Parameter C_WEIGHTIN_WIDTH bound to: 32 - type: integer 
	Parameter C_WEIGHT_WIDTH bound to: 16 - type: integer 
	Parameter C_A_INPUT_WIDTH bound to: 30 - type: integer 
	Parameter C_B_INPUT_WIDTH bound to: 18 - type: integer 
	Parameter C_P_OUTPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_C_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_KERNAL_SIZE_WIDTH bound to: 5 - type: integer 
	Parameter C_MODE_WIDTH bound to: 2 - type: integer 
	Parameter C_INPUT_MUX_WIDTH bound to: 18 - type: integer 
	Parameter C_DELAY bound to: 3 - type: integer 
	Parameter C_OUTPUT_DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E2' [/home/software/vivado-2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:12538]
	Parameter ACASCREG bound to: 2 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 2 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 2 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 2 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: DYNAMIC - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2' (9#1) [/home/software/vivado-2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:12538]
WARNING: [Synth 8-3848] Net ACIN in module/entity cnn_layer_accel_ce_macc_0 does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_macc_0.sv:96]
WARNING: [Synth 8-3848] Net BCIN in module/entity cnn_layer_accel_ce_macc_0 does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_macc_0.sv:97]
WARNING: [Synth 8-3848] Net MULTSIGNIN in module/entity cnn_layer_accel_ce_macc_0 does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_macc_0.sv:188]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_ce_macc_0' (10#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_macc_0.sv:25]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_ce_macc_1' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_macc_1.sv:25]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter C_PACKET_WIDTH bound to: 66 - type: integer 
	Parameter C_DATAIN_WIDTH bound to: 16 - type: integer 
	Parameter C_WEIGHTIN_WIDTH bound to: 32 - type: integer 
	Parameter C_WEIGHT_WIDTH bound to: 16 - type: integer 
	Parameter C_A_INPUT_WIDTH bound to: 30 - type: integer 
	Parameter C_B_INPUT_WIDTH bound to: 18 - type: integer 
	Parameter C_P_OUTPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_C_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_KERNAL_SIZE_WIDTH bound to: 5 - type: integer 
	Parameter C_MODE_WIDTH bound to: 2 - type: integer 
	Parameter C_INPUT_MUX_WIDTH bound to: 18 - type: integer 
	Parameter C_DELAY bound to: 3 - type: integer 
	Parameter C_OUTPUT_DELAY bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E2__parameterized0' [/home/software/vivado-2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:12538]
	Parameter ACASCREG bound to: 2 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AMULTSEL bound to: A - type: string 
	Parameter AREG bound to: 2 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter AUTORESET_PRIORITY bound to: RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 2 - type: integer 
	Parameter BMULTSEL bound to: B - type: string 
	Parameter BREG bound to: 2 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 9'b000000000 
	Parameter IS_RSTALLCARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_RSTALUMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTA_INVERTED bound to: 1'b0 
	Parameter IS_RSTB_INVERTED bound to: 1'b0 
	Parameter IS_RSTCTRL_INVERTED bound to: 1'b0 
	Parameter IS_RSTC_INVERTED bound to: 1'b0 
	Parameter IS_RSTD_INVERTED bound to: 1'b0 
	Parameter IS_RSTINMODE_INVERTED bound to: 1'b0 
	Parameter IS_RSTM_INVERTED bound to: 1'b0 
	Parameter IS_RSTP_INVERTED bound to: 1'b0 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREADDINSEL bound to: A - type: string 
	Parameter PREG bound to: 1 - type: integer 
	Parameter RND bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_MULT bound to: DYNAMIC - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter USE_WIDEXOR bound to: FALSE - type: string 
	Parameter XORSIMD bound to: XOR24_48_96 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2__parameterized0' (10#1) [/home/software/vivado-2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:12538]
WARNING: [Synth 8-3848] Net ACIN in module/entity cnn_layer_accel_ce_macc_1 does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_macc_1.sv:96]
WARNING: [Synth 8-3848] Net BCIN in module/entity cnn_layer_accel_ce_macc_1 does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_macc_1.sv:97]
WARNING: [Synth 8-3848] Net MULTSIGNIN in module/entity cnn_layer_accel_ce_macc_1 does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_macc_1.sv:188]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_ce_macc_1' (11#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_macc_1.sv:25]
WARNING: [Synth 8-6014] Unused sequential element dsp_0_PCIN_stage_reg_reg[2] was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:367]
WARNING: [Synth 8-6014] Unused sequential element dsp_0_PCIN_stage_reg_reg[1] was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:367]
WARNING: [Synth 8-6014] Unused sequential element dsp_0_PCIN_stage_reg_reg[0] was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:367]
WARNING: [Synth 8-6014] Unused sequential element dsp_0_PCIN_valid_stage_reg_reg[2] was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:368]
WARNING: [Synth 8-6014] Unused sequential element dsp_0_PCIN_valid_stage_reg_reg[1] was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:368]
WARNING: [Synth 8-6014] Unused sequential element dsp_0_PCIN_valid_stage_reg_reg[0] was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:368]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_ce_dsps' (12#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_dsps.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_awe_dsps' (13#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_dsps.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_awe_rowbuffers' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:31]
	Parameter C_FIRST_AWE_ROW_BUF bound to: 0 - type: integer 
	Parameter C_SEQ_DATAIN_DELAY bound to: 0 - type: integer 
	Parameter C_CE0_ROW_MATRIC_DELAY bound to: 3 - type: integer 
	Parameter C_CE1_ROW_MATRIC_DELAY bound to: 4 - type: integer 
	Parameter C_CE0_ROW_MAT_WR_ADDR_DELAY bound to: 3 - type: integer 
	Parameter C_CE1_ROW_MAT_WR_ADDR_DELAY bound to: 4 - type: integer 
	Parameter C_CE0_ROW_MAT_PX_DIN_DELAY bound to: 2 - type: integer 
	Parameter C_CE1_ROW_MAT_PX_DIN_DELAY bound to: 3 - type: integer 
	Parameter C_CLG2_ROW_BUF_BRAM_DEPTH bound to: 10 - type: integer 
	Parameter C_PIXEL_DATAOUT_WIDTH bound to: 64 - type: integer 
	Parameter C_CE_PIXEL_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
	Parameter ST_IDLE bound to: 6'b000001 
	Parameter ST_AWE_CE_PRIM_BUFFER bound to: 6'b000010 
	Parameter ST_WAIT_PFB_LOAD bound to: 6'b000100 
	Parameter ST_AWE_CE_ACTIVE bound to: 6'b001000 
	Parameter ST_WAIT_JOB_DONE bound to: 6'b010000 
	Parameter ST_SEND_COMPLETE bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'xilinx_simple_dual_port_no_change_ram' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:39]
	Parameter C_RAM_WIDTH bound to: 16 - type: integer 
	Parameter C_RAM_DEPTH bound to: 1024 - type: integer 
	Parameter C_RAM_PERF bound to: HIGH_PERFORMANCE - type: string 
	Parameter C_CLG2_RAM_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_simple_dual_port_no_change_ram' (14#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:39]
WARNING: [Synth 8-7023] instance 'bram0' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:228]
WARNING: [Synth 8-7023] instance 'bram1' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:244]
WARNING: [Synth 8-7023] instance 'bram2' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:260]
WARNING: [Synth 8-7023] instance 'bram3' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:276]
INFO: [Synth 8-6157] synthesizing module 'SRL_bit__parameterized4' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bit__parameterized4' (14#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bit__parameterized5' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bit__parameterized5' (14#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized4' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized4' (14#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:32]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized5' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized5' (14#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:32]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized6' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized6' (14#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized7' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized7' (14#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized8' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 5 - type: integer 
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized8' (14#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized9' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized9' (14#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-4471] merging register 'bram1_rden_reg' into 'bram0_rden_reg' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:250]
INFO: [Synth 8-4471] merging register 'bram3_rden_reg' into 'bram2_rden_reg' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:282]
WARNING: [Synth 8-6014] Unused sequential element bram1_rden_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:250]
WARNING: [Synth 8-6014] Unused sequential element bram3_rden_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:282]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_awe_rowbuffers' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:31]
WARNING: [Synth 8-689] width (10) of port connection 'input_row' does not match port width (9) of module 'cnn_layer_accel_awe_rowbuffers' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:400]
WARNING: [Synth 8-689] width (10) of port connection 'input_col' does not match port width (9) of module 'cnn_layer_accel_awe_rowbuffers' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:401]
WARNING: [Synth 8-689] width (5) of port connection 'padding' does not match port width (1) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:341]
WARNING: [Synth 8-689] width (10) of port connection 'input_col' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:343]
WARNING: [Synth 8-689] width (10) of port connection 'input_row' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:344]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:345]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:346]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:347]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:348]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_weight_table_top__parameterized1' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
	Parameter C_CE_WHT_SEQ_ADDR_DELAY bound to: 5 - type: integer 
	Parameter C_KRNL_SIMD_DELAY bound to: 0 - type: integer 
	Parameter C_CLG2_BRAM_A_DEPTH bound to: 10 - type: integer 
	Parameter C_CLG2_BRAM_B_DEPTH bound to: 10 - type: integer 
	Parameter C_WHT_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized10' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 5 - type: integer 
	Parameter C_DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized10' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_weight_table_top__parameterized1' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
WARNING: [Synth 8-689] width (5) of port connection 'padding' does not match port width (1) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:341]
WARNING: [Synth 8-689] width (10) of port connection 'input_col' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:343]
WARNING: [Synth 8-689] width (10) of port connection 'input_row' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:344]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:345]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:346]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:347]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:348]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_weight_table_top__parameterized2' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
	Parameter C_CE_WHT_SEQ_ADDR_DELAY bound to: 6 - type: integer 
	Parameter C_KRNL_SIMD_DELAY bound to: 0 - type: integer 
	Parameter C_CLG2_BRAM_A_DEPTH bound to: 10 - type: integer 
	Parameter C_CLG2_BRAM_B_DEPTH bound to: 10 - type: integer 
	Parameter C_WHT_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized11' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized11' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_weight_table_top__parameterized2' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_awe_dsps__parameterized0' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_dsps.sv:27]
	Parameter C_DATAIN_DELAY bound to: 2 - type: integer 
	Parameter C_PACKET_WIDTH bound to: 66 - type: integer 
	Parameter C_DATAIN_WIDTH bound to: 16 - type: integer 
	Parameter C_WEIGHTIN_WIDTH bound to: 32 - type: integer 
	Parameter C_WEIGHT_WIDTH bound to: 16 - type: integer 
	Parameter C_A_INPUT_WIDTH bound to: 30 - type: integer 
	Parameter C_B_INPUT_WIDTH bound to: 18 - type: integer 
	Parameter C_P_OUTPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_C_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_KERNAL_SIZE_WIDTH bound to: 5 - type: integer 
	Parameter C_MODE_WIDTH bound to: 2 - type: integer 
	Parameter C_INPUT_MUX_WIDTH bound to: 18 - type: integer 
	Parameter C_PIXEL_DATAOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_WHT_DOUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized12' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized12' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_awe_dsps__parameterized0' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_dsps.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_awe_rowbuffers__parameterized0' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:31]
	Parameter C_FIRST_AWE_ROW_BUF bound to: 1 - type: integer 
	Parameter C_SEQ_DATAIN_DELAY bound to: 2 - type: integer 
	Parameter C_CE0_ROW_MATRIC_DELAY bound to: 5 - type: integer 
	Parameter C_CE1_ROW_MATRIC_DELAY bound to: 6 - type: integer 
	Parameter C_CE0_ROW_MAT_WR_ADDR_DELAY bound to: 5 - type: integer 
	Parameter C_CE1_ROW_MAT_WR_ADDR_DELAY bound to: 6 - type: integer 
	Parameter C_CE0_ROW_MAT_PX_DIN_DELAY bound to: 4 - type: integer 
	Parameter C_CE1_ROW_MAT_PX_DIN_DELAY bound to: 5 - type: integer 
	Parameter C_CLG2_ROW_BUF_BRAM_DEPTH bound to: 10 - type: integer 
	Parameter C_PIXEL_DATAOUT_WIDTH bound to: 64 - type: integer 
	Parameter C_CE_PIXEL_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
	Parameter ST_IDLE bound to: 6'b000001 
	Parameter ST_AWE_CE_PRIM_BUFFER bound to: 6'b000010 
	Parameter ST_WAIT_PFB_LOAD bound to: 6'b000100 
	Parameter ST_AWE_CE_ACTIVE bound to: 6'b001000 
	Parameter ST_WAIT_JOB_DONE bound to: 6'b010000 
	Parameter ST_SEND_COMPLETE bound to: 6'b100000 
WARNING: [Synth 8-7023] instance 'bram0' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:228]
WARNING: [Synth 8-7023] instance 'bram1' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:244]
WARNING: [Synth 8-7023] instance 'bram2' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:260]
WARNING: [Synth 8-7023] instance 'bram3' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:276]
INFO: [Synth 8-6157] synthesizing module 'SRL_bit__parameterized6' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bit__parameterized6' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized13' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 5 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized13' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:32]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:32]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized14' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized14' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized15' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 7 - type: integer 
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized15' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-4471] merging register 'bram1_rden_reg' into 'bram0_rden_reg' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:250]
INFO: [Synth 8-4471] merging register 'bram3_rden_reg' into 'bram2_rden_reg' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:282]
WARNING: [Synth 8-6014] Unused sequential element bram1_rden_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:250]
WARNING: [Synth 8-6014] Unused sequential element bram3_rden_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:282]
WARNING: [Synth 8-3848] Net cascade_in_ready in module/entity cnn_layer_accel_awe_rowbuffers__parameterized0 does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:135]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_awe_rowbuffers__parameterized0' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:31]
WARNING: [Synth 8-689] width (10) of port connection 'input_row' does not match port width (9) of module 'cnn_layer_accel_awe_rowbuffers__parameterized0' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:400]
WARNING: [Synth 8-689] width (10) of port connection 'input_col' does not match port width (9) of module 'cnn_layer_accel_awe_rowbuffers__parameterized0' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:401]
WARNING: [Synth 8-689] width (5) of port connection 'padding' does not match port width (1) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:341]
WARNING: [Synth 8-689] width (10) of port connection 'input_col' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:343]
WARNING: [Synth 8-689] width (10) of port connection 'input_row' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:344]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:345]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:346]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:347]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:348]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_weight_table_top__parameterized3' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
	Parameter C_CE_WHT_SEQ_ADDR_DELAY bound to: 7 - type: integer 
	Parameter C_KRNL_SIMD_DELAY bound to: 0 - type: integer 
	Parameter C_CLG2_BRAM_A_DEPTH bound to: 10 - type: integer 
	Parameter C_CLG2_BRAM_B_DEPTH bound to: 10 - type: integer 
	Parameter C_WHT_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized16' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 7 - type: integer 
	Parameter C_DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized16' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_weight_table_top__parameterized3' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
WARNING: [Synth 8-689] width (5) of port connection 'padding' does not match port width (1) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:341]
WARNING: [Synth 8-689] width (10) of port connection 'input_col' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:343]
WARNING: [Synth 8-689] width (10) of port connection 'input_row' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:344]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:345]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:346]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:347]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:348]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_weight_table_top__parameterized4' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
	Parameter C_CE_WHT_SEQ_ADDR_DELAY bound to: 8 - type: integer 
	Parameter C_KRNL_SIMD_DELAY bound to: 0 - type: integer 
	Parameter C_CLG2_BRAM_A_DEPTH bound to: 10 - type: integer 
	Parameter C_CLG2_BRAM_B_DEPTH bound to: 10 - type: integer 
	Parameter C_WHT_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized17' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 8 - type: integer 
	Parameter C_DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized17' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_weight_table_top__parameterized4' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_awe_dsps__parameterized1' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_dsps.sv:27]
	Parameter C_DATAIN_DELAY bound to: 4 - type: integer 
	Parameter C_PACKET_WIDTH bound to: 66 - type: integer 
	Parameter C_DATAIN_WIDTH bound to: 16 - type: integer 
	Parameter C_WEIGHTIN_WIDTH bound to: 32 - type: integer 
	Parameter C_WEIGHT_WIDTH bound to: 16 - type: integer 
	Parameter C_A_INPUT_WIDTH bound to: 30 - type: integer 
	Parameter C_B_INPUT_WIDTH bound to: 18 - type: integer 
	Parameter C_P_OUTPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_C_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_KERNAL_SIZE_WIDTH bound to: 5 - type: integer 
	Parameter C_MODE_WIDTH bound to: 2 - type: integer 
	Parameter C_INPUT_MUX_WIDTH bound to: 18 - type: integer 
	Parameter C_PIXEL_DATAOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_WHT_DOUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized18' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized18' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_awe_dsps__parameterized1' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_dsps.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_awe_rowbuffers__parameterized1' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:31]
	Parameter C_FIRST_AWE_ROW_BUF bound to: 2 - type: integer 
	Parameter C_SEQ_DATAIN_DELAY bound to: 4 - type: integer 
	Parameter C_CE0_ROW_MATRIC_DELAY bound to: 7 - type: integer 
	Parameter C_CE1_ROW_MATRIC_DELAY bound to: 8 - type: integer 
	Parameter C_CE0_ROW_MAT_WR_ADDR_DELAY bound to: 7 - type: integer 
	Parameter C_CE1_ROW_MAT_WR_ADDR_DELAY bound to: 8 - type: integer 
	Parameter C_CE0_ROW_MAT_PX_DIN_DELAY bound to: 6 - type: integer 
	Parameter C_CE1_ROW_MAT_PX_DIN_DELAY bound to: 7 - type: integer 
	Parameter C_CLG2_ROW_BUF_BRAM_DEPTH bound to: 10 - type: integer 
	Parameter C_PIXEL_DATAOUT_WIDTH bound to: 64 - type: integer 
	Parameter C_CE_PIXEL_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
	Parameter ST_IDLE bound to: 6'b000001 
	Parameter ST_AWE_CE_PRIM_BUFFER bound to: 6'b000010 
	Parameter ST_WAIT_PFB_LOAD bound to: 6'b000100 
	Parameter ST_AWE_CE_ACTIVE bound to: 6'b001000 
	Parameter ST_WAIT_JOB_DONE bound to: 6'b010000 
	Parameter ST_SEND_COMPLETE bound to: 6'b100000 
WARNING: [Synth 8-7023] instance 'bram0' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:228]
WARNING: [Synth 8-7023] instance 'bram1' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:244]
WARNING: [Synth 8-7023] instance 'bram2' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:260]
WARNING: [Synth 8-7023] instance 'bram3' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:276]
INFO: [Synth 8-6157] synthesizing module 'SRL_bit__parameterized7' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bit__parameterized7' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bit__parameterized8' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bit__parameterized8' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized19' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 7 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized19' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:32]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:32]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized20' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 8 - type: integer 
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized20' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized21' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 9 - type: integer 
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized21' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-4471] merging register 'bram1_rden_reg' into 'bram0_rden_reg' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:250]
INFO: [Synth 8-4471] merging register 'bram3_rden_reg' into 'bram2_rden_reg' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:282]
WARNING: [Synth 8-6014] Unused sequential element bram1_rden_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:250]
WARNING: [Synth 8-6014] Unused sequential element bram3_rden_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:282]
WARNING: [Synth 8-3848] Net cascade_in_ready in module/entity cnn_layer_accel_awe_rowbuffers__parameterized1 does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:135]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_awe_rowbuffers__parameterized1' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:31]
WARNING: [Synth 8-689] width (10) of port connection 'input_row' does not match port width (9) of module 'cnn_layer_accel_awe_rowbuffers__parameterized1' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:400]
WARNING: [Synth 8-689] width (10) of port connection 'input_col' does not match port width (9) of module 'cnn_layer_accel_awe_rowbuffers__parameterized1' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:401]
WARNING: [Synth 8-689] width (5) of port connection 'padding' does not match port width (1) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:341]
WARNING: [Synth 8-689] width (10) of port connection 'input_col' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:343]
WARNING: [Synth 8-689] width (10) of port connection 'input_row' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:344]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:345]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:346]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:347]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:348]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_weight_table_top__parameterized5' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
	Parameter C_CE_WHT_SEQ_ADDR_DELAY bound to: 9 - type: integer 
	Parameter C_KRNL_SIMD_DELAY bound to: 0 - type: integer 
	Parameter C_CLG2_BRAM_A_DEPTH bound to: 10 - type: integer 
	Parameter C_CLG2_BRAM_B_DEPTH bound to: 10 - type: integer 
	Parameter C_WHT_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized22' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 9 - type: integer 
	Parameter C_DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized22' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_weight_table_top__parameterized5' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
WARNING: [Synth 8-689] width (5) of port connection 'padding' does not match port width (1) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:341]
WARNING: [Synth 8-689] width (10) of port connection 'input_col' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:343]
WARNING: [Synth 8-689] width (10) of port connection 'input_row' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:344]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:345]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_start' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:346]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_col_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:347]
WARNING: [Synth 8-689] width (10) of port connection 'crpd_input_row_end' does not match port width (9) of module 'cnn_layer_accel_prefetch_buffer' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:348]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_weight_table_top__parameterized6' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
	Parameter C_CE_WHT_SEQ_ADDR_DELAY bound to: 10 - type: integer 
	Parameter C_KRNL_SIMD_DELAY bound to: 0 - type: integer 
	Parameter C_CLG2_BRAM_A_DEPTH bound to: 10 - type: integer 
	Parameter C_CLG2_BRAM_B_DEPTH bound to: 10 - type: integer 
	Parameter C_WHT_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized23' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 10 - type: integer 
	Parameter C_DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized23' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_weight_table_top__parameterized6' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_table_top.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_awe_dsps__parameterized2' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_dsps.sv:27]
	Parameter C_DATAIN_DELAY bound to: 6 - type: integer 
	Parameter C_PACKET_WIDTH bound to: 66 - type: integer 
	Parameter C_DATAIN_WIDTH bound to: 16 - type: integer 
	Parameter C_WEIGHTIN_WIDTH bound to: 32 - type: integer 
	Parameter C_WEIGHT_WIDTH bound to: 16 - type: integer 
	Parameter C_A_INPUT_WIDTH bound to: 30 - type: integer 
	Parameter C_B_INPUT_WIDTH bound to: 18 - type: integer 
	Parameter C_P_OUTPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_P_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_C_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_KERNAL_SIZE_WIDTH bound to: 5 - type: integer 
	Parameter C_MODE_WIDTH bound to: 2 - type: integer 
	Parameter C_INPUT_MUX_WIDTH bound to: 18 - type: integer 
	Parameter C_PIXEL_DATAOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_WHT_DOUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized24' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 8 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized24' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_awe_dsps__parameterized2' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_dsps.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_awe_rowbuffers__parameterized2' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:31]
	Parameter C_FIRST_AWE_ROW_BUF bound to: 3 - type: integer 
	Parameter C_SEQ_DATAIN_DELAY bound to: 6 - type: integer 
	Parameter C_CE0_ROW_MATRIC_DELAY bound to: 9 - type: integer 
	Parameter C_CE1_ROW_MATRIC_DELAY bound to: 10 - type: integer 
	Parameter C_CE0_ROW_MAT_WR_ADDR_DELAY bound to: 9 - type: integer 
	Parameter C_CE1_ROW_MAT_WR_ADDR_DELAY bound to: 10 - type: integer 
	Parameter C_CE0_ROW_MAT_PX_DIN_DELAY bound to: 8 - type: integer 
	Parameter C_CE1_ROW_MAT_PX_DIN_DELAY bound to: 9 - type: integer 
	Parameter C_CLG2_ROW_BUF_BRAM_DEPTH bound to: 10 - type: integer 
	Parameter C_PIXEL_DATAOUT_WIDTH bound to: 64 - type: integer 
	Parameter C_CE_PIXEL_DOUT_WIDTH bound to: 32 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
	Parameter ST_IDLE bound to: 6'b000001 
	Parameter ST_AWE_CE_PRIM_BUFFER bound to: 6'b000010 
	Parameter ST_WAIT_PFB_LOAD bound to: 6'b000100 
	Parameter ST_AWE_CE_ACTIVE bound to: 6'b001000 
	Parameter ST_WAIT_JOB_DONE bound to: 6'b010000 
	Parameter ST_SEND_COMPLETE bound to: 6'b100000 
WARNING: [Synth 8-7023] instance 'bram0' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:228]
WARNING: [Synth 8-7023] instance 'bram1' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:244]
WARNING: [Synth 8-7023] instance 'bram2' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:260]
WARNING: [Synth 8-7023] instance 'bram3' of module 'xilinx_simple_dual_port_no_change_ram' has 8 connections declared, but only 7 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:276]
INFO: [Synth 8-6157] synthesizing module 'SRL_bit__parameterized9' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bit__parameterized9' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bit__parameterized10' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bit__parameterized10' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bit.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized25' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 9 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized25' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:32]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:32]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized26' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 10 - type: integer 
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized26' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized27' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 11 - type: integer 
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized27' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-4471] merging register 'bram1_rden_reg' into 'bram0_rden_reg' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:250]
INFO: [Synth 8-4471] merging register 'bram3_rden_reg' into 'bram2_rden_reg' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:282]
WARNING: [Synth 8-6014] Unused sequential element bram1_rden_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:250]
WARNING: [Synth 8-6014] Unused sequential element bram3_rden_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:282]
WARNING: [Synth 8-3848] Net cascade_in_ready in module/entity cnn_layer_accel_awe_rowbuffers__parameterized2 does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:135]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_awe_rowbuffers__parameterized2' (15#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_awe_rowbuffers.sv:31]
WARNING: [Synth 8-689] width (10) of port connection 'input_row' does not match port width (9) of module 'cnn_layer_accel_awe_rowbuffers__parameterized2' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:400]
WARNING: [Synth 8-689] width (10) of port connection 'input_col' does not match port width (9) of module 'cnn_layer_accel_awe_rowbuffers__parameterized2' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:401]
INFO: [Synth 8-6157] synthesizing module 'pixel_sequence_data_bram' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/pixel_sequence_data_bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pixel_sequence_data_bram' (16#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/pixel_sequence_data_bram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_weight_sequence_table0' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table0.sv:27]
	Parameter C_CLG2_ROW_BUF_BRAM_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_weight_sequence_table0' (17#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table0.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_weight_sequence_table1' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table1.sv:27]
	Parameter C_CLG2_ROW_BUF_BRAM_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_weight_sequence_table1' (18#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table1.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_quad_bram_ctrl' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad_bram_ctrl.sv:31]
	Parameter C_CLG2_ROW_BUF_BRAM_DEPTH bound to: 10 - type: integer 
	Parameter C_NUM_CE bound to: 8 - type: integer 
	Parameter C_CLG2_MAX_BRAM_3x3_KERNELS bound to: 6 - type: integer 
	Parameter ST_IDLE bound to: 6'b000001 
	Parameter ST_AWE_CE_PRIM_BUFFER bound to: 6'b000010 
	Parameter ST_WAIT_PFB_LOAD bound to: 6'b000100 
	Parameter ST_AWE_CE_ACTIVE bound to: 6'b001000 
	Parameter ST_WAIT_JOB_DONE bound to: 6'b010000 
	Parameter ST_SEND_COMPLETE bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad_bram_ctrl.sv:164]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'i0_SRL_bit'. This will prevent further optimization [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad_bram_ctrl.sv:196]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'i2_SRL_bit'. This will prevent further optimization [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad_bram_ctrl.sv:220]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_quad_bram_ctrl' (19#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad_bram_ctrl.sv:31]
WARNING: [Synth 8-689] width (7) of port connection 'stride' does not match port width (3) of module 'cnn_layer_accel_quad_bram_ctrl' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:532]
WARNING: [Synth 8-7023] instance 'i0_cnn_layer_accel_quad_bram_ctrl' of module 'cnn_layer_accel_quad_bram_ctrl' has 47 connections declared, but only 46 given [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:514]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:32]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_ram.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_quad' (20#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_quad.sv:31]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_trans_in_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.sv:32]
	Parameter C_TRANS_IN_DIN_WTH bound to: 2048 - type: integer 
	Parameter C_TRANS_IN_DOU_WTH bound to: 2048 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'trans_in_pyld_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/trans_in_pyld_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'trans_in_pyld_fifo' (21#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/trans_in_pyld_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'trans_in_meta_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/trans_in_meta_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'trans_in_meta_fifo' (22#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/trans_in_meta_fifo_stub.v:6]
WARNING: [Synth 8-3848] Net full in module/entity cnn_layer_accel_trans_in_fifo does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_trans_in_fifo' (23#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_in_fifo.sv:32]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_trans_eg_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.sv:32]
	Parameter C_TRANS_EG_DIN_WTH bound to: 2048 - type: integer 
	Parameter C_TRANS_EG_DOU_WTH bound to: 2048 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'trans_eg_pyld_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/trans_eg_pyld_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'trans_eg_pyld_fifo' (24#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/trans_eg_pyld_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'trans_eg_meta_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/trans_eg_meta_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'trans_eg_meta_fifo' (25#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/trans_eg_meta_fifo_stub.v:6]
WARNING: [Synth 8-3848] Net full in module/entity cnn_layer_accel_trans_eg_fifo does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_trans_eg_fifo' (26#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_trans_eg_fifo.sv:32]
INFO: [Synth 8-4471] merging register 'QUAD[1].job_fetch_ack_reg[1]' into 'QUAD[1].job_start_reg[1]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:215]
INFO: [Synth 8-4471] merging register 'QUAD[1].job_complete_ack_reg[1]' into 'QUAD[1].job_start_reg[1]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:218]
INFO: [Synth 8-4471] merging register 'QUAD[1].job_parameters_valid_reg[1]' into 'QUAD[1].job_start_reg[1]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:213]
WARNING: [Synth 8-6014] Unused sequential element QUAD[1].job_fetch_ack_reg[1] was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:215]
WARNING: [Synth 8-6014] Unused sequential element QUAD[1].job_complete_ack_reg[1] was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:218]
WARNING: [Synth 8-6014] Unused sequential element QUAD[1].job_parameters_valid_reg[1] was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:213]
WARNING: [Synth 8-3848] Net clk_FAS in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:171]
WARNING: [Synth 8-3848] Net trans_eg_fifo_din in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:147]
WARNING: [Synth 8-3848] Net trans_eg_fifo_rden in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:146]
WARNING: [Synth 8-3848] Net job_fetch_complete[31] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[31] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[31] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[30] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[30] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[30] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[29] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[29] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[29] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[28] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[28] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[28] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[27] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[27] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[27] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[26] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[26] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[26] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[25] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[25] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[25] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[24] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[24] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[24] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[23] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[23] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[23] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[22] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[22] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[22] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[21] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[21] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[21] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[20] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[20] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[20] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[19] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[19] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[19] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[18] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[18] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[18] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[17] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[17] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[17] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[16] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[16] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[16] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[15] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[15] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[15] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[14] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[14] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[14] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[13] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[13] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[13] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[12] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[12] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[12] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[11] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[11] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[11] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[10] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[10] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[10] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[9] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[9] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[9] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[8] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[8] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[8] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[7] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[7] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[7] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[6] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[6] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[6] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[5] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[5] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[5] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[4] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[4] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
WARNING: [Synth 8-3848] Net result_accept[4] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:125]
WARNING: [Synth 8-3848] Net job_fetch_complete[3] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:98]
WARNING: [Synth 8-3848] Net cascade_out_ready[3] in module/entity cnn_layer_accel_awp does not have driver. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:113]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_awp' (27#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:31]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_FAS' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:32]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:129]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:130]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:131]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:132]
	Parameter C_FAS_ID bound to: 0 - type: integer 
	Parameter C_KL_IT_RD_ID bound to: 0 - type: integer 
	Parameter C_KB_IT_RD_ID bound to: 1 - type: integer 
	Parameter C_AC_IT_RD_ID bound to: 2 - type: integer 
	Parameter C_IM_IT_RD_ID bound to: 3 - type: integer 
	Parameter C_PM_IT_RD_ID bound to: 4 - type: integer 
	Parameter C_RM_IT_RD_ID bound to: 5 - type: integer 
	Parameter C_PV_IT_RD_ID bound to: 6 - type: integer 
	Parameter C_NUM_RD_CLIENTS bound to: 7 - type: integer 
	Parameter C_NUM_WR_CLIENTS bound to: 1 - type: integer 
	Parameter ST_IDLE bound to: 8'b00000001 
	Parameter ST_LD_1X1_KRN bound to: 8'b00000010 
	Parameter ST_LD_1X1_KRB bound to: 8'b00000100 
	Parameter ST_CFG_AWP bound to: 8'b00001000 
	Parameter ST_START_AWP bound to: 8'b00010000 
	Parameter ST_ACTIVE bound to: 8'b00100000 
	Parameter ST_WAIT_LAST_WRITE bound to: 8'b01000000 
	Parameter ST_SEND_COMPLETE bound to: 8'b10000000 
	Parameter C_INIT_ID_WTH bound to: 21 - type: integer 
	Parameter C_INIT_ADDR_WTH bound to: 224 - type: integer 
	Parameter C_INIT_LEN_WTH bound to: 56 - type: integer 
	Parameter C_INIT_DATA_WTH bound to: 3584 - type: integer 
	Parameter C_NUM_QUAD_CFG_PKTS bound to: 1 - type: integer 
	Parameter C_AWP_QUAD_CFG_PKT_TOT bound to: 1 - type: integer 
	Parameter C_INIT_REQ_ID_WTH bound to: 21 - type: integer 
	Parameter C_INIT_MEM_RD_ADDR_WTH bound to: 224 - type: integer 
	Parameter C_INIT_MEM_RD_LEN_WTH bound to: 56 - type: integer 
	Parameter C_KRNL_1X1_BRAM_RD_ADDR_WTH bound to: 13 - type: integer 
	Parameter C_KRNL_1X1_TRAN_SZ bound to: 32 - type: integer 
	Parameter C_KRNL_1X1_SIMD_M1 bound to: 0 - type: integer 
	Parameter C_KN1X1_BM_WR_SEL_DFT bound to: 1'b1 
	Parameter C_KN1X1_BM_WR_SEL_END bound to: 1'b1 
	Parameter C_KN1X1B_BM_WR_SEL_DFT bound to: 1'b1 
	Parameter C_KN1X1B_BM_WR_SEL_END bound to: 1'b1 
	Parameter C_CONV_1X1_PIP_EN_CFG_WTH bound to: 4 - type: integer 
	Parameter C_CURR_CONV1X1_IT_META_WTH bound to: 1 - type: integer 
	Parameter C_CONV1X1_IT_WTH bound to: 0 - type: integer 
	Parameter C_CONVMAP_FIFO_CT_WTH bound to: 10 - type: integer 
	Parameter C_PARTMAP_FIFO_CT_WTH bound to: 10 - type: integer 
	Parameter C_PREVMAP_FIFO_CT_WTH bound to: 10 - type: integer 
	Parameter C_RESDMAP_FIFO_CT_WTH bound to: 10 - type: integer 
	Parameter C_OUTBUF_FIFO_CT_WTH bound to: 10 - type: integer 
	Parameter C_OUTBUF_FIFO_DIN_FACTOR bound to: 64 - type: integer 
	Parameter C_CONV1X1_DWC_CT_WTH bound to: 10 - type: integer 
	Parameter C_CONV1X1_DWC_DIN_PD bound to: 112 - type: integer 
	Parameter C_RES_DWC_FIFO_CT_WTH bound to: 10 - type: integer 
	Parameter C_TRANS_IN_FIFO_WR_WTH bound to: 2048 - type: integer 
	Parameter C_TRANS_IN_FIFO_RD_WTH bound to: 2048 - type: integer 
	Parameter C_TRANS_EG_FIFO_WR_WTH bound to: 2048 - type: integer 
	Parameter C_TRANS_EG_FIFO_RD_WTH bound to: 2048 - type: integer 
	Parameter C_VEC_ADD_WIDTH bound to: 1024 - type: integer 
	Parameter C_VEC_MULT_WIDTH bound to: 1024 - type: integer 
	Parameter C_VEC_SUM_ARR_SZ bound to: 16 - type: integer 
	Parameter C_VEC_SUM_ARR_ADDR_WTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_conv1x1_pip' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.sv:33]
	Parameter C_CONV1X1_PIP_DLY bound to: 0 - type: integer 
	Parameter C_KRNL_1X1_BRAM_WR_ADDR_WTH bound to: 13 - type: integer 
	Parameter C_KRNL_1X1_BRAM_RD_ADDR_WTH bound to: 13 - type: integer 
	Parameter C_KRNL_1X1_BIAS_BRAM_WR_ADDR_WTH bound to: 13 - type: integer 
	Parameter C_KRNL_1X1_BIAS_BRAM_RD_ADDR_WTH bound to: 16 - type: integer 
	Parameter C_VEC_ADD_WIDTH bound to: 1024 - type: integer 
	Parameter C_VEC_MULT_WIDTH bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRL_bus__parameterized28' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
	Parameter C_CLOCK_CYCLES bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SRL_bus__parameterized28' (27#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:27]
INFO: [Synth 8-6157] synthesizing module 'krnl1x1_bram' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/krnl1x1_bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'krnl1x1_bram' (28#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/krnl1x1_bram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'krnl1x1Bias_bram' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/krnl1x1Bias_bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'krnl1x1Bias_bram' (29#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/krnl1x1Bias_bram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vector_multiply' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/vector_multiply.sv:32]
	Parameter C_OP_WIDTH bound to: 16 - type: integer 
	Parameter C_NUM_OPERANDS bound to: 128 - type: integer 
	Parameter C_DATAIN_WIDTH bound to: 2048 - type: integer 
	Parameter C_OP_VEC_WIDTH bound to: 1024 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vector_multiply' (30#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/vector_multiply.sv:32]
INFO: [Synth 8-6157] synthesizing module 'adder_tree' [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:3]
	Parameter C_NUM_INPUTS bound to: 64 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_NUM_LEVELS bound to: 7 - type: integer 
	Parameter C_NUM_PARTIALS bound to: 127 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[0].num_inputs_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:144]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[0].num_outputs_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:145]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[0].input_offset_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:147]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[0].output_offset_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:148]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[0].op1_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:159]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[0].op2_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:160]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[1].num_inputs_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:144]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[1].num_outputs_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:145]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[1].input_offset_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:147]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[1].output_offset_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:148]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[1].op1_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:159]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[1].op2_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:160]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[2].num_inputs_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:144]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[2].num_outputs_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:145]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[2].input_offset_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:147]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[2].output_offset_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:148]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[2].op1_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:159]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[2].op2_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:160]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[3].num_inputs_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:144]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[3].num_outputs_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:145]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[3].input_offset_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:147]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[3].output_offset_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:148]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[3].op1_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:159]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[3].op2_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:160]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[4].num_inputs_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:144]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[4].num_outputs_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:145]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[4].input_offset_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:147]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[4].output_offset_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:148]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[4].op1_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:159]
WARNING: [Synth 8-6014] Unused sequential element LBL_ADDER_LEVEL[4].op2_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:160]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree' (31#1) [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/adder_tree.v:3]
WARNING: [Synth 8-6014] Unused sequential element adder_tree_datain_valid_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.sv:436]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_conv1x1_pip' (32#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.sv:33]
WARNING: [Synth 8-689] width (3584) of port connection 'krnl1x1_bram_din' does not match port width (1024) of module 'cnn_layer_accel_conv1x1_pip' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:797]
INFO: [Synth 8-6157] synthesizing module 'krnl1x1Bias_dwc_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/krnl1x1Bias_dwc_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'krnl1x1Bias_dwc_fifo' (33#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/krnl1x1Bias_dwc_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'job_fetch_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/job_fetch_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'job_fetch_fifo' (34#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/job_fetch_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'convMap_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/convMap_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'convMap_fifo' (35#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/convMap_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'res_dwc_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/res_dwc_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'res_dwc_fifo' (36#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/res_dwc_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'conv1x1_dwc_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/conv1x1_dwc_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv1x1_dwc_fifo' (37#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/conv1x1_dwc_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'partMap_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/partMap_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'partMap_fifo' (38#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/partMap_fifo_stub.v:6]
WARNING: [Synth 8-689] width (3584) of port connection 'din' does not match port width (1024) of module 'partMap_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:615]
INFO: [Synth 8-6157] synthesizing module 'prevMap_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/prevMap_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'prevMap_fifo' (39#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/prevMap_fifo_stub.v:6]
WARNING: [Synth 8-689] width (3584) of port connection 'din' does not match port width (1024) of module 'prevMap_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:636]
INFO: [Synth 8-6157] synthesizing module 'resdMap_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/resdMap_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'resdMap_fifo' (40#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/resdMap_fifo_stub.v:6]
WARNING: [Synth 8-689] width (3584) of port connection 'din' does not match port width (1024) of module 'resdMap_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:657]
INFO: [Synth 8-6157] synthesizing module 'outbuf_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/outbuf_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'outbuf_fifo' (41#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/xcvu37p-fsvh2892-2-e/TCL_Flow/.Xil/Vivado-18091-e5-cse-322-16/realtime/outbuf_fifo_stub.v:6]
WARNING: [Synth 8-689] width (512) of port connection 'dout' does not match port width (1024) of module 'outbuf_fifo' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:681]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_FAS_vec_add' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:33]
	Parameter C_VEC_ADD_WIDTH bound to: 1024 - type: integer 
	Parameter C_VEC_SUM_ARR_SZ bound to: 16 - type: integer 
	Parameter C_VEC_SUM_ARR_ADDR_WTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_FAS_vec_add' (42#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:33]
INFO: [Synth 8-6157] synthesizing module 'cnn_layer_accel_FAS_pip_ctrl' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.sv:32]
	Parameter ST_IDLE bound to: 8'b00000001 
	Parameter ST_LD_1X1_KRN bound to: 8'b00000010 
	Parameter ST_LD_1X1_KRB bound to: 8'b00000100 
	Parameter ST_CFG_AWP bound to: 8'b00001000 
	Parameter ST_START_AWP bound to: 8'b00010000 
	Parameter ST_ACTIVE bound to: 8'b00100000 
	Parameter ST_WAIT_LAST_WRITE bound to: 8'b01000000 
	Parameter ST_SEND_COMPLETE bound to: 8'b10000000 
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_FAS_pip_ctrl' (43#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_pip_ctrl.sv:32]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1159]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1235]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:129]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:130]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:131]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:132]
WARNING: [Synth 8-6014] Unused sequential element AWP_ct_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:857]
WARNING: [Synth 8-6014] Unused sequential element QUAD_ct_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:858]
WARNING: [Synth 8-6014] Unused sequential element pixelSeqAddr_cfg_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:894]
WARNING: [Synth 8-6014] Unused sequential element pixSeqCfgFetchTotal_cfg_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:898]
WARNING: [Synth 8-6014] Unused sequential element krnl3x3Addr_cfg_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:902]
WARNING: [Synth 8-6014] Unused sequential element krnl3x3BiasAddr_cfg_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:903]
WARNING: [Synth 8-6014] Unused sequential element krnl3x3FetchTotal_cfg_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:904]
WARNING: [Synth 8-6014] Unused sequential element krnl3x3BiasFetchTotal_cfg_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:905]
WARNING: [Synth 8-6014] Unused sequential element krnl1x1FetchTotal_cfg_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:906]
WARNING: [Synth 8-6014] Unused sequential element krnl1x1BiasFetchTotal_cfg_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:907]
WARNING: [Synth 8-6014] Unused sequential element VECTOR_ADD_SIMD_cfg_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:926]
WARNING: [Synth 8-6014] Unused sequential element KRNL_1X1_SIMD_cfg_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:927]
WARNING: [Synth 8-6014] Unused sequential element krnl1x1B_ld_start_cfg_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:940]
WARNING: [Synth 8-6014] Unused sequential element partMapAddr_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1186]
WARNING: [Synth 8-6014] Unused sequential element resdMapAddr_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1188]
WARNING: [Synth 8-6014] Unused sequential element cfg_AWP_done_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1228]
WARNING: [Synth 8-6014] Unused sequential element start_AWP_done_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1229]
WARNING: [Synth 8-6014] Unused sequential element partMapAddr_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1502]
WARNING: [Synth 8-6014] Unused sequential element init_rd_rem_reg[5] was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1556]
WARNING: [Synth 8-6014] Unused sequential element resdMapAddr_reg was removed.  [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1592]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel_FAS' (44#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:32]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel.sv:92]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel.sv:93]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel.sv:94]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'cnn_layer_accel' (45#1) [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel.sv:27]
WARNING: [Synth 8-3331] design xilinx_simple_dual_port_no_change_ram has unconnected port fifo_fwft
WARNING: [Synth 8-3331] design cnn_layer_accel_awe_rowbuffers__parameterized2 has unconnected port cascade_in_ready
WARNING: [Synth 8-3331] design cnn_layer_accel_awe_rowbuffers__parameterized2 has unconnected port cascade_in_valid
WARNING: [Synth 8-3331] design cnn_layer_accel_awe_rowbuffers__parameterized2 has unconnected port cascade
WARNING: [Synth 8-3331] design cnn_layer_accel_awe_rowbuffers__parameterized2 has unconnected port master_quad
WARNING: [Synth 8-3331] design awe_dsp_input_mux has unconnected port clk
WARNING: [Synth 8-3331] design awe_dsp_input_mux has unconnected port rst
WARNING: [Synth 8-3331] design cnn_layer_accel_ce_dsps has unconnected port cascade_carryin
WARNING: [Synth 8-3331] design cnn_layer_accel_ce_dsps has unconnected port cascade_datain_valid
WARNING: [Synth 8-3331] design cnn_layer_accel_awe_rowbuffers__parameterized1 has unconnected port cascade_in_ready
WARNING: [Synth 8-3331] design cnn_layer_accel_awe_rowbuffers__parameterized1 has unconnected port cascade_in_valid
WARNING: [Synth 8-3331] design cnn_layer_accel_awe_rowbuffers__parameterized1 has unconnected port cascade
WARNING: [Synth 8-3331] design cnn_layer_accel_awe_rowbuffers__parameterized1 has unconnected port master_quad
WARNING: [Synth 8-3331] design cnn_layer_accel_awe_rowbuffers__parameterized0 has unconnected port cascade_in_ready
WARNING: [Synth 8-3331] design cnn_layer_accel_awe_rowbuffers__parameterized0 has unconnected port cascade_in_valid
WARNING: [Synth 8-3331] design cnn_layer_accel_awe_rowbuffers__parameterized0 has unconnected port cascade
WARNING: [Synth 8-3331] design cnn_layer_accel_awe_rowbuffers__parameterized0 has unconnected port master_quad
WARNING: [Synth 8-3331] design SRL_bus__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design SRL_bus__parameterized1 has unconnected port ce
WARNING: [Synth 8-3331] design SRL_bus__parameterized1 has unconnected port rst
WARNING: [Synth 8-3331] design SRL_bit__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design SRL_bit__parameterized1 has unconnected port rst
WARNING: [Synth 8-3331] design SRL_bit__parameterized1 has unconnected port ce
WARNING: [Synth 8-3331] design cnn_layer_accel_quad has unconnected port job_parameters[127]
WARNING: [Synth 8-3331] design cnn_layer_accel_quad has unconnected port job_parameters[126]
WARNING: [Synth 8-3331] design cnn_layer_accel_quad has unconnected port job_parameters[125]
WARNING: [Synth 8-3331] design cnn_layer_accel_quad has unconnected port job_parameters[124]
WARNING: [Synth 8-3331] design cnn_layer_accel_quad has unconnected port job_parameters[123]
WARNING: [Synth 8-3331] design cnn_layer_accel_quad has unconnected port job_parameters[122]
WARNING: [Synth 8-3331] design cnn_layer_accel_quad has unconnected port job_parameters[63]
WARNING: [Synth 8-3331] design cnn_layer_accel_quad has unconnected port job_parameters[62]
WARNING: [Synth 8-3331] design cnn_layer_accel_quad has unconnected port cascade_out_ready
WARNING: [Synth 8-3331] design cnn_layer_accel_quad has unconnected port config_valid[3]
WARNING: [Synth 8-3331] design cnn_layer_accel_quad has unconnected port config_valid[2]
WARNING: [Synth 8-3331] design cnn_layer_accel_quad has unconnected port result_accept
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port full
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2047]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2046]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2045]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2044]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2043]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2042]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2041]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2040]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2039]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2038]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2037]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2036]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2035]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2034]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2033]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2032]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2031]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2030]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2029]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2028]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2027]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2026]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2025]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2024]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2023]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2022]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2021]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2020]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2019]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2018]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2017]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2016]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2015]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2014]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2013]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2012]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2011]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2010]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2009]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2008]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2007]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2006]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2005]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2004]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2003]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2002]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2001]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[2000]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1999]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1998]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1997]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1996]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1995]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1994]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1993]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1992]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1991]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1990]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1989]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1988]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1987]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1986]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1985]
WARNING: [Synth 8-3331] design cnn_layer_accel_trans_eg_fifo has unconnected port din[1984]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 2367.859 ; gain = 555.672 ; free physical = 52760 ; free virtual = 110484
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 2385.672 ; gain = 573.484 ; free physical = 52811 ; free virtual = 110535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 2385.672 ; gain = 573.484 ; free physical = 52811 ; free virtual = 110535
---------------------------------------------------------------------------------
CRITICAL WARNING: [Netlist 29-180] Cell 'DSP48E2' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  512 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_ce_macc_0.sv:168]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/krnl1x1Bias_dwc_fifo/krnl1x1Bias_dwc_fifo_in_context.xdc] for cell 'nolabel_line194/i0_krnl1x1Bias_dwc_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/krnl1x1Bias_dwc_fifo/krnl1x1Bias_dwc_fifo_in_context.xdc] for cell 'nolabel_line194/i0_krnl1x1Bias_dwc_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/outbuf_fifo/outbuf_fifo/outbuf_fifo_in_context.xdc] for cell 'nolabel_line194/i0_outBuf_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/outbuf_fifo/outbuf_fifo/outbuf_fifo_in_context.xdc] for cell 'nolabel_line194/i0_outBuf_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/partMap_fifo/partMap_fifo/partMap_fifo_in_context.xdc] for cell 'nolabel_line194/i0_partMap_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/partMap_fifo/partMap_fifo/partMap_fifo_in_context.xdc] for cell 'nolabel_line194/i0_partMap_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/prevMap_fifo/prevMap_fifo/convMap_fifo_in_context.xdc] for cell 'nolabel_line194/i0_prevMap_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/prevMap_fifo/prevMap_fifo/convMap_fifo_in_context.xdc] for cell 'nolabel_line194/i0_prevMap_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/res_dwc_fifo/res_dwc_fifo/job_fetch_fifo_in_context.xdc] for cell 'nolabel_line194/i0_res_dwc_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/res_dwc_fifo/res_dwc_fifo/job_fetch_fifo_in_context.xdc] for cell 'nolabel_line194/i0_res_dwc_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/resdMap_fifo/resdMap_fifo/convMap_fifo_in_context.xdc] for cell 'nolabel_line194/i0_resdMap_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/resdMap_fifo/resdMap_fifo/convMap_fifo_in_context.xdc] for cell 'nolabel_line194/i0_resdMap_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo/trans_eg_meta_fifo_in_context.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo/trans_eg_meta_fifo_in_context.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo/trans_eg_meta_fifo_in_context.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo/trans_eg_meta_fifo_in_context.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo/trans_eg_meta_fifo_in_context.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo/trans_eg_meta_fifo_in_context.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo/trans_eg_meta_fifo_in_context.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo/trans_eg_meta_fifo_in_context.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo/trans_in_meta_fifo_in_context.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo/trans_in_meta_fifo_in_context.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo/trans_in_meta_fifo_in_context.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo/trans_in_meta_fifo_in_context.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo/trans_in_meta_fifo_in_context.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo/trans_in_meta_fifo_in_context.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo/trans_in_meta_fifo_in_context.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo/trans_in_meta_fifo_in_context.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/conv1x1_dwc_fifo/conv1x1_dwc_fifo/conv1x1_dwc_fifo_in_context.xdc] for cell 'nolabel_line194/i0_conv1x1_dwc_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/conv1x1_dwc_fifo/conv1x1_dwc_fifo/conv1x1_dwc_fifo_in_context.xdc] for cell 'nolabel_line194/i0_conv1x1_dwc_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/convMap_fifo/convMap_fifo/convMap_fifo_in_context.xdc] for cell 'nolabel_line194/i0_convMap_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/convMap_fifo/convMap_fifo/convMap_fifo_in_context.xdc] for cell 'nolabel_line194/i0_convMap_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/job_fetch_fifo/job_fetch_fifo/job_fetch_fifo_in_context.xdc] for cell 'nolabel_line194/i0_job_fetch_fifo'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/job_fetch_fifo/job_fetch_fifo/job_fetch_fifo_in_context.xdc] for cell 'nolabel_line194/i0_job_fetch_fifo'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1_bram/krnl1x1_bram/krnl1x1_bram_in_context.xdc] for cell 'nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1_bram/krnl1x1_bram/krnl1x1_bram_in_context.xdc] for cell 'nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1Bias_bram/krnl1x1Bias_bram/krnl1x1Bias_bram_in_context.xdc] for cell 'nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1Bias_bram/krnl1x1Bias_bram/krnl1x1Bias_bram_in_context.xdc] for cell 'nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[0].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[0].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[1].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[1].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[2].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[2].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[3].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[3].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[4].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[4].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[5].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[5].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[6].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[6].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[7].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[7].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[8].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[8].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[9].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[9].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[10].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[10].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[11].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[11].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[12].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[12].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[13].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[13].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[14].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[14].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[15].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[15].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[16].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[16].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[17].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[17].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[18].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[18].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[19].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[19].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[20].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[20].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[21].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[21].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[22].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[22].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[23].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[23].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[24].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[24].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[25].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[25].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[26].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[26].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[27].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[27].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[28].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[28].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[29].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[29].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[30].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[30].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[31].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram/pixel_sequence_data_bram_in_context.xdc] for cell 'genblk1[0].nolabel_line244/QUAD[31].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4775.789 ; gain = 0.000 ; free physical = 50308 ; free virtual = 108032
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4779.789 ; gain = 4.000 ; free physical = 50308 ; free virtual = 108032
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:33 ; elapsed = 00:03:06 . Memory (MB): peak = 4779.789 ; gain = 2967.602 ; free physical = 52658 ; free virtual = 110383
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:33 ; elapsed = 00:03:06 . Memory (MB): peak = 4779.789 ; gain = 2967.602 ; free physical = 52658 ; free virtual = 110382
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for nolabel_line194/i0_krnl1x1Bias_dwc_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/i0_outBuf_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/i0_partMap_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/i0_prevMap_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/i0_res_dwc_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/i0_resdMap_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/i0_conv1x1_dwc_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/i0_convMap_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/i0_job_fetch_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/\genblk1[0].iX_cnn_layer_accel_conv1x1_pip /i_krnl1x1_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line194/\genblk1[0].iX_cnn_layer_accel_conv1x1_pip /i_krnl1x1Bias_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[0].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[1].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[2].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[3].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[4].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[5].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[6].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[7].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[8].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[9].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[10].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[11].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[12].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[13].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[14].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[15].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[16].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[17].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[18].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[19].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[20].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[21].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[22].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[23].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[24].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[25].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[26].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[27].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[28].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[29].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[30].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \genblk1[0].nolabel_line244 /\QUAD[31].i0_cnn_layer_accel_quad /i0_pixel_sequence_data_bram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:41 ; elapsed = 00:03:15 . Memory (MB): peak = 4779.789 ; gain = 2967.602 ; free physical = 51865 ; free virtual = 109590
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'AWP_meta_data_len_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:893]
INFO: [Synth 8-4471] merging register 'partMapAddr_cfg_reg[31:0]' into 'AWP_meta_Addr_cfg_reg[31:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:895]
INFO: [Synth 8-4471] merging register 'resdMapAddr_cfg_reg[31:0]' into 'AWP_meta_Addr_cfg_reg[31:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:896]
INFO: [Synth 8-4471] merging register 'outMapAddr_cfg_reg[31:0]' into 'AWP_meta_Addr_cfg_reg[31:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:897]
INFO: [Synth 8-4471] merging register 'inMapAddr_cfg_reg[31:0]' into 'AWP_meta_Addr_cfg_reg[31:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:899]
INFO: [Synth 8-4471] merging register 'prevMapAddr_cfg_reg[31:0]' into 'AWP_meta_Addr_cfg_reg[31:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:900]
INFO: [Synth 8-4471] merging register 'inMapFetchTotal_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:901]
INFO: [Synth 8-4471] merging register 'partMapFetchTotal_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:908]
INFO: [Synth 8-4471] merging register 'resdMapFetchTotal_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:909]
INFO: [Synth 8-4471] merging register 'outMapStoreTotal_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:910]
INFO: [Synth 8-4471] merging register 'ob_store_amount_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:911]
INFO: [Synth 8-4471] merging register 'prevMapFetchTotal_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:912]
INFO: [Synth 8-4471] merging register 'num_tot_1x1_kernels_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:913]
INFO: [Synth 8-4471] merging register 'cm_high_watermark_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:914]
INFO: [Synth 8-4471] merging register 'rm_low_watermark_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:915]
INFO: [Synth 8-4471] merging register 'pm_low_watermark_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:916]
INFO: [Synth 8-4471] merging register 'pv_low_watermark_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:917]
INFO: [Synth 8-4471] merging register 'rm_fetch_amount_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:918]
INFO: [Synth 8-4471] merging register 'pm_fetch_amount_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:919]
INFO: [Synth 8-4471] merging register 'pv_fetch_amount_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:920]
INFO: [Synth 8-4471] merging register 'im_fetch_amount_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:921]
INFO: [Synth 8-4471] merging register 'ob_high_watermark_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:922]
INFO: [Synth 8-4471] merging register 'krnl1x1_dpth_end_cfg_reg[15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:715]
INFO: [Synth 8-4471] merging register 'itN_num_1x1_kernels_cfg_reg[3][15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:786]
INFO: [Synth 8-4471] merging register 'itN_num_1x1_kernels_cfg_reg[2][15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:786]
INFO: [Synth 8-4471] merging register 'itN_num_1x1_kernels_cfg_reg[1][15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:786]
INFO: [Synth 8-4471] merging register 'itN_num_1x1_kernels_cfg_reg[0][15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:786]
INFO: [Synth 8-4471] merging register 'itN_krnl_1x1_addr_cfg_reg[3][31:0]' into 'AWP_meta_Addr_cfg_reg[31:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:932]
INFO: [Synth 8-4471] merging register 'itN_krnl_1x1_addr_cfg_reg[2][31:0]' into 'AWP_meta_Addr_cfg_reg[31:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:932]
INFO: [Synth 8-4471] merging register 'itN_krnl_1x1_addr_cfg_reg[1][31:0]' into 'AWP_meta_Addr_cfg_reg[31:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:932]
INFO: [Synth 8-4471] merging register 'itN_krnl_1x1_addr_cfg_reg[0][31:0]' into 'AWP_meta_Addr_cfg_reg[31:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:932]
INFO: [Synth 8-4471] merging register 'itN_krnl_1x1_fetch_amount_cfg_reg[3][15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:935]
INFO: [Synth 8-4471] merging register 'itN_krnl_1x1_fetch_amount_cfg_reg[2][15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:935]
INFO: [Synth 8-4471] merging register 'itN_krnl_1x1_fetch_amount_cfg_reg[1][15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:935]
INFO: [Synth 8-4471] merging register 'itN_krnl_1x1_fetch_amount_cfg_reg[0][15:0]' into 'krnl1x1Depth_cfg_reg[15:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:935]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1036]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1056]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1076]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1096]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1677]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/fifo_fwft.sv:83]
INFO: [Synth 8-4471] merging register 'sequence_data1_reg[4][3:0]' into 'sequence_data0_reg[4][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table0.sv:77]
INFO: [Synth 8-4471] merging register 'sequence_data1_reg[3][3:0]' into 'sequence_data0_reg[3][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table0.sv:77]
INFO: [Synth 8-4471] merging register 'sequence_data1_reg[2][3:0]' into 'sequence_data0_reg[2][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table0.sv:77]
INFO: [Synth 8-4471] merging register 'sequence_data1_reg[0][3:0]' into 'sequence_data0_reg[0][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table0.sv:77]
INFO: [Synth 8-4471] merging register 'sequence_data2_reg[1][3:0]' into 'sequence_data0_reg[1][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table0.sv:83]
INFO: [Synth 8-4471] merging register 'sequence_data2_reg[0][3:0]' into 'sequence_data0_reg[0][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table0.sv:83]
INFO: [Synth 8-4471] merging register 'sequence_data3_reg[4][3:0]' into 'sequence_data2_reg[4][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table0.sv:89]
INFO: [Synth 8-4471] merging register 'sequence_data3_reg[3][3:0]' into 'sequence_data2_reg[3][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table0.sv:89]
INFO: [Synth 8-4471] merging register 'sequence_data3_reg[2][3:0]' into 'sequence_data2_reg[2][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table0.sv:89]
INFO: [Synth 8-4471] merging register 'sequence_data3_reg[1][3:0]' into 'sequence_data1_reg[1][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table0.sv:89]
INFO: [Synth 8-4471] merging register 'sequence_data3_reg[0][3:0]' into 'sequence_data0_reg[0][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table0.sv:89]
INFO: [Synth 8-4471] merging register 'sequence_data1_reg[4][3:0]' into 'sequence_data0_reg[4][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table1.sv:78]
INFO: [Synth 8-4471] merging register 'sequence_data1_reg[3][3:0]' into 'sequence_data0_reg[3][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table1.sv:78]
INFO: [Synth 8-4471] merging register 'sequence_data1_reg[2][3:0]' into 'sequence_data0_reg[2][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table1.sv:78]
INFO: [Synth 8-4471] merging register 'sequence_data1_reg[0][3:0]' into 'sequence_data0_reg[1][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table1.sv:78]
INFO: [Synth 8-4471] merging register 'sequence_data2_reg[1][3:0]' into 'sequence_data0_reg[1][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table1.sv:84]
INFO: [Synth 8-4471] merging register 'sequence_data2_reg[0][3:0]' into 'sequence_data0_reg[0][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table1.sv:84]
INFO: [Synth 8-4471] merging register 'sequence_data3_reg[4][3:0]' into 'sequence_data2_reg[4][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table1.sv:90]
INFO: [Synth 8-4471] merging register 'sequence_data3_reg[3][3:0]' into 'sequence_data2_reg[3][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table1.sv:90]
INFO: [Synth 8-4471] merging register 'sequence_data3_reg[2][3:0]' into 'sequence_data2_reg[2][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table1.sv:90]
INFO: [Synth 8-4471] merging register 'sequence_data3_reg[1][3:0]' into 'sequence_data1_reg[1][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table1.sv:90]
INFO: [Synth 8-4471] merging register 'sequence_data3_reg[0][3:0]' into 'sequence_data0_reg[1][3:0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_weight_sequence_table1.sv:90]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cnn_layer_accel_ce_dsps'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/xilinx_simple_dual_port_no_change_2_clock_ram.sv:126]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[15]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[14]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[13]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[12]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[11]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[10]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[9]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[8]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[7]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[6]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[5]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[4]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[3]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[2]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[1]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pm_sum_arr_reg[0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:136]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[15]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[14]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[13]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[12]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[11]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[10]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[9]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[8]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[7]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[6]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[5]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[4]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[3]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[2]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[1]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm0_sum_arr_reg[0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[15]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[14]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[13]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[12]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[11]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[10]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[9]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[8]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[7]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[6]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[5]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[4]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[3]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[2]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[1]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm1_sum_arr_reg[0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[15]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[14]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[13]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[12]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[11]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[10]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[9]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[8]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[7]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[6]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[5]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[4]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[3]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[2]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[1]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_rm_conv_sum_arr_reg[0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[15]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[14]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[13]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[12]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[11]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[10]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[9]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[8]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[7]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[6]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[5]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[4]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[3]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[2]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[1]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_add_pv_sum_arr_reg[0]' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS_vec_add.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'vec_mult_din_reg' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.sv:297]
WARNING: [Synth 8-327] inferring latch for variable 'outBuf_fifo_din_reg' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:678]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                               00
                 ST_MACC |                               01 |                               01
              ST_POOLING |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cnn_layer_accel_ce_dsps'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_no_change_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:37 ; elapsed = 00:05:23 . Memory (MB): peak = 4779.789 ; gain = 2967.602 ; free physical = 49268 ; free virtual = 107057
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cnn_layer_accel_awe_rowbuffers:/i6_SRL_bus' (SRL_bus__parameterized7) to 'cnn_layer_accel_awe_rowbuffers:/i7_SRL_bus'
INFO: [Synth 8-223] decloning instance 'cnn_layer_accel_awe_rowbuffers__parameterized0:/i6_SRL_bus' (SRL_bus__parameterized14) to 'cnn_layer_accel_awe_rowbuffers__parameterized0:/i7_SRL_bus'
INFO: [Synth 8-223] decloning instance 'cnn_layer_accel_awe_rowbuffers__parameterized1:/i6_SRL_bus' (SRL_bus__parameterized20) to 'cnn_layer_accel_awe_rowbuffers__parameterized1:/i7_SRL_bus'
INFO: [Synth 8-223] decloning instance 'cnn_layer_accel_awe_rowbuffers__parameterized2:/i6_SRL_bus' (SRL_bus__parameterized26) to 'cnn_layer_accel_awe_rowbuffers__parameterized2:/i7_SRL_bus'

Report RTL Partitions: 
+------+-----------------------------------------+------------+----------+
|      |RTL Partition                            |Replication |Instances |
+------+-----------------------------------------+------------+----------+
|1     |cnn_layer_accel_FAS_vec_add__GB0         |           1|     30480|
|2     |muxpart__66_cnn_layer_accel_FAS_vec_add  |           1|     14880|
|3     |muxpart__65_cnn_layer_accel_FAS_vec_add  |           1|     14640|
|4     |cnn_layer_accel_FAS_vec_add__GB3         |           1|     28758|
|5     |cnn_layer_accel_FAS_vec_add__GB4         |           1|     27600|
|6     |cnn_layer_accel_FAS_vec_add__GB5         |           1|     21632|
|7     |cnn_layer_accel_FAS_vec_add__GB6         |           1|     16384|
|8     |cnn_layer_accel_FAS_vec_add__GB7         |           1|     26160|
|9     |muxpart__57_cnn_layer_accel_FAS_vec_add  |           1|     12720|
|10    |muxpart__56_cnn_layer_accel_FAS_vec_add  |           1|     12480|
|11    |cnn_layer_accel_FAS_vec_add__GB10        |           1|     24240|
|12    |muxpart__53_cnn_layer_accel_FAS_vec_add  |           1|     11760|
|13    |cnn_layer_accel_FAS_vec_add__GB12        |           1|     22800|
|14    |cnn_layer_accel_FAS_vec_add__GB13        |           1|     32400|
|15    |cnn_layer_accel_FAS_vec_add__GB14        |           1|     20400|
|16    |cnn_layer_accel_FAS_vec_add__GB15        |           1|     19440|
|17    |cnn_layer_accel_FAS_vec_add__GB16        |           1|     27360|
|18    |muxpart__40_cnn_layer_accel_FAS_vec_add  |           1|      8640|
|19    |cnn_layer_accel_FAS_vec_add__GB18        |           1|     16560|
|20    |cnn_layer_accel_FAS_vec_add__GB19        |           1|     15600|
|21    |cnn_layer_accel_FAS_vec_add__GB20        |           1|     22217|
|22    |cnn_layer_accel_FAS_vec_add__GB21        |           1|     27360|
|23    |cnn_layer_accel_FAS_vec_add__GB22        |           1|     11760|
|24    |cnn_layer_accel_FAS_vec_add__GB23        |           1|     10800|
|25    |cnn_layer_accel_FAS_vec_add__GB24        |           1|     14400|
|26    |cnn_layer_accel_FAS_vec_add__GB25        |           1|     19200|
|27    |cnn_layer_accel_FAS_vec_add__GB26        |           1|     22085|
|28    |cnn_layer_accel_FAS_vec_add__GB27        |           1|      2397|
|29    |cnn_layer_accel_FAS_vec_add__GB28        |           1|     37888|
|30    |cnn_layer_accel_FAS_vec_add__GB29        |           1|     11028|
|31    |cnn_layer_accel_FAS_vec_add__GB30        |           1|     35840|
|32    |cnn_layer_accel_FAS_vec_add__GB31        |           1|     10240|
|33    |cnn_layer_accel_FAS_vec_add__GB32        |           1|     36028|
|34    |cnn_layer_accel_FAS_vec_add__GB33        |           1|     11264|
|35    |cnn_layer_accel_FAS_vec_add__GB34        |           1|      5995|
|36    |cnn_layer_accel_FAS_vec_add__GB35        |           1|     11108|
|37    |cnn_layer_accel_FAS_vec_add__GB36        |           1|     38331|
|38    |cnn_layer_accel_FAS_vec_add__GB37        |           1|     10910|
|39    |cnn_layer_accel_FAS__GCB0                |           1|     16616|
|40    |cnn_layer_accel_FAS__GCB1                |           1|     27655|
|41    |cnn_layer_accel_FAS__GCB2                |           1|     11077|
|42    |cnn_layer_accel_awe_dsps__parameterized1 |          32|      6126|
|43    |cnn_layer_accel_awe_dsps__parameterized2 |          32|      6910|
|44    |cnn_layer_accel_quad__xdcDup__1__GC0     |           1|     36492|
|45    |cnn_layer_accel_quad__xdcDup__2__GC0     |           1|     36492|
|46    |cnn_layer_accel_quad__xdcDup__3__GC0     |           1|     36492|
|47    |cnn_layer_accel_quad__xdcDup__4__GC0     |           1|     36492|
|48    |cnn_layer_accel_quad__xdcDup__5__GC0     |           1|     36492|
|49    |cnn_layer_accel_quad__xdcDup__6__GC0     |           1|     36492|
|50    |cnn_layer_accel_quad__xdcDup__7__GC0     |           1|     36492|
|51    |cnn_layer_accel_quad__xdcDup__8__GC0     |           1|     36492|
|52    |cnn_layer_accel_quad__xdcDup__9__GC0     |           1|     36492|
|53    |cnn_layer_accel_quad__xdcDup__10__GC0    |           1|     36492|
|54    |cnn_layer_accel_quad__xdcDup__11__GC0    |           1|     36492|
|55    |cnn_layer_accel_quad__xdcDup__12__GC0    |           1|     36492|
|56    |cnn_layer_accel_quad__xdcDup__13__GC0    |           1|     36492|
|57    |cnn_layer_accel_quad__xdcDup__14__GC0    |           1|     36492|
|58    |cnn_layer_accel_quad__xdcDup__15__GC0    |           1|     36492|
|59    |cnn_layer_accel_quad__xdcDup__16__GC0    |           1|     36492|
|60    |cnn_layer_accel_quad__xdcDup__17__GC0    |           1|     36492|
|61    |cnn_layer_accel_quad__xdcDup__18__GC0    |           1|     36492|
|62    |cnn_layer_accel_quad__xdcDup__19__GC0    |           1|     36492|
|63    |cnn_layer_accel_quad__xdcDup__20__GC0    |           1|     36492|
|64    |cnn_layer_accel_quad__xdcDup__21__GC0    |           1|     36492|
|65    |cnn_layer_accel_quad__xdcDup__22__GC0    |           1|     36492|
|66    |cnn_layer_accel_quad__xdcDup__23__GC0    |           1|     36492|
|67    |cnn_layer_accel_quad__xdcDup__24__GC0    |           1|     36492|
|68    |cnn_layer_accel_quad__xdcDup__25__GC0    |           1|     36492|
|69    |cnn_layer_accel_quad__xdcDup__26__GC0    |           1|     36492|
|70    |cnn_layer_accel_quad__xdcDup__27__GC0    |           1|     36492|
|71    |cnn_layer_accel_quad__xdcDup__28__GC0    |           1|     36492|
|72    |cnn_layer_accel_quad__xdcDup__29__GC0    |           1|     36492|
|73    |cnn_layer_accel_quad__xdcDup__30__GC0    |           1|     36492|
|74    |cnn_layer_accel_quad__xdcDup__31__GC0    |           1|     36492|
|75    |cnn_layer_accel_quad__GC0                |           1|     36492|
|76    |cnn_layer_accel_awp__GC0                 |           1|      8133|
+------+-----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 164   
	   2 Input     16 Bit       Adders := 640   
	   3 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 128   
	   2 Input     11 Bit       Adders := 64    
	   2 Input     10 Bit       Adders := 264   
	   2 Input      9 Bit       Adders := 832   
	   2 Input      6 Bit       Adders := 800   
	   2 Input      5 Bit       Adders := 256   
	   2 Input      4 Bit       Adders := 804   
	   2 Input      3 Bit       Adders := 638   
	   2 Input      2 Bit       Adders := 289   
+---XORs : 
	   2 Input      1 Bit         XORs := 256   
+---XORs : 
	                2 Bit    Wide XORs := 160   
+---Registers : 
	             1024 Bit    Registers := 1     
	              128 Bit    Registers := 128   
	               32 Bit    Registers := 9     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7077  
	               13 Bit    Registers := 256   
	               12 Bit    Registers := 128   
	               11 Bit    Registers := 320   
	               10 Bit    Registers := 2568  
	                9 Bit    Registers := 2624  
	                8 Bit    Registers := 2698  
	                7 Bit    Registers := 4003  
	                6 Bit    Registers := 5344  
	                5 Bit    Registers := 4577  
	                4 Bit    Registers := 5224  
	                3 Bit    Registers := 5668  
	                2 Bit    Registers := 4417  
	                1 Bit    Registers := 8162  
+---RAMs : 
	              16K Bit         RAMs := 768   
	               8K Bit         RAMs := 256   
	               80 Bit         RAMs := 31    
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 83    
	   2 Input     48 Bit        Muxes := 1792  
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1024  
	   2 Input     18 Bit        Muxes := 1024  
	   2 Input     16 Bit        Muxes := 4694  
	   4 Input     16 Bit        Muxes := 257   
	   5 Input     16 Bit        Muxes := 256   
	   2 Input     13 Bit        Muxes := 1536  
	   3 Input     13 Bit        Muxes := 512   
	   2 Input     12 Bit        Muxes := 256   
	   7 Input     12 Bit        Muxes := 64    
	   2 Input     11 Bit        Muxes := 576   
	   2 Input     10 Bit        Muxes := 6016  
	   3 Input     10 Bit        Muxes := 256   
	   4 Input     10 Bit        Muxes := 128   
	   2 Input      9 Bit        Muxes := 4608  
	   4 Input      9 Bit        Muxes := 256   
	   9 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 256   
	   6 Input      8 Bit        Muxes := 256   
	   2 Input      8 Bit        Muxes := 4960  
	   2 Input      7 Bit        Muxes := 7553  
	   2 Input      6 Bit        Muxes := 8001  
	   7 Input      6 Bit        Muxes := 32    
	   2 Input      5 Bit        Muxes := 7648  
	   4 Input      5 Bit        Muxes := 256   
	   3 Input      5 Bit        Muxes := 32    
	   2 Input      4 Bit        Muxes := 8256  
	   4 Input      4 Bit        Muxes := 32    
	   3 Input      3 Bit        Muxes := 512   
	   2 Input      3 Bit        Muxes := 7644  
	   2 Input      2 Bit        Muxes := 6949  
	  21 Input      2 Bit        Muxes := 256   
	   4 Input      2 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 26735 
	   6 Input      1 Bit        Muxes := 257   
	   9 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 94    
	  10 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 705   
	   3 Input      1 Bit        Muxes := 2592  
	   4 Input      1 Bit        Muxes := 221   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cnn_layer_accel_FAS_vec_add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 320   
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 80    
	   2 Input     16 Bit        Muxes := 80    
	   2 Input      1 Bit        Muxes := 5     
Module SRL_bit__32 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__32 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized4__33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module vector_multiply 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module adder_tree 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 63    
+---Registers : 
	               16 Bit    Registers := 127   
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
Module cnn_layer_accel_conv1x1_pip 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module SRL_bit__33 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__34 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__35 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__32 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__36 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__37 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_FAS_pip_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
Module SRL_bit__parameterized6__33 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized4__34 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized2__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cnn_layer_accel_FAS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 10    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 51    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 48    
	   9 Input      1 Bit        Muxes := 10    
Module SRL_bus__parameterized12__32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized13__32 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized5__33 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bus__parameterized13__33 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized5__34 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bus__parameterized18__32 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized12__33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__36 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized13__34 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized5__35 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bus__parameterized13__35 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized5__36 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bus__parameterized18__33 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module awe_dsp_input_mux__38 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__37 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__36 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__35 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__33 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__34 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__39 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module SRL_bus__parameterized18__34 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized19__32 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized6__34 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bus__parameterized19__33 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized6__35 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bus__parameterized24__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized7__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bus__parameterized18__35 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized19__34 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized6__36 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bus__parameterized19__35 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized6__37 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bus__parameterized24__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized7__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module awe_dsp_input_mux__46 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__45 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__44 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__43 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__40 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__41 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__42 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__47 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module cnn_layer_accel_weight_sequence_table0__32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__36 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__83 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__84 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__85 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__36 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__34 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__37 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__35 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__62 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__61 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__60 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__59 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__48 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__49 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__50 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__63 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__76 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__77 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__78 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__79 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__80 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__39 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__40 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__38 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__81 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__82 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__35 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__36 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__32 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__33 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__35 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__32 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__72 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__33 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__73 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__36 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__37 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__34 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__34 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__74 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__35 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__75 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__37 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__54 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__53 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__52 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__51 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__58 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__57 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__56 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__55 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__66 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__67 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__68 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__69 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__37 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__39 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__70 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__71 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__36 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__32 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__32 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__33 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__34 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__60 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__61 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__62 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__63 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__38 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__33 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__64 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__65 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__37 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__36 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__34 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__32 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__33 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__54 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__55 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__56 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__57 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__32 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__32 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__33 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__32 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__58 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__59 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__32 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__36 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__32 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__32 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__32 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__52 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__53 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__32 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__33 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__50 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__51 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__48 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__49 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__32 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__33 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__46 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__47 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__32 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__33 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__44 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__45 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__32 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__33 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__42 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__43 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__40 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__41 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__32 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__33 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__38 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__39 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__32 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__33 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__41 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__131 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__132 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__133 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__42 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__39 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__43 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__40 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__78 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__77 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__76 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__75 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__64 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__65 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__66 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__79 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__124 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__125 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__126 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__127 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__128 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__43 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__44 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__40 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__129 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__130 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__41 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__41 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__33 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__35 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__39 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__39 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__37 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__37 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__120 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__38 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__121 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__40 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__41 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__40 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__38 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__39 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__122 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__40 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__123 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__41 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__42 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__70 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__69 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__68 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__67 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__74 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__73 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__72 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__71 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__114 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__115 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__116 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__117 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__39 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__41 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__118 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__119 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__39 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__37 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__38 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__34 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__33 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__35 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__38 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__108 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__109 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__110 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__111 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__40 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__35 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__112 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__113 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__39 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__37 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__34 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__35 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__37 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__102 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__103 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__104 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__105 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__34 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__34 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__35 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__33 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__106 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__107 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__33 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__38 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__34 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__33 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__33 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__36 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__100 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__101 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__34 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__35 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__98 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__99 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__96 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__97 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__34 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__35 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__94 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__95 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__34 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__35 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__92 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__93 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__34 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__35 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__90 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__91 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__88 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__89 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__34 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__35 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__86 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__87 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__34 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__35 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__34 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__34 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__46 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__179 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__180 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__181 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__48 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__44 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__49 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__45 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__94 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__93 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__92 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__91 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__80 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__81 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__82 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__95 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__172 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__173 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__174 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__175 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__176 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__47 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__48 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__42 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__177 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__178 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__47 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__46 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__34 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__34 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__37 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__43 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__45 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__42 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__42 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__168 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__43 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__169 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__44 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__45 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__46 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__43 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__44 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__170 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__45 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__171 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__45 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__46 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__86 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__85 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__84 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__83 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__90 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__89 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__88 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__87 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__162 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__163 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__164 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__165 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__41 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__43 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__166 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__167 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__43 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__38 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__44 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__36 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__34 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__37 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__42 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__156 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__157 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__158 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__159 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__42 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__37 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__160 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__161 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__41 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__38 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__42 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__36 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__37 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__41 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__150 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__151 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__152 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__153 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__36 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__36 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__37 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__34 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__154 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__155 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__34 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__40 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__36 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__34 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__34 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__40 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__148 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__149 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__36 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__37 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__146 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__147 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__144 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__145 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__36 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__37 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__142 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__143 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__36 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__37 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__140 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__141 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__36 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__37 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__138 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__139 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__136 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__137 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__36 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__37 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__134 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__135 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__36 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__37 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__51 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__227 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__228 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__229 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__54 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__49 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__55 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__50 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__110 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__109 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__108 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__107 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__96 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__97 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__98 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__111 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__93 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__94 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__95 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__220 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__221 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__222 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__223 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__224 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__51 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__52 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__44 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__225 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__226 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__53 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__51 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__35 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__39 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__47 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__51 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__47 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__47 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__216 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__48 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__217 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__48 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__49 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__52 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__48 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__49 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__218 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__50 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__219 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__49 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__50 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__102 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__101 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__100 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__99 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__106 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__105 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__104 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__103 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__210 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__211 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__212 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__213 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__43 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__74 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__75 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__45 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__214 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__215 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__47 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__39 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__50 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__38 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__35 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__39 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__46 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__204 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__205 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__206 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__207 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__44 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__39 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__208 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__209 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__43 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__39 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__46 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__38 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__39 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__45 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__198 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__199 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__200 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__201 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__38 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__38 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__39 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__35 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__202 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__203 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__35 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__42 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__38 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__35 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__35 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__44 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__196 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__197 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__73 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__38 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__39 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__194 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__195 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__72 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__192 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__193 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__71 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__38 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__39 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__190 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__191 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__70 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__38 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__39 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__188 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__189 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__38 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__39 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__186 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__187 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__184 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__185 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__38 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__39 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__182 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__183 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__38 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__39 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__36 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__36 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__56 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__275 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__276 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__277 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__60 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__54 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__61 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__55 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__126 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__125 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__124 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__123 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__112 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__113 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__114 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__127 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__108 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__109 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__110 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__111 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__268 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__269 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__270 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__271 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__272 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__55 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__56 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__46 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__273 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__274 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__59 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__56 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__36 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__36 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__41 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__51 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__57 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__52 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__52 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__264 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__53 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__265 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__52 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__53 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__58 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__53 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__54 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__266 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__55 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__267 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__53 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__54 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__118 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__117 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__116 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__115 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__122 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__121 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__120 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__119 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__105 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__106 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__107 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__258 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__259 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__260 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__261 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__45 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__84 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__85 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__47 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__262 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__263 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__51 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__40 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__56 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__40 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__36 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__41 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__50 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__101 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__102 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__103 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__252 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__253 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__254 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__255 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__46 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__41 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__256 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__257 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__45 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__40 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__50 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__40 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__41 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__49 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__96 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__97 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__98 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__99 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__246 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__247 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__248 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__249 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__40 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__40 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__41 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__36 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__250 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__251 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__36 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__44 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__40 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__36 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__36 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__48 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__244 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__245 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__83 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__40 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__41 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__242 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__243 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__82 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__240 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__241 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__81 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__40 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__41 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__238 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__239 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__80 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__40 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__41 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__236 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__237 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__79 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__40 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__41 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__234 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__235 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__78 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__232 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__233 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__77 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__40 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__41 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__230 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__231 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__76 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__40 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__41 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__37 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__37 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__61 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__323 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__324 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__325 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__66 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__59 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__67 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__60 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__142 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__141 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__140 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__139 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__128 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__129 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__130 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__143 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__124 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__125 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__126 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__127 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__316 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__317 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__318 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__319 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__320 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__59 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__60 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__48 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__321 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__322 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__65 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__61 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__37 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__37 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__43 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__55 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__63 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__57 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__57 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__312 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__58 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__313 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__56 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__57 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__64 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__58 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__59 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__314 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__60 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__315 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__57 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__58 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__134 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__133 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__132 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__131 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__138 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__137 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__136 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__135 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__120 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__121 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__122 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__123 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__306 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__307 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__308 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__309 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__47 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__94 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__95 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__49 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__310 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__311 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__55 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__41 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__62 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__42 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__37 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__43 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__54 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__116 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__117 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__118 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__119 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__300 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__301 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__302 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__303 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__48 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__43 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__304 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__305 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__47 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__41 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__54 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__42 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__43 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__53 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__112 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__113 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__114 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__115 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__294 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__295 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__296 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__297 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__42 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__42 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__43 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__37 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__298 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__299 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__37 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__46 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__42 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__37 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__37 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__52 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__292 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__293 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__93 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__42 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__43 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__290 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__291 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__92 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__288 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__289 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__91 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__42 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__43 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__286 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__287 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__90 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__42 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__43 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__284 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__285 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__89 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__42 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__43 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__282 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__283 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__88 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__280 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__281 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__87 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__42 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__43 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__278 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__279 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__86 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__42 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__43 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__66 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__371 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__372 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__373 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__72 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__64 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__73 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__65 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__158 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__157 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__156 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__155 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__144 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__145 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__146 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__159 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__140 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__141 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__142 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__143 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__364 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__365 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__366 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__367 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__368 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__63 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__64 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__50 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__369 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__370 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__71 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__66 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__38 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__45 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__59 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__69 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__62 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__62 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__360 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__63 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__361 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__60 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__61 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__70 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__63 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__64 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__362 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__65 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__363 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__61 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__62 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__150 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__149 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__148 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__147 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__154 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__153 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__152 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__151 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__136 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__137 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__138 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__139 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__354 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__355 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__356 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__357 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__49 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__104 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__105 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__51 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__358 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__359 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__59 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__42 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__68 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__44 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__38 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__45 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__58 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__132 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__133 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__134 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__135 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__348 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__349 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__350 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__351 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__50 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__45 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__352 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__353 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__49 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__42 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__58 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__44 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__45 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__57 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__128 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__129 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__130 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__131 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__342 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__343 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__344 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__345 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__44 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__44 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__45 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__38 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__346 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__347 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__38 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__48 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__44 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__38 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__38 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__56 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__340 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__341 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__103 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__44 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__45 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__338 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__339 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__102 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__336 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__337 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__101 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__44 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__45 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__334 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__335 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__100 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__44 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__45 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__332 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__333 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__99 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__44 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__45 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__330 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__331 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__98 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__328 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__329 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__97 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__44 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__45 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__326 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__327 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__96 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__44 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__45 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__39 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__39 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__71 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__419 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__420 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__421 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__78 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__69 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__79 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__70 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__174 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__173 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__172 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__171 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__160 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__161 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__162 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__175 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__156 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__157 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__158 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__159 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__412 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__413 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__414 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__415 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__416 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__67 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__68 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__52 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__417 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__418 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__77 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__71 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__39 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__39 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__47 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__63 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__75 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__67 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__67 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__408 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__68 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__409 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__64 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__65 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__76 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__68 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__69 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__410 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__70 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__411 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__65 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__66 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__166 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__165 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__164 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__163 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__170 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__169 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__168 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__167 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__152 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__153 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__154 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__155 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__402 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__403 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__404 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__405 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__51 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__114 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__115 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__53 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__406 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__407 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__63 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__43 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__74 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__46 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__39 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__47 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__62 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__148 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__149 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__150 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__151 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__396 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__397 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__398 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__399 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__52 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__47 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__400 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__401 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__51 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__43 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__62 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__46 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__47 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__61 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__144 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__145 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__146 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__147 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__390 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__391 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__392 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__393 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__46 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__46 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__47 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__39 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__394 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__395 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__39 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__50 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__46 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__39 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__39 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__60 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__388 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__389 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__113 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__46 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__47 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__95 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__386 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__387 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__112 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__94 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__384 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__385 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__111 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__46 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__47 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__93 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__382 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__383 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__110 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__46 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__47 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__380 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__381 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__109 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__46 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__47 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__378 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__379 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__108 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__376 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__377 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__107 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__46 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__47 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__374 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__375 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__106 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__46 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__47 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__40 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__40 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__76 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__467 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__468 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__469 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__84 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__74 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__85 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__75 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__190 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__189 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__188 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__187 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__176 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__177 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__178 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__191 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__172 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__173 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__174 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__175 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__460 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__461 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__462 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__463 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__464 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__71 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__72 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__54 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__465 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__466 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__83 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__76 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__40 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__40 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__49 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__67 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__81 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__72 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__72 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__456 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__73 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__457 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__68 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__69 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__82 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__73 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__74 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__458 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__75 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__459 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__69 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__70 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__182 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__181 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__180 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__179 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__186 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__185 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__184 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__183 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__168 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__169 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__170 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__171 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__450 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__451 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__452 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__453 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__53 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__124 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__125 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__55 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__454 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__455 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__67 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__44 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__80 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__48 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__40 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__49 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__66 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__164 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__165 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__166 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__167 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__444 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__445 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__446 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__447 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__54 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__49 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__448 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__449 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__53 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__44 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__66 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__48 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__49 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__65 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__160 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__161 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__162 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__163 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__438 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__439 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__440 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__441 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__48 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__48 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__49 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__40 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__442 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__443 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__40 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__52 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__48 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__40 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__40 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__64 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__436 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__437 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__123 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__48 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__49 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__103 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__434 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__435 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__122 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__102 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__432 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__433 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__121 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__48 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__49 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__101 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__430 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__431 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__120 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__48 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__49 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__428 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__429 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__119 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__48 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__49 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__99 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__426 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__427 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__118 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__98 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__424 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__425 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__117 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__48 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__49 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__97 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__422 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__423 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__116 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__48 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__49 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__96 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__41 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__41 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__81 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__515 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__516 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__517 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__90 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__79 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__91 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__80 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__206 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__205 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__204 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__203 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__192 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__193 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__194 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__207 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__188 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__189 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__190 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__191 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__508 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__509 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__510 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__511 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__512 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__75 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__76 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__56 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__513 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__514 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__89 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__81 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__41 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__41 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__51 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__71 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__87 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__77 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__77 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__504 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__78 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__505 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__72 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__73 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__88 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__78 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__79 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__506 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__80 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__507 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__73 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__74 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__198 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__197 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__196 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__195 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__202 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__201 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__200 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__199 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__184 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__185 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__186 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__187 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__498 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__499 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__500 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__501 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__55 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__134 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__135 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__57 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__502 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__503 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__71 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__45 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__86 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__50 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__41 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__51 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__70 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__180 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__181 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__182 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__183 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__492 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__493 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__494 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__495 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__56 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__51 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__496 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__497 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__55 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__45 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__70 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__50 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__51 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__69 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__176 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__177 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__178 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__179 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__486 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__487 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__488 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__489 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__50 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__50 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__51 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__41 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__490 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__491 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__41 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__54 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__50 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__41 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__41 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__68 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__484 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__485 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__133 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__50 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__51 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__111 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__482 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__483 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__132 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__110 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__480 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__481 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__131 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__50 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__51 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__109 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__478 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__479 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__130 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__50 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__51 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__108 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__476 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__477 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__129 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__50 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__51 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__107 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__474 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__475 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__128 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__106 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__472 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__473 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__127 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__50 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__51 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__105 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__470 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__471 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__126 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__50 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__51 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__42 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__42 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__86 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__563 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__564 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__565 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__96 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__84 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__97 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__85 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__222 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__221 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__220 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__219 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__208 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__209 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__210 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__223 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__204 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__205 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__206 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__207 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__556 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__557 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__558 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__559 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__560 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__79 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__80 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__58 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__561 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__562 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__95 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__86 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__42 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__42 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__53 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__75 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__93 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__82 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__82 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__552 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__83 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__553 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__76 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__77 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__94 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__83 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__84 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__554 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__85 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__555 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__77 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__78 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__214 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__213 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__212 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__211 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__218 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__217 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__216 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__215 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__200 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__201 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__202 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__203 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__546 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__547 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__548 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__549 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__57 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__144 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__145 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__59 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__550 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__551 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__75 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__46 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__92 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__52 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__42 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__53 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__74 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__196 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__197 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__198 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__199 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__540 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__541 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__542 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__543 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__58 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__53 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__544 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__545 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__57 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__46 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__74 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__52 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__53 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__73 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__192 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__193 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__194 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__195 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__534 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__535 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__536 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__537 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__52 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__52 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__53 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__42 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__538 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__539 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__42 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__56 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__52 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__42 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__42 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__72 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__532 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__533 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__143 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__52 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__53 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__119 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__530 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__531 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__142 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__118 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__528 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__529 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__141 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__52 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__53 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__117 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__526 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__527 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__140 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__52 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__53 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__116 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__524 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__525 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__139 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__52 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__53 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__115 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__522 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__523 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__138 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__114 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__520 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__521 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__137 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__52 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__53 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__113 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__518 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__519 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__136 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__52 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__53 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__112 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__43 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__43 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__91 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__611 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__612 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__613 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__102 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__89 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__103 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__90 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__238 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__237 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__236 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__235 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__224 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__225 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__226 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__239 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__220 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__221 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__222 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__223 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__604 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__605 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__606 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__607 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__608 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__83 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__84 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__60 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__609 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__610 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__101 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__91 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__43 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__43 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__55 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__79 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__99 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__87 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__87 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__600 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__88 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__601 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__80 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__81 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__100 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__88 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__89 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__602 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__90 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__603 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__81 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__82 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__230 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__229 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__228 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__227 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__234 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__233 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__232 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__231 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__216 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__217 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__218 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__219 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__594 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__595 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__596 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__597 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__59 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__154 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__155 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__61 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__598 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__599 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__79 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__47 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__98 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__54 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__43 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__55 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__78 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__212 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__213 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__214 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__215 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__588 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__589 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__590 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__591 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__60 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__55 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__592 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__593 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__59 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__47 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__78 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__54 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__55 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__77 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__208 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__209 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__210 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__211 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__582 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__583 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__584 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__585 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__54 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__54 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__55 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__43 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__586 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__587 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__43 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__58 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__54 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__43 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__43 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__76 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__580 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__581 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__153 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__54 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__55 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__127 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__578 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__579 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__152 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__126 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__576 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__577 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__151 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__54 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__55 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__125 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__574 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__575 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__150 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__54 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__55 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__124 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__572 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__573 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__149 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__54 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__55 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__123 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__570 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__571 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__148 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__122 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__568 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__569 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__147 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__54 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__55 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__121 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__566 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__567 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__146 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__54 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__55 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__120 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__44 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__44 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__96 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__659 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__660 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__661 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__108 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__94 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__109 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__95 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__254 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__253 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__252 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__251 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__240 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__241 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__242 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__255 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__236 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__237 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__238 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__239 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__652 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__653 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__654 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__655 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__656 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__87 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__88 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__62 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__657 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__658 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__107 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__96 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__44 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__44 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__57 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__83 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__105 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__92 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__92 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__648 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__93 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__649 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__84 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__85 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__106 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__93 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__94 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__650 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__95 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__651 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__85 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__86 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__246 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__245 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__244 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__243 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__250 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__249 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__248 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__247 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__232 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__233 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__234 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__235 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__642 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__643 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__644 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__645 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__61 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__164 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__165 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__63 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__646 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__647 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__83 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__48 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__104 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__56 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__44 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__57 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__82 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__228 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__229 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__230 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__231 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__636 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__637 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__638 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__639 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__62 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__57 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__640 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__641 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__61 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__48 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__82 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__56 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__57 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__81 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__224 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__225 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__226 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__227 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__630 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__631 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__632 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__633 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__56 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__56 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__57 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__44 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__634 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__635 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__44 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__60 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__56 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__44 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__44 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__80 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__628 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__629 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__163 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__56 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__57 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__135 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__626 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__627 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__162 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__134 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__624 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__625 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__161 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__56 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__57 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__133 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__622 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__623 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__160 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__56 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__57 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__132 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__620 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__621 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__159 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__56 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__57 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__131 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__618 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__619 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__158 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__130 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__616 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__617 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__157 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__56 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__57 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__129 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__614 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__615 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__156 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__56 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__57 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__128 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__45 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__45 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__101 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__707 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__215 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__708 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__709 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__211 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__212 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__114 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__99 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__213 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__214 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__115 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__100 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__270 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__269 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__268 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__267 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__256 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__257 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__258 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__271 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__252 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__253 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__254 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__255 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__700 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__701 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__702 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__703 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__704 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__91 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__92 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__64 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__209 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__210 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__705 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__706 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__113 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__101 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__45 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__45 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__59 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__87 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__111 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__97 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__97 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__696 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__98 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__697 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__88 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__89 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__112 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__98 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__99 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__698 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__100 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__699 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__89 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__90 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__262 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__261 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__260 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__259 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__266 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__265 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__264 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__263 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__248 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__249 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__250 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__251 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__690 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__691 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__692 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__693 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__63 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__174 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__175 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__65 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__208 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__694 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__695 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__87 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__49 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__110 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__58 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__45 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__59 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__86 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__244 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__245 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__246 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__247 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__684 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__685 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__686 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__687 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__64 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__59 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__206 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__688 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__689 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__63 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__49 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__86 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__58 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__59 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__85 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__240 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__241 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__242 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__243 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__678 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__679 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__680 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__681 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__58 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__58 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__59 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__45 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__204 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__682 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__683 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__45 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__62 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__58 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__45 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__45 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__84 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__676 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__677 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__173 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__58 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__59 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__143 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__674 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__675 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__172 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__142 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__672 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__673 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__171 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__58 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__59 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__141 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__670 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__671 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__170 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__58 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__59 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__140 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__668 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__669 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__169 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__58 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__59 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__139 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__666 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__667 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__168 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__138 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__664 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__665 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__167 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__58 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__59 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__137 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__662 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__663 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__166 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__58 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__59 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__136 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__46 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__46 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__106 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__755 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__228 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__756 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__757 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__224 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__225 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__120 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__104 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__226 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__227 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__121 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__105 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__286 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__285 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__284 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__283 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__272 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__273 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__274 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__287 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__268 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__269 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__270 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__271 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__748 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__749 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__750 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__751 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__752 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__95 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__96 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__66 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__222 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__223 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__753 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__754 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__119 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__106 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__46 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__46 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__61 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__91 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__117 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__102 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__102 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__744 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__103 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__745 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__92 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__93 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__118 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__103 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__104 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__746 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__105 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__747 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__93 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__94 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__278 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__277 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__276 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__275 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__282 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__281 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__280 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__279 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__264 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__265 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__266 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__267 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__738 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__739 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__740 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__741 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__65 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__184 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__185 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__67 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__220 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__221 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__742 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__743 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__91 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__50 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__116 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__60 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__46 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__61 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__90 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__260 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__261 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__262 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__263 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__732 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__733 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__734 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__735 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__66 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__61 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__218 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__219 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__736 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__737 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__65 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__50 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__90 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__60 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__61 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__89 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__256 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__257 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__258 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__259 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__726 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__727 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__728 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__729 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__60 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__60 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__61 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__46 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__216 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__217 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__730 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__731 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__46 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__64 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__60 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__46 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__46 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__88 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__724 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__725 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__183 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__60 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__61 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__151 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__722 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__723 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__182 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__150 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__720 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__721 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__181 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__60 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__61 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__149 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__718 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__719 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__180 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__60 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__61 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__148 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__716 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__717 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__179 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__60 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__61 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__147 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__714 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__715 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__178 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__146 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__712 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__713 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__177 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__60 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__61 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__145 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__710 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__711 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__176 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__60 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__61 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__144 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__47 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__47 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__111 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__803 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__241 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__804 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__805 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__237 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__238 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__126 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__109 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__239 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__240 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__127 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__110 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__302 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__301 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__300 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__299 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__288 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__289 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__290 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__303 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__284 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__285 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__286 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__287 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__796 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__797 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__798 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__799 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__800 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__99 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__100 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__68 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__235 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__236 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__801 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__802 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__125 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__111 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__47 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__47 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__63 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__95 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__123 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__107 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__107 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__792 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__108 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__793 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__96 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__97 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__124 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__108 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__109 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__794 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__110 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__795 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__97 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__98 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__294 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__293 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__292 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__291 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__298 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__297 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__296 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__295 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__280 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__281 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__282 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__283 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__786 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__787 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__788 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__789 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__67 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__194 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__195 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__69 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__233 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__234 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__790 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__791 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__95 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__51 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__122 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__62 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__47 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__63 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__94 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__276 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__277 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__278 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__279 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__780 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__781 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__782 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__783 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__68 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__65 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__63 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__231 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__232 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__784 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__785 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__67 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__51 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__94 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__62 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__63 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__93 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__272 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__273 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__274 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__275 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__774 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__775 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__776 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__777 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__62 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__62 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__63 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__47 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__229 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__230 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__778 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__779 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__47 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__66 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__62 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__47 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__47 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__92 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__772 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__773 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__193 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__62 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__63 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__159 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__770 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__771 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__192 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__158 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__768 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__769 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__191 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__62 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__63 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__157 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__766 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__767 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__190 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__62 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__63 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__156 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__764 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__765 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__189 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__62 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__63 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__155 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__762 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__763 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__188 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__154 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__760 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__761 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__187 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__62 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__63 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__153 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__758 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__759 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__186 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__62 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__63 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__152 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__48 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__48 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__116 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__851 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__254 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__852 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__853 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__250 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__251 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__132 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__114 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__252 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__253 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__133 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__115 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__318 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__317 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__316 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__315 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__304 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__305 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__306 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__319 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__300 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__301 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__302 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__303 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__844 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__845 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__846 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__847 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__848 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__103 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__104 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__70 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__248 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__249 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__849 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__850 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__131 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__116 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__48 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__48 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__65 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__99 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__129 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__112 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__112 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__840 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__113 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__841 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__100 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__101 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__130 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__113 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__114 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__842 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__115 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__843 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__101 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__102 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__310 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__309 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__308 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__307 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__314 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__313 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__312 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__311 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__296 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__297 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__298 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__299 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__834 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__835 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__836 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__837 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__69 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__204 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__205 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__71 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__246 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__247 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__838 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__839 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__99 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__52 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__128 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__64 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__48 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__65 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__98 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__292 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__293 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__294 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__295 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__828 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__829 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__830 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__831 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__70 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__66 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__67 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__65 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__244 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__245 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__832 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__833 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__69 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__52 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__98 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__64 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__65 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__97 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__288 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__289 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__290 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__291 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__822 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__823 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__824 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__825 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__64 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__64 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__65 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__48 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__242 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__243 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__826 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__827 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__48 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__68 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__64 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__48 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__48 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__96 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__820 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__821 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__203 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__64 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__65 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__167 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__818 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__819 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__202 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__166 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__816 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__817 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__201 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__64 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__65 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__165 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__814 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__815 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__200 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__64 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__65 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__164 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__812 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__813 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__199 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__64 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__65 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__163 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__810 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__811 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__198 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__65 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__162 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__808 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__809 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__197 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__64 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__65 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__161 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__806 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__807 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__196 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__64 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__65 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__160 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__49 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__49 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__121 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__899 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__267 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__900 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__901 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__263 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__264 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__138 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__119 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__265 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__266 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__139 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__120 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__334 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__333 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__332 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__331 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__320 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__321 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__322 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__335 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__316 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__317 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__318 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__319 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__892 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__893 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__894 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__895 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__896 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__107 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__108 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__72 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__261 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__262 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__897 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__898 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__137 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__121 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__49 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__49 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__67 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__103 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__135 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__117 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__117 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__888 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__118 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__889 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__104 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__105 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__136 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__118 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__119 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__890 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__120 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__891 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__105 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__106 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__326 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__325 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__324 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__323 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__330 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__329 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__328 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__327 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__312 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__313 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__314 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__315 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__882 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__883 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__884 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__885 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__71 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__214 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__215 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__73 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__259 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__260 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__886 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__887 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__103 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__53 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__134 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__66 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__49 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__67 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__102 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__308 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__309 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__310 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__311 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__876 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__877 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__878 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__879 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__72 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__68 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__69 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__67 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__257 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__258 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__880 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__881 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__71 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__53 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__102 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__66 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__67 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__101 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__304 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__305 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__306 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__307 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__870 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__871 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__872 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__873 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__66 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__66 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__67 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__49 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__255 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__256 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__874 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__875 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__49 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__70 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__66 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__49 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__49 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__100 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__868 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__869 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__213 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__66 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__67 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__175 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__866 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__867 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__212 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__174 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__864 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__865 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__211 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__66 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__67 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__173 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__862 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__863 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__210 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__66 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__67 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__172 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__860 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__861 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__209 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__66 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__67 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__171 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__858 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__859 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__208 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__66 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__67 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__170 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__856 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__857 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__207 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__66 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__67 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__169 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__854 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__855 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__206 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__66 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__67 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__168 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__50 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__50 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__126 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__947 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__280 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__948 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__949 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__276 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__277 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__144 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__124 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__278 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__279 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__145 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__125 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__350 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__349 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__348 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__347 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__336 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__337 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__338 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__351 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__332 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__333 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__334 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__335 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__940 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__941 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__942 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__943 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__944 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__111 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__112 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__74 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__274 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__275 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__945 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__946 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__143 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__126 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__50 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__50 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__69 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__107 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__141 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__122 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__122 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__936 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__123 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__937 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__108 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__109 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__142 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__123 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__124 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__938 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__125 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__939 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__109 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__110 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__342 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__341 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__340 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__339 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__346 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__345 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__344 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__343 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__328 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__329 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__330 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__331 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__930 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__931 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__932 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__933 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__73 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__224 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__225 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__75 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__272 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__273 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__934 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__935 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__107 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__54 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__140 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__68 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__50 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__69 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__106 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__324 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__325 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__326 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__327 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__924 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__925 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__926 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__927 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__74 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__70 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__71 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__69 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__270 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__271 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__928 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__929 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__73 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__54 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__106 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__68 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__69 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__105 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__320 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__321 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__322 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__323 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__918 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__919 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__920 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__921 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__68 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__68 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__69 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__50 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__268 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__269 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__922 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__923 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__50 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__72 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__68 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__50 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__50 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__104 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__916 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__917 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__223 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__68 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__69 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__183 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__914 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__915 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__222 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__182 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__912 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__913 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__221 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__68 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__69 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__181 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__910 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__911 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__220 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__68 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__69 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__180 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__908 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__909 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__219 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__68 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__69 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__179 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__906 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__907 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__218 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__68 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__69 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__178 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__904 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__905 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__217 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__68 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__69 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__177 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__902 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__903 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__216 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__68 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__69 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__176 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__51 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__51 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__131 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__995 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__293 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__996 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__997 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__289 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__290 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__150 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__129 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__291 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__292 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__151 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__130 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__366 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__365 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__364 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__363 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__352 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__353 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__354 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__367 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__348 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__349 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__350 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__351 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__988 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__989 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__990 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__991 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__992 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__115 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__116 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__76 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__287 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__288 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__993 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__994 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__149 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__131 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__51 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__51 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__71 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__111 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__147 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__127 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__127 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__984 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__128 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__985 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__112 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__113 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__148 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__128 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__129 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__986 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__130 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__987 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__113 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__114 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__358 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__357 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__356 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__355 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__362 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__361 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__360 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__359 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__344 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__345 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__346 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__347 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__978 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__979 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__980 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__981 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__75 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__234 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__235 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__77 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__285 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__286 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__982 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__983 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__111 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__55 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__146 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__70 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__51 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__71 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__110 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__340 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__341 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__342 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__343 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__972 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__973 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__974 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__975 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__76 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__72 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__73 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__71 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__283 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__284 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__976 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__977 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__75 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__55 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__110 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__70 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__71 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__109 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__336 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__337 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__338 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__339 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__966 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__967 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__968 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__969 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__70 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__70 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__71 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__51 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__281 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__282 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__970 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__971 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__51 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__74 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__70 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__51 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__51 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__108 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__964 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__965 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__233 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__70 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__71 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__191 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__962 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__963 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__232 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__70 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__71 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__190 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__960 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__961 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__231 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__70 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__71 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__189 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__958 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__959 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__230 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__70 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__71 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__188 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__956 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__957 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__229 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__70 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__71 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__187 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__954 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__955 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__228 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__70 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__71 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__186 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__952 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__953 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__227 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__70 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__71 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__185 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__950 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__951 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__226 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__70 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__71 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__184 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__52 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__52 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__136 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__1043 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__306 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1044 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1045 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__302 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__303 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__156 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__134 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__304 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__305 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__157 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__135 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__382 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__381 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__380 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__379 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__368 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__369 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__370 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__383 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__364 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__365 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__366 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__367 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1036 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1037 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1038 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1039 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1040 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__119 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__120 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__78 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__300 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__301 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1041 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1042 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__155 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__136 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__52 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__52 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__73 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__115 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__153 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__132 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__132 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1032 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__133 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1033 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__116 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__117 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__154 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__133 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__134 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1034 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__135 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1035 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__117 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__118 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__374 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__373 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__372 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__371 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__378 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__377 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__376 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__375 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__360 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__361 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__362 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__363 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1026 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1027 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1028 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1029 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__77 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__244 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__245 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__79 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__298 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__299 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1030 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1031 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__115 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__56 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__152 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__72 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__52 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__73 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__114 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__356 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__357 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__358 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__359 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1020 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1021 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1022 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1023 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__78 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__74 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__75 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__73 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__296 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__297 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1024 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1025 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__77 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__56 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__114 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__72 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__73 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__113 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__352 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__353 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__354 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__355 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1014 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1015 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1016 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1017 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__72 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__72 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__73 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__52 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__294 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__295 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1018 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1019 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__52 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__76 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__72 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__52 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__52 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__112 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1012 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1013 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__243 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__72 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__73 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__199 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1010 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1011 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__242 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__72 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__73 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__198 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1008 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1009 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__241 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__72 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__73 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__197 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1006 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1007 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__240 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__72 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__73 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__196 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1004 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1005 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__239 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__72 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__73 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__195 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1002 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1003 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__238 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__72 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__73 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__194 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1000 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1001 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__237 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__72 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__73 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__193 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__199 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__199 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__998 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__999 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__236 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__72 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__73 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__192 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__53 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__53 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__141 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__1091 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__319 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1092 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1093 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__315 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__316 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__162 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__139 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__317 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__318 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__163 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__140 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__398 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__397 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__396 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__395 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__384 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__385 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__386 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__399 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__380 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__381 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__382 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__383 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1084 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1085 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1086 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1087 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1088 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__123 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__124 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__80 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__313 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__314 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1089 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1090 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__161 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__141 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__206 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__53 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__53 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__75 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__119 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__159 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__137 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__137 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1080 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__138 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1081 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__120 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__121 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__160 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__138 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__139 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1082 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__140 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1083 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__121 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__122 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__390 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__389 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__388 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__387 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__394 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__393 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__392 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__391 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__376 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__377 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__378 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__379 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1074 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1075 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1076 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1077 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__79 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__254 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__255 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__81 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__311 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__312 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1078 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1079 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__119 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__57 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__204 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__158 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__74 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__53 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__75 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__118 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__372 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__373 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__374 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__375 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1068 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1069 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1070 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1071 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__80 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__76 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__77 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__75 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__309 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__310 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1072 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1073 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__79 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__57 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__118 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__74 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__75 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__117 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__368 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__369 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__370 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__371 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1062 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1063 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1064 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1065 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__74 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__74 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__75 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__53 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__307 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__308 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1066 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1067 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__53 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__78 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__74 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__53 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__53 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__116 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__200 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__200 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1060 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1061 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__253 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__74 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__75 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__207 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__201 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__201 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1058 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1059 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__252 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__74 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__75 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__206 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__202 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__202 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1056 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1057 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__251 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__74 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__75 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__205 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1054 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1055 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__250 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__74 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__75 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__204 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__204 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__204 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1052 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1053 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__249 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__74 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__75 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__203 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__205 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__205 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1050 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1051 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__248 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__74 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__75 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__202 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__206 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__206 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1048 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1049 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__247 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__74 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__75 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__201 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__207 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__207 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1046 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1047 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__246 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__74 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__75 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__200 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__54 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__54 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__146 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__1139 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__332 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1140 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1141 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__328 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__329 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__168 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__144 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__330 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__331 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__169 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__145 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__414 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__413 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__412 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__411 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__400 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__401 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__402 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__415 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__396 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__397 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__398 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__399 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1132 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1133 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1134 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1135 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1136 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__127 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__128 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__82 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__326 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__327 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1137 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1138 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__167 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__146 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__214 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__215 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__54 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__54 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__77 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__123 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__165 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__142 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__142 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1128 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__143 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1129 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__124 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__125 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__166 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__143 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__144 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1130 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__145 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1131 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__125 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__126 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__406 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__405 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__404 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__403 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__410 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__409 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__408 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__407 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__392 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__393 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__394 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__395 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1122 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1123 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1124 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1125 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__81 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__264 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__265 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__83 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__324 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__325 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1126 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1127 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__123 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__58 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__212 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__213 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__164 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__76 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__54 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__77 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__122 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__388 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__389 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__390 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__391 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1116 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1117 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1118 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1119 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__82 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__78 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__79 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__77 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__322 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__323 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1120 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1121 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__81 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__58 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__210 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__211 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__122 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__76 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__77 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__121 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__384 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__385 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__386 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__387 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1110 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1111 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1112 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1113 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__76 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__76 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__77 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__54 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__320 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__321 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1114 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1115 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__54 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__208 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__209 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__80 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__76 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__54 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__54 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__120 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__208 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__208 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1108 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1109 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__263 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__76 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__77 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__215 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__209 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__209 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1106 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1107 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__262 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__76 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__77 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__214 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__210 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__210 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1104 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1105 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__261 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__76 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__77 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__213 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__211 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__211 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1102 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1103 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__260 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__76 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__77 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__212 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__212 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__212 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1100 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1101 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__259 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__76 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__77 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__211 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__213 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__213 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1098 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1099 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__258 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__76 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__77 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__210 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__214 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__214 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1096 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1097 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__257 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__76 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__77 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__209 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__215 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__215 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1094 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1095 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__256 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__76 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__77 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__208 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__55 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__55 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__151 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__1187 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__345 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1188 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1189 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__341 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__342 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__174 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__149 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__343 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__344 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__175 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__150 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__430 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__429 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__428 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__427 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__416 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__417 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__418 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__431 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__412 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__413 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__414 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__415 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1180 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1181 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1182 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1183 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1184 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__131 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__132 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__84 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__339 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__340 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1185 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1186 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__173 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__151 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__222 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__223 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__55 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__55 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__79 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__127 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__171 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__147 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__147 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1176 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__148 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1177 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__128 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__129 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__172 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__148 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__149 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1178 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__150 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1179 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__129 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__130 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__422 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__421 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__420 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__419 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__426 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__425 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__424 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__423 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__408 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__409 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__410 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__411 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1170 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1171 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1172 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1173 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__83 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__274 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__275 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__85 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__337 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__338 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1174 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1175 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__127 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__59 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__220 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__221 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__170 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__78 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__55 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__79 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__126 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__404 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__405 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__406 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__407 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1164 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1165 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1166 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1167 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__84 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__80 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__81 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__79 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__335 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__336 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1168 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1169 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__83 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__59 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__218 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__219 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__126 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__78 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__79 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__125 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__400 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__401 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__402 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__403 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1158 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1159 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1160 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1161 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__78 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__78 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__79 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__55 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__333 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__334 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1162 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1163 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__55 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__216 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__217 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__82 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__78 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__55 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__55 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__124 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__216 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__216 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1156 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1157 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__273 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__78 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__79 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__223 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__217 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__217 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1154 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1155 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__272 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__78 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__79 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__222 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__218 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__218 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1152 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1153 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__271 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__78 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__79 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__221 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__219 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__219 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1150 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1151 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__270 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__78 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__79 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__220 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__220 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__220 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1148 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1149 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__269 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__78 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__79 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__219 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__221 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__221 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1146 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1147 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__268 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__78 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__79 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__218 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__222 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__222 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1144 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1145 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__267 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__78 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__79 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__217 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__223 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__223 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1142 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1143 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__266 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__78 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__79 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__216 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__56 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__56 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__156 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__1235 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__358 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1236 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1237 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__354 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__355 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__180 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__154 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__356 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__357 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__181 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__155 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__446 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__445 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__444 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__443 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__432 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__433 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__434 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__447 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__428 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__429 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__430 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__431 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1228 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1229 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1230 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1231 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1232 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__135 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__136 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__86 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__352 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__353 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1233 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1234 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__179 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__156 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__230 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__231 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__56 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__56 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__81 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__131 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__177 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__152 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__152 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1224 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__153 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1225 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__132 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__133 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__178 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__153 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__154 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1226 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__155 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1227 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__133 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__134 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__438 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__437 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__436 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__435 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__442 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__441 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__440 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__439 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__424 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__425 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__426 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__427 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1218 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1219 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1220 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1221 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__85 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__284 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__285 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__87 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__350 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__351 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1222 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1223 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__131 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__60 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__228 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__229 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__176 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__80 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__56 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__81 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__130 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__420 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__421 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__422 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__423 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1212 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1213 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1214 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1215 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__86 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__82 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__83 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__81 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__348 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__349 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1216 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1217 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__85 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__60 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__226 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__227 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__130 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__80 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__81 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__129 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__416 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__417 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__418 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__419 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1206 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1207 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1208 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1209 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__80 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__80 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__81 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__56 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__346 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__347 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1210 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1211 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__56 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__224 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__225 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__84 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__80 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__56 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__56 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__128 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__224 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__224 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1204 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1205 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__283 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__80 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__81 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__231 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__225 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__225 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1202 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1203 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__282 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__80 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__81 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__230 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__226 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__226 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1200 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1201 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__281 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__80 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__81 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__229 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__227 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__227 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1198 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1199 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__280 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__80 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__81 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__228 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__228 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__228 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1196 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1197 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__279 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__80 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__81 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__227 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__229 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__229 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1194 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1195 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__278 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__80 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__81 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__226 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__230 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__230 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1192 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1193 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__277 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__80 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__81 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__225 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__231 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__231 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1190 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1191 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__276 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__80 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__81 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__224 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__57 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__57 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__161 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__1283 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__371 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1284 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1285 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__367 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__368 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__186 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__159 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__369 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__370 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__187 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__160 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__462 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__461 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__460 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__459 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__448 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__449 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__450 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__463 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__444 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__445 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__446 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__447 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1276 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1277 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1278 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1279 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1280 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__139 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__140 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__88 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__365 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__366 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1281 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1282 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__185 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__161 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__238 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__239 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__57 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__57 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__83 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__135 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__183 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__157 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__157 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1272 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__158 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1273 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__136 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__137 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__184 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__158 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__159 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1274 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__160 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1275 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__137 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__138 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__454 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__453 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__452 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__451 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__458 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__457 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__456 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__455 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__440 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__441 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__442 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__443 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1266 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1267 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1268 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1269 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__87 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__294 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__295 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__89 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__363 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__364 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1270 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1271 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__135 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__61 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__236 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__237 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__182 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__82 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__57 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__83 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__134 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__436 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__437 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__438 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__439 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1260 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1261 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1262 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1263 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__88 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__84 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__85 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__83 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__361 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__362 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1264 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1265 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__87 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__61 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__234 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__235 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__134 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__82 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__83 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__133 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__432 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__433 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__434 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__435 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1254 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1255 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1256 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1257 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__82 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__82 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__83 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__57 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__359 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__360 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1258 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1259 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__57 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__232 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__233 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__86 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__82 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__57 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__57 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__132 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1252 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1253 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__293 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__82 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__83 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__239 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__233 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__233 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1250 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1251 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__292 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__82 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__83 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__238 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__234 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__234 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1248 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1249 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__291 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__82 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__83 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__237 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__235 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__235 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1246 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1247 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__290 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__82 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__83 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__236 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__236 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__236 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1244 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1245 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__289 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__82 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__83 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__235 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__237 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__237 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1242 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1243 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__288 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__82 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__83 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__234 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__238 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__238 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1240 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1241 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__287 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__82 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__83 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__233 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__239 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__239 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1238 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1239 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__286 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__82 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__83 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__232 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__58 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__58 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__166 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__1331 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__384 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1332 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1333 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__380 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__381 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__192 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__164 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__382 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__383 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__193 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__165 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__478 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__477 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__476 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__475 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__464 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__465 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__466 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__479 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__460 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__461 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__462 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__463 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1324 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1325 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1326 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1327 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1328 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__143 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__144 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__90 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__378 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__379 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1329 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1330 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__191 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__166 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__246 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__247 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__58 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__58 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__85 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__139 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__189 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__162 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__162 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1320 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__163 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1321 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__140 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__141 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__190 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__163 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__164 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1322 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__165 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1323 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__141 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__142 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__470 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__469 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__468 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__467 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__474 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__473 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__472 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__471 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__456 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__457 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__458 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__459 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1314 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1315 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1316 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1317 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__89 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__304 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__305 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__91 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__376 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__377 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1318 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1319 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__139 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__62 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__244 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__245 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__188 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__84 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__58 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__85 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__138 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__452 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__453 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__454 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__455 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1308 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1309 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1310 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1311 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__90 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__86 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__87 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__85 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__374 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__375 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1312 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1313 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__89 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__62 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__242 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__243 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__138 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__84 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__85 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__137 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__448 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__449 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__450 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__451 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1302 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1303 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1304 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1305 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__84 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__84 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__85 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__58 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__372 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__373 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1306 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1307 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__58 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__240 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__241 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__88 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__84 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__58 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__58 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__136 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__240 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__240 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1300 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1301 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__303 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__84 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__85 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__247 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__241 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__241 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1298 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1299 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__302 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__84 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__85 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__246 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__242 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__242 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1296 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1297 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__301 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__84 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__85 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__245 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__243 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__243 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1294 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1295 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__300 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__84 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__85 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__244 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__244 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__244 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1292 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1293 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__299 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__84 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__85 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__243 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__245 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__245 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1290 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1291 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__298 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__84 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__85 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__242 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__246 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__246 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1288 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1289 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__297 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__84 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__85 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__241 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__247 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__247 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1286 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1287 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__296 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__84 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__85 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__240 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__59 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__59 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__171 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__1379 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__397 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1380 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1381 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__393 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__394 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__198 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__169 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__395 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__396 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__199 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__170 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__494 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__493 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__492 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__491 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__480 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__481 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__482 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__495 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__476 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__477 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__478 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__479 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1372 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1373 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1374 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1375 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1376 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__147 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__148 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__92 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__391 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__392 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1377 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1378 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__197 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__171 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__254 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__255 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__59 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__59 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__87 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__143 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__195 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__167 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__167 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1368 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__168 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1369 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__144 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__145 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__196 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__168 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__169 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1370 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__170 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1371 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__145 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__146 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__486 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__485 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__484 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__483 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__490 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__489 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__488 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__487 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__472 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__473 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__474 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__475 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1362 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1363 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1364 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1365 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__91 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__314 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__315 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__93 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__389 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__390 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1366 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1367 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__143 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__63 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__252 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__253 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__194 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__86 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__59 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__87 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__142 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__468 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__469 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__470 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__471 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1356 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1357 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1358 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1359 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__92 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__88 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__89 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__87 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__387 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__388 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1360 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1361 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__91 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__63 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__250 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__251 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__142 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__86 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__87 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__141 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__464 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__465 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__466 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__467 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1350 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1351 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1352 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1353 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__86 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__86 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__87 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__59 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__385 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__386 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1354 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1355 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__59 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__248 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__249 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__90 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__86 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__59 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__59 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__140 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__248 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__248 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1348 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1349 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__313 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__86 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__87 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__255 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__249 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__249 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1346 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1347 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__312 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__86 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__87 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__254 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__250 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__250 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1344 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1345 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__311 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__86 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__87 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__253 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__251 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__251 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1342 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1343 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__310 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__86 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__87 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__252 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__252 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__252 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1340 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1341 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__309 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__86 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__87 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__251 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__253 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__253 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1338 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1339 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__308 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__86 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__87 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__250 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__254 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__254 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1336 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1337 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__307 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__86 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__87 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__249 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__255 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__255 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1334 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1335 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__306 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__86 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__87 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__248 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__60 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__60 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__176 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__1427 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__410 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1428 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1429 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__406 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__407 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__204 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__174 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__408 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__409 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__205 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__175 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__510 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__509 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__508 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__507 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__496 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__497 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__498 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__511 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__492 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__493 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__494 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__495 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1420 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1421 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1422 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1423 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1424 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__151 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__152 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__94 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__404 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__405 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1425 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1426 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__203 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__176 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__262 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__263 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__60 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__60 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__89 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__147 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__201 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__172 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__172 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1416 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__173 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1417 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__148 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__149 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__202 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__173 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__174 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1418 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__175 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1419 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__149 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__150 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__502 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__501 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__500 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__499 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__506 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__505 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__504 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__503 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__488 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__489 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__490 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__491 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1410 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1411 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1412 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1413 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__93 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__324 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__325 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__95 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__402 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__403 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1414 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1415 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__147 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__64 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__260 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__261 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__200 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__88 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__60 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__89 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__146 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__484 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__485 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__486 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__487 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1404 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1405 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1406 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1407 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__94 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__90 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__91 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__89 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__400 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__401 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1408 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1409 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__93 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__64 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__258 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__259 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__146 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__88 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__89 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__145 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__480 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__481 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__482 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__483 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1398 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1399 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1400 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1401 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__88 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__88 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__89 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__60 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__398 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__399 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1402 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1403 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__60 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__256 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__257 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__92 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__88 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__60 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__60 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__144 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__256 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__256 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1396 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1397 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__323 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__88 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__89 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__263 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__257 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__257 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1394 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1395 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__322 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__88 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__89 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__262 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__258 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__258 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1392 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1393 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__321 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__88 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__89 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__261 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__259 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__259 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1390 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1391 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__320 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__88 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__89 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__260 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__260 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__260 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1388 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1389 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__319 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__88 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__89 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__259 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__261 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__261 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1386 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1387 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__318 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__88 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__89 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__258 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__262 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__262 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1384 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1385 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__317 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__88 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__89 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__257 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__263 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__263 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1382 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1383 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__316 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__88 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__89 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__256 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__61 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__61 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__181 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__1475 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__423 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1476 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1477 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__419 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__420 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__210 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__179 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__421 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__422 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__211 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__180 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__526 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__525 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__524 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__523 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__512 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__513 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__514 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__527 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__508 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__509 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__510 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__511 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1468 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1469 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1470 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1471 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1472 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__155 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__156 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__96 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__417 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__418 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1473 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1474 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__209 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__181 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__270 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__271 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__61 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__61 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__91 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__151 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__207 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__177 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__177 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1464 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__178 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1465 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__152 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__153 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__208 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__178 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__179 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1466 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__180 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1467 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__153 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__154 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__518 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__517 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__516 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__515 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__522 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__521 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__520 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__519 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__504 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__505 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__506 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__507 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1458 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1459 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1460 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1461 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__95 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__334 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__335 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__97 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__415 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__416 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1462 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1463 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__151 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__65 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__268 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__269 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__206 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__90 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__61 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__91 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__150 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__500 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__501 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__502 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__503 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1452 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1453 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1454 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1455 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__96 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__92 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__93 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__91 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__413 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__414 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1456 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1457 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__95 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__65 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__266 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__267 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__150 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__90 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__91 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__149 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__496 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__497 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__498 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__499 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1446 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1447 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1448 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1449 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__90 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__90 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__91 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__61 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__411 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__412 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1450 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1451 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__61 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__264 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__265 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__94 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__90 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__61 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__61 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__148 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__264 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__264 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1444 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1445 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__333 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__90 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__91 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__271 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__265 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__265 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1442 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1443 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__332 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__90 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__91 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__270 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__266 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__266 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1440 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1441 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__331 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__90 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__91 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__269 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__267 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__267 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1438 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1439 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__330 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__90 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__91 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__268 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__268 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__268 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1436 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1437 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__329 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__90 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__91 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__267 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__269 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__269 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1434 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1435 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__328 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__90 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__91 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__266 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__270 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__270 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1432 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1433 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__327 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__90 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__91 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__265 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__271 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__271 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1430 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1431 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__326 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__90 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__91 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__264 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0__62 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1__62 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3__186 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__1523 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2__436 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1524 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1525 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__432 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__433 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__216 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__184 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__434 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__435 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__217 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__185 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__542 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__541 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__540 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__539 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__528 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__529 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__530 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__543 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__524 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__525 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__526 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__527 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1516 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1517 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1518 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1519 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1520 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__159 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4__160 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5__98 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__430 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__431 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1521 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1522 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__215 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4__186 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__278 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__279 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6__62 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7__62 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__93 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__155 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__213 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__182 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__182 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1512 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__183 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1513 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__156 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__157 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__214 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__183 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__184 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1514 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__185 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1515 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__157 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__158 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__534 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__533 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__532 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__531 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__538 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__537 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__536 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__535 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__520 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__521 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__522 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__523 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1506 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1507 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1508 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1509 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__97 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__344 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0__345 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6__99 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__428 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__429 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1510 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1511 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__155 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13__66 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__276 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__277 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__212 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__92 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14__62 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__93 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__154 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__516 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__517 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__518 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__519 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1500 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1501 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1502 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1503 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__98 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__94 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7__95 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8__93 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__426 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__427 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1504 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1505 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18__97 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19__66 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__274 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__275 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__154 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__92 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__93 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__153 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__512 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__513 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__514 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__515 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1494 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1495 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1496 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1497 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__92 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__92 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9__93 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10__62 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__424 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__425 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1498 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1499 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24__64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25__62 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__272 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__273 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__96 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__92 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26__62 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27__62 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__152 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__272 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__272 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1492 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1493 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__343 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__92 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__93 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__279 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__273 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__273 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1490 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1491 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__342 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__92 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0__93 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__278 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__274 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__274 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1488 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1489 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__341 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__92 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10__93 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__277 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__275 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__275 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1486 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1487 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__340 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__92 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11__93 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__276 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__276 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__276 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1484 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1485 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__339 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__92 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16__93 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__275 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__277 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__277 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1482 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1483 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__338 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__92 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17__93 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__274 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__278 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__278 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1480 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1481 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__337 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__92 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22__93 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__273 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__279 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__279 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1478 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1479 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__336 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__92 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23__93 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__272 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad__xdcDup__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cnn_layer_accel_weight_sequence_table0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_weight_sequence_table1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_bit__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bit__1571 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1572 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module cnn_layer_accel_quad_bram_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   7 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized2__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__445 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__446 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3__222 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__189 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized2__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__447 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized2__448 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bus__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__190 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module awe_dsp_input_mux__558 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__557 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__556 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__555 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__544 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__545 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__546 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__540 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__541 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__542 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1564 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1565 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1566 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1567 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1568 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized4__163 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bit__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized2__443 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__444 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1569 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1570 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized3__221 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__286 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module SRL_bus__parameterized3__219 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__187 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__187 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1560 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__188 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1561 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__160 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__161 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module SRL_bus__parameterized3__220 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized3__188 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SRL_bus__parameterized4__189 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1562 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized4__190 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 16    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__1563 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bit__parameterized4__162 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module awe_dsp_input_mux__550 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__549 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__548 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__547 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module awe_dsp_input_mux__554 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__553 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__552 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module awe_dsp_input_mux__551 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module cnn_layer_accel_ce_dsps__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 7     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   3 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module xilinx_simple_dual_port_no_change_ram__536 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__537 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__538 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__539 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1554 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1555 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1556 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1557 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized5__99 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module SRL_bit__parameterized0__354 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bit__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized2__441 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__442 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1558 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1559 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized12__159 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 16    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__284 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__285 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized3__218 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized8__94 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__158 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__532 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__533 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__534 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__535 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1548 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1549 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1550 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1551 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized6__100 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module SRL_bit__parameterized7__96 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module SRL_bit__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized2__439 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__440 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1552 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1553 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__282 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__283 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized12__158 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized15__94 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__157 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_ram__528 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__529 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__530 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xilinx_simple_dual_port_no_change_ram__531 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module SRL_bit__1542 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1543 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1544 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1545 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized8__94 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module SRL_bit__parameterized9__94 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module SRL_bit__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module SRL_bit__parameterized2__437 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__parameterized2__438 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SRL_bit__1546 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1547 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bus__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__280 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized5__281 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized18__98 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized21__94 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized9__156 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module cnn_layer_accel_awe_rowbuffers__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
	   2 Input     10 Bit        Muxes := 26    
	   3 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module xilinx_simple_dual_port_no_change_2_clock_ram__280 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__280 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1540 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1541 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__353 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__94 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__281 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__281 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1538 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1539 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__352 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized0__94 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__286 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__282 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__282 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1536 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1537 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__351 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized10__94 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 10    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__285 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__283 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__283 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1534 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1535 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__350 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized11__94 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__284 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__284 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__284 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1532 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1533 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__349 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized16__94 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 10    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__283 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__285 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__285 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1530 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1531 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__348 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized17__94 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__282 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram__286 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer__286 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1528 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1529 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__347 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized22__94 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__281 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xilinx_simple_dual_port_no_change_2_clock_ram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
Module cnn_layer_accel_prefetch_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module SRL_bit__1526 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__1527 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SRL_bit__parameterized0__346 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module SRL_bus__parameterized23__94 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module SRL_bus__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module xilinx_true_dual_port_no_change_ram__280 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module cnn_layer_accel_weight_table_top__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module cnn_layer_accel_quad 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 17    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module fifo_fwft__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_fwft 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               80 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module cnn_layer_accel_awp 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 128   
	                4 Bit    Registers := 32    
	                1 Bit    Registers := 191   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[20] driven by constant 1
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[19] driven by constant 1
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[18] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[17] driven by constant 1
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[16] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[15] driven by constant 1
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[14] driven by constant 1
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[13] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[12] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[11] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[10] driven by constant 1
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[9] driven by constant 1
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[8] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[7] driven by constant 1
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[6] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[5] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[4] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[3] driven by constant 1
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[2] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[1] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_rd_req_id[0] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_wr_req_id[2] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_wr_req_id[1] driven by constant 0
WARNING: [Synth 8-3917] design cnn_layer_accel has port init_wr_req_id[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i1_SRL_bit/shift_reg_reg[0]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized1:/i0_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i5_SRL_bit/shift_reg_reg[0]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized1:/i4_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i3_SRL_bit/shift_reg_reg[0]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized1:/i2_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i7_SRL_bit/shift_reg_reg[0]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized1:/i6_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i1_SRL_bit/shift_reg_reg[1]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized1:/i0_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i5_SRL_bit/shift_reg_reg[1]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized1:/i4_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i3_SRL_bit/shift_reg_reg[1]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized1:/i2_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i7_SRL_bit/shift_reg_reg[1]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized1:/i6_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i1_SRL_bit/shift_reg_reg[2]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized1:/i0_SRL_bit/shift_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i5_SRL_bit/shift_reg_reg[2]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized1:/i4_SRL_bit/shift_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i3_SRL_bit/shift_reg_reg[2]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized1:/i2_SRL_bit/shift_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i7_SRL_bit/shift_reg_reg[2]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized1:/i6_SRL_bit/shift_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i1_SRL_bit/shift_reg_reg[3]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized1:/i0_SRL_bit/shift_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i5_SRL_bit/shift_reg_reg[3]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized1:/i4_SRL_bit/shift_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i3_SRL_bit/shift_reg_reg[3]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized1:/i2_SRL_bit/shift_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i7_SRL_bit/shift_reg_reg[3]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized1:/i6_SRL_bit/shift_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i0_cnn_layer_accel_ce_dsps/mode_reg_reg[1]' (FDRE) to 'cnn_layer_accel_awe_dsps__parameterized1:/i1_cnn_layer_accel_ce_dsps/mode_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i0_cnn_layer_accel_ce_dsps/mode_reg_reg[0]' (FDRE) to 'cnn_layer_accel_awe_dsps__parameterized1:/i1_cnn_layer_accel_ce_dsps/mode_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i3_SRL_bit/shift_reg_reg[4]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized1:/i2_SRL_bit/shift_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i7_SRL_bit/shift_reg_reg[4]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized1:/i6_SRL_bit/shift_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i1_SRL_bit/shift_reg_reg[0]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i0_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i5_SRL_bit/shift_reg_reg[0]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i4_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i3_SRL_bit/shift_reg_reg[0]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i2_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i7_SRL_bit/shift_reg_reg[0]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i6_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i1_SRL_bit/shift_reg_reg[1]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i0_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i5_SRL_bit/shift_reg_reg[1]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i4_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i3_SRL_bit/shift_reg_reg[1]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i2_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i7_SRL_bit/shift_reg_reg[1]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i6_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i1_SRL_bit/shift_reg_reg[2]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i0_SRL_bit/shift_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i5_SRL_bit/shift_reg_reg[2]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i4_SRL_bit/shift_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i3_SRL_bit/shift_reg_reg[2]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i2_SRL_bit/shift_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i7_SRL_bit/shift_reg_reg[2]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i6_SRL_bit/shift_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i1_SRL_bit/shift_reg_reg[3]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i0_SRL_bit/shift_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i5_SRL_bit/shift_reg_reg[3]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i4_SRL_bit/shift_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i3_SRL_bit/shift_reg_reg[3]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i2_SRL_bit/shift_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i7_SRL_bit/shift_reg_reg[3]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i6_SRL_bit/shift_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i1_SRL_bit/shift_reg_reg[4]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i0_SRL_bit/shift_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i5_SRL_bit/shift_reg_reg[4]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i4_SRL_bit/shift_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i3_SRL_bit/shift_reg_reg[4]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i2_SRL_bit/shift_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i7_SRL_bit/shift_reg_reg[4]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i6_SRL_bit/shift_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i1_SRL_bit/shift_reg_reg[5]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i0_SRL_bit/shift_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i5_SRL_bit/shift_reg_reg[5]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i4_SRL_bit/shift_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i3_SRL_bit/shift_reg_reg[5]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i2_SRL_bit/shift_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i7_SRL_bit/shift_reg_reg[5]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i6_SRL_bit/shift_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i3_SRL_bit/shift_reg_reg[6]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i2_SRL_bit/shift_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i7_SRL_bit/shift_reg_reg[6]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i6_SRL_bit/shift_reg_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk1[0].nolabel_line244i_67 /\QUAD[1].job_start_reg[1] )
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i0_cnn_layer_accel_ce_dsps/mode_reg_reg[1]' (FDRE) to 'cnn_layer_accel_awe_dsps__parameterized2:/i0_cnn_layer_accel_ce_dsps/mode_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_layer_accel_awe_dsps__parameterized2:/i0_cnn_layer_accel_ce_dsps/\mode_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i1_cnn_layer_accel_ce_dsps/mode_reg_reg[1]' (FDRE) to 'cnn_layer_accel_awe_dsps__parameterized2:/i1_cnn_layer_accel_ce_dsps/mode_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_layer_accel_awe_dsps__parameterized2:/i1_cnn_layer_accel_ce_dsps/\mode_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i0_cnn_layer_accel_ce_dsps/pipe_delay_reg[0]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i0_cnn_layer_accel_ce_dsps/pipe_delay_reg[3]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i0_cnn_layer_accel_ce_dsps/pipe_delay_reg[1]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i0_cnn_layer_accel_ce_dsps/pipe_delay_reg[3]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i0_cnn_layer_accel_ce_dsps/pipe_delay_reg[2]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i0_cnn_layer_accel_ce_dsps/pipe_delay_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_layer_accel_awe_dsps__parameterized2:/i0_cnn_layer_accel_ce_dsps/\pipe_delay_reg[3] )
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[0]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_layer_accel_awe_dsps__parameterized2:/i1_cnn_layer_accel_ce_dsps/\pipe_delay_reg[1] )
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized2:/i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[2]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized2:/i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_layer_accel_awe_dsps__parameterized2:/i1_cnn_layer_accel_ce_dsps/\pipe_delay_reg[1] )
INFO: [Synth 8-3886] merging instance 'genblk1[0].nolabel_line244/QUAD[31].i0_cnn_layer_accel_quad/AWE[3].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/mode_reg_reg[0]' (FDRE) to 'genblk1[0].nolabel_line244/QUAD[31].i0_cnn_layer_accel_quad/AWE[3].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/mode_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].nolabel_line244/QUAD[31].i0_cnn_layer_accel_quad/AWE[3].AWE_DSP.i0_cnn_layer_accel_awe_dsps /i1_cnn_layer_accel_ce_dsps/\mode_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'genblk1[0].nolabel_line244/QUAD[31].i0_cnn_layer_accel_quad/AWE[3].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[0]' (FDR) to 'genblk1[0].nolabel_line244/QUAD[31].i0_cnn_layer_accel_quad/AWE[3].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].nolabel_line244/QUAD[31].i0_cnn_layer_accel_quad/AWE[3].AWE_DSP.i0_cnn_layer_accel_awe_dsps /i1_cnn_layer_accel_ce_dsps/\pipe_delay_reg[1] )
INFO: [Synth 8-3886] merging instance 'genblk1[0].nolabel_line244/QUAD[31].i0_cnn_layer_accel_quad/AWE[3].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[2]' (FDR) to 'genblk1[0].nolabel_line244/QUAD[31].i0_cnn_layer_accel_quad/AWE[3].AWE_DSP.i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].nolabel_line244/QUAD[31].i0_cnn_layer_accel_quad/AWE[3].AWE_DSP.i0_cnn_layer_accel_awe_dsps /i1_cnn_layer_accel_ce_dsps/\pipe_delay_reg[1] )
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module cnn_layer_accel_ce_dsps__164.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module cnn_layer_accel_ce_dsps__164.
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i0_cnn_layer_accel_ce_dsps/kernal_window_size_reg_reg[3]' (FDRE) to 'cnn_layer_accel_awe_dsps__parameterized1:/i1_cnn_layer_accel_ce_dsps/kernal_window_size_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i0_cnn_layer_accel_ce_dsps/kernal_window_size_reg_reg[4]' (FDRE) to 'cnn_layer_accel_awe_dsps__parameterized1:/i1_cnn_layer_accel_ce_dsps/kernal_window_size_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i0_cnn_layer_accel_ce_dsps/kernal_window_size_reg_reg[1]' (FDRE) to 'cnn_layer_accel_awe_dsps__parameterized1:/i1_cnn_layer_accel_ce_dsps/kernal_window_size_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i0_cnn_layer_accel_ce_dsps/kernal_window_size_reg_reg[0]' (FDRE) to 'cnn_layer_accel_awe_dsps__parameterized1:/i1_cnn_layer_accel_ce_dsps/kernal_window_size_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i1_cnn_layer_accel_ce_dsps/mode_reg_reg[1]' (FDRE) to 'cnn_layer_accel_awe_dsps__parameterized1:/i1_cnn_layer_accel_ce_dsps/mode_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_layer_accel_awe_dsps__parameterized1:/\i1_cnn_layer_accel_ce_dsps/mode_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[0]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized1:/i0_cnn_layer_accel_ce_dsps/pipe_delay_reg[3]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[1]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized1:/i0_cnn_layer_accel_ce_dsps/pipe_delay_reg[3]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[2]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized1:/i0_cnn_layer_accel_ce_dsps/pipe_delay_reg[3]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i0_cnn_layer_accel_ce_dsps/pipe_delay_reg[3]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized1:/i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[3]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i0_cnn_layer_accel_ce_dsps/pipe_delay_reg[0]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized1:/i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[3]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i0_cnn_layer_accel_ce_dsps/pipe_delay_reg[1]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized1:/i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[3]'
INFO: [Synth 8-3886] merging instance 'cnn_layer_accel_awe_dsps__parameterized1:/i0_cnn_layer_accel_ce_dsps/pipe_delay_reg[2]' (FDR) to 'cnn_layer_accel_awe_dsps__parameterized1:/i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_layer_accel_awe_dsps__parameterized1:/\i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[3] )
WARNING: [Synth 8-3332] Sequential element (i0_cnn_layer_accel_ce_dsps/FSM_sequential_state_reg[1]) is unused and will be removed from module cnn_layer_accel_awe_dsps__parameterized1__32.
WARNING: [Synth 8-3332] Sequential element (i0_cnn_layer_accel_ce_dsps/FSM_sequential_state_reg[0]) is unused and will be removed from module cnn_layer_accel_awe_dsps__parameterized1__32.
WARNING: [Synth 8-3332] Sequential element (i1_cnn_layer_accel_ce_dsps/FSM_sequential_state_reg[1]) is unused and will be removed from module cnn_layer_accel_awe_dsps__parameterized1__32.
WARNING: [Synth 8-3332] Sequential element (i1_cnn_layer_accel_ce_dsps/FSM_sequential_state_reg[0]) is unused and will be removed from module cnn_layer_accel_awe_dsps__parameterized1__32.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].nolabel_line244i_67 /trans_in_fifo_wren_reg)
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[3].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[3].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[1]' (FDR) to 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[1]' (FDR) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'AWE[3].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[1]' (FDR) to 'AWE[3].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i2_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i3_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[2]' (FDR) to 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i2_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i3_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[2]' (FDR) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'AWE[3].i0_cnn_layer_accel_awe_rowbuffers/i3_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[3].i0_cnn_layer_accel_awe_rowbuffers/i2_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[3].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[2]' (FDR) to 'AWE[3].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i2_SRL_bit/shift_reg_reg[1]' (FDR) to 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i3_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[3]' (FDR) to 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i2_SRL_bit/shift_reg_reg[1]' (FDR) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i3_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[3]' (FDR) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'AWE[3].i0_cnn_layer_accel_awe_rowbuffers/i3_SRL_bit/shift_reg_reg[1]' (FDR) to 'AWE[3].i0_cnn_layer_accel_awe_rowbuffers/i2_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'AWE[3].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[3]' (FDR) to 'AWE[3].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[1]' (FDR) to 'AWE[2].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i2_SRL_bit/shift_reg_reg[2]' (FDR) to 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i3_SRL_bit/shift_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i8_SRL_bit/shift_reg_reg[0]' (FDR) to 'AWE[0].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i2_SRL_bit/shift_reg_reg[2]' (FDR) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i3_SRL_bit/shift_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i6_SRL_bit/shift_reg_reg[4]' (FDR) to 'AWE[1].i0_cnn_layer_accel_awe_rowbuffers/i7_SRL_bit/shift_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i0_cnn_layer_accel_weight_sequence_table1/sequence_data0_reg[4][0]' (FDSE) to 'i0_cnn_layer_accel_weight_sequence_table1/sequence_data0_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'i0_cnn_layer_accel_weight_sequence_table1/sequence_data0_reg[3][0]' (FDRE) to 'i0_cnn_layer_accel_weight_sequence_table1/sequence_data0_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'i0_cnn_layer_accel_weight_sequence_table1/sequence_data0_reg[2][0]' (FDSE) to 'i0_cnn_layer_accel_weight_sequence_table1/sequence_data0_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'i0_cnn_layer_accel_weight_sequence_table1/sequence_data0_reg[0][0]' (FDSE) to 'i0_cnn_layer_accel_weight_sequence_table1/sequence_data0_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'i0_cnn_layer_accel_weight_sequence_table1/sequence_data2_reg[4][0]' (FDRE) to 'i0_cnn_layer_accel_weight_sequence_table1/sequence_data0_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'i0_cnn_layer_accel_weight_sequence_table1/sequence_data2_reg[3][0]' (FDSE) to 'i0_cnn_layer_accel_weight_sequence_table1/sequence_data0_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'i0_cnn_layer_accel_weight_sequence_table1/sequence_data2_reg[2][0]' (FDRE) to 'i0_cnn_layer_accel_weight_sequence_table1/sequence_data0_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'i0_cnn_layer_accel_weight_sequence_table1/sequence_data1_reg[1][0]' (FDRE) to 'i0_cnn_layer_accel_weight_sequence_table1/sequence_data0_reg[3][1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_weight_sequence_table1/\sequence_data1_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i0_cnn_layer_accel_weight_sequence_table1/\sequence_data0_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i0_cnn_layer_accel_weight_sequence_table0/\sequence_data0_reg[4][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_weight_sequence_table0/\sequence_data0_reg[0][3] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/mode_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\padding_cfg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_quad_bram_ctrl/\next_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/mode_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_quad_bram_ctrl/\return_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_quad_bram_ctrl/job_complete_acked_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dsp_kernel_size_cfg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsp_kernel_size_cfg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_quad_bram_ctrl/job_accept_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/kernal_window_size_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/kernal_window_size_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[3] )
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_weight_sequence_table1/\sequence_data1_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i0_cnn_layer_accel_weight_sequence_table1/\sequence_data0_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i0_cnn_layer_accel_weight_sequence_table0/\sequence_data0_reg[4][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_weight_sequence_table0/\sequence_data0_reg[0][3] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/mode_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\padding_cfg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_quad_bram_ctrl/\next_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/mode_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_quad_bram_ctrl/\return_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_quad_bram_ctrl/job_complete_acked_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dsp_kernel_size_cfg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsp_kernel_size_cfg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_quad_bram_ctrl/job_accept_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/kernal_window_size_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/kernal_window_size_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[3] )
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_weight_sequence_table1/\sequence_data1_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i0_cnn_layer_accel_weight_sequence_table1/\sequence_data0_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i0_cnn_layer_accel_weight_sequence_table0/\sequence_data0_reg[4][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_weight_sequence_table0/\sequence_data0_reg[0][3] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/mode_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\padding_cfg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_quad_bram_ctrl/\next_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/mode_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_quad_bram_ctrl/\return_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_quad_bram_ctrl/job_complete_acked_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dsp_kernel_size_cfg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsp_kernel_size_cfg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_quad_bram_ctrl/job_accept_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/kernal_window_size_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/kernal_window_size_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[3] )
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_weight_sequence_table1/\sequence_data1_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i0_cnn_layer_accel_weight_sequence_table1/\sequence_data0_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i0_cnn_layer_accel_weight_sequence_table0/\sequence_data0_reg[4][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_weight_sequence_table0/\sequence_data0_reg[0][3] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/mode_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\padding_cfg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_quad_bram_ctrl/\next_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/mode_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_quad_bram_ctrl/\return_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_quad_bram_ctrl/job_complete_acked_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dsp_kernel_size_cfg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsp_kernel_size_cfg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_quad_bram_ctrl/job_accept_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/kernal_window_size_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/kernal_window_size_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[3] )
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_weight_sequence_table1/\sequence_data1_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i0_cnn_layer_accel_weight_sequence_table1/\sequence_data0_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i0_cnn_layer_accel_weight_sequence_table0/\sequence_data0_reg[4][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_weight_sequence_table0/\sequence_data0_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/mode_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\padding_cfg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_quad_bram_ctrl/\next_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/mode_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_quad_bram_ctrl/\return_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_quad_bram_ctrl/job_complete_acked_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dsp_kernel_size_cfg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsp_kernel_size_cfg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_quad_bram_ctrl/job_accept_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/kernal_window_size_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AWE[0].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/kernal_window_size_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AWE[1].AWE_DSP.i0_cnn_layer_accel_awe_dsps /\i1_cnn_layer_accel_ce_dsps/pipe_delay_reg[3] )
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i0_cnn_layer_accel_weight_sequence_table1/\sequence_data1_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i0_cnn_layer_accel_weight_sequence_table1/\sequence_data0_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i0_cnn_layer_accel_weight_sequence_table0/\sequence_data0_reg[4][3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram0/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram1/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram2/BRAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM bram3/BRAM_reg to conserve power
INFO: [Common 17-14] Message 'Synth 8-4652' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[1].shift_reg_reg[1]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[0].shift_reg_reg[0]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
WARNING: [Synth 8-3936] Found unconnected internal register 'i9_SRL_bus/(null)[2].shift_reg_reg[2]' and it is trimmed from '2' to '1' bits. [/home/mdl/izo5011/IkennaWorkSpace/accel_infst_common/hardware/verilog/SRL_bus.sv:104]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/weight_table/BRAM_reg " was recognized as a true dual port RAM template.
INFO: [Common 17-14] Message 'Synth 8-3971' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4652' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4652' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4652' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4652' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:11:02 ; elapsed = 00:13:37 . Memory (MB): peak = 4779.789 ; gain = 2967.602 ; free physical = 47399 ; free virtual = 105829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                            | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_simple_dual_port_no_change_ram: | BRAM_reg   | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|xilinx_true_dual_port_no_change_ram:   | BRAM_reg   | 1 K x 16(READ_FIRST)   | W | R | 1 K x 16(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+---------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+----------------------+-----------------------------+
|Module Name                                                | RTL Object                                                | Inference | Size (Depth x Width) | Primitives                  | 
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+----------------------+-----------------------------+
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|\AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_prefetch_buffer  | i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM_reg | Implied   | 512 x 16             | RAM64X1D x 8  RAM64M x 40   | 
|cnn_layer_accel                                            | QUAD[0].i0_fifo_fwft/fifo_buffer_reg                      | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[1].i0_fifo_fwft/fifo_buffer_reg                      | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[2].i0_fifo_fwft/fifo_buffer_reg                      | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[3].i0_fifo_fwft/fifo_buffer_reg                      | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[4].i0_fifo_fwft/fifo_buffer_reg                      | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[5].i0_fifo_fwft/fifo_buffer_reg                      | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[6].i0_fifo_fwft/fifo_buffer_reg                      | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[7].i0_fifo_fwft/fifo_buffer_reg                      | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[8].i0_fifo_fwft/fifo_buffer_reg                      | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[9].i0_fifo_fwft/fifo_buffer_reg                      | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[10].i0_fifo_fwft/fifo_buffer_reg                     | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[11].i0_fifo_fwft/fifo_buffer_reg                     | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[12].i0_fifo_fwft/fifo_buffer_reg                     | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[13].i0_fifo_fwft/fifo_buffer_reg                     | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[14].i0_fifo_fwft/fifo_buffer_reg                     | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[15].i0_fifo_fwft/fifo_buffer_reg                     | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[16].i0_fifo_fwft/fifo_buffer_reg                     | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[17].i0_fifo_fwft/fifo_buffer_reg                     | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[18].i0_fifo_fwft/fifo_buffer_reg                     | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[19].i0_fifo_fwft/fifo_buffer_reg                     | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[20].i0_fifo_fwft/fifo_buffer_reg                     | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[21].i0_fifo_fwft/fifo_buffer_reg                     | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[22].i0_fifo_fwft/fifo_buffer_reg                     | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[23].i0_fifo_fwft/fifo_buffer_reg                     | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[24].i0_fifo_fwft/fifo_buffer_reg                     | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[25].i0_fifo_fwft/fifo_buffer_reg                     | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[26].i0_fifo_fwft/fifo_buffer_reg                     | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[27].i0_fifo_fwft/fifo_buffer_reg                     | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[28].i0_fifo_fwft/fifo_buffer_reg                     | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[29].i0_fifo_fwft/fifo_buffer_reg                     | Implied   | 8 x 16               | RAM32M x 3                  | 
|cnn_layer_accel                                            | QUAD[30].i0_fifo_fwft/fifo_buffer_reg                     | Implied   | 8 x 16               | RAM32M x 3                  | 
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[0].i0_cnn_layer_accel_quadi_35/AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_36/AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_36/AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_36/AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_36/AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_36/AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_36/AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_36/AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_36/AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_36/AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_36/AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_36/AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_36/AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_36/AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_36/AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_36/AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[1].i0_cnn_layer_accel_quadi_36/AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_37/AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_37/AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_37/AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_37/AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_37/AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_37/AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_37/AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_37/AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_37/AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_37/AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_37/AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_37/AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_37/AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_37/AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_37/AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[2].i0_cnn_layer_accel_quadi_37/AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_38/AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_38/AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_38/AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_38/AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_38/AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_38/AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_38/AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_38/AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_38/AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_38/AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_38/AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_38/AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_38/AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_38/AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_38/AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[3].i0_cnn_layer_accel_quadi_38/AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[4].i0_cnn_layer_accel_quadi_39/AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[4].i0_cnn_layer_accel_quadi_39/AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[4].i0_cnn_layer_accel_quadi_39/AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[4].i0_cnn_layer_accel_quadi_39/AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[4].i0_cnn_layer_accel_quadi_39/AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[4].i0_cnn_layer_accel_quadi_39/AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[4].i0_cnn_layer_accel_quadi_39/AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[4].i0_cnn_layer_accel_quadi_39/AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[4].i0_cnn_layer_accel_quadi_39/AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[4].i0_cnn_layer_accel_quadi_39/AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[4].i0_cnn_layer_accel_quadi_39/AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[4].i0_cnn_layer_accel_quadi_39/AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[4].i0_cnn_layer_accel_quadi_39/AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[4].i0_cnn_layer_accel_quadi_39/AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[4].i0_cnn_layer_accel_quadi_39/AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[4].i0_cnn_layer_accel_quadi_39/AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[5].i0_cnn_layer_accel_quadi_40/AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[5].i0_cnn_layer_accel_quadi_40/AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[5].i0_cnn_layer_accel_quadi_40/AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[5].i0_cnn_layer_accel_quadi_40/AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[5].i0_cnn_layer_accel_quadi_40/AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[5].i0_cnn_layer_accel_quadi_40/AWE[1].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[5].i0_cnn_layer_accel_quadi_40/AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[5].i0_cnn_layer_accel_quadi_40/AWE[1].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[5].i0_cnn_layer_accel_quadi_40/AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[5].i0_cnn_layer_accel_quadi_40/AWE[2].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[5].i0_cnn_layer_accel_quadi_40/AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[5].i0_cnn_layer_accel_quadi_40/AWE[2].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[5].i0_cnn_layer_accel_quadi_40/AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[5].i0_cnn_layer_accel_quadi_40/AWE[3].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[5].i0_cnn_layer_accel_quadi_40/AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[5].i0_cnn_layer_accel_quadi_40/AWE[3].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[6].i0_cnn_layer_accel_quadi_41/AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[6].i0_cnn_layer_accel_quadi_41/AWE[0].AWE_BUF_WHT[0].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[6].i0_cnn_layer_accel_quadi_41/AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance QUAD[6].i0_cnn_layer_accel_quadi_41/AWE[0].AWE_BUF_WHT[1].i0_cnn_layer_accel_weight_table_top/i_0/weight_table/BRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |cnn_layer_accel_FAS_vec_add__GB0             |           1|     15360|
|2     |muxpart__66_cnn_layer_accel_FAS_vec_add      |           1|     14880|
|3     |muxpart__65_cnn_layer_accel_FAS_vec_add      |           1|     14640|
|4     |cnn_layer_accel_FAS_vec_add__GB3             |           1|       492|
|5     |cnn_layer_accel_FAS_vec_add__GB4             |           1|       480|
|6     |cnn_layer_accel_FAS_vec_add__GB5             |           1|      4400|
|7     |cnn_layer_accel_FAS_vec_add__GB6             |           1|      8320|
|8     |cnn_layer_accel_FAS_vec_add__GB7             |           1|       480|
|9     |muxpart__57_cnn_layer_accel_FAS_vec_add      |           1|     12720|
|10    |muxpart__56_cnn_layer_accel_FAS_vec_add      |           1|     12480|
|11    |cnn_layer_accel_FAS_vec_add__GB10            |           1|       480|
|12    |muxpart__53_cnn_layer_accel_FAS_vec_add      |           1|     11760|
|13    |cnn_layer_accel_FAS_vec_add__GB12            |           1|       480|
|14    |cnn_layer_accel_FAS_vec_add__GB13            |           1|       720|
|15    |cnn_layer_accel_FAS_vec_add__GB14            |           1|       480|
|16    |cnn_layer_accel_FAS_vec_add__GB15            |           1|       480|
|17    |cnn_layer_accel_FAS_vec_add__GB16            |           1|       720|
|18    |muxpart__40_cnn_layer_accel_FAS_vec_add      |           1|       240|
|19    |cnn_layer_accel_FAS_vec_add__GB18            |           1|       480|
|20    |cnn_layer_accel_FAS_vec_add__GB19            |           1|       480|
|21    |cnn_layer_accel_FAS_vec_add__GB20            |           1|      4657|
|22    |cnn_layer_accel_FAS_vec_add__GB21            |           1|       960|
|23    |cnn_layer_accel_FAS_vec_add__GB22            |           1|       480|
|24    |cnn_layer_accel_FAS_vec_add__GB23            |           1|       480|
|25    |cnn_layer_accel_FAS_vec_add__GB24            |           1|       720|
|26    |cnn_layer_accel_FAS_vec_add__GB25            |           1|      1200|
|27    |cnn_layer_accel_FAS_vec_add__GB26            |           1|      3132|
|28    |cnn_layer_accel_FAS_vec_add__GB27            |           1|      1020|
|29    |cnn_layer_accel_FAS_vec_add__GB28            |           1|     26800|
|30    |cnn_layer_accel_FAS_vec_add__GB29            |           1|      5167|
|31    |cnn_layer_accel_FAS_vec_add__GB30            |           1|     25760|
|32    |cnn_layer_accel_FAS_vec_add__GB31            |           1|      5200|
|33    |cnn_layer_accel_FAS_vec_add__GB32            |           1|     25840|
|34    |cnn_layer_accel_FAS_vec_add__GB33            |           1|      6224|
|35    |cnn_layer_accel_FAS_vec_add__GB34            |           1|      1819|
|36    |cnn_layer_accel_FAS_vec_add__GB35            |           1|      4583|
|37    |cnn_layer_accel_FAS_vec_add__GB36            |           1|     26701|
|38    |cnn_layer_accel_FAS_vec_add__GB37            |           1|      5280|
|39    |cnn_layer_accel_FAS__GCB0                    |           1|     10970|
|40    |cnn_layer_accel_FAS__GCB1                    |           1|     27655|
|41    |cnn_layer_accel_FAS__GCB2                    |           1|      6581|
|42    |cnn_layer_accel_awe_dsps__parameterized1     |          31|      1810|
|43    |cnn_layer_accel_awe_dsps__parameterized2     |           1|      2417|
|44    |cnn_layer_accel_quad__xdcDup__1__GC0         |           1|     20455|
|45    |cnn_layer_accel_quad__xdcDup__2__GC0         |           1|     20455|
|46    |cnn_layer_accel_quad__xdcDup__3__GC0         |           1|     20455|
|47    |cnn_layer_accel_quad__xdcDup__4__GC0         |           1|     20455|
|48    |cnn_layer_accel_quad__xdcDup__5__GC0         |           1|     20455|
|49    |cnn_layer_accel_quad__xdcDup__6__GC0         |           1|     20455|
|50    |cnn_layer_accel_quad__xdcDup__7__GC0         |           1|     20455|
|51    |cnn_layer_accel_quad__xdcDup__8__GC0         |           1|     20455|
|52    |cnn_layer_accel_quad__xdcDup__9__GC0         |           1|     20455|
|53    |cnn_layer_accel_quad__xdcDup__10__GC0        |           1|     20455|
|54    |cnn_layer_accel_quad__xdcDup__11__GC0        |           1|     20455|
|55    |cnn_layer_accel_quad__xdcDup__12__GC0        |           1|     20455|
|56    |cnn_layer_accel_quad__xdcDup__13__GC0        |           1|     20455|
|57    |cnn_layer_accel_quad__xdcDup__14__GC0        |           1|     20455|
|58    |cnn_layer_accel_quad__xdcDup__15__GC0        |           1|     20455|
|59    |cnn_layer_accel_quad__xdcDup__16__GC0        |           1|     20455|
|60    |cnn_layer_accel_quad__xdcDup__17__GC0        |           1|     20455|
|61    |cnn_layer_accel_quad__xdcDup__18__GC0        |           1|     20455|
|62    |cnn_layer_accel_quad__xdcDup__19__GC0        |           1|     20455|
|63    |cnn_layer_accel_quad__xdcDup__20__GC0        |           1|     20455|
|64    |cnn_layer_accel_quad__xdcDup__21__GC0        |           1|     20455|
|65    |cnn_layer_accel_quad__xdcDup__22__GC0        |           1|     20455|
|66    |cnn_layer_accel_quad__xdcDup__23__GC0        |           1|     20455|
|67    |cnn_layer_accel_quad__xdcDup__24__GC0        |           1|     20455|
|68    |cnn_layer_accel_quad__xdcDup__25__GC0        |           1|     20455|
|69    |cnn_layer_accel_quad__xdcDup__26__GC0        |           1|     20455|
|70    |cnn_layer_accel_quad__xdcDup__27__GC0        |           1|     20455|
|71    |cnn_layer_accel_quad__xdcDup__28__GC0        |           1|     20455|
|72    |cnn_layer_accel_quad__xdcDup__29__GC0        |           1|     20455|
|73    |cnn_layer_accel_quad__xdcDup__30__GC0        |           1|     20455|
|74    |cnn_layer_accel_quad__xdcDup__31__GC0        |           1|     20455|
|75    |cnn_layer_accel_quad__GC0                    |           1|     20455|
|76    |cnn_layer_accel_awp__GC0                     |           1|      7680|
|77    |cnn_layer_accel_awe_dsps__parameterized2__32 |           1|       183|
|78    |cnn_layer_accel_awe_dsps__parameterized2__33 |          30|      2417|
+------+---------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:11:39 ; elapsed = 00:15:08 . Memory (MB): peak = 4779.789 ; gain = 2967.602 ; free physical = 46849 ; free virtual = 105663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][0]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][0]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][1]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][1]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][2]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][2]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][3]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][3]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][4]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][4]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][5]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][5]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][6]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][6]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][7]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][7]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][8]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][8]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][9]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][9]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][10]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][10]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][11]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][11]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][12]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][12]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][13]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][13]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][14]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][14]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][15]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][15]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][16]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][16]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][17]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][17]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][18]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][18]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][19]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][19]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][20]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][20]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][21]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][21]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][22]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][22]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][23]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][23]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][24]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][24]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][25]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][25]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][26]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][26]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][27]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][27]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][28]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][28]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][29]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][29]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][30]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][30]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][31]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][31]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][32]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][32]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][33]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][33]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][34]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][34]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][35]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][35]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][36]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][36]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][37]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][37]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][38]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][38]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][39]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][39]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][40]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][40]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][41]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][41]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][42]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][42]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][43]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][43]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][44]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][44]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][45]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][45]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][46]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][46]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][47]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][47]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][48]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][48]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][49]  is always disabled
WARNING: [Synth 8-264] enable of latch i0_cnn_layer_accel_FAS_vec_addi_27/\vec_add_pv_sum_arr_reg[14][49]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'nolabel_line194i_32/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/krnl1x1_bram_rden_reg__0/Q' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.sv:269]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.sv:269]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_conv1x1_pip.sv:269]
WARNING: [Synth 8-3332] Sequential element (i0_cnn_layer_accel_ce_dsps/FSM_sequential_state_reg[1]) is unused and will be removed from module cnn_layer_accel_awe_dsps.
WARNING: [Synth 8-3332] Sequential element (i0_cnn_layer_accel_ce_dsps/FSM_sequential_state_reg[0]) is unused and will be removed from module cnn_layer_accel_awe_dsps.
WARNING: [Synth 8-3332] Sequential element (i1_cnn_layer_accel_ce_dsps/FSM_sequential_state_reg[1]) is unused and will be removed from module cnn_layer_accel_awe_dsps.
WARNING: [Synth 8-3332] Sequential element (i1_cnn_layer_accel_ce_dsps/FSM_sequential_state_reg[0]) is unused and will be removed from module cnn_layer_accel_awe_dsps.
WARNING: [Synth 8-3332] Sequential element (i0_cnn_layer_accel_ce_dsps/FSM_sequential_state_reg[1]) is unused and will be removed from module cnn_layer_accel_awe_dsps__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i0_cnn_layer_accel_ce_dsps/FSM_sequential_state_reg[0]) is unused and will be removed from module cnn_layer_accel_awe_dsps__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i1_cnn_layer_accel_ce_dsps/FSM_sequential_state_reg[1]) is unused and will be removed from module cnn_layer_accel_awe_dsps__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i1_cnn_layer_accel_ce_dsps/FSM_sequential_state_reg[0]) is unused and will be removed from module cnn_layer_accel_awe_dsps__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_33) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_35) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_37) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_39) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_41) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_43) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_45) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_47) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_49) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_51) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_53) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_55) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_57) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_59) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_61) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_63) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_65) is unused and will be removed from module cnn_layer_accel_weight_table_top.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_33) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_35) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_37) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_39) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_41) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_43) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_45) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_47) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_49) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_51) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_53) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_55) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_57) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_59) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_61) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_63) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_65) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_33) is unused and will be removed from module cnn_layer_accel_weight_table_top__parameterized1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:15:02 ; elapsed = 00:18:45 . Memory (MB): peak = 4779.789 ; gain = 2967.602 ; free physical = 47174 ; free virtual = 105988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |cnn_layer_accel_FAS__GCB0                    |           1|      6376|
|2     |cnn_layer_accel_FAS__GCB1                    |           1|      2053|
|3     |cnn_layer_accel_FAS__GCB2                    |           1|      6501|
|4     |cnn_layer_accel_awe_dsps__parameterized2     |           1|        85|
|5     |cnn_layer_accel_quad__xdcDup__1__GC0         |           1|       910|
|6     |cnn_layer_accel_quad__xdcDup__2__GC0         |           1|      1533|
|7     |cnn_layer_accel_quad__xdcDup__3__GC0         |           1|       910|
|8     |cnn_layer_accel_quad__xdcDup__4__GC0         |           1|       910|
|9     |cnn_layer_accel_quad__xdcDup__5__GC0         |           1|       910|
|10    |cnn_layer_accel_quad__xdcDup__6__GC0         |           1|       910|
|11    |cnn_layer_accel_quad__xdcDup__7__GC0         |           1|       910|
|12    |cnn_layer_accel_quad__xdcDup__8__GC0         |           1|       910|
|13    |cnn_layer_accel_quad__xdcDup__9__GC0         |           1|       910|
|14    |cnn_layer_accel_quad__xdcDup__10__GC0        |           1|       910|
|15    |cnn_layer_accel_quad__xdcDup__11__GC0        |           1|       910|
|16    |cnn_layer_accel_quad__xdcDup__12__GC0        |           1|       910|
|17    |cnn_layer_accel_quad__xdcDup__13__GC0        |           1|       910|
|18    |cnn_layer_accel_quad__xdcDup__14__GC0        |           1|       910|
|19    |cnn_layer_accel_quad__xdcDup__15__GC0        |           1|       910|
|20    |cnn_layer_accel_quad__xdcDup__16__GC0        |           1|       910|
|21    |cnn_layer_accel_quad__xdcDup__17__GC0        |           1|       910|
|22    |cnn_layer_accel_quad__xdcDup__18__GC0        |           1|       910|
|23    |cnn_layer_accel_quad__xdcDup__19__GC0        |           1|       910|
|24    |cnn_layer_accel_quad__xdcDup__20__GC0        |           1|       910|
|25    |cnn_layer_accel_quad__xdcDup__21__GC0        |           1|       910|
|26    |cnn_layer_accel_quad__xdcDup__22__GC0        |           1|       910|
|27    |cnn_layer_accel_quad__xdcDup__23__GC0        |           1|       910|
|28    |cnn_layer_accel_quad__xdcDup__24__GC0        |           1|       910|
|29    |cnn_layer_accel_quad__xdcDup__25__GC0        |           1|       910|
|30    |cnn_layer_accel_quad__xdcDup__26__GC0        |           1|       910|
|31    |cnn_layer_accel_quad__xdcDup__27__GC0        |           1|       910|
|32    |cnn_layer_accel_quad__xdcDup__28__GC0        |           1|       910|
|33    |cnn_layer_accel_quad__xdcDup__29__GC0        |           1|       910|
|34    |cnn_layer_accel_quad__xdcDup__30__GC0        |           1|       910|
|35    |cnn_layer_accel_quad__xdcDup__31__GC0        |           1|       910|
|36    |cnn_layer_accel_quad__GC0                    |           1|       910|
|37    |cnn_layer_accel_awp__GC0                     |           1|      4258|
|38    |cnn_layer_accel_awe_dsps__parameterized2__32 |           1|        85|
|39    |cnn_layer_accel_awe_dsps__parameterized2__33 |           1|        85|
|40    |cnn_layer_accel_awe_dsps__parameterized2__34 |           1|       185|
|41    |cnn_layer_accel_awe_dsps__parameterized2__35 |           1|       185|
|42    |cnn_layer_accel_awe_dsps__parameterized2__36 |           1|       185|
|43    |cnn_layer_accel_awe_dsps__parameterized2__37 |           1|       185|
|44    |cnn_layer_accel_awe_dsps__parameterized2__38 |           1|       185|
|45    |cnn_layer_accel_awe_dsps__parameterized2__39 |           1|       185|
|46    |cnn_layer_accel_awe_dsps__parameterized2__40 |           1|       185|
|47    |cnn_layer_accel_awe_dsps__parameterized2__41 |           1|       185|
|48    |cnn_layer_accel_awe_dsps__parameterized2__42 |           1|       185|
|49    |cnn_layer_accel_awe_dsps__parameterized2__43 |           1|       185|
|50    |cnn_layer_accel_awe_dsps__parameterized2__44 |           1|       185|
|51    |cnn_layer_accel_awe_dsps__parameterized2__45 |           1|       185|
|52    |cnn_layer_accel_awe_dsps__parameterized2__46 |           1|       185|
|53    |cnn_layer_accel_awe_dsps__parameterized2__47 |           1|       185|
|54    |cnn_layer_accel_awe_dsps__parameterized2__48 |           1|       185|
|55    |cnn_layer_accel_awe_dsps__parameterized2__49 |           1|       185|
|56    |cnn_layer_accel_awe_dsps__parameterized2__50 |           1|       185|
|57    |cnn_layer_accel_awe_dsps__parameterized2__51 |           1|       185|
|58    |cnn_layer_accel_awe_dsps__parameterized2__52 |           1|       185|
|59    |cnn_layer_accel_awe_dsps__parameterized2__53 |           1|       185|
|60    |cnn_layer_accel_awe_dsps__parameterized2__54 |           1|       185|
|61    |cnn_layer_accel_awe_dsps__parameterized2__55 |           1|       185|
|62    |cnn_layer_accel_awe_dsps__parameterized2__56 |           1|       185|
|63    |cnn_layer_accel_awe_dsps__parameterized2__57 |           1|       185|
|64    |cnn_layer_accel_awe_dsps__parameterized2__58 |           1|       185|
|65    |cnn_layer_accel_awe_dsps__parameterized2__59 |           1|       185|
|66    |cnn_layer_accel_awe_dsps__parameterized2__60 |           1|       185|
|67    |cnn_layer_accel_awe_dsps__parameterized2__61 |           1|       185|
|68    |cnn_layer_accel_awe_dsps__parameterized2__62 |           1|       185|
+------+---------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:15:07 ; elapsed = 00:18:58 . Memory (MB): peak = 4779.789 ; gain = 2967.602 ; free physical = 47209 ; free virtual = 106082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1_bram  has unconnected pin ena
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin ena
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin addra[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin addra[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin addra[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin addra[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin addra[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin addra[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin addra[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin addra[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin addra[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin addra[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin addra[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin addra[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram  has unconnected pin addra[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1023]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1022]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1021]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1020]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1019]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1018]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1017]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1016]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1015]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1014]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1013]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1012]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1011]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1010]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1009]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1008]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1007]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1006]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1005]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1004]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1003]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1002]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1001]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[1000]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[999]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[998]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[997]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[996]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[995]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[994]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[993]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[992]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[991]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[990]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[989]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[988]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[987]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[986]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[985]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[984]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[983]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[982]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[981]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[980]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[979]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[978]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[977]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[976]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[975]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[974]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[973]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[972]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[971]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[970]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[969]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[968]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[967]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[966]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[965]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[964]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[963]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[962]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[961]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[960]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[959]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[958]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[957]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[956]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[955]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[954]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[953]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[952]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[951]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[950]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[949]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[948]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[947]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[946]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[945]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[944]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[943]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[942]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[941]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[940]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line194/i0_job_fetch_fifo  has unconnected pin din[939]
INFO: [Common 17-14] Message 'Synth 8-4442' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:15:10 ; elapsed = 00:19:00 . Memory (MB): peak = 4779.789 ; gain = 2967.602 ; free physical = 47210 ; free virtual = 106084
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin nolabel_line194/krnl1x1Bias_bram_wren with 1st driver pin 'nolabel_line194/krnl1x1Bias_bram_wren_reg__0/Q' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:801]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin nolabel_line194/krnl1x1Bias_bram_wren with 2nd driver pin 'nolabel_line194/krnl1x1Bias_bram_wren_reg/Q' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1343]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin genblk1[0].nolabel_line244/trans_in_fifo_rden with 1st driver pin 'genblk1[0].nolabel_line244/trans_in_fifo_rden_reg__0/Q' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:174]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin genblk1[0].nolabel_line244/trans_in_fifo_rden with 2nd driver pin 'genblk1[0].nolabel_line244/trans_in_fifo_rden_reg/Q' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:407]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        2|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:15:10 ; elapsed = 00:19:00 . Memory (MB): peak = 4779.789 ; gain = 2967.602 ; free physical = 47210 ; free virtual = 106084
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:15:10 ; elapsed = 00:19:01 . Memory (MB): peak = 4779.789 ; gain = 2967.602 ; free physical = 47212 ; free virtual = 106085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:15:10 ; elapsed = 00:19:01 . Memory (MB): peak = 4779.789 ; gain = 2967.602 ; free physical = 47212 ; free virtual = 106085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:15:10 ; elapsed = 00:19:01 . Memory (MB): peak = 4779.789 ; gain = 2967.602 ; free physical = 47212 ; free virtual = 106085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:15:10 ; elapsed = 00:19:01 . Memory (MB): peak = 4779.789 ; gain = 2967.602 ; free physical = 47212 ; free virtual = 106085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |pixel_sequence_data_bram |        32|
|2     |trans_eg_pyld_fifo       |         2|
|3     |trans_eg_meta_fifo       |         2|
|4     |trans_in_pyld_fifo       |         2|
|5     |trans_in_meta_fifo       |         2|
|6     |krnl1x1Bias_dwc_fifo     |         1|
|7     |job_fetch_fifo           |         1|
|8     |convMap_fifo             |         1|
|9     |res_dwc_fifo             |         1|
|10    |outbuf_fifo              |         1|
|11    |resdMap_fifo             |         1|
|12    |prevMap_fifo             |         1|
|13    |partMap_fifo             |         1|
|14    |conv1x1_dwc_fifo         |         1|
|15    |krnl1x1_bram             |         1|
|16    |krnl1x1Bias_bram         |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |conv1x1_dwc_fifo             |     1|
|2     |convMap_fifo                 |     1|
|3     |job_fetch_fifo               |     1|
|4     |krnl1x1Bias_bram             |     1|
|5     |krnl1x1Bias_dwc_fifo         |     1|
|6     |krnl1x1_bram                 |     1|
|7     |outbuf_fifo                  |     1|
|8     |partMap_fifo                 |     1|
|9     |pixel_sequence_data_bram     |     1|
|10    |pixel_sequence_data_bram__32 |     1|
|11    |pixel_sequence_data_bram__33 |     1|
|12    |pixel_sequence_data_bram__34 |     1|
|13    |pixel_sequence_data_bram__35 |     1|
|14    |pixel_sequence_data_bram__36 |     1|
|15    |pixel_sequence_data_bram__37 |     1|
|16    |pixel_sequence_data_bram__38 |     1|
|17    |pixel_sequence_data_bram__39 |     1|
|18    |pixel_sequence_data_bram__40 |     1|
|19    |pixel_sequence_data_bram__41 |     1|
|20    |pixel_sequence_data_bram__42 |     1|
|21    |pixel_sequence_data_bram__43 |     1|
|22    |pixel_sequence_data_bram__44 |     1|
|23    |pixel_sequence_data_bram__45 |     1|
|24    |pixel_sequence_data_bram__46 |     1|
|25    |pixel_sequence_data_bram__47 |     1|
|26    |pixel_sequence_data_bram__48 |     1|
|27    |pixel_sequence_data_bram__49 |     1|
|28    |pixel_sequence_data_bram__50 |     1|
|29    |pixel_sequence_data_bram__51 |     1|
|30    |pixel_sequence_data_bram__52 |     1|
|31    |pixel_sequence_data_bram__53 |     1|
|32    |pixel_sequence_data_bram__54 |     1|
|33    |pixel_sequence_data_bram__55 |     1|
|34    |pixel_sequence_data_bram__56 |     1|
|35    |pixel_sequence_data_bram__57 |     1|
|36    |pixel_sequence_data_bram__58 |     1|
|37    |pixel_sequence_data_bram__59 |     1|
|38    |pixel_sequence_data_bram__60 |     1|
|39    |pixel_sequence_data_bram__61 |     1|
|40    |pixel_sequence_data_bram__62 |     1|
|41    |prevMap_fifo                 |     1|
|42    |res_dwc_fifo                 |     1|
|43    |resdMap_fifo                 |     1|
|44    |trans_eg_meta_fifo           |     1|
|45    |trans_eg_meta_fifo__2        |     1|
|46    |trans_eg_pyld_fifo           |     1|
|47    |trans_eg_pyld_fifo__2        |     1|
|48    |trans_in_meta_fifo           |     1|
|49    |trans_in_meta_fifo__2        |     1|
|50    |trans_in_pyld_fifo           |     1|
|51    |trans_in_pyld_fifo__2        |     1|
|52    |CARRY4                       |     4|
|53    |LUT1                         |     3|
|54    |LUT2                         |    49|
|55    |LUT3                         |    18|
|56    |LUT4                         |    57|
|57    |LUT5                         |     9|
|58    |LUT6                         |    15|
|59    |FDRE                         |   172|
|60    |FDSE                         |     1|
+------+-----------------------------+------+

Report Instance Areas: 
+------+------------------------------------------------+-----------------------------------------+------+
|      |Instance                                        |Module                                   |Cells |
+------+------------------------------------------------+-----------------------------------------+------+
|1     |top                                             |                                         | 18474|
|2     |  \genblk1[0].nolabel_line244                   |cnn_layer_accel_awp                      |  4791|
|3     |    \QUAD[0].i0_cnn_layer_accel_quad            |cnn_layer_accel_quad__xdcDup__1          |    21|
|4     |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_30        |     5|
|5     |        i0_SRL_bit                              |SRL_bit__parameterized3__36              |     2|
|6     |        i2_SRL_bit                              |SRL_bit__parameterized2__46              |     2|
|7     |    \QUAD[10].i0_cnn_layer_accel_quad           |cnn_layer_accel_quad__xdcDup__11         |    21|
|8     |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_29        |     5|
|9     |        i0_SRL_bit                              |SRL_bit__parameterized3__86              |     2|
|10    |        i2_SRL_bit                              |SRL_bit__parameterized2__176             |     2|
|11    |    \QUAD[11].i0_cnn_layer_accel_quad           |cnn_layer_accel_quad__xdcDup__12         |    21|
|12    |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_28        |     5|
|13    |        i0_SRL_bit                              |SRL_bit__parameterized3__91              |     2|
|14    |        i2_SRL_bit                              |SRL_bit__parameterized2__189             |     2|
|15    |    \QUAD[12].i0_cnn_layer_accel_quad           |cnn_layer_accel_quad__xdcDup__13         |    21|
|16    |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_27        |     5|
|17    |        i0_SRL_bit                              |SRL_bit__parameterized3__96              |     2|
|18    |        i2_SRL_bit                              |SRL_bit__parameterized2__202             |     2|
|19    |    \QUAD[13].i0_cnn_layer_accel_quad           |cnn_layer_accel_quad__xdcDup__14         |    21|
|20    |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_26        |     5|
|21    |        i0_SRL_bit                              |SRL_bit__parameterized3__101             |     2|
|22    |        i2_SRL_bit                              |SRL_bit__parameterized2__215             |     2|
|23    |    \QUAD[14].i0_cnn_layer_accel_quad           |cnn_layer_accel_quad__xdcDup__15         |    21|
|24    |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_25        |     5|
|25    |        i0_SRL_bit                              |SRL_bit__parameterized3__106             |     2|
|26    |        i2_SRL_bit                              |SRL_bit__parameterized2__228             |     2|
|27    |    \QUAD[15].i0_cnn_layer_accel_quad           |cnn_layer_accel_quad__xdcDup__16         |    21|
|28    |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_24        |     5|
|29    |        i0_SRL_bit                              |SRL_bit__parameterized3__111             |     2|
|30    |        i2_SRL_bit                              |SRL_bit__parameterized2__241             |     2|
|31    |    \QUAD[16].i0_cnn_layer_accel_quad           |cnn_layer_accel_quad__xdcDup__17         |    21|
|32    |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_23        |     5|
|33    |        i0_SRL_bit                              |SRL_bit__parameterized3__116             |     2|
|34    |        i2_SRL_bit                              |SRL_bit__parameterized2__254             |     2|
|35    |    \QUAD[17].i0_cnn_layer_accel_quad           |cnn_layer_accel_quad__xdcDup__18         |    21|
|36    |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_22        |     5|
|37    |        i0_SRL_bit                              |SRL_bit__parameterized3__121             |     2|
|38    |        i2_SRL_bit                              |SRL_bit__parameterized2__267             |     2|
|39    |    \QUAD[18].i0_cnn_layer_accel_quad           |cnn_layer_accel_quad__xdcDup__19         |    21|
|40    |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_21        |     5|
|41    |        i0_SRL_bit                              |SRL_bit__parameterized3__126             |     2|
|42    |        i2_SRL_bit                              |SRL_bit__parameterized2__280             |     2|
|43    |    \QUAD[19].i0_cnn_layer_accel_quad           |cnn_layer_accel_quad__xdcDup__20         |    21|
|44    |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_20        |     5|
|45    |        i0_SRL_bit                              |SRL_bit__parameterized3__131             |     2|
|46    |        i2_SRL_bit                              |SRL_bit__parameterized2__293             |     2|
|47    |    \QUAD[1].i0_cnn_layer_accel_quad            |cnn_layer_accel_quad__xdcDup__2          |    21|
|48    |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_19        |     5|
|49    |        i0_SRL_bit                              |SRL_bit__parameterized3__41              |     2|
|50    |        i2_SRL_bit                              |SRL_bit__parameterized2__59              |     2|
|51    |    \QUAD[20].i0_cnn_layer_accel_quad           |cnn_layer_accel_quad__xdcDup__21         |    21|
|52    |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_18        |     5|
|53    |        i0_SRL_bit                              |SRL_bit__parameterized3__136             |     2|
|54    |        i2_SRL_bit                              |SRL_bit__parameterized2__306             |     2|
|55    |    \QUAD[21].i0_cnn_layer_accel_quad           |cnn_layer_accel_quad__xdcDup__22         |    21|
|56    |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_17        |     5|
|57    |        i0_SRL_bit                              |SRL_bit__parameterized3__141             |     2|
|58    |        i2_SRL_bit                              |SRL_bit__parameterized2__319             |     2|
|59    |    \QUAD[22].i0_cnn_layer_accel_quad           |cnn_layer_accel_quad__xdcDup__23         |    21|
|60    |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_16        |     5|
|61    |        i0_SRL_bit                              |SRL_bit__parameterized3__146             |     2|
|62    |        i2_SRL_bit                              |SRL_bit__parameterized2__332             |     2|
|63    |    \QUAD[23].i0_cnn_layer_accel_quad           |cnn_layer_accel_quad__xdcDup__24         |    21|
|64    |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_15        |     5|
|65    |        i0_SRL_bit                              |SRL_bit__parameterized3__151             |     2|
|66    |        i2_SRL_bit                              |SRL_bit__parameterized2__345             |     2|
|67    |    \QUAD[24].i0_cnn_layer_accel_quad           |cnn_layer_accel_quad__xdcDup__25         |    21|
|68    |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_14        |     5|
|69    |        i0_SRL_bit                              |SRL_bit__parameterized3__156             |     2|
|70    |        i2_SRL_bit                              |SRL_bit__parameterized2__358             |     2|
|71    |    \QUAD[25].i0_cnn_layer_accel_quad           |cnn_layer_accel_quad__xdcDup__26         |    21|
|72    |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_13        |     5|
|73    |        i0_SRL_bit                              |SRL_bit__parameterized3__161             |     2|
|74    |        i2_SRL_bit                              |SRL_bit__parameterized2__371             |     2|
|75    |    \QUAD[26].i0_cnn_layer_accel_quad           |cnn_layer_accel_quad__xdcDup__27         |    21|
|76    |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_12        |     5|
|77    |        i0_SRL_bit                              |SRL_bit__parameterized3__166             |     2|
|78    |        i2_SRL_bit                              |SRL_bit__parameterized2__384             |     2|
|79    |    \QUAD[27].i0_cnn_layer_accel_quad           |cnn_layer_accel_quad__xdcDup__28         |    21|
|80    |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_11        |     5|
|81    |        i0_SRL_bit                              |SRL_bit__parameterized3__171             |     2|
|82    |        i2_SRL_bit                              |SRL_bit__parameterized2__397             |     2|
|83    |    \QUAD[28].i0_cnn_layer_accel_quad           |cnn_layer_accel_quad__xdcDup__29         |    21|
|84    |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_10        |     5|
|85    |        i0_SRL_bit                              |SRL_bit__parameterized3__176             |     2|
|86    |        i2_SRL_bit                              |SRL_bit__parameterized2__410             |     2|
|87    |    \QUAD[29].i0_cnn_layer_accel_quad           |cnn_layer_accel_quad__xdcDup__30         |    21|
|88    |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_9         |     5|
|89    |        i0_SRL_bit                              |SRL_bit__parameterized3__181             |     2|
|90    |        i2_SRL_bit                              |SRL_bit__parameterized2__423             |     2|
|91    |    \QUAD[2].i0_cnn_layer_accel_quad            |cnn_layer_accel_quad__xdcDup__3          |    21|
|92    |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_8         |     5|
|93    |        i0_SRL_bit                              |SRL_bit__parameterized3__46              |     2|
|94    |        i2_SRL_bit                              |SRL_bit__parameterized2__72              |     2|
|95    |    \QUAD[30].i0_cnn_layer_accel_quad           |cnn_layer_accel_quad__xdcDup__31         |    21|
|96    |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_7         |     5|
|97    |        i0_SRL_bit                              |SRL_bit__parameterized3__186             |     2|
|98    |        i2_SRL_bit                              |SRL_bit__parameterized2__436             |     2|
|99    |    \QUAD[31].i0_cnn_layer_accel_quad           |cnn_layer_accel_quad                     |    21|
|100   |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_6         |     5|
|101   |        i0_SRL_bit                              |SRL_bit__parameterized3                  |     2|
|102   |        i2_SRL_bit                              |SRL_bit__parameterized2                  |     2|
|103   |    \QUAD[3].i0_cnn_layer_accel_quad            |cnn_layer_accel_quad__xdcDup__4          |    21|
|104   |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_5         |     5|
|105   |        i0_SRL_bit                              |SRL_bit__parameterized3__51              |     2|
|106   |        i2_SRL_bit                              |SRL_bit__parameterized2__85              |     2|
|107   |    \QUAD[4].i0_cnn_layer_accel_quad            |cnn_layer_accel_quad__xdcDup__5          |    21|
|108   |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_4         |     5|
|109   |        i0_SRL_bit                              |SRL_bit__parameterized3__56              |     2|
|110   |        i2_SRL_bit                              |SRL_bit__parameterized2__98              |     2|
|111   |    \QUAD[5].i0_cnn_layer_accel_quad            |cnn_layer_accel_quad__xdcDup__6          |    21|
|112   |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_3         |     5|
|113   |        i0_SRL_bit                              |SRL_bit__parameterized3__61              |     2|
|114   |        i2_SRL_bit                              |SRL_bit__parameterized2__111             |     2|
|115   |    \QUAD[6].i0_cnn_layer_accel_quad            |cnn_layer_accel_quad__xdcDup__7          |    21|
|116   |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_2         |     5|
|117   |        i0_SRL_bit                              |SRL_bit__parameterized3__66              |     2|
|118   |        i2_SRL_bit                              |SRL_bit__parameterized2__124             |     2|
|119   |    \QUAD[7].i0_cnn_layer_accel_quad            |cnn_layer_accel_quad__xdcDup__8          |    21|
|120   |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_1         |     5|
|121   |        i0_SRL_bit                              |SRL_bit__parameterized3__71              |     2|
|122   |        i2_SRL_bit                              |SRL_bit__parameterized2__137             |     2|
|123   |    \QUAD[8].i0_cnn_layer_accel_quad            |cnn_layer_accel_quad__xdcDup__9          |    21|
|124   |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl_0         |     5|
|125   |        i0_SRL_bit                              |SRL_bit__parameterized3__76              |     2|
|126   |        i2_SRL_bit                              |SRL_bit__parameterized2__150             |     2|
|127   |    \QUAD[9].i0_cnn_layer_accel_quad            |cnn_layer_accel_quad__xdcDup__10         |    21|
|128   |      i0_cnn_layer_accel_quad_bram_ctrl         |cnn_layer_accel_quad_bram_ctrl           |     5|
|129   |        i0_SRL_bit                              |SRL_bit__parameterized3__81              |     2|
|130   |        i2_SRL_bit                              |SRL_bit__parameterized2__163             |     2|
|131   |    i0_cnn_layer_accel_trans_eg_fifo            |cnn_layer_accel_trans_eg_fifo            |  2058|
|132   |    i0_cnn_layer_accel_trans_in_fifo            |cnn_layer_accel_trans_in_fifo            |  2058|
|133   |  nolabel_line194                               |cnn_layer_accel_FAS                      | 13683|
|134   |    i7_SRL_bit                                  |SRL_bit__parameterized2__32              |     2|
|135   |    i6_SRL_bit                                  |SRL_bit__parameterized2__33              |     2|
|136   |    \genblk1[0].iX_cnn_layer_accel_conv1x1_pip  |cnn_layer_accel_conv1x1_pip              |  1061|
|137   |    i0_cnn_layer_accel_trans_eg_fifo            |cnn_layer_accel_trans_eg_fifo__xdcDup__1 |  2064|
|138   |    i0_cnn_layer_accel_trans_in_fifo            |cnn_layer_accel_trans_in_fifo__xdcDup__1 |  2080|
+------+------------------------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:15:10 ; elapsed = 00:19:01 . Memory (MB): peak = 4779.789 ; gain = 2967.602 ; free physical = 47213 ; free virtual = 106086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1046 critical warnings and 221248 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:12:13 ; elapsed = 00:16:53 . Memory (MB): peak = 4779.789 ; gain = 573.484 ; free physical = 50799 ; free virtual = 109673
Synthesis Optimization Complete : Time (s): cpu = 00:15:12 ; elapsed = 00:19:04 . Memory (MB): peak = 4779.789 ; gain = 2967.602 ; free physical = 50870 ; free virtual = 109673
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp' for cell 'genblk1[0].nolabel_line244/QUAD[0].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo.dcp' for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo.dcp' for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo.dcp' for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo.dcp' for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/krnl1x1Bias_dwc_fifo.dcp' for cell 'nolabel_line194/i0_krnl1x1Bias_dwc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/job_fetch_fifo/job_fetch_fifo.dcp' for cell 'nolabel_line194/i0_job_fetch_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/convMap_fifo/convMap_fifo.dcp' for cell 'nolabel_line194/i0_convMap_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/res_dwc_fifo/res_dwc_fifo.dcp' for cell 'nolabel_line194/i0_res_dwc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/outbuf_fifo/outbuf_fifo.dcp' for cell 'nolabel_line194/i0_outBuf_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/resdMap_fifo/resdMap_fifo.dcp' for cell 'nolabel_line194/i0_resdMap_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/prevMap_fifo/prevMap_fifo.dcp' for cell 'nolabel_line194/i0_prevMap_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/partMap_fifo/partMap_fifo.dcp' for cell 'nolabel_line194/i0_partMap_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/conv1x1_dwc_fifo/conv1x1_dwc_fifo.dcp' for cell 'nolabel_line194/i0_conv1x1_dwc_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1_bram/krnl1x1_bram.dcp' for cell 'nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1Bias_bram/krnl1x1Bias_bram.dcp' for cell 'nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram'
CRITICAL WARNING: [Netlist 29-181] Cell 'RAMB36E2' defined in file 'pixel_sequence_data_bram.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  64 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/SOC_IT/cnn_layer_accel/hardware/ip/xcku115/pixel_sequence_data_bram/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'FIFO36E2' defined in file 'trans_eg_meta_fifo.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  30 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'FIFO36E2' defined in file 'trans_in_meta_fifo.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  30 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'FIFO36E2' defined in file 'krnl1x1Bias_dwc_fifo.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  16 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'FIFO36E2' defined in file 'job_fetch_fifo.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  15 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/job_fetch_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'FIFO36E2' defined in file 'convMap_fifo.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  15 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/convMap_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'FIFO36E2' defined in file 'outbuf_fifo.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  15 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/outbuf_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'FIFO36E2' defined in file 'partMap_fifo.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  15 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/partMap_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'FIFO36E2' defined in file 'conv1x1_dwc_fifo.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  32 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/conv1x1_dwc_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
CRITICAL WARNING: [Netlist 29-181] Cell 'RAMB36E2' defined in file 'krnl1x1_bram.edf' is not a supported primitive for virtex7 part: xc7vx690tffg1157-2.  228 instances of this cell will be treated as black boxes, not architecture primitives [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1_bram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:1]
Resolution: Modify instantiation of primitive to match Xilinx primitive. Please review the guidelines in the Design Methodology Guide UG949 to replace this primitive with a supported primitive.
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/krnl1x1Bias_dwc_fifo.xdc] for cell 'nolabel_line194/i0_krnl1x1Bias_dwc_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/krnl1x1Bias_dwc_fifo.xdc] for cell 'nolabel_line194/i0_krnl1x1Bias_dwc_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/outbuf_fifo/outbuf_fifo.xdc] for cell 'nolabel_line194/i0_outBuf_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/outbuf_fifo/outbuf_fifo.xdc] for cell 'nolabel_line194/i0_outBuf_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/partMap_fifo/partMap_fifo.xdc] for cell 'nolabel_line194/i0_partMap_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/partMap_fifo/partMap_fifo.xdc] for cell 'nolabel_line194/i0_partMap_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/prevMap_fifo/prevMap_fifo.xdc] for cell 'nolabel_line194/i0_prevMap_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/prevMap_fifo/prevMap_fifo.xdc] for cell 'nolabel_line194/i0_prevMap_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/res_dwc_fifo/res_dwc_fifo.xdc] for cell 'nolabel_line194/i0_res_dwc_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/res_dwc_fifo/res_dwc_fifo.xdc] for cell 'nolabel_line194/i0_res_dwc_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/resdMap_fifo/resdMap_fifo.xdc] for cell 'nolabel_line194/i0_resdMap_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/resdMap_fifo/resdMap_fifo.xdc] for cell 'nolabel_line194/i0_resdMap_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/conv1x1_dwc_fifo/conv1x1_dwc_fifo.xdc] for cell 'nolabel_line194/i0_conv1x1_dwc_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/conv1x1_dwc_fifo/conv1x1_dwc_fifo.xdc] for cell 'nolabel_line194/i0_conv1x1_dwc_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/convMap_fifo/convMap_fifo.xdc] for cell 'nolabel_line194/i0_convMap_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/convMap_fifo/convMap_fifo.xdc] for cell 'nolabel_line194/i0_convMap_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/job_fetch_fifo/job_fetch_fifo.xdc] for cell 'nolabel_line194/i0_job_fetch_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/job_fetch_fifo/job_fetch_fifo.xdc] for cell 'nolabel_line194/i0_job_fetch_fifo/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcku115/pixel_sequence_data_bram/pixel_sequence_data_bram.dcp'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/krnl1x1Bias_dwc_fifo_clocks.xdc] for cell 'nolabel_line194/i0_krnl1x1Bias_dwc_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/krnl1x1Bias_dwc_fifo/krnl1x1Bias_dwc_fifo_clocks.xdc] for cell 'nolabel_line194/i0_krnl1x1Bias_dwc_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/outbuf_fifo/outbuf_fifo_clocks.xdc] for cell 'nolabel_line194/i0_outBuf_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/outbuf_fifo/outbuf_fifo_clocks.xdc] for cell 'nolabel_line194/i0_outBuf_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/partMap_fifo/partMap_fifo_clocks.xdc] for cell 'nolabel_line194/i0_partMap_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/partMap_fifo/partMap_fifo_clocks.xdc] for cell 'nolabel_line194/i0_partMap_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/prevMap_fifo/prevMap_fifo_clocks.xdc] for cell 'nolabel_line194/i0_prevMap_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/prevMap_fifo/prevMap_fifo_clocks.xdc] for cell 'nolabel_line194/i0_prevMap_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/resdMap_fifo/resdMap_fifo_clocks.xdc] for cell 'nolabel_line194/i0_resdMap_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/resdMap_fifo/resdMap_fifo_clocks.xdc] for cell 'nolabel_line194/i0_resdMap_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo_clocks.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo_clocks.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo_clocks.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/trans_eg_meta_fifo_clocks.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo_clocks.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo_clocks.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo_clocks.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_eg_pyld_fifo/trans_eg_pyld_fifo_clocks.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo_clocks.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo_clocks.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo_clocks.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/trans_in_meta_fifo_clocks.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_meta_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo_clocks.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo_clocks.xdc] for cell 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo_clocks.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/trans_in_pyld_fifo/trans_in_pyld_fifo_clocks.xdc] for cell 'nolabel_line194/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/U0'
Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/convMap_fifo/convMap_fifo_clocks.xdc] for cell 'nolabel_line194/i0_convMap_fifo/U0'
Finished Parsing XDC File [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip_viv2019.1/xcvu37p-fsvh2892-2-e/convMap_fifo/convMap_fifo_clocks.xdc] for cell 'nolabel_line194/i0_convMap_fifo/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'FIFO36E2' instantiated as 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_meta_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[10].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2'. 168 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'FIFO36E2_HD10306' instantiated as 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2'. 2 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'FIFO36E2_HD10381' instantiated as 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2'. 2 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'FIFO36E2_HD10456' instantiated as 'nolabel_line194/i0_res_dwc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/job_fetch_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'FIFO36E2_HD10457' instantiated as 'nolabel_line194/i0_resdMap_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/convMap_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'FIFO36E2_HD10458' instantiated as 'nolabel_line194/i0_prevMap_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[9].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/convMap_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'RAMB36E2' instantiated as 'genblk1[0].nolabel_line244/QUAD[0].i0_cnn_layer_accel_quad/i0_pixel_sequence_data_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram'. 292 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/SOC_IT/cnn_layer_accel/hardware/ip/xcku115/pixel_sequence_data_bram/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'RAMB36E2_HD10459' instantiated as 'nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram' [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1Bias_bram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__krnl1x1Bias_bram__RAMB36E2' instantiated as 'nolabel_line194/genblk1[0].iX_cnn_layer_accel_conv1x1_pip/i_krnl1x1Bias_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram'. 29 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/krnl1x1Bias_bram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__prevMap_fifo__FIFO36E2' instantiated as 'nolabel_line194/i0_prevMap_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[10].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2'. 14 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/convMap_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__res_dwc_fifo__FIFO36E2' instantiated as 'nolabel_line194/i0_res_dwc_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[10].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2'. 14 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/job_fetch_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__resdMap_fifo__FIFO36E2' instantiated as 'nolabel_line194/i0_resdMap_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[10].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2'. 14 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/convMap_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__trans_eg_pyld_fifo__FIFO36E2' instantiated as 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_eg_fifo/i0_trans_eg_pyld_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[10].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2'. 28 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_eg_meta_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__trans_in_pyld_fifo__FIFO36E2' instantiated as 'genblk1[0].nolabel_line244/i0_cnn_layer_accel_trans_in_fifo/i0_trans_in_pyld_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[10].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2'. 28 instances of this cell are unresolved black boxes. [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/ip/xcvu37p-fsvh2892-2-e/trans_in_meta_fifo/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:1]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4795.797 ; gain = 0.000 ; free physical = 50785 ; free virtual = 109587
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
878 Infos, 928 Warnings, 133 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:15:42 ; elapsed = 00:20:09 . Memory (MB): peak = 4795.797 ; gain = 3350.430 ; free physical = 51192 ; free virtual = 109994
