INFO: Unable to open input/predictions file, using default input.
0.0292969 0.756836 0.0546875 0.139648 0.0371094 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/data/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /data/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /data/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 30 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config5_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_config8_0_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_ap_fixed_config8_0_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/softmax_latency_ap_fixed_ap_fixed_softmax_config9_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_latency_ap_fixed_ap_fixed_softmax_config9_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/myproject_mul_mul_14s_18s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_14s_18s_26_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_14s_18s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/softmax_latency_ap_fixed_ap_fixed_softmax_config9_s_exp_tbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_latency_ap_fixed_ap_fixed_softmax_config9_s_exp_tbkb_rom
INFO: [VRFC 10-311] analyzing module softmax_latency_ap_fixed_ap_fixed_softmax_config9_s_exp_tbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/softmax_latency_ap_fixed_ap_fixed_softmax_config9_s_invercud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_latency_ap_fixed_ap_fixed_softmax_config9_s_invercud_rom
INFO: [VRFC 10-311] analyzing module softmax_latency_ap_fixed_ap_fixed_softmax_config9_s_invercud
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dense_latency_0_0_0_0_0_0_0_0_0_...
Compiling module xil_defaultlib.dense_latency_0_0_0_0_0_0_0_0_0_...
Compiling module xil_defaultlib.dense_latency_0_0_0_0_0_0_0_0_0_...
Compiling module xil_defaultlib.dense_latency_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.relu_ap_fixed_ap_fixed_16_6_5_3_...
Compiling module xil_defaultlib.relu_ap_fixed_ap_fixed_16_6_5_3_...
Compiling module xil_defaultlib.relu_ap_fixed_ap_fixed_16_6_5_3_...
Compiling module xil_defaultlib.softmax_latency_ap_fixed_ap_fixe...
Compiling module xil_defaultlib.softmax_latency_ap_fixed_ap_fixe...
Compiling module xil_defaultlib.softmax_latency_ap_fixed_ap_fixe...
Compiling module xil_defaultlib.softmax_latency_ap_fixed_ap_fixe...
Compiling module xil_defaultlib.myproject_mul_mul_14s_18s_26_1_1...
Compiling module xil_defaultlib.myproject_mul_mul_14s_18s_26_1_1...
Compiling module xil_defaultlib.softmax_latency_ap_fixed_ap_fixe...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject

****** Webtalk v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jan 27 09:35:21 2022. For additional details about this file, please refer to the WebTalk help file at /data/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jan 27 09:35:21 2022...

****** xsim v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -autoloadwcfg -tclbatch {myproject.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source myproject.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set const_size_out_1_group [add_wave_group const_size_out_1(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_out_1_ap_vld -into $const_size_out_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_out_1 -into $const_size_out_1_group -radix hex
## set const_size_in_1_group [add_wave_group const_size_in_1(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_in_1_ap_vld -into $const_size_in_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_in_1 -into $const_size_in_1_group -radix hex
## set layer9_out_group [add_wave_group layer9_out(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer9_out_4_V_ap_vld -into $layer9_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer9_out_4_V -into $layer9_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer9_out_3_V_ap_vld -into $layer9_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer9_out_3_V -into $layer9_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer9_out_2_V_ap_vld -into $layer9_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer9_out_2_V -into $layer9_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer9_out_1_V_ap_vld -into $layer9_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer9_out_1_V -into $layer9_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer9_out_0_V_ap_vld -into $layer9_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer9_out_0_V -into $layer9_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set input_1_group [add_wave_group input_1(wire) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_ap_vld -into $input_1_group -color #ffff00 -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer9_out_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer9_out_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer9_out_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer9_out_3_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer9_out_4_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_const_size_in_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_const_size_out_1 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_const_size_out_1_group [add_wave_group const_size_out_1(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/const_size_out_1_ap_vld -into $tb_const_size_out_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/const_size_out_1 -into $tb_const_size_out_1_group -radix hex
## set tb_const_size_in_1_group [add_wave_group const_size_in_1(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/const_size_in_1_ap_vld -into $tb_const_size_in_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/const_size_in_1 -into $tb_const_size_in_1_group -radix hex
## set tb_layer9_out_group [add_wave_group layer9_out(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer9_out_4_V_ap_vld -into $tb_layer9_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer9_out_4_V -into $tb_layer9_out_group -radix hex
## add_wave /apatb_myproject_top/layer9_out_3_V_ap_vld -into $tb_layer9_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer9_out_3_V -into $tb_layer9_out_group -radix hex
## add_wave /apatb_myproject_top/layer9_out_2_V_ap_vld -into $tb_layer9_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer9_out_2_V -into $tb_layer9_out_group -radix hex
## add_wave /apatb_myproject_top/layer9_out_1_V_ap_vld -into $tb_layer9_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer9_out_1_V -into $tb_layer9_out_group -radix hex
## add_wave /apatb_myproject_top/layer9_out_0_V_ap_vld -into $tb_layer9_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer9_out_0_V -into $tb_layer9_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_input_1_group [add_wave_group input_1(wire) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/input_1_V -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_V_ap_vld -into $tb_input_1_group -color #ffff00 -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 1 / 1 [100.00%] @ "173000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 192500 ps : File "/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 655
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jan 27 09:35:33 2022...
INFO: Unable to open input/predictions file, using default input.
0.0292969 0.756836 0.0546875 0.139648 0.0371094 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
