{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733667148170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733667148171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  8 21:12:28 2024 " "Processing started: Sun Dec  8 21:12:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733667148171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733667148171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control_center -c control_center " "Command: quartus_map --read_settings_files=on --write_settings_files=off control_center -c control_center" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733667148171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733667148383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733667148383 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control_center.vhd 2 1 " "Using design file control_center.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_center-Behavioral " "Found design unit 1: control_center-Behavioral" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733667155625 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_center " "Found entity 1: control_center" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733667155625 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733667155625 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_center " "Elaborating entity \"control_center\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733667155632 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "queue_empty control_center.vhd(24) " "Verilog HDL or VHDL warning at control_center.vhd(24): object \"queue_empty\" assigned a value but never read" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733667155643 "|control_center"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "queue_full control_center.vhd(25) " "Verilog HDL or VHDL warning at control_center.vhd(25): object \"queue_full\" assigned a value but never read" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733667155643 "|control_center"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "source control_center.vhd(27) " "Verilog HDL or VHDL warning at control_center.vhd(27): object \"source\" assigned a value but never read" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733667155643 "|control_center"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "status control_center.vhd(28) " "Verilog HDL or VHDL warning at control_center.vhd(28): object \"status\" assigned a value but never read" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733667155643 "|control_center"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode control_center.vhd(29) " "Verilog HDL or VHDL warning at control_center.vhd(29): object \"opcode\" assigned a value but never read" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733667155643 "|control_center"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timestamp control_center.vhd(30) " "Verilog HDL or VHDL warning at control_center.vhd(30): object \"timestamp\" assigned a value but never read" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733667155643 "|control_center"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_data control_center.vhd(31) " "Verilog HDL or VHDL warning at control_center.vhd(31): object \"temp_data\" assigned a value but never read" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733667155643 "|control_center"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "light_data control_center.vhd(31) " "Verilog HDL or VHDL warning at control_center.vhd(31): object \"light_data\" assigned a value but never read" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733667155643 "|control_center"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "moist_data control_center.vhd(31) " "Verilog HDL or VHDL warning at control_center.vhd(31): object \"moist_data\" assigned a value but never read" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733667155643 "|control_center"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state control_center.vhd(143) " "VHDL Process Statement warning at control_center.vhd(143): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733667155646 "|control_center"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Report_Pack control_center.vhd(143) " "Inferred latch for \"next_state.Report_Pack\" at control_center.vhd(143)" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733667155695 "|control_center"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Decode control_center.vhd(143) " "Inferred latch for \"next_state.Decode\" at control_center.vhd(143)" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733667155695 "|control_center"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Dequeue_Pack control_center.vhd(143) " "Inferred latch for \"next_state.Dequeue_Pack\" at control_center.vhd(143)" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733667155695 "|control_center"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Queue_All_Packs control_center.vhd(143) " "Inferred latch for \"next_state.Queue_All_Packs\" at control_center.vhd(143)" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733667155695 "|control_center"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Read_Pack control_center.vhd(143) " "Inferred latch for \"next_state.Read_Pack\" at control_center.vhd(143)" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733667155695 "|control_center"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Send_Inst control_center.vhd(143) " "Inferred latch for \"next_state.Send_Inst\" at control_center.vhd(143)" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733667155695 "|control_center"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Idle control_center.vhd(143) " "Inferred latch for \"next_state.Idle\" at control_center.vhd(143)" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733667155695 "|control_center"}
{ "Warning" "WSGN_SEARCH_FILE" "station_controller_1.vhd 2 1 " "Using design file station_controller_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 station_controller_1-Behavioral " "Found design unit 1: station_controller_1-Behavioral" {  } { { "station_controller_1.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/station_controller_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733667155810 ""} { "Info" "ISGN_ENTITY_NAME" "1 station_controller_1 " "Found entity 1: station_controller_1" {  } { { "station_controller_1.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/station_controller_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733667155810 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733667155810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "station_controller_1 station_controller_1:controller1_inst " "Elaborating entity \"station_controller_1\" for hierarchy \"station_controller_1:controller1_inst\"" {  } { { "control_center.vhd" "controller1_inst" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733667155811 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delay_counter station_controller_1.vhd(31) " "Verilog HDL or VHDL warning at station_controller_1.vhd(31): object \"delay_counter\" assigned a value but never read" {  } { { "station_controller_1.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/station_controller_1.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733667155812 "|control_center|station_controller_1:controller1_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_ready station_controller_1.vhd(32) " "Verilog HDL or VHDL warning at station_controller_1.vhd(32): object \"data_ready\" assigned a value but never read" {  } { { "station_controller_1.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/station_controller_1.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733667155812 "|control_center|station_controller_1:controller1_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "semicolon station_controller_1.vhd(77) " "Verilog HDL or VHDL warning at station_controller_1.vhd(77): object \"semicolon\" assigned a value but never read" {  } { { "station_controller_1.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/station_controller_1.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733667155812 "|control_center|station_controller_1:controller1_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "weather_station.vhd 2 1 " "Using design file weather_station.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 weather_station-Behavioral " "Found design unit 1: weather_station-Behavioral" {  } { { "weather_station.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/weather_station.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733667155825 ""} { "Info" "ISGN_ENTITY_NAME" "1 weather_station " "Found entity 1: weather_station" {  } { { "weather_station.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/weather_station.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733667155825 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733667155825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Weather_Station station_controller_1:controller1_inst\|Weather_Station:Weather_Station_Inst " "Elaborating entity \"Weather_Station\" for hierarchy \"station_controller_1:controller1_inst\|Weather_Station:Weather_Station_Inst\"" {  } { { "station_controller_1.vhd" "Weather_Station_Inst" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/station_controller_1.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733667155825 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_instruction weather_station.vhd(20) " "Verilog HDL or VHDL warning at weather_station.vhd(20): object \"current_instruction\" assigned a value but never read" {  } { { "weather_station.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/weather_station.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733667155826 "|control_center|station_controller_1:controller1_inst|Weather_Station:Weather_Station_Inst"}
{ "Warning" "WSGN_SEARCH_FILE" "station_controller_2.vhd 2 1 " "Using design file station_controller_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 station_controller_2-Behavioral " "Found design unit 1: station_controller_2-Behavioral" {  } { { "station_controller_2.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/station_controller_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733667155853 ""} { "Info" "ISGN_ENTITY_NAME" "1 station_controller_2 " "Found entity 1: station_controller_2" {  } { { "station_controller_2.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/station_controller_2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733667155853 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733667155853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "station_controller_2 station_controller_2:controller2_inst " "Elaborating entity \"station_controller_2\" for hierarchy \"station_controller_2:controller2_inst\"" {  } { { "control_center.vhd" "controller2_inst" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733667155854 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delay_counter station_controller_2.vhd(31) " "Verilog HDL or VHDL warning at station_controller_2.vhd(31): object \"delay_counter\" assigned a value but never read" {  } { { "station_controller_2.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/station_controller_2.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733667155854 "|control_center|station_controller_2:controller2_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_ready station_controller_2.vhd(32) " "Verilog HDL or VHDL warning at station_controller_2.vhd(32): object \"data_ready\" assigned a value but never read" {  } { { "station_controller_2.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/station_controller_2.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733667155854 "|control_center|station_controller_2:controller2_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "semicolon station_controller_2.vhd(77) " "Verilog HDL or VHDL warning at station_controller_2.vhd(77): object \"semicolon\" assigned a value but never read" {  } { { "station_controller_2.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/station_controller_2.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733667155855 "|control_center|station_controller_2:controller2_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "station_controller_3.vhd 2 1 " "Using design file station_controller_3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 station_controller_3-Behavioral " "Found design unit 1: station_controller_3-Behavioral" {  } { { "station_controller_3.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/station_controller_3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733667155873 ""} { "Info" "ISGN_ENTITY_NAME" "1 station_controller_3 " "Found entity 1: station_controller_3" {  } { { "station_controller_3.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/station_controller_3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733667155873 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733667155873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "station_controller_3 station_controller_3:controller3_inst " "Elaborating entity \"station_controller_3\" for hierarchy \"station_controller_3:controller3_inst\"" {  } { { "control_center.vhd" "controller3_inst" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733667155873 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delay_counter station_controller_3.vhd(31) " "Verilog HDL or VHDL warning at station_controller_3.vhd(31): object \"delay_counter\" assigned a value but never read" {  } { { "station_controller_3.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/station_controller_3.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733667155874 "|control_center|station_controller_3:controller3_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_ready station_controller_3.vhd(32) " "Verilog HDL or VHDL warning at station_controller_3.vhd(32): object \"data_ready\" assigned a value but never read" {  } { { "station_controller_3.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/station_controller_3.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733667155874 "|control_center|station_controller_3:controller3_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "semicolon station_controller_3.vhd(77) " "Verilog HDL or VHDL warning at station_controller_3.vhd(77): object \"semicolon\" assigned a value but never read" {  } { { "station_controller_3.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/station_controller_3.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733667155875 "|control_center|station_controller_3:controller3_inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "control_center.vhd" "Mod1" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 237 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733667156659 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "control_center.vhd" "Mod0" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733667156659 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733667156659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 237 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733667157044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733667157045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733667157045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733667157045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733667157045 ""}  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 237 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733667157045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_36m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_36m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_36m " "Found entity 1: lpm_divide_36m" {  } { { "db/lpm_divide_36m.tdf" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/db/lpm_divide_36m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733667157163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733667157163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733667157173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733667157173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l0f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_l0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l0f " "Found entity 1: alt_u_div_l0f" {  } { { "db/alt_u_div_l0f.tdf" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/db/alt_u_div_l0f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733667157190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733667157190 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[0\] GND " "Pin \"active_report\[0\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[1\] GND " "Pin \"active_report\[1\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[2\] GND " "Pin \"active_report\[2\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[3\] GND " "Pin \"active_report\[3\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[4\] GND " "Pin \"active_report\[4\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[5\] GND " "Pin \"active_report\[5\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[6\] GND " "Pin \"active_report\[6\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[7\] GND " "Pin \"active_report\[7\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[8\] GND " "Pin \"active_report\[8\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[9\] GND " "Pin \"active_report\[9\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[10\] GND " "Pin \"active_report\[10\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[11\] GND " "Pin \"active_report\[11\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[16\] GND " "Pin \"active_report\[16\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[17\] GND " "Pin \"active_report\[17\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[18\] GND " "Pin \"active_report\[18\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[19\] GND " "Pin \"active_report\[19\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[20\] GND " "Pin \"active_report\[20\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[21\] GND " "Pin \"active_report\[21\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[22\] GND " "Pin \"active_report\[22\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[23\] GND " "Pin \"active_report\[23\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[24\] GND " "Pin \"active_report\[24\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[25\] GND " "Pin \"active_report\[25\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[26\] GND " "Pin \"active_report\[26\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[27\] GND " "Pin \"active_report\[27\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[30\] GND " "Pin \"active_report\[30\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[32\] GND " "Pin \"active_report\[32\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[33\] GND " "Pin \"active_report\[33\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[34\] GND " "Pin \"active_report\[34\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[35\] GND " "Pin \"active_report\[35\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[36\] GND " "Pin \"active_report\[36\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[37\] GND " "Pin \"active_report\[37\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[38\] GND " "Pin \"active_report\[38\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[39\] GND " "Pin \"active_report\[39\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[40\] GND " "Pin \"active_report\[40\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[41\] GND " "Pin \"active_report\[41\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[42\] GND " "Pin \"active_report\[42\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[43\] GND " "Pin \"active_report\[43\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "active_report\[47\] GND " "Pin \"active_report\[47\]\" is stuck at GND" {  } { { "control_center.vhd" "" { Text "C:/Users/DELL/Documents/Perancangan Sistem Digital ENCE603011)/FinalProjectPSD-PA18/quartus render/control_center.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733667157670 "|control_center|active_report[47]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733667157670 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733667157769 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733667158359 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733667158359 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "839 " "Implemented 839 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733667158504 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733667158504 ""} { "Info" "ICUT_CUT_TM_LCELLS" "765 " "Implemented 765 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733667158504 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733667158504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733667158523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  8 21:12:38 2024 " "Processing ended: Sun Dec  8 21:12:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733667158523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733667158523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733667158523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733667158523 ""}
