;redcode
;assert 1
	SPL 0, <314
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP <700, 0
	SLT 121, 6
	SUB #0, @311
	SUB #0, @311
	DJN 300, <92
	JMZ 1, @-1
	JMZ @-30, 3
	JMN 600, 20
	DJN 300, <92
	DJN 300, <92
	SPL 0, -31
	SUB @0, @2
	SUB @0, @2
	JMN 0, 20
	SUB 7, 920
	SPL 0, -31
	SPL 0, -31
	SUB -0, -0
	SUB -0, -0
	SUB <700, 0
	ADD -0, -0
	JMZ @102, -101
	SUB @-7, 3
	SUB 0, -31
	JMN 600, 20
	SUB @-127, 100
	ADD -0, -0
	SPL 100, 302
	DJN 340, <93
	SUB @-7, 3
	JMN <-7, 3
	CMP @121, 106
	ADD -0, -0
	SPL 100, 302
	ADD #270, <1
	ADD #270, <1
	SPL 0, <314
	SPL 0, <314
	CMP -207, <-120
	MOV -7, <-20
	SPL 105, 862
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT <700, 60
