C,W,T,Registers,L1(Dcache),L2,Mapping,ALUs,occupancy_width,occupancy_depth,total_occupancy,greedy_thruput_desired_depth
4,4,16,64,16,2,CM,256,1.0,1.0,1.0,75.45
8,4,8,64,32,2,CM,256,1.0,1.0,1.0,75.45
16,4,4,64,64,2,CM,256,1.0,1.0,1.0,75.45
2,4,16,32,16,2,CM,128,1.0,1.0,1.0,75.45
4,4,8,32,16,2,CM,128,1.0,1.0,1.0,75.45
8,4,4,32,32,2,CM,128,1.0,1.0,1.0,75.45
16,4,2,32,64,2,CM,128,1.0,1.0,1.0,75.45
2,4,8,16,16,2,CM,64,1.0,1.0,1.0,75.45
4,4,4,16,16,2,CM,64,1.0,1.0,1.0,75.45
8,4,2,16,32,2,CM,64,1.0,1.0,1.0,75.45
2,4,4,8,16,2,CM,32,1.0,1.0,1.0,75.45
4,4,2,8,16,2,CM,32,1.0,1.0,1.0,75.45
2,4,2,4,16,2,CM,16,1.0,1.0,1.0,75.45
