Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Jun  5 17:30:24 2022
| Host         : DESKTOP-7Q8KQ0A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file v1_timing_summary_routed.rpt -pb v1_timing_summary_routed.pb -rpx v1_timing_summary_routed.rpx -warn_on_violation
| Design       : v1
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                252         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
TIMING-20  Warning           Non-clocked latch                          4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (284)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (424)
5. checking no_input_delay (4)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (284)
--------------------------
 There are 87 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: clock/clk_100hz_reg/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: clock/clk_1khz_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: clock/clk_4Hz_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: clock/clk_8Hz_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: relase_flag_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: tank1_control/shell_sht_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u1/num_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u1/num_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u1/num_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u_mytank_control/shell_sht_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (424)
--------------------------------------------------
 There are 424 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.714        0.000                      0                  455        0.110        0.000                      0                  455        7.000        0.000                       0                   199  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
A/inst/clk_in1        {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 10.101}     20.202          49.500          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
A/inst/clk_in1                                                                                                                                                          7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        4.714        0.000                      0                  455        0.110        0.000                      0                  455        9.601        0.000                       0                   195  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  A/inst/clk_in1
  To Clock:  A/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         A/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { A/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.714ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.321ns  (logic 7.924ns (51.720%)  route 7.397ns (48.280%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 21.654 - 20.202 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.634     1.636    u_driver_VGA/clk_out1
    SLICE_X6Y7           FDRE                                         r  u_driver_VGA/hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     2.154 f  u_driver_VGA/hcnt_reg[1]/Q
                         net (fo=97, routed)          1.153     3.308    u_driver_VGA/hcnt_reg[1]
    SLICE_X4Y10          LUT5 (Prop_lut5_I4_O)        0.152     3.460 r  u_driver_VGA/i__carry__0_i_10/O
                         net (fo=29, routed)          0.540     3.999    u_driver_VGA/i__carry__0_i_10_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I2_O)        0.326     4.325 f  u_driver_VGA/addra1_i_11/O
                         net (fo=96, routed)          1.473     5.798    u_driver_VGA/addra1_i_11_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124     5.922 r  u_driver_VGA/addra1_i_5/O
                         net (fo=6, routed)           0.922     6.844    mytank_interface/VGA_ypos[1]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_D[5]_P[0])
                                                      5.070    11.914 r  mytank_interface/addra1/P[0]
                         net (fo=22, routed)          1.334    13.248    u_driver_VGA/P[0]
    SLICE_X12Y3          LUT2 (Prop_lut2_I1_O)        0.148    13.396 r  u_driver_VGA/i___0_carry_i_3/O
                         net (fo=3, routed)           0.642    14.038    tank1_interface/DI[1]
    SLICE_X13Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    14.749 r  tank1_interface/addra0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.749    tank1_interface/addra0_inferred__4/i__carry_n_0
    SLICE_X13Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.863 r  tank1_interface/addra0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.863    tank1_interface/addra0_inferred__4/i__carry__0_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.197 r  tank1_interface/addra0_inferred__4/i__carry__1/O[1]
                         net (fo=1, routed)           0.624    15.820    u_driver_VGA/addra_reg[9]_2[1]
    SLICE_X13Y3          LUT6 (Prop_lut6_I5_O)        0.303    16.123 r  u_driver_VGA/addra[9]_i_3__2/O
                         net (fo=1, routed)           0.710    16.833    u_driver_VGA/addra[9]_i_3__2_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I3_O)        0.124    16.957 r  u_driver_VGA/addra[9]_i_1__2/O
                         net (fo=1, routed)           0.000    16.957    tank1_interface/D[9]
    SLICE_X12Y7          FDRE                                         r  tank1_interface/addra_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.449    21.654    tank1_interface/clk_out1
    SLICE_X12Y7          FDRE                                         r  tank1_interface/addra_reg[9]/C
                         clock pessimism              0.079    21.733    
                         clock uncertainty           -0.144    21.590    
    SLICE_X12Y7          FDRE (Setup_fdre_C_D)        0.081    21.671    tank1_interface/addra_reg[9]
  -------------------------------------------------------------------
                         required time                         21.671    
                         arrival time                         -16.957    
  -------------------------------------------------------------------
                         slack                                  4.714    

Slack (MET) :             4.878ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/addra_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.108ns  (logic 7.625ns (50.471%)  route 7.483ns (49.528%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 21.655 - 20.202 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.634     1.636    u_driver_VGA/clk_out1
    SLICE_X6Y7           FDRE                                         r  u_driver_VGA/hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     2.154 f  u_driver_VGA/hcnt_reg[1]/Q
                         net (fo=97, routed)          1.153     3.308    u_driver_VGA/hcnt_reg[1]
    SLICE_X4Y10          LUT5 (Prop_lut5_I4_O)        0.152     3.460 r  u_driver_VGA/i__carry__0_i_10/O
                         net (fo=29, routed)          0.540     3.999    u_driver_VGA/i__carry__0_i_10_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I2_O)        0.326     4.325 f  u_driver_VGA/addra1_i_11/O
                         net (fo=96, routed)          1.473     5.798    u_driver_VGA/addra1_i_11_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124     5.922 r  u_driver_VGA/addra1_i_5/O
                         net (fo=6, routed)           0.922     6.844    mytank_interface/VGA_ypos[1]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_D[5]_P[4])
                                                      5.070    11.914 r  mytank_interface/addra1/P[4]
                         net (fo=21, routed)          2.100    14.014    mytank_interface/P[4]
    SLICE_X4Y1           LUT4 (Prop_lut4_I0_O)        0.124    14.138 r  mytank_interface/addra[7]_i_18/O
                         net (fo=1, routed)           0.000    14.138    u_driver_VGA/addra[4]_i_3__1_1[1]
    SLICE_X4Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.688 r  u_driver_VGA/addra_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.688    u_driver_VGA/addra_reg[7]_i_5_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.022 r  u_driver_VGA/addra_reg[9]_i_8/O[1]
                         net (fo=1, routed)           0.593    15.615    u_driver_VGA/data1[9]
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.303    15.918 r  u_driver_VGA/addra[9]_i_4__1/O
                         net (fo=1, routed)           0.702    16.620    u_driver_VGA/addra[9]_i_4__1_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I4_O)        0.124    16.744 r  u_driver_VGA/addra[9]_i_1__1/O
                         net (fo=1, routed)           0.000    16.744    mytank_interface/addra_reg[9]_0[9]
    SLICE_X9Y3           FDRE                                         r  mytank_interface/addra_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.450    21.655    mytank_interface/clk_out1
    SLICE_X9Y3           FDRE                                         r  mytank_interface/addra_reg[9]/C
                         clock pessimism              0.079    21.734    
                         clock uncertainty           -0.144    21.591    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)        0.031    21.622    mytank_interface/addra_reg[9]
  -------------------------------------------------------------------
                         required time                         21.622    
                         arrival time                         -16.744    
  -------------------------------------------------------------------
                         slack                                  4.878    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.951ns  (logic 7.810ns (52.238%)  route 7.141ns (47.762%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 21.655 - 20.202 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.634     1.636    u_driver_VGA/clk_out1
    SLICE_X6Y7           FDRE                                         r  u_driver_VGA/hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     2.154 f  u_driver_VGA/hcnt_reg[1]/Q
                         net (fo=97, routed)          1.153     3.308    u_driver_VGA/hcnt_reg[1]
    SLICE_X4Y10          LUT5 (Prop_lut5_I4_O)        0.152     3.460 r  u_driver_VGA/i__carry__0_i_10/O
                         net (fo=29, routed)          0.540     3.999    u_driver_VGA/i__carry__0_i_10_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I2_O)        0.326     4.325 f  u_driver_VGA/addra1_i_11/O
                         net (fo=96, routed)          1.473     5.798    u_driver_VGA/addra1_i_11_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124     5.922 r  u_driver_VGA/addra1_i_5/O
                         net (fo=6, routed)           0.922     6.844    mytank_interface/VGA_ypos[1]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_D[5]_P[0])
                                                      5.070    11.914 r  mytank_interface/addra1/P[0]
                         net (fo=22, routed)          1.334    13.248    u_driver_VGA/P[0]
    SLICE_X12Y3          LUT2 (Prop_lut2_I1_O)        0.148    13.396 r  u_driver_VGA/i___0_carry_i_3/O
                         net (fo=3, routed)           0.534    13.929    tank1_interface/DI[1]
    SLICE_X11Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    14.640 r  tank1_interface/addra0_inferred__4/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.640    tank1_interface/addra0_inferred__4/i___0_carry__5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.974 r  tank1_interface/addra0_inferred__4/i___0_carry__6/O[1]
                         net (fo=1, routed)           0.589    15.564    u_driver_VGA/addra_reg[7]_2[1]
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.303    15.867 f  u_driver_VGA/addra[5]_i_3__2/O
                         net (fo=1, routed)           0.596    16.463    u_driver_VGA/addra[5]_i_3__2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I4_O)        0.124    16.587 r  u_driver_VGA/addra[5]_i_1__2/O
                         net (fo=1, routed)           0.000    16.587    tank1_interface/D[5]
    SLICE_X12Y5          FDRE                                         r  tank1_interface/addra_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.450    21.655    tank1_interface/clk_out1
    SLICE_X12Y5          FDRE                                         r  tank1_interface/addra_reg[5]/C
                         clock pessimism              0.079    21.734    
                         clock uncertainty           -0.144    21.591    
    SLICE_X12Y5          FDRE (Setup_fdre_C_D)        0.081    21.672    tank1_interface/addra_reg[5]
  -------------------------------------------------------------------
                         required time                         21.672    
                         arrival time                         -16.587    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/addra_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.813ns  (logic 7.384ns (49.850%)  route 7.429ns (50.150%))
  Logic Levels:           8  (CARRY4=1 DSP48E1=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 21.657 - 20.202 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.634     1.636    u_driver_VGA/clk_out1
    SLICE_X6Y7           FDRE                                         r  u_driver_VGA/hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     2.154 f  u_driver_VGA/hcnt_reg[1]/Q
                         net (fo=97, routed)          1.153     3.308    u_driver_VGA/hcnt_reg[1]
    SLICE_X4Y10          LUT5 (Prop_lut5_I4_O)        0.152     3.460 r  u_driver_VGA/i__carry__0_i_10/O
                         net (fo=29, routed)          0.540     3.999    u_driver_VGA/i__carry__0_i_10_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I2_O)        0.326     4.325 f  u_driver_VGA/addra1_i_11/O
                         net (fo=96, routed)          1.473     5.798    u_driver_VGA/addra1_i_11_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124     5.922 r  u_driver_VGA/addra1_i_5/O
                         net (fo=6, routed)           0.922     6.844    mytank_interface/VGA_ypos[1]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_D[5]_P[1])
                                                      5.070    11.914 r  mytank_interface/addra1/P[1]
                         net (fo=21, routed)          1.914    13.828    u_driver_VGA/P[1]
    SLICE_X4Y0           LUT4 (Prop_lut4_I0_O)        0.124    13.952 r  u_driver_VGA/addra[3]_i_14/O
                         net (fo=1, routed)           0.000    13.952    u_driver_VGA/addra[3]_i_14_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.592 r  u_driver_VGA/addra_reg[3]_i_5/O[3]
                         net (fo=1, routed)           0.638    15.230    u_driver_VGA/data1[3]
    SLICE_X7Y0           LUT6 (Prop_lut6_I0_O)        0.306    15.536 r  u_driver_VGA/addra[3]_i_3__1/O
                         net (fo=1, routed)           0.789    16.325    u_driver_VGA/addra[3]_i_3__1_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I4_O)        0.124    16.449 r  u_driver_VGA/addra[3]_i_1/O
                         net (fo=1, routed)           0.000    16.449    mytank_interface/addra_reg[9]_0[3]
    SLICE_X11Y2          FDRE                                         r  mytank_interface/addra_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.452    21.657    mytank_interface/clk_out1
    SLICE_X11Y2          FDRE                                         r  mytank_interface/addra_reg[3]/C
                         clock pessimism              0.079    21.736    
                         clock uncertainty           -0.144    21.593    
    SLICE_X11Y2          FDRE (Setup_fdre_C_D)        0.029    21.622    mytank_interface/addra_reg[3]
  -------------------------------------------------------------------
                         required time                         21.622    
                         arrival time                         -16.449    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.848ns  (logic 7.714ns (51.953%)  route 7.134ns (48.047%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 21.655 - 20.202 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.634     1.636    u_driver_VGA/clk_out1
    SLICE_X6Y7           FDRE                                         r  u_driver_VGA/hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     2.154 f  u_driver_VGA/hcnt_reg[1]/Q
                         net (fo=97, routed)          1.153     3.308    u_driver_VGA/hcnt_reg[1]
    SLICE_X4Y10          LUT5 (Prop_lut5_I4_O)        0.152     3.460 r  u_driver_VGA/i__carry__0_i_10/O
                         net (fo=29, routed)          0.540     3.999    u_driver_VGA/i__carry__0_i_10_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I2_O)        0.326     4.325 f  u_driver_VGA/addra1_i_11/O
                         net (fo=96, routed)          1.473     5.798    u_driver_VGA/addra1_i_11_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124     5.922 r  u_driver_VGA/addra1_i_5/O
                         net (fo=6, routed)           0.922     6.844    mytank_interface/VGA_ypos[1]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_D[5]_P[0])
                                                      5.070    11.914 r  mytank_interface/addra1/P[0]
                         net (fo=22, routed)          1.334    13.248    u_driver_VGA/P[0]
    SLICE_X12Y3          LUT2 (Prop_lut2_I1_O)        0.148    13.396 r  u_driver_VGA/i___0_carry_i_3/O
                         net (fo=3, routed)           0.534    13.929    tank1_interface/DI[1]
    SLICE_X11Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    14.640 r  tank1_interface/addra0_inferred__4/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.640    tank1_interface/addra0_inferred__4/i___0_carry__5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.879 r  tank1_interface/addra0_inferred__4/i___0_carry__6/O[2]
                         net (fo=1, routed)           0.452    15.331    u_driver_VGA/addra_reg[7]_2[2]
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.302    15.633 f  u_driver_VGA/addra[6]_i_3__2/O
                         net (fo=1, routed)           0.727    16.360    u_driver_VGA/addra[6]_i_3__2_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I4_O)        0.124    16.484 r  u_driver_VGA/addra[6]_i_1__2/O
                         net (fo=1, routed)           0.000    16.484    tank1_interface/D[6]
    SLICE_X12Y4          FDRE                                         r  tank1_interface/addra_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.450    21.655    tank1_interface/clk_out1
    SLICE_X12Y4          FDRE                                         r  tank1_interface/addra_reg[6]/C
                         clock pessimism              0.079    21.734    
                         clock uncertainty           -0.144    21.591    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.079    21.670    tank1_interface/addra_reg[6]
  -------------------------------------------------------------------
                         required time                         21.670    
                         arrival time                         -16.484    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/addra_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.774ns  (logic 7.509ns (50.827%)  route 7.265ns (49.173%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 21.655 - 20.202 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.634     1.636    u_driver_VGA/clk_out1
    SLICE_X6Y7           FDRE                                         r  u_driver_VGA/hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     2.154 f  u_driver_VGA/hcnt_reg[1]/Q
                         net (fo=97, routed)          1.153     3.308    u_driver_VGA/hcnt_reg[1]
    SLICE_X4Y10          LUT5 (Prop_lut5_I4_O)        0.152     3.460 r  u_driver_VGA/i__carry__0_i_10/O
                         net (fo=29, routed)          0.540     3.999    u_driver_VGA/i__carry__0_i_10_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I2_O)        0.326     4.325 f  u_driver_VGA/addra1_i_11/O
                         net (fo=96, routed)          1.473     5.798    u_driver_VGA/addra1_i_11_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124     5.922 r  u_driver_VGA/addra1_i_5/O
                         net (fo=6, routed)           0.922     6.844    mytank_interface/VGA_ypos[1]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_D[5]_P[4])
                                                      5.070    11.914 r  mytank_interface/addra1/P[4]
                         net (fo=21, routed)          2.100    14.014    mytank_interface/P[4]
    SLICE_X4Y1           LUT4 (Prop_lut4_I0_O)        0.124    14.138 r  mytank_interface/addra[7]_i_18/O
                         net (fo=1, routed)           0.000    14.138    u_driver_VGA/addra[4]_i_3__1_1[1]
    SLICE_X4Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.688 r  u_driver_VGA/addra_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.688    u_driver_VGA/addra_reg[7]_i_5_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.910 r  u_driver_VGA/addra_reg[9]_i_8/O[0]
                         net (fo=1, routed)           0.399    15.309    u_driver_VGA/data1[8]
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.299    15.608 r  u_driver_VGA/addra[8]_i_3__1/O
                         net (fo=1, routed)           0.678    16.286    u_driver_VGA/addra[8]_i_3__1_n_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I4_O)        0.124    16.410 r  u_driver_VGA/addra[8]_i_1__1/O
                         net (fo=1, routed)           0.000    16.410    mytank_interface/addra_reg[9]_0[8]
    SLICE_X9Y3           FDRE                                         r  mytank_interface/addra_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.450    21.655    mytank_interface/clk_out1
    SLICE_X9Y3           FDRE                                         r  mytank_interface/addra_reg[8]/C
                         clock pessimism              0.079    21.734    
                         clock uncertainty           -0.144    21.591    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)        0.029    21.620    mytank_interface/addra_reg[8]
  -------------------------------------------------------------------
                         required time                         21.620    
                         arrival time                         -16.410    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.723ns  (logic 7.808ns (53.034%)  route 6.915ns (46.966%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 21.655 - 20.202 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.634     1.636    u_driver_VGA/clk_out1
    SLICE_X6Y7           FDRE                                         r  u_driver_VGA/hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     2.154 f  u_driver_VGA/hcnt_reg[1]/Q
                         net (fo=97, routed)          1.153     3.308    u_driver_VGA/hcnt_reg[1]
    SLICE_X4Y10          LUT5 (Prop_lut5_I4_O)        0.152     3.460 r  u_driver_VGA/i__carry__0_i_10/O
                         net (fo=29, routed)          0.540     3.999    u_driver_VGA/i__carry__0_i_10_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I2_O)        0.326     4.325 f  u_driver_VGA/addra1_i_11/O
                         net (fo=96, routed)          1.473     5.798    u_driver_VGA/addra1_i_11_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124     5.922 r  u_driver_VGA/addra1_i_5/O
                         net (fo=6, routed)           0.922     6.844    mytank_interface/VGA_ypos[1]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_D[5]_P[0])
                                                      5.070    11.914 r  mytank_interface/addra1/P[0]
                         net (fo=22, routed)          1.334    13.248    u_driver_VGA/P[0]
    SLICE_X12Y3          LUT2 (Prop_lut2_I1_O)        0.148    13.396 r  u_driver_VGA/i___0_carry_i_3/O
                         net (fo=3, routed)           0.534    13.929    tank1_interface/DI[1]
    SLICE_X11Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    14.640 r  tank1_interface/addra0_inferred__4/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.640    tank1_interface/addra0_inferred__4/i___0_carry__5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  tank1_interface/addra0_inferred__4/i___0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.754    tank1_interface/addra0_inferred__4/i___0_carry__6_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.976 r  tank1_interface/addra0_inferred__4/i___0_carry__7/O[0]
                         net (fo=1, routed)           0.364    15.340    u_driver_VGA/addra_reg[9]_0[0]
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.299    15.639 f  u_driver_VGA/addra[8]_i_3__2/O
                         net (fo=1, routed)           0.596    16.235    u_driver_VGA/addra[8]_i_3__2_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I4_O)        0.124    16.359 r  u_driver_VGA/addra[8]_i_1__2/O
                         net (fo=1, routed)           0.000    16.359    tank1_interface/D[8]
    SLICE_X13Y4          FDRE                                         r  tank1_interface/addra_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.450    21.655    tank1_interface/clk_out1
    SLICE_X13Y4          FDRE                                         r  tank1_interface/addra_reg[8]/C
                         clock pessimism              0.079    21.734    
                         clock uncertainty           -0.144    21.591    
    SLICE_X13Y4          FDRE (Setup_fdre_C_D)        0.031    21.622    tank1_interface/addra_reg[8]
  -------------------------------------------------------------------
                         required time                         21.622    
                         arrival time                         -16.359    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/addra_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.800ns  (logic 7.607ns (51.400%)  route 7.193ns (48.600%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 21.723 - 20.202 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.634     1.636    u_driver_VGA/clk_out1
    SLICE_X6Y7           FDRE                                         r  u_driver_VGA/hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     2.154 f  u_driver_VGA/hcnt_reg[1]/Q
                         net (fo=97, routed)          1.153     3.308    u_driver_VGA/hcnt_reg[1]
    SLICE_X4Y10          LUT5 (Prop_lut5_I4_O)        0.152     3.460 r  u_driver_VGA/i__carry__0_i_10/O
                         net (fo=29, routed)          0.540     3.999    u_driver_VGA/i__carry__0_i_10_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I2_O)        0.326     4.325 f  u_driver_VGA/addra1_i_11/O
                         net (fo=96, routed)          1.473     5.798    u_driver_VGA/addra1_i_11_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124     5.922 r  u_driver_VGA/addra1_i_5/O
                         net (fo=6, routed)           0.922     6.844    mytank_interface/VGA_ypos[1]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_D[5]_P[1])
                                                      5.070    11.914 r  mytank_interface/addra1/P[1]
                         net (fo=21, routed)          1.914    13.828    u_driver_VGA/P[1]
    SLICE_X4Y0           LUT4 (Prop_lut4_I0_O)        0.124    13.952 r  u_driver_VGA/addra[3]_i_14/O
                         net (fo=1, routed)           0.000    13.952    u_driver_VGA/addra[3]_i_14_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.502 r  u_driver_VGA/addra_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.502    u_driver_VGA/addra_reg[3]_i_5_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.815 r  u_driver_VGA/addra_reg[7]_i_5/O[3]
                         net (fo=1, routed)           0.571    15.386    u_driver_VGA/data1[7]
    SLICE_X7Y1           LUT6 (Prop_lut6_I0_O)        0.306    15.692 r  u_driver_VGA/addra[7]_i_3__1/O
                         net (fo=1, routed)           0.620    16.312    u_driver_VGA/addra[7]_i_3__1_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I4_O)        0.124    16.436 r  u_driver_VGA/addra[7]_i_1__1/O
                         net (fo=1, routed)           0.000    16.436    mytank_interface/addra_reg[9]_0[7]
    SLICE_X7Y2           FDRE                                         r  mytank_interface/addra_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.518    21.723    mytank_interface/clk_out1
    SLICE_X7Y2           FDRE                                         r  mytank_interface/addra_reg[7]/C
                         clock pessimism              0.092    21.815    
                         clock uncertainty           -0.144    21.672    
    SLICE_X7Y2           FDRE (Setup_fdre_C_D)        0.031    21.703    mytank_interface/addra_reg[7]
  -------------------------------------------------------------------
                         required time                         21.703    
                         arrival time                         -16.436    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.671ns  (logic 7.568ns (51.585%)  route 7.103ns (48.415%))
  Logic Levels:           8  (CARRY4=1 DSP48E1=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 21.655 - 20.202 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.634     1.636    u_driver_VGA/clk_out1
    SLICE_X6Y7           FDRE                                         r  u_driver_VGA/hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     2.154 f  u_driver_VGA/hcnt_reg[1]/Q
                         net (fo=97, routed)          1.153     3.308    u_driver_VGA/hcnt_reg[1]
    SLICE_X4Y10          LUT5 (Prop_lut5_I4_O)        0.152     3.460 r  u_driver_VGA/i__carry__0_i_10/O
                         net (fo=29, routed)          0.540     3.999    u_driver_VGA/i__carry__0_i_10_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I2_O)        0.326     4.325 f  u_driver_VGA/addra1_i_11/O
                         net (fo=96, routed)          1.473     5.798    u_driver_VGA/addra1_i_11_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124     5.922 r  u_driver_VGA/addra1_i_5/O
                         net (fo=6, routed)           0.922     6.844    mytank_interface/VGA_ypos[1]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_D[5]_P[0])
                                                      5.070    11.914 r  mytank_interface/addra1/P[0]
                         net (fo=22, routed)          1.334    13.248    u_driver_VGA/P[0]
    SLICE_X12Y3          LUT2 (Prop_lut2_I1_O)        0.148    13.396 r  u_driver_VGA/i___0_carry_i_3/O
                         net (fo=3, routed)           0.642    14.038    tank1_interface/DI[1]
    SLICE_X13Y0          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.800    14.838 r  tank1_interface/addra0_inferred__4/i__carry/O[3]
                         net (fo=1, routed)           0.307    15.144    u_driver_VGA/addra_reg[3]_2[2]
    SLICE_X12Y1          LUT6 (Prop_lut6_I5_O)        0.306    15.450 r  u_driver_VGA/addra[3]_i_2__2/O
                         net (fo=1, routed)           0.733    16.183    u_driver_VGA/addra[3]_i_2__2_n_0
    SLICE_X12Y4          LUT6 (Prop_lut6_I3_O)        0.124    16.307 r  u_driver_VGA/addra[3]_i_1__0/O
                         net (fo=1, routed)           0.000    16.307    tank1_interface/D[3]
    SLICE_X12Y4          FDRE                                         r  tank1_interface/addra_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.450    21.655    tank1_interface/clk_out1
    SLICE_X12Y4          FDRE                                         r  tank1_interface/addra_reg[3]/C
                         clock pessimism              0.079    21.734    
                         clock uncertainty           -0.144    21.591    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)        0.079    21.670    tank1_interface/addra_reg[3]
  -------------------------------------------------------------------
                         required time                         21.670    
                         arrival time                         -16.307    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.667ns  (logic 7.792ns (53.125%)  route 6.875ns (46.875%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 21.655 - 20.202 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.634     1.636    u_driver_VGA/clk_out1
    SLICE_X6Y7           FDRE                                         r  u_driver_VGA/hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     2.154 f  u_driver_VGA/hcnt_reg[1]/Q
                         net (fo=97, routed)          1.153     3.308    u_driver_VGA/hcnt_reg[1]
    SLICE_X4Y10          LUT5 (Prop_lut5_I4_O)        0.152     3.460 r  u_driver_VGA/i__carry__0_i_10/O
                         net (fo=29, routed)          0.540     3.999    u_driver_VGA/i__carry__0_i_10_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I2_O)        0.326     4.325 f  u_driver_VGA/addra1_i_11/O
                         net (fo=96, routed)          1.473     5.798    u_driver_VGA/addra1_i_11_n_0
    SLICE_X12Y17         LUT5 (Prop_lut5_I0_O)        0.124     5.922 r  u_driver_VGA/addra1_i_5/O
                         net (fo=6, routed)           0.922     6.844    mytank_interface/VGA_ypos[1]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_D[5]_P[0])
                                                      5.070    11.914 r  mytank_interface/addra1/P[0]
                         net (fo=22, routed)          1.334    13.248    u_driver_VGA/P[0]
    SLICE_X12Y3          LUT2 (Prop_lut2_I1_O)        0.148    13.396 r  u_driver_VGA/i___0_carry_i_3/O
                         net (fo=3, routed)           0.534    13.929    tank1_interface/DI[1]
    SLICE_X11Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    14.640 r  tank1_interface/addra0_inferred__4/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.640    tank1_interface/addra0_inferred__4/i___0_carry__5_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.953 r  tank1_interface/addra0_inferred__4/i___0_carry__6/O[3]
                         net (fo=1, routed)           0.323    15.277    u_driver_VGA/addra_reg[7]_2[3]
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.306    15.583 f  u_driver_VGA/addra[7]_i_3__2/O
                         net (fo=1, routed)           0.597    16.180    u_driver_VGA/addra[7]_i_3__2_n_0
    SLICE_X12Y5          LUT6 (Prop_lut6_I4_O)        0.124    16.304 r  u_driver_VGA/addra[7]_i_1__2/O
                         net (fo=1, routed)           0.000    16.304    tank1_interface/D[7]
    SLICE_X12Y5          FDRE                                         r  tank1_interface/addra_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.450    21.655    tank1_interface/clk_out1
    SLICE_X12Y5          FDRE                                         r  tank1_interface/addra_reg[7]/C
                         clock pessimism              0.079    21.734    
                         clock uncertainty           -0.144    21.591    
    SLICE_X12Y5          FDRE (Setup_fdre_C_D)        0.079    21.670    tank1_interface/addra_reg[7]
  -------------------------------------------------------------------
                         required time                         21.670    
                         arrival time                         -16.304    
  -------------------------------------------------------------------
                         slack                                  5.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mytank_display/addra_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.233%)  route 0.228ns (61.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.554     0.556    mytank_display/clk_out1
    SLICE_X11Y23         FDRE                                         r  mytank_display/addra_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  mytank_display/addra_reg[10]/Q
                         net (fo=4, routed)           0.228     0.924    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y4          RAMB36E1                                     r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.863     0.865    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.631    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.814    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mytank_display/addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.203%)  route 0.228ns (61.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.556     0.558    mytank_display/clk_out1
    SLICE_X11Y22         FDRE                                         r  mytank_display/addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  mytank_display/addra_reg[3]/Q
                         net (fo=3, routed)           0.228     0.927    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y4          RAMB36E1                                     r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.863     0.865    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.631    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.814    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 tank1_interface/douta0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/VGA_data_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.565     0.567    tank1_interface/clk_out1
    SLICE_X11Y9          FDRE                                         r  tank1_interface/douta0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  tank1_interface/douta0_reg[11]/Q
                         net (fo=1, routed)           0.091     0.799    tank1_interface/douta0_reg_n_0_[11]
    SLICE_X10Y9          FDSE                                         r  tank1_interface/VGA_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.835     0.837    tank1_interface/clk_out1
    SLICE_X10Y9          FDSE                                         r  tank1_interface/VGA_data_reg[11]/C
                         clock pessimism             -0.257     0.580    
    SLICE_X10Y9          FDSE (Hold_fdse_C_D)         0.085     0.665    tank1_interface/VGA_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mytank_display/addra_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.229%)  route 0.224ns (57.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.556     0.558    mytank_display/clk_out1
    SLICE_X8Y21          FDRE                                         r  mytank_display/addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     0.722 r  mytank_display/addra_reg[4]/Q
                         net (fo=3, routed)           0.224     0.946    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y4          RAMB36E1                                     r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.863     0.865    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.611    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.794    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_11_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.387%)  route 0.143ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.565     0.567    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X8Y7           FDCE                                         r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_11_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.164     0.731 r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_11_cooolDelFlop/Q
                         net (fo=1, routed)           0.143     0.874    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_sig_6
    RAMB18_X0Y3          RAMB18E1                                     r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.877     0.879    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.625    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.721    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.214%)  route 0.144ns (46.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.565     0.567    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X8Y7           FDCE                                         r  mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.164     0.731 r  mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/Q
                         net (fo=1, routed)           0.144     0.875    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_sig_5
    RAMB18_X0Y2          RAMB18E1                                     r  mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.877     0.879    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.625    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.721    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 tank1_interface/addra_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.494%)  route 0.251ns (60.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.566     0.568    tank1_interface/clk_out1
    SLICE_X12Y4          FDRE                                         r  tank1_interface/addra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     0.732 r  tank1_interface/addra_reg[6]/Q
                         net (fo=1, routed)           0.251     0.983    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y3          RAMB18E1                                     r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.877     0.879    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.645    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.828    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 tank1_interface/addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.346%)  route 0.253ns (60.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.566     0.568    tank1_interface/clk_out1
    SLICE_X12Y4          FDRE                                         r  tank1_interface/addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     0.732 r  tank1_interface/addra_reg[3]/Q
                         net (fo=1, routed)           0.253     0.984    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y3          RAMB18E1                                     r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.877     0.879    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.645    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.828    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mytank_interface/addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.317%)  route 0.233ns (58.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.567     0.569    mytank_interface/clk_out1
    SLICE_X8Y1           FDRE                                         r  mytank_interface/addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.164     0.733 r  mytank_interface/addra_reg[5]/Q
                         net (fo=1, routed)           0.233     0.966    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y2          RAMB18E1                                     r  mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.877     0.879    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.625    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.808    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mytank_display/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.120%)  route 0.235ns (58.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.556     0.558    mytank_display/clk_out1
    SLICE_X8Y21          FDRE                                         r  mytank_display/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     0.722 r  mytank_display/addra_reg[1]/Q
                         net (fo=3, routed)           0.235     0.956    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y4          RAMB36E1                                     r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.863     0.865    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.611    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.794    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.101 }
Period(ns):         20.202
Sources:            { A/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y4      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y4      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y10     mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y10     mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y6      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y6      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y2      mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y2      mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB36_X1Y1      tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB36_X1Y1      tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.202      193.158    MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X13Y24     mytank_display/VGA_data_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X13Y24     mytank_display/VGA_data_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X13Y24     mytank_display/VGA_data_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X13Y24     mytank_display/VGA_data_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X13Y22     mytank_display/VGA_data_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X13Y22     mytank_display/VGA_data_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y24     mytank_display/VGA_data_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y24     mytank_display/VGA_data_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y24     mytank_display/VGA_data_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y24     mytank_display/VGA_data_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X13Y24     mytank_display/VGA_data_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X13Y24     mytank_display/VGA_data_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X13Y24     mytank_display/VGA_data_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X13Y24     mytank_display/VGA_data_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X13Y22     mytank_display/VGA_data_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X13Y22     mytank_display/VGA_data_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y24     mytank_display/VGA_data_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y24     mytank_display/VGA_data_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y24     mytank_display/VGA_data_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y24     mytank_display/VGA_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { A/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    A/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBOUT



