|==============================================================================|
|=========                      OpenRAM v1.1.19                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========          Temp dir: /tmp/openram_mm4uz_1084_temp/           =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 11/13/2021 19:24:28
Technology: sky130A
Total size: 256 bits
Word size: 16
Words: 16
Banks: 1
Write size: None
RW ports: 1
R-only ports: 0
W-only ports: 0
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Words per row: 1
Output files are: 
/home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1_minimal/results_conv2_bm_b_16_16_sky130A/conv2_bm_b_sram_16_16_sky130A.lvs
/home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1_minimal/results_conv2_bm_b_16_16_sky130A/conv2_bm_b_sram_16_16_sky130A.sp
/home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1_minimal/results_conv2_bm_b_16_16_sky130A/conv2_bm_b_sram_16_16_sky130A.v
/home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1_minimal/results_conv2_bm_b_16_16_sky130A/conv2_bm_b_sram_16_16_sky130A.lib
/home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1_minimal/results_conv2_bm_b_16_16_sky130A/conv2_bm_b_sram_16_16_sky130A.py
/home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1_minimal/results_conv2_bm_b_16_16_sky130A/conv2_bm_b_sram_16_16_sky130A.html
/home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1_minimal/results_conv2_bm_b_16_16_sky130A/conv2_bm_b_sram_16_16_sky130A.log
/home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1_minimal/results_conv2_bm_b_16_16_sky130A/conv2_bm_b_sram_16_16_sky130A.lef
/home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1_minimal/results_conv2_bm_b_16_16_sky130A/conv2_bm_b_sram_16_16_sky130A.gds
** Submodules: 0.5 seconds
** Placement: 0.0 seconds
**** Retrieving pins: 0.0 seconds
**** Analyzing pins: 0.0 seconds
**** Finding blockages: 0.2 seconds
**** Converting blockages: 0.0 seconds
**** Converting pins: 0.0 seconds
**** Separating adjacent pins: 0.0 seconds
**** Enclosing pins: 0.0 seconds
*** Finding pins and blockages: 1.4 seconds
*** Maze routing pins: 5.1 seconds
**** Retrieving pins: 0.0 seconds
**** Analyzing pins: 0.1 seconds
**** Finding blockages: 0.5 seconds
**** Converting blockages: 0.1 seconds
WARNING: file pin_group.py: line 656:   Expanding conversion (vdd layer=m3 ll=v[86.5,13.19] ur=v[86.96000000000001,13.65])

**** Converting pins: 0.4 seconds
**** Separating adjacent pins: 0.1 seconds
**** Enclosing pins: 0.3 seconds
*** Finding pins and blockages: 2.9 seconds
WARNING: file supply_tree_router.py: line 176: Unblocking supply self blockages to improve access (may cause DRC errors):
vdd
{(layer=m3 ll=v[86.5,13.19] ur=v[86.96000000000001,13.65])})

WARNING: file supply_tree_router.py: line 176: Unblocking supply self blockages to improve access (may cause DRC errors):
vdd
{(layer=m3 ll=v[86.5,13.19] ur=v[86.96000000000001,13.65])})

WARNING: file supply_tree_router.py: line 176: Unblocking supply self blockages to improve access (may cause DRC errors):
gnd
{(layer=m3 ll=v[82.5,8.73] ur=v[82.96000000000001,9.19])})

*** Maze routing supplies: 11.6 seconds
** Routing: 31.9 seconds
** Verification: 0.0 seconds
** SRAM creation: 32.4 seconds
SP: Writing to /home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1_minimal/results_conv2_bm_b_16_16_sky130A/conv2_bm_b_sram_16_16_sky130A.sp
** Spice writing: 0.1 seconds
GDS: Writing to /home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1_minimal/results_conv2_bm_b_16_16_sky130A/conv2_bm_b_sram_16_16_sky130A.gds
** GDS: 0.1 seconds
LEF: Writing to /home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1_minimal/results_conv2_bm_b_16_16_sky130A/conv2_bm_b_sram_16_16_sky130A.lef
** LEF: 0.0 seconds
LVS: Writing to /home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1_minimal/results_conv2_bm_b_16_16_sky130A/conv2_bm_b_sram_16_16_sky130A.lvs.sp
** LVS writing: 0.0 seconds
LIB: Characterizing... 
** Characterization: 0.3 seconds
Config: Writing to /home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1_minimal/results_conv2_bm_b_16_16_sky130A/conv2_bm_b_sram_16_16_sky130A.py
** Config: 0.0 seconds
Datasheet: Writing to /home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1_minimal/results_conv2_bm_b_16_16_sky130A/conv2_bm_b_sram_16_16_sky130A.html
** Datasheet: 0.0 seconds
Verilog: Writing to /home/mm4uz/Documents/openram/vsdsram_sky130/OpenRAM/results/DNNBuilder_leNet1_minimal/results_conv2_bm_b_16_16_sky130A/conv2_bm_b_sram_16_16_sky130A.v
** Verilog: 0.0 seconds
** End: 33.0 seconds
