

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 15:23:15 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.650 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      0|        0|      255|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|       34|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       34|      291|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |r_V_3_fu_279_p2         |     *    |      0|  0|   7|           2|           2|
    |r_V_4_fu_356_p2         |     *    |      0|  0|   7|           2|           2|
    |r_V_6_fu_421_p2         |     *    |      0|  0|   7|           2|           2|
    |r_V_fu_170_p2           |     *    |      0|  0|   7|           2|           2|
    |add_ln1192_fu_398_p2    |     +    |      0|  0|  19|           8|           8|
    |ret_V_1_fu_220_p2       |     +    |      0|  0|  15|           8|           8|
    |ret_V_2_fu_258_p2       |     +    |      0|  0|  19|           7|           8|
    |r_V_1_fu_202_p2         |     -    |      0|  0|  12|           1|           4|
    |r_V_2_fu_238_p2         |     -    |      0|  0|  12|           1|           4|
    |r_V_5_fu_380_p2         |     -    |      0|  0|  11|           1|           3|
    |ret_V_3_fu_309_p2       |     -    |      0|  0|  16|           9|           9|
    |ret_V_4_fu_435_p2       |     -    |      0|  0|  15|           1|           6|
    |ret_V_5_fu_457_p2       |     -    |      0|  0|  15|           7|           7|
    |ret_V_fu_184_p2         |     -    |      0|  0|  15|           1|           6|
    |sub_ln1192_1_fu_346_p2  |     -    |      0|  0|  15|           1|           8|
    |sub_ln1192_2_fu_374_p2  |     -    |      0|  0|  19|           8|           8|
    |sub_ln1192_3_fu_479_p2  |     -    |      0|  0|  15|           8|           8|
    |sub_ln1192_fu_252_p2    |     -    |      0|  0|  19|           8|           8|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |y_1_V                   |  select  |      0|  0|   2|           1|           2|
    |y_2_V                   |    xor   |      0|  0|   3|           2|           3|
    |y_3_V                   |    xor   |      0|  0|   3|           2|           3|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 255|          83|         112|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|   32|         64|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|   35|         70|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   1|   0|    1|          0|
    |x_V_ap_vld_preg  |   1|   0|    1|          0|
    |x_V_preg         |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  34|   0|   34|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V           |  in |   32|   ap_vld   |      x_V     |    pointer   |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |    2|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |    2|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |    2|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |    2|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |    2|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.64>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %y_4_V), !map !133"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %y_3_V), !map !139"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %y_2_V), !map !145"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %y_1_V), !map !151"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %y_0_V), !map !157"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %x_V), !map !163"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %y_0_V, i2* %y_1_V, i2* %y_2_V, i2* %y_3_V, i2* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 11 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_V_read = call i32 @_ssdm_op_Read.ap_vld.i32P(i32* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 12 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %x_V_read, i32 30, i32 31)" [firmware/myproject.cpp:50]   --->   Operation 13 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_1 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %x_V_read, i32 4, i32 5)" [firmware/myproject.cpp:50]   --->   Operation 14 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i2 %tmp_1 to i4" [firmware/myproject.cpp:50]   --->   Operation 15 'sext' 'sext_ln1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Val2_9 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %x_V_read, i32 28, i32 29)" [firmware/myproject.cpp:50]   --->   Operation 16 'partselect' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i2 %tmp to i4" [firmware/myproject.cpp:50]   --->   Operation 17 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.40ns)   --->   "%r_V = mul i4 %sext_ln1116, %sext_ln1117" [firmware/myproject.cpp:50]   --->   Operation 18 'mul' 'r_V' <Predicate = true> <Delay = 0.40> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rhs_V = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %r_V, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 19 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.70ns)   --->   "%ret_V = sub i6 0, %rhs_V" [firmware/myproject.cpp:50]   --->   Operation 20 'sub' 'ret_V' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 21 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i3 %shl_ln to i4" [firmware/myproject.cpp:50]   --->   Operation 22 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.57ns)   --->   "%r_V_1 = sub i4 0, %sext_ln1118" [firmware/myproject.cpp:50]   --->   Operation 23 'sub' 'r_V_1' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i6 %ret_V to i8" [firmware/myproject.cpp:50]   --->   Operation 24 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %r_V_1, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 25 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.70ns)   --->   "%ret_V_1 = add i8 %rhs_V_1, %sext_ln703" [firmware/myproject.cpp:50]   --->   Operation 26 'add' 'ret_V_1' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_1, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 27 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i3 %shl_ln1118_1 to i4" [firmware/myproject.cpp:50]   --->   Operation 28 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.57ns)   --->   "%r_V_2 = sub i4 0, %sext_ln1118_1" [firmware/myproject.cpp:50]   --->   Operation 29 'sub' 'r_V_2' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %r_V_2, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 30 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192 = sub i8 %ret_V_1, %rhs_V_2" [firmware/myproject.cpp:50]   --->   Operation 31 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%ret_V_2 = add i8 64, %sub_ln1192" [firmware/myproject.cpp:50]   --->   Operation 32 'add' 'ret_V_2' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %ret_V_2, i32 6, i32 7)" [firmware/myproject.cpp:50]   --->   Operation 33 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i2P(i2* %y_0_V, i2 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 34 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i2 %p_Val2_9 to i4" [firmware/myproject.cpp:51]   --->   Operation 35 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.40ns)   --->   "%r_V_3 = mul i4 %sext_ln1116, %sext_ln1116_1" [firmware/myproject.cpp:51]   --->   Operation 36 'mul' 'r_V_3' <Predicate = true> <Delay = 0.40> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%rhs_V_10 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %r_V_3, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 37 'bitconcatenate' 'rhs_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i8 %rhs_V_10 to i9" [firmware/myproject.cpp:51]   --->   Operation 38 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %p_Val2_9, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 39 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i8 %rhs_V_4 to i9" [firmware/myproject.cpp:51]   --->   Operation 40 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.70ns)   --->   "%ret_V_3 = sub i9 %sext_ln728, %sext_ln728_2" [firmware/myproject.cpp:51]   --->   Operation 41 'sub' 'ret_V_3' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %ret_V_3, i32 8)" [firmware/myproject.cpp:51]   --->   Operation 42 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.27ns)   --->   "%select_ln708 = select i1 %tmp_2, i2 -1, i2 0" [firmware/myproject.cpp:51]   --->   Operation 43 'select' 'select_ln708' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i2P(i2* %y_1_V, i2 %select_ln708)" [firmware/myproject.cpp:51]   --->   Operation 44 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_3 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %x_V_read, i32 6, i32 7)" [firmware/myproject.cpp:52]   --->   Operation 45 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i2 %tmp_3 to i4" [firmware/myproject.cpp:52]   --->   Operation 46 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.70ns)   --->   "%sub_ln1192_1 = sub i8 0, %rhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 47 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i2 %tmp_3 to i3" [firmware/myproject.cpp:52]   --->   Operation 48 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.40ns)   --->   "%r_V_4 = mul i4 %sext_ln700, %sext_ln700" [firmware/myproject.cpp:52]   --->   Operation 49 'mul' 'r_V_4' <Predicate = true> <Delay = 0.40> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %r_V_4, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 50 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i6 %rhs_V_5 to i8" [firmware/myproject.cpp:52]   --->   Operation 51 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_2 = sub i8 %sub_ln1192_1, %sext_ln1192" [firmware/myproject.cpp:52]   --->   Operation 52 'sub' 'sub_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.43ns)   --->   "%r_V_5 = sub i3 0, %sext_ln1118_2" [firmware/myproject.cpp:52]   --->   Operation 53 'sub' 'r_V_5' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %r_V_5, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 54 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i7 %rhs_V_6 to i8" [firmware/myproject.cpp:52]   --->   Operation 55 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i8 %sext_ln1192_1, %sub_ln1192_2" [firmware/myproject.cpp:52]   --->   Operation 56 'add' 'add_ln1192' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %add_ln1192, i32 6, i32 7)" [firmware/myproject.cpp:52]   --->   Operation 57 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.12ns)   --->   "%xor_ln708 = xor i2 %trunc_ln708_4, -2" [firmware/myproject.cpp:52]   --->   Operation 58 'xor' 'xor_ln708' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i2P(i2* %y_2_V, i2 %xor_ln708)" [firmware/myproject.cpp:52]   --->   Operation 59 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.40ns)   --->   "%r_V_6 = mul i4 %sext_ln1116_1, %sext_ln1116_1" [firmware/myproject.cpp:53]   --->   Operation 60 'mul' 'r_V_6' <Predicate = true> <Delay = 0.40> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%rhs_V_7 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %r_V_6, i2 0)" [firmware/myproject.cpp:53]   --->   Operation 61 'bitconcatenate' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.70ns)   --->   "%ret_V_4 = sub i6 0, %rhs_V_7" [firmware/myproject.cpp:53]   --->   Operation 62 'sub' 'ret_V_4' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i6 %ret_V_4 to i7" [firmware/myproject.cpp:53]   --->   Operation 63 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%rhs_V_8 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 64 'bitconcatenate' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i6 %rhs_V_8 to i7" [firmware/myproject.cpp:53]   --->   Operation 65 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.70ns)   --->   "%ret_V_5 = sub i7 %sext_ln703_1, %sext_ln728_1" [firmware/myproject.cpp:53]   --->   Operation 66 'sub' 'ret_V_5' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i7 %ret_V_5 to i8" [firmware/myproject.cpp:53]   --->   Operation 67 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%rhs_V_9 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_3, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 68 'bitconcatenate' 'rhs_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i6 %rhs_V_9 to i8" [firmware/myproject.cpp:53]   --->   Operation 69 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.70ns)   --->   "%sub_ln1192_3 = sub i8 %sext_ln1192_2, %sext_ln1192_3" [firmware/myproject.cpp:53]   --->   Operation 70 'sub' 'sub_ln1192_3' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %sub_ln1192_3, i32 6, i32 7)" [firmware/myproject.cpp:53]   --->   Operation 71 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.12ns)   --->   "%xor_ln708_1 = xor i2 %trunc_ln708_5, -2" [firmware/myproject.cpp:53]   --->   Operation 72 'xor' 'xor_ln708_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i2P(i2* %y_3_V, i2 %xor_ln708_1)" [firmware/myproject.cpp:53]   --->   Operation 73 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i2P(i2* %y_4_V, i2 -2)" [firmware/myproject.cpp:54]   --->   Operation 74 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 75 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap   ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
spectopmodule_ln0  (spectopmodule ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln32 (specinterface ) [ 00]
specpipeline_ln33  (specpipeline  ) [ 00]
x_V_read           (read          ) [ 00]
tmp                (partselect    ) [ 00]
tmp_1              (partselect    ) [ 00]
sext_ln1117        (sext          ) [ 00]
p_Val2_9           (partselect    ) [ 00]
sext_ln1116        (sext          ) [ 00]
r_V                (mul           ) [ 00]
rhs_V              (bitconcatenate) [ 00]
ret_V              (sub           ) [ 00]
shl_ln             (bitconcatenate) [ 00]
sext_ln1118        (sext          ) [ 00]
r_V_1              (sub           ) [ 00]
sext_ln703         (sext          ) [ 00]
rhs_V_1            (bitconcatenate) [ 00]
ret_V_1            (add           ) [ 00]
shl_ln1118_1       (bitconcatenate) [ 00]
sext_ln1118_1      (sext          ) [ 00]
r_V_2              (sub           ) [ 00]
rhs_V_2            (bitconcatenate) [ 00]
sub_ln1192         (sub           ) [ 00]
ret_V_2            (add           ) [ 00]
trunc_ln           (partselect    ) [ 00]
write_ln50         (write         ) [ 00]
sext_ln1116_1      (sext          ) [ 00]
r_V_3              (mul           ) [ 00]
rhs_V_10           (bitconcatenate) [ 00]
sext_ln728         (sext          ) [ 00]
rhs_V_4            (bitconcatenate) [ 00]
sext_ln728_2       (sext          ) [ 00]
ret_V_3            (sub           ) [ 00]
tmp_2              (bitselect     ) [ 00]
select_ln708       (select        ) [ 00]
write_ln51         (write         ) [ 00]
tmp_3              (partselect    ) [ 00]
sext_ln700         (sext          ) [ 00]
sub_ln1192_1       (sub           ) [ 00]
sext_ln1118_2      (sext          ) [ 00]
r_V_4              (mul           ) [ 00]
rhs_V_5            (bitconcatenate) [ 00]
sext_ln1192        (sext          ) [ 00]
sub_ln1192_2       (sub           ) [ 00]
r_V_5              (sub           ) [ 00]
rhs_V_6            (bitconcatenate) [ 00]
sext_ln1192_1      (sext          ) [ 00]
add_ln1192         (add           ) [ 00]
trunc_ln708_4      (partselect    ) [ 00]
xor_ln708          (xor           ) [ 00]
write_ln52         (write         ) [ 00]
r_V_6              (mul           ) [ 00]
rhs_V_7            (bitconcatenate) [ 00]
ret_V_4            (sub           ) [ 00]
sext_ln703_1       (sext          ) [ 00]
rhs_V_8            (bitconcatenate) [ 00]
sext_ln728_1       (sext          ) [ 00]
ret_V_5            (sub           ) [ 00]
sext_ln1192_2      (sext          ) [ 00]
rhs_V_9            (bitconcatenate) [ 00]
sext_ln1192_3      (sext          ) [ 00]
sub_ln1192_3       (sub           ) [ 00]
trunc_ln708_5      (partselect    ) [ 00]
xor_ln708_1        (xor           ) [ 00]
write_ln53         (write         ) [ 00]
write_ln54         (write         ) [ 00]
ret_ln56           (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i2P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="x_V_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln50_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="2" slack="0"/>
<pin id="99" dir="0" index="2" bw="2" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="write_ln51_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="2" slack="0"/>
<pin id="106" dir="0" index="2" bw="2" slack="0"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln52_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="2" slack="0"/>
<pin id="113" dir="0" index="2" bw="2" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="write_ln53_write_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="2" slack="0"/>
<pin id="120" dir="0" index="2" bw="2" slack="0"/>
<pin id="121" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln54_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="2" slack="0"/>
<pin id="127" dir="0" index="2" bw="2" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="6" slack="0"/>
<pin id="136" dir="0" index="3" bw="6" slack="0"/>
<pin id="137" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="2" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="0" index="3" bw="4" slack="0"/>
<pin id="147" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sext_ln1117_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="0"/>
<pin id="154" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1117/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_Val2_9_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="0" index="3" bw="6" slack="0"/>
<pin id="161" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_9/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="sext_ln1116_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="r_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="0" index="1" bw="2" slack="0"/>
<pin id="173" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="rhs_V_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="0" index="1" bw="4" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="ret_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="6" slack="0"/>
<pin id="187" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="shl_ln_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="2" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sext_ln1118_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="r_V_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="3" slack="0"/>
<pin id="205" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sext_ln703_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="rhs_V_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="4" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="ret_V_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="6" slack="0"/>
<pin id="223" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="shl_ln1118_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="0"/>
<pin id="228" dir="0" index="1" bw="2" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sext_ln1118_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="r_V_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_2/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="rhs_V_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sub_ln1192_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="ret_V_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="0" index="2" bw="4" slack="0"/>
<pin id="268" dir="0" index="3" bw="4" slack="0"/>
<pin id="269" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sext_ln1116_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="2" slack="0"/>
<pin id="277" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="r_V_3_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="2" slack="0"/>
<pin id="281" dir="0" index="1" bw="2" slack="0"/>
<pin id="282" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_3/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="rhs_V_10_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="4" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_10/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sext_ln728_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="rhs_V_4_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="2" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_4/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="sext_ln728_2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_2/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="ret_V_3_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_3/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="9" slack="0"/>
<pin id="318" dir="0" index="2" bw="5" slack="0"/>
<pin id="319" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln708_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="2" slack="0"/>
<pin id="326" dir="0" index="2" bw="2" slack="0"/>
<pin id="327" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln708/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_3_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="4" slack="0"/>
<pin id="336" dir="0" index="3" bw="4" slack="0"/>
<pin id="337" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sext_ln700_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="2" slack="0"/>
<pin id="344" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sub_ln1192_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="8" slack="0"/>
<pin id="349" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_1/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sext_ln1118_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="0"/>
<pin id="354" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="r_V_4_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="0"/>
<pin id="358" dir="0" index="1" bw="2" slack="0"/>
<pin id="359" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="rhs_V_5_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="0" index="1" bw="4" slack="0"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sext_ln1192_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sub_ln1192_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="6" slack="0"/>
<pin id="377" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_2/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="r_V_5_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="2" slack="0"/>
<pin id="383" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_5/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="rhs_V_6_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="7" slack="0"/>
<pin id="388" dir="0" index="1" bw="3" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_6/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sext_ln1192_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="7" slack="0"/>
<pin id="396" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln1192_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="7" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="0"/>
<pin id="401" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln708_4_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="0"/>
<pin id="406" dir="0" index="1" bw="8" slack="0"/>
<pin id="407" dir="0" index="2" bw="4" slack="0"/>
<pin id="408" dir="0" index="3" bw="4" slack="0"/>
<pin id="409" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="xor_ln708_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="2" slack="0"/>
<pin id="416" dir="0" index="1" bw="2" slack="0"/>
<pin id="417" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln708/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="r_V_6_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="2" slack="0"/>
<pin id="423" dir="0" index="1" bw="2" slack="0"/>
<pin id="424" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="rhs_V_7_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="6" slack="0"/>
<pin id="429" dir="0" index="1" bw="4" slack="0"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_7/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="ret_V_4_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="6" slack="0"/>
<pin id="438" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_4/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="sext_ln703_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="6" slack="0"/>
<pin id="443" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="rhs_V_8_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="6" slack="0"/>
<pin id="447" dir="0" index="1" bw="2" slack="0"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_8/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="sext_ln728_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="6" slack="0"/>
<pin id="455" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="ret_V_5_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="6" slack="0"/>
<pin id="459" dir="0" index="1" bw="6" slack="0"/>
<pin id="460" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_5/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sext_ln1192_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="7" slack="0"/>
<pin id="465" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="rhs_V_9_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="6" slack="0"/>
<pin id="469" dir="0" index="1" bw="2" slack="0"/>
<pin id="470" dir="0" index="2" bw="1" slack="0"/>
<pin id="471" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_9/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sext_ln1192_3_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="0"/>
<pin id="477" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="sub_ln1192_3_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="7" slack="0"/>
<pin id="481" dir="0" index="1" bw="6" slack="0"/>
<pin id="482" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_3/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="trunc_ln708_5_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="2" slack="0"/>
<pin id="487" dir="0" index="1" bw="8" slack="0"/>
<pin id="488" dir="0" index="2" bw="4" slack="0"/>
<pin id="489" dir="0" index="3" bw="4" slack="0"/>
<pin id="490" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="xor_ln708_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="2" slack="0"/>
<pin id="497" dir="0" index="1" bw="2" slack="0"/>
<pin id="498" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln708_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="70" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="70" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="70" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="70" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="70" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="86" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="90" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="90" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="155"><net_src comp="142" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="90" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="44" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="165"><net_src comp="46" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="169"><net_src comp="132" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="152" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="48" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="170" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="50" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="52" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="176" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="54" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="132" pin="4"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="56" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="190" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="58" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="198" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="184" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="60" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="202" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="58" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="208" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="54" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="142" pin="4"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="56" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="237"><net_src comp="226" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="58" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="234" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="60" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="238" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="58" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="220" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="244" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="62" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="252" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="64" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="258" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="66" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="68" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="274"><net_src comp="264" pin="4"/><net_sink comp="96" pin=2"/></net>

<net id="278"><net_src comp="156" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="166" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="275" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="60" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="279" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="58" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="285" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="72" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="156" pin="4"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="52" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="308"><net_src comp="297" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="293" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="74" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="309" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="76" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="328"><net_src comp="315" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="78" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="50" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="331"><net_src comp="323" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="338"><net_src comp="34" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="90" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="66" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="68" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="345"><net_src comp="332" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="80" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="297" pin="3"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="332" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="342" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="342" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="48" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="356" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="50" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="373"><net_src comp="362" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="346" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="370" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="82" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="352" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="84" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="380" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="58" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="386" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="374" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="410"><net_src comp="64" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="398" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="66" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="68" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="418"><net_src comp="404" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="86" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="420"><net_src comp="414" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="425"><net_src comp="275" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="275" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="48" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="421" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="50" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="439"><net_src comp="52" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="427" pin="3"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="88" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="132" pin="4"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="58" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="456"><net_src comp="445" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="441" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="453" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="472"><net_src comp="88" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="332" pin="4"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="58" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="478"><net_src comp="467" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="463" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="475" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="491"><net_src comp="64" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="479" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="66" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="494"><net_src comp="68" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="499"><net_src comp="485" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="86" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="501"><net_src comp="495" pin="2"/><net_sink comp="117" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {1 }
	Port: y_1_V | {1 }
	Port: y_2_V | {1 }
	Port: y_3_V | {1 }
	Port: y_4_V | {1 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		sext_ln1117 : 1
		sext_ln1116 : 1
		r_V : 2
		rhs_V : 3
		ret_V : 4
		shl_ln : 1
		sext_ln1118 : 2
		r_V_1 : 3
		sext_ln703 : 5
		rhs_V_1 : 4
		ret_V_1 : 6
		shl_ln1118_1 : 1
		sext_ln1118_1 : 2
		r_V_2 : 3
		rhs_V_2 : 4
		sub_ln1192 : 7
		ret_V_2 : 8
		trunc_ln : 9
		write_ln50 : 10
		sext_ln1116_1 : 1
		r_V_3 : 2
		rhs_V_10 : 3
		sext_ln728 : 4
		rhs_V_4 : 1
		sext_ln728_2 : 2
		ret_V_3 : 5
		tmp_2 : 6
		select_ln708 : 7
		write_ln51 : 8
		sext_ln700 : 1
		sub_ln1192_1 : 2
		sext_ln1118_2 : 1
		r_V_4 : 2
		rhs_V_5 : 3
		sext_ln1192 : 4
		sub_ln1192_2 : 5
		r_V_5 : 2
		rhs_V_6 : 3
		sext_ln1192_1 : 4
		add_ln1192 : 6
		trunc_ln708_4 : 7
		xor_ln708 : 8
		write_ln52 : 8
		r_V_6 : 2
		rhs_V_7 : 3
		ret_V_4 : 4
		sext_ln703_1 : 5
		rhs_V_8 : 1
		sext_ln728_1 : 2
		ret_V_5 : 6
		sext_ln1192_2 : 7
		rhs_V_9 : 1
		sext_ln1192_3 : 2
		sub_ln1192_3 : 8
		trunc_ln708_5 : 9
		xor_ln708_1 : 10
		write_ln53 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |       ret_V_fu_184      |    0    |    0    |    15   |
|          |       r_V_1_fu_202      |    0    |    0    |    11   |
|          |       r_V_2_fu_238      |    0    |    0    |    11   |
|          |    sub_ln1192_fu_252    |    0    |    0    |    19   |
|          |      ret_V_3_fu_309     |    0    |    0    |    15   |
|    sub   |   sub_ln1192_1_fu_346   |    0    |    0    |    15   |
|          |   sub_ln1192_2_fu_374   |    0    |    0    |    19   |
|          |       r_V_5_fu_380      |    0    |    0    |    9    |
|          |      ret_V_4_fu_435     |    0    |    0    |    15   |
|          |      ret_V_5_fu_457     |    0    |    0    |    15   |
|          |   sub_ln1192_3_fu_479   |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|          |      ret_V_1_fu_220     |    0    |    0    |    15   |
|    add   |      ret_V_2_fu_258     |    0    |    0    |    19   |
|          |    add_ln1192_fu_398    |    0    |    0    |    19   |
|----------|-------------------------|---------|---------|---------|
|          |        r_V_fu_170       |    0    |    0    |    7    |
|    mul   |       r_V_3_fu_279      |    0    |    0    |    7    |
|          |       r_V_4_fu_356      |    0    |    0    |    7    |
|          |       r_V_6_fu_421      |    0    |    0    |    7    |
|----------|-------------------------|---------|---------|---------|
|    xor   |     xor_ln708_fu_414    |    0    |    0    |    2    |
|          |    xor_ln708_1_fu_495   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|  select  |   select_ln708_fu_323   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|   read   |   x_V_read_read_fu_90   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |  write_ln50_write_fu_96 |    0    |    0    |    0    |
|          | write_ln51_write_fu_103 |    0    |    0    |    0    |
|   write  | write_ln52_write_fu_110 |    0    |    0    |    0    |
|          | write_ln53_write_fu_117 |    0    |    0    |    0    |
|          | write_ln54_write_fu_124 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_132       |    0    |    0    |    0    |
|          |       tmp_1_fu_142      |    0    |    0    |    0    |
|          |     p_Val2_9_fu_156     |    0    |    0    |    0    |
|partselect|     trunc_ln_fu_264     |    0    |    0    |    0    |
|          |       tmp_3_fu_332      |    0    |    0    |    0    |
|          |   trunc_ln708_4_fu_404  |    0    |    0    |    0    |
|          |   trunc_ln708_5_fu_485  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln1117_fu_152   |    0    |    0    |    0    |
|          |    sext_ln1116_fu_166   |    0    |    0    |    0    |
|          |    sext_ln1118_fu_198   |    0    |    0    |    0    |
|          |    sext_ln703_fu_208    |    0    |    0    |    0    |
|          |   sext_ln1118_1_fu_234  |    0    |    0    |    0    |
|          |   sext_ln1116_1_fu_275  |    0    |    0    |    0    |
|          |    sext_ln728_fu_293    |    0    |    0    |    0    |
|   sext   |   sext_ln728_2_fu_305   |    0    |    0    |    0    |
|          |    sext_ln700_fu_342    |    0    |    0    |    0    |
|          |   sext_ln1118_2_fu_352  |    0    |    0    |    0    |
|          |    sext_ln1192_fu_370   |    0    |    0    |    0    |
|          |   sext_ln1192_1_fu_394  |    0    |    0    |    0    |
|          |   sext_ln703_1_fu_441   |    0    |    0    |    0    |
|          |   sext_ln728_1_fu_453   |    0    |    0    |    0    |
|          |   sext_ln1192_2_fu_463  |    0    |    0    |    0    |
|          |   sext_ln1192_3_fu_475  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       rhs_V_fu_176      |    0    |    0    |    0    |
|          |      shl_ln_fu_190      |    0    |    0    |    0    |
|          |      rhs_V_1_fu_212     |    0    |    0    |    0    |
|          |   shl_ln1118_1_fu_226   |    0    |    0    |    0    |
|          |      rhs_V_2_fu_244     |    0    |    0    |    0    |
|bitconcatenate|     rhs_V_10_fu_285     |    0    |    0    |    0    |
|          |      rhs_V_4_fu_297     |    0    |    0    |    0    |
|          |      rhs_V_5_fu_362     |    0    |    0    |    0    |
|          |      rhs_V_6_fu_386     |    0    |    0    |    0    |
|          |      rhs_V_7_fu_427     |    0    |    0    |    0    |
|          |      rhs_V_8_fu_445     |    0    |    0    |    0    |
|          |      rhs_V_9_fu_467     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|       tmp_2_fu_315      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    0    |    0    |   246   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   246  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    0   |   246  |
+-----------+--------+--------+--------+
