
RTC_BASIC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003810  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  0800394c  0800394c  0001394c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a3c  08003a3c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003a3c  08003a3c  00013a3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003a44  08003a44  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a44  08003a44  00013a44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003a48  08003a48  00013a48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003a4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000009c  20000070  08003abc  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000010c  08003abc  0002010c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a816  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b86  00000000  00000000  0002a8af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000968  00000000  00000000  0002c438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008b0  00000000  00000000  0002cda0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016a32  00000000  00000000  0002d650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b2af  00000000  00000000  00044082  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000895f9  00000000  00000000  0004f331  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d892a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002db8  00000000  00000000  000d897c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000070 	.word	0x20000070
 8000158:	00000000 	.word	0x00000000
 800015c:	08003934 	.word	0x08003934

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000074 	.word	0x20000074
 8000178:	08003934 	.word	0x08003934

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 800018c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000190:	f000 b976 	b.w	8000480 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	4688      	mov	r8, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d14d      	bne.n	8000258 <__udivmoddi4+0xac>
 80001bc:	428a      	cmp	r2, r1
 80001be:	4694      	mov	ip, r2
 80001c0:	d968      	bls.n	8000294 <__udivmoddi4+0xe8>
 80001c2:	fab2 f282 	clz	r2, r2
 80001c6:	b152      	cbz	r2, 80001de <__udivmoddi4+0x32>
 80001c8:	fa01 f302 	lsl.w	r3, r1, r2
 80001cc:	f1c2 0120 	rsb	r1, r2, #32
 80001d0:	fa20 f101 	lsr.w	r1, r0, r1
 80001d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80001d8:	ea41 0803 	orr.w	r8, r1, r3
 80001dc:	4094      	lsls	r4, r2
 80001de:	ea4f 411c 	mov.w	r1, ip, lsr #16
 80001e2:	fbb8 f7f1 	udiv	r7, r8, r1
 80001e6:	fa1f fe8c 	uxth.w	lr, ip
 80001ea:	fb01 8817 	mls	r8, r1, r7, r8
 80001ee:	fb07 f00e 	mul.w	r0, r7, lr
 80001f2:	0c23      	lsrs	r3, r4, #16
 80001f4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001f8:	4298      	cmp	r0, r3
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	eb1c 0303 	adds.w	r3, ip, r3
 8000200:	f107 35ff 	add.w	r5, r7, #4294967295	; 0xffffffff
 8000204:	f080 811e 	bcs.w	8000444 <__udivmoddi4+0x298>
 8000208:	4298      	cmp	r0, r3
 800020a:	f240 811b 	bls.w	8000444 <__udivmoddi4+0x298>
 800020e:	3f02      	subs	r7, #2
 8000210:	4463      	add	r3, ip
 8000212:	1a1b      	subs	r3, r3, r0
 8000214:	fbb3 f0f1 	udiv	r0, r3, r1
 8000218:	fb01 3310 	mls	r3, r1, r0, r3
 800021c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000226:	45a6      	cmp	lr, r4
 8000228:	d90a      	bls.n	8000240 <__udivmoddi4+0x94>
 800022a:	eb1c 0404 	adds.w	r4, ip, r4
 800022e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000232:	f080 8109 	bcs.w	8000448 <__udivmoddi4+0x29c>
 8000236:	45a6      	cmp	lr, r4
 8000238:	f240 8106 	bls.w	8000448 <__udivmoddi4+0x29c>
 800023c:	4464      	add	r4, ip
 800023e:	3802      	subs	r0, #2
 8000240:	2100      	movs	r1, #0
 8000242:	eba4 040e 	sub.w	r4, r4, lr
 8000246:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800024a:	b11e      	cbz	r6, 8000254 <__udivmoddi4+0xa8>
 800024c:	2300      	movs	r3, #0
 800024e:	40d4      	lsrs	r4, r2
 8000250:	e9c6 4300 	strd	r4, r3, [r6]
 8000254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000258:	428b      	cmp	r3, r1
 800025a:	d908      	bls.n	800026e <__udivmoddi4+0xc2>
 800025c:	2e00      	cmp	r6, #0
 800025e:	f000 80ee 	beq.w	800043e <__udivmoddi4+0x292>
 8000262:	2100      	movs	r1, #0
 8000264:	e9c6 0500 	strd	r0, r5, [r6]
 8000268:	4608      	mov	r0, r1
 800026a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800026e:	fab3 f183 	clz	r1, r3
 8000272:	2900      	cmp	r1, #0
 8000274:	d14a      	bne.n	800030c <__udivmoddi4+0x160>
 8000276:	42ab      	cmp	r3, r5
 8000278:	d302      	bcc.n	8000280 <__udivmoddi4+0xd4>
 800027a:	4282      	cmp	r2, r0
 800027c:	f200 80fc 	bhi.w	8000478 <__udivmoddi4+0x2cc>
 8000280:	1a84      	subs	r4, r0, r2
 8000282:	eb65 0303 	sbc.w	r3, r5, r3
 8000286:	2001      	movs	r0, #1
 8000288:	4698      	mov	r8, r3
 800028a:	2e00      	cmp	r6, #0
 800028c:	d0e2      	beq.n	8000254 <__udivmoddi4+0xa8>
 800028e:	e9c6 4800 	strd	r4, r8, [r6]
 8000292:	e7df      	b.n	8000254 <__udivmoddi4+0xa8>
 8000294:	b902      	cbnz	r2, 8000298 <__udivmoddi4+0xec>
 8000296:	deff      	udf	#255	; 0xff
 8000298:	fab2 f282 	clz	r2, r2
 800029c:	2a00      	cmp	r2, #0
 800029e:	f040 8091 	bne.w	80003c4 <__udivmoddi4+0x218>
 80002a2:	eba1 000c 	sub.w	r0, r1, ip
 80002a6:	2101      	movs	r1, #1
 80002a8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ac:	fa1f fe8c 	uxth.w	lr, ip
 80002b0:	fbb0 f3f7 	udiv	r3, r0, r7
 80002b4:	fb07 0013 	mls	r0, r7, r3, r0
 80002b8:	0c25      	lsrs	r5, r4, #16
 80002ba:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80002be:	fb0e f003 	mul.w	r0, lr, r3
 80002c2:	42a8      	cmp	r0, r5
 80002c4:	d908      	bls.n	80002d8 <__udivmoddi4+0x12c>
 80002c6:	eb1c 0505 	adds.w	r5, ip, r5
 80002ca:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80002ce:	d202      	bcs.n	80002d6 <__udivmoddi4+0x12a>
 80002d0:	42a8      	cmp	r0, r5
 80002d2:	f200 80ce 	bhi.w	8000472 <__udivmoddi4+0x2c6>
 80002d6:	4643      	mov	r3, r8
 80002d8:	1a2d      	subs	r5, r5, r0
 80002da:	fbb5 f0f7 	udiv	r0, r5, r7
 80002de:	fb07 5510 	mls	r5, r7, r0, r5
 80002e2:	fb0e fe00 	mul.w	lr, lr, r0
 80002e6:	b2a4      	uxth	r4, r4
 80002e8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002ec:	45a6      	cmp	lr, r4
 80002ee:	d908      	bls.n	8000302 <__udivmoddi4+0x156>
 80002f0:	eb1c 0404 	adds.w	r4, ip, r4
 80002f4:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 80002f8:	d202      	bcs.n	8000300 <__udivmoddi4+0x154>
 80002fa:	45a6      	cmp	lr, r4
 80002fc:	f200 80b6 	bhi.w	800046c <__udivmoddi4+0x2c0>
 8000300:	4628      	mov	r0, r5
 8000302:	eba4 040e 	sub.w	r4, r4, lr
 8000306:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800030a:	e79e      	b.n	800024a <__udivmoddi4+0x9e>
 800030c:	f1c1 0720 	rsb	r7, r1, #32
 8000310:	408b      	lsls	r3, r1
 8000312:	fa22 fc07 	lsr.w	ip, r2, r7
 8000316:	ea4c 0c03 	orr.w	ip, ip, r3
 800031a:	fa25 fa07 	lsr.w	sl, r5, r7
 800031e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000322:	fbba f8f9 	udiv	r8, sl, r9
 8000326:	fa20 f307 	lsr.w	r3, r0, r7
 800032a:	fb09 aa18 	mls	sl, r9, r8, sl
 800032e:	408d      	lsls	r5, r1
 8000330:	fa1f fe8c 	uxth.w	lr, ip
 8000334:	431d      	orrs	r5, r3
 8000336:	fa00 f301 	lsl.w	r3, r0, r1
 800033a:	fb08 f00e 	mul.w	r0, r8, lr
 800033e:	0c2c      	lsrs	r4, r5, #16
 8000340:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000344:	42a0      	cmp	r0, r4
 8000346:	fa02 f201 	lsl.w	r2, r2, r1
 800034a:	d90b      	bls.n	8000364 <__udivmoddi4+0x1b8>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000354:	f080 8088 	bcs.w	8000468 <__udivmoddi4+0x2bc>
 8000358:	42a0      	cmp	r0, r4
 800035a:	f240 8085 	bls.w	8000468 <__udivmoddi4+0x2bc>
 800035e:	f1a8 0802 	sub.w	r8, r8, #2
 8000362:	4464      	add	r4, ip
 8000364:	1a24      	subs	r4, r4, r0
 8000366:	fbb4 f0f9 	udiv	r0, r4, r9
 800036a:	fb09 4410 	mls	r4, r9, r0, r4
 800036e:	fb00 fe0e 	mul.w	lr, r0, lr
 8000372:	b2ad      	uxth	r5, r5
 8000374:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000378:	45a6      	cmp	lr, r4
 800037a:	d908      	bls.n	800038e <__udivmoddi4+0x1e2>
 800037c:	eb1c 0404 	adds.w	r4, ip, r4
 8000380:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8000384:	d26c      	bcs.n	8000460 <__udivmoddi4+0x2b4>
 8000386:	45a6      	cmp	lr, r4
 8000388:	d96a      	bls.n	8000460 <__udivmoddi4+0x2b4>
 800038a:	3802      	subs	r0, #2
 800038c:	4464      	add	r4, ip
 800038e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000392:	fba0 9502 	umull	r9, r5, r0, r2
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	42ac      	cmp	r4, r5
 800039c:	46c8      	mov	r8, r9
 800039e:	46ae      	mov	lr, r5
 80003a0:	d356      	bcc.n	8000450 <__udivmoddi4+0x2a4>
 80003a2:	d053      	beq.n	800044c <__udivmoddi4+0x2a0>
 80003a4:	2e00      	cmp	r6, #0
 80003a6:	d069      	beq.n	800047c <__udivmoddi4+0x2d0>
 80003a8:	ebb3 0208 	subs.w	r2, r3, r8
 80003ac:	eb64 040e 	sbc.w	r4, r4, lr
 80003b0:	fa22 f301 	lsr.w	r3, r2, r1
 80003b4:	fa04 f707 	lsl.w	r7, r4, r7
 80003b8:	431f      	orrs	r7, r3
 80003ba:	40cc      	lsrs	r4, r1
 80003bc:	e9c6 7400 	strd	r7, r4, [r6]
 80003c0:	2100      	movs	r1, #0
 80003c2:	e747      	b.n	8000254 <__udivmoddi4+0xa8>
 80003c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003c8:	f1c2 0120 	rsb	r1, r2, #32
 80003cc:	fa25 f301 	lsr.w	r3, r5, r1
 80003d0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d4:	fa20 f101 	lsr.w	r1, r0, r1
 80003d8:	4095      	lsls	r5, r2
 80003da:	430d      	orrs	r5, r1
 80003dc:	fbb3 f1f7 	udiv	r1, r3, r7
 80003e0:	fb07 3311 	mls	r3, r7, r1, r3
 80003e4:	fa1f fe8c 	uxth.w	lr, ip
 80003e8:	0c28      	lsrs	r0, r5, #16
 80003ea:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003ee:	fb01 f30e 	mul.w	r3, r1, lr
 80003f2:	4283      	cmp	r3, r0
 80003f4:	fa04 f402 	lsl.w	r4, r4, r2
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x260>
 80003fa:	eb1c 0000 	adds.w	r0, ip, r0
 80003fe:	f101 38ff 	add.w	r8, r1, #4294967295	; 0xffffffff
 8000402:	d22f      	bcs.n	8000464 <__udivmoddi4+0x2b8>
 8000404:	4283      	cmp	r3, r0
 8000406:	d92d      	bls.n	8000464 <__udivmoddi4+0x2b8>
 8000408:	3902      	subs	r1, #2
 800040a:	4460      	add	r0, ip
 800040c:	1ac0      	subs	r0, r0, r3
 800040e:	fbb0 f3f7 	udiv	r3, r0, r7
 8000412:	fb07 0013 	mls	r0, r7, r3, r0
 8000416:	b2ad      	uxth	r5, r5
 8000418:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800041c:	fb03 f00e 	mul.w	r0, r3, lr
 8000420:	42a8      	cmp	r0, r5
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x28a>
 8000424:	eb1c 0505 	adds.w	r5, ip, r5
 8000428:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800042c:	d216      	bcs.n	800045c <__udivmoddi4+0x2b0>
 800042e:	42a8      	cmp	r0, r5
 8000430:	d914      	bls.n	800045c <__udivmoddi4+0x2b0>
 8000432:	3b02      	subs	r3, #2
 8000434:	4465      	add	r5, ip
 8000436:	1a28      	subs	r0, r5, r0
 8000438:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800043c:	e738      	b.n	80002b0 <__udivmoddi4+0x104>
 800043e:	4631      	mov	r1, r6
 8000440:	4630      	mov	r0, r6
 8000442:	e707      	b.n	8000254 <__udivmoddi4+0xa8>
 8000444:	462f      	mov	r7, r5
 8000446:	e6e4      	b.n	8000212 <__udivmoddi4+0x66>
 8000448:	4618      	mov	r0, r3
 800044a:	e6f9      	b.n	8000240 <__udivmoddi4+0x94>
 800044c:	454b      	cmp	r3, r9
 800044e:	d2a9      	bcs.n	80003a4 <__udivmoddi4+0x1f8>
 8000450:	ebb9 0802 	subs.w	r8, r9, r2
 8000454:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000458:	3801      	subs	r0, #1
 800045a:	e7a3      	b.n	80003a4 <__udivmoddi4+0x1f8>
 800045c:	4643      	mov	r3, r8
 800045e:	e7ea      	b.n	8000436 <__udivmoddi4+0x28a>
 8000460:	4628      	mov	r0, r5
 8000462:	e794      	b.n	800038e <__udivmoddi4+0x1e2>
 8000464:	4641      	mov	r1, r8
 8000466:	e7d1      	b.n	800040c <__udivmoddi4+0x260>
 8000468:	46d0      	mov	r8, sl
 800046a:	e77b      	b.n	8000364 <__udivmoddi4+0x1b8>
 800046c:	4464      	add	r4, ip
 800046e:	3802      	subs	r0, #2
 8000470:	e747      	b.n	8000302 <__udivmoddi4+0x156>
 8000472:	3b02      	subs	r3, #2
 8000474:	4465      	add	r5, ip
 8000476:	e72f      	b.n	80002d8 <__udivmoddi4+0x12c>
 8000478:	4608      	mov	r0, r1
 800047a:	e706      	b.n	800028a <__udivmoddi4+0xde>
 800047c:	4631      	mov	r1, r6
 800047e:	e6e9      	b.n	8000254 <__udivmoddi4+0xa8>

08000480 <__aeabi_idiv0>:
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop

08000484 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000484:	b580      	push	{r7, lr}
 8000486:	b086      	sub	sp, #24
 8000488:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800048a:	f000 fad6 	bl	8000a3a <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800048e:	f000 f829 	bl	80004e4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000492:	f000 f919 	bl	80006c8 <MX_GPIO_Init>
	MX_RTC_Init();
 8000496:	f000 f889 	bl	80005ac <MX_RTC_Init>
	MX_USART2_UART_Init();
 800049a:	f000 f8eb 	bl	8000674 <MX_USART2_UART_Init>
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		//printf("helo_world\n");
		HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BCD);
 800049e:	463b      	mov	r3, r7
 80004a0:	2201      	movs	r2, #1
 80004a2:	4619      	mov	r1, r3
 80004a4:	480c      	ldr	r0, [pc, #48]	; (80004d8 <main+0x54>)
 80004a6:	f001 feb2 	bl	800220e <HAL_RTC_GetDate>
		HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 80004aa:	1d3b      	adds	r3, r7, #4
 80004ac:	2201      	movs	r2, #1
 80004ae:	4619      	mov	r1, r3
 80004b0:	4809      	ldr	r0, [pc, #36]	; (80004d8 <main+0x54>)
 80004b2:	f001 fdca 	bl	800204a <HAL_RTC_GetTime>


		printf("date is----->%x  %x  %x\r\n", sDate.Date ,sDate.Month,sDate.Year);
 80004b6:	78bb      	ldrb	r3, [r7, #2]
 80004b8:	4619      	mov	r1, r3
 80004ba:	787b      	ldrb	r3, [r7, #1]
 80004bc:	461a      	mov	r2, r3
 80004be:	78fb      	ldrb	r3, [r7, #3]
 80004c0:	4806      	ldr	r0, [pc, #24]	; (80004dc <main+0x58>)
 80004c2:	f002 faa3 	bl	8002a0c <iprintf>
		printf("time is --->%x %x %x \r\n",sTime.Hours,sTime.Minutes,sTime.Seconds);
 80004c6:	793b      	ldrb	r3, [r7, #4]
 80004c8:	4619      	mov	r1, r3
 80004ca:	797b      	ldrb	r3, [r7, #5]
 80004cc:	461a      	mov	r2, r3
 80004ce:	79bb      	ldrb	r3, [r7, #6]
 80004d0:	4803      	ldr	r0, [pc, #12]	; (80004e0 <main+0x5c>)
 80004d2:	f002 fa9b 	bl	8002a0c <iprintf>
		HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BCD);
 80004d6:	e7e2      	b.n	800049e <main+0x1a>
 80004d8:	2000008c 	.word	0x2000008c
 80004dc:	0800394c 	.word	0x0800394c
 80004e0:	08003968 	.word	0x08003968

080004e4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b096      	sub	sp, #88	; 0x58
 80004e8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80004ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80004ee:	2234      	movs	r2, #52	; 0x34
 80004f0:	2100      	movs	r1, #0
 80004f2:	4618      	mov	r0, r3
 80004f4:	f002 fa82 	bl	80029fc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80004f8:	f107 0310 	add.w	r3, r7, #16
 80004fc:	2200      	movs	r2, #0
 80004fe:	601a      	str	r2, [r3, #0]
 8000500:	605a      	str	r2, [r3, #4]
 8000502:	609a      	str	r2, [r3, #8]
 8000504:	60da      	str	r2, [r3, #12]
 8000506:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8000508:	1d3b      	adds	r3, r7, #4
 800050a:	2200      	movs	r2, #0
 800050c:	601a      	str	r2, [r3, #0]
 800050e:	605a      	str	r2, [r3, #4]
 8000510:	609a      	str	r2, [r3, #8]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000512:	4b25      	ldr	r3, [pc, #148]	; (80005a8 <SystemClock_Config+0xc4>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 800051a:	4a23      	ldr	r2, [pc, #140]	; (80005a8 <SystemClock_Config+0xc4>)
 800051c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000520:	6013      	str	r3, [r2, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 8000522:	230a      	movs	r3, #10
 8000524:	627b      	str	r3, [r7, #36]	; 0x24
			| RCC_OSCILLATORTYPE_LSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000526:	2301      	movs	r3, #1
 8000528:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800052a:	2310      	movs	r3, #16
 800052c:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800052e:	2301      	movs	r3, #1
 8000530:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000532:	2302      	movs	r3, #2
 8000534:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000536:	2300      	movs	r3, #0
 8000538:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800053a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800053e:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8000540:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8000544:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000546:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800054a:	4618      	mov	r0, r3
 800054c:	f000 fd60 	bl	8001010 <HAL_RCC_OscConfig>
 8000550:	4603      	mov	r3, r0
 8000552:	2b00      	cmp	r3, #0
 8000554:	d001      	beq.n	800055a <SystemClock_Config+0x76>
		Error_Handler();
 8000556:	f000 f8f5 	bl	8000744 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800055a:	230f      	movs	r3, #15
 800055c:	613b      	str	r3, [r7, #16]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800055e:	2303      	movs	r3, #3
 8000560:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000562:	2300      	movs	r3, #0
 8000564:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000566:	2300      	movs	r3, #0
 8000568:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800056a:	2300      	movs	r3, #0
 800056c:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 800056e:	f107 0310 	add.w	r3, r7, #16
 8000572:	2101      	movs	r1, #1
 8000574:	4618      	mov	r0, r3
 8000576:	f001 f87b 	bl	8001670 <HAL_RCC_ClockConfig>
 800057a:	4603      	mov	r3, r0
 800057c:	2b00      	cmp	r3, #0
 800057e:	d001      	beq.n	8000584 <SystemClock_Config+0xa0>
		Error_Handler();
 8000580:	f000 f8e0 	bl	8000744 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000584:	2301      	movs	r3, #1
 8000586:	607b      	str	r3, [r7, #4]
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000588:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800058c:	60bb      	str	r3, [r7, #8]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 800058e:	1d3b      	adds	r3, r7, #4
 8000590:	4618      	mov	r0, r3
 8000592:	f001 fb33 	bl	8001bfc <HAL_RCCEx_PeriphCLKConfig>
 8000596:	4603      	mov	r3, r0
 8000598:	2b00      	cmp	r3, #0
 800059a:	d001      	beq.n	80005a0 <SystemClock_Config+0xbc>
		Error_Handler();
 800059c:	f000 f8d2 	bl	8000744 <Error_Handler>
	}
}
 80005a0:	bf00      	nop
 80005a2:	3758      	adds	r7, #88	; 0x58
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd80      	pop	{r7, pc}
 80005a8:	40007000 	.word	0x40007000

080005ac <MX_RTC_Init>:
/**
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b086      	sub	sp, #24
 80005b0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN RTC_Init 0 */

	/* USER CODE END RTC_Init 0 */

	RTC_TimeTypeDef sTime = { 0 };
 80005b2:	1d3b      	adds	r3, r7, #4
 80005b4:	2200      	movs	r2, #0
 80005b6:	601a      	str	r2, [r3, #0]
 80005b8:	605a      	str	r2, [r3, #4]
 80005ba:	609a      	str	r2, [r3, #8]
 80005bc:	60da      	str	r2, [r3, #12]
 80005be:	611a      	str	r2, [r3, #16]
	RTC_DateTypeDef sDate = { 0 };
 80005c0:	2300      	movs	r3, #0
 80005c2:	603b      	str	r3, [r7, #0]

	/* USER CODE END RTC_Init 1 */

	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 80005c4:	4b29      	ldr	r3, [pc, #164]	; (800066c <MX_RTC_Init+0xc0>)
 80005c6:	4a2a      	ldr	r2, [pc, #168]	; (8000670 <MX_RTC_Init+0xc4>)
 80005c8:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80005ca:	4b28      	ldr	r3, [pc, #160]	; (800066c <MX_RTC_Init+0xc0>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 127;
 80005d0:	4b26      	ldr	r3, [pc, #152]	; (800066c <MX_RTC_Init+0xc0>)
 80005d2:	227f      	movs	r2, #127	; 0x7f
 80005d4:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 255;
 80005d6:	4b25      	ldr	r3, [pc, #148]	; (800066c <MX_RTC_Init+0xc0>)
 80005d8:	22ff      	movs	r2, #255	; 0xff
 80005da:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80005dc:	4b23      	ldr	r3, [pc, #140]	; (800066c <MX_RTC_Init+0xc0>)
 80005de:	2200      	movs	r2, #0
 80005e0:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80005e2:	4b22      	ldr	r3, [pc, #136]	; (800066c <MX_RTC_Init+0xc0>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80005e8:	4b20      	ldr	r3, [pc, #128]	; (800066c <MX_RTC_Init+0xc0>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	619a      	str	r2, [r3, #24]
	if (HAL_RTC_Init(&hrtc) != HAL_OK) {
 80005ee:	481f      	ldr	r0, [pc, #124]	; (800066c <MX_RTC_Init+0xc0>)
 80005f0:	f001 fc0e 	bl	8001e10 <HAL_RTC_Init>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <MX_RTC_Init+0x52>
		Error_Handler();
 80005fa:	f000 f8a3 	bl	8000744 <Error_Handler>

	/* USER CODE END Check_RTC_BKUP */

	/** Initialize RTC and set the Time and Date
	 */
	sTime.Hours = 0x5;
 80005fe:	2305      	movs	r3, #5
 8000600:	713b      	strb	r3, [r7, #4]
	sTime.Minutes = 0x20;
 8000602:	2320      	movs	r3, #32
 8000604:	717b      	strb	r3, [r7, #5]
	sTime.Seconds = 0x0;
 8000606:	2300      	movs	r3, #0
 8000608:	71bb      	strb	r3, [r7, #6]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800060a:	2300      	movs	r3, #0
 800060c:	613b      	str	r3, [r7, #16]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800060e:	2300      	movs	r3, #0
 8000610:	617b      	str	r3, [r7, #20]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK) {
 8000612:	1d3b      	adds	r3, r7, #4
 8000614:	2201      	movs	r2, #1
 8000616:	4619      	mov	r1, r3
 8000618:	4814      	ldr	r0, [pc, #80]	; (800066c <MX_RTC_Init+0xc0>)
 800061a:	f001 fc7c 	bl	8001f16 <HAL_RTC_SetTime>
 800061e:	4603      	mov	r3, r0
 8000620:	2b00      	cmp	r3, #0
 8000622:	d001      	beq.n	8000628 <MX_RTC_Init+0x7c>
		Error_Handler();
 8000624:	f000 f88e 	bl	8000744 <Error_Handler>
	}
	sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000628:	2301      	movs	r3, #1
 800062a:	703b      	strb	r3, [r7, #0]
	sDate.Month = RTC_MONTH_OCTOBER;
 800062c:	2310      	movs	r3, #16
 800062e:	707b      	strb	r3, [r7, #1]
	sDate.Date = 0x7;
 8000630:	2307      	movs	r3, #7
 8000632:	70bb      	strb	r3, [r7, #2]
	sDate.Year = 0x22;
 8000634:	2322      	movs	r3, #34	; 0x22
 8000636:	70fb      	strb	r3, [r7, #3]

	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK) {
 8000638:	463b      	mov	r3, r7
 800063a:	2201      	movs	r2, #1
 800063c:	4619      	mov	r1, r3
 800063e:	480b      	ldr	r0, [pc, #44]	; (800066c <MX_RTC_Init+0xc0>)
 8000640:	f001 fd61 	bl	8002106 <HAL_RTC_SetDate>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <MX_RTC_Init+0xa2>
		Error_Handler();
 800064a:	f000 f87b 	bl	8000744 <Error_Handler>
	}

	/** Enable the WakeUp
	 */
	if (HAL_RTCEx_SetWakeUpTimer(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16)
 800064e:	2200      	movs	r2, #0
 8000650:	2100      	movs	r1, #0
 8000652:	4806      	ldr	r0, [pc, #24]	; (800066c <MX_RTC_Init+0xc0>)
 8000654:	f001 fee5 	bl	8002422 <HAL_RTCEx_SetWakeUpTimer>
 8000658:	4603      	mov	r3, r0
 800065a:	2b00      	cmp	r3, #0
 800065c:	d001      	beq.n	8000662 <MX_RTC_Init+0xb6>
			!= HAL_OK) {
		Error_Handler();
 800065e:	f000 f871 	bl	8000744 <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */
	//HAL_RTCEx_BKUP(&hrtc, RTC_BKP_DR1, 0x32F2); // backup register
	/* USER CODE END RTC_Init 2 */

}
 8000662:	bf00      	nop
 8000664:	3718      	adds	r7, #24
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	2000008c 	.word	0x2000008c
 8000670:	40002800 	.word	0x40002800

08000674 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000678:	4b11      	ldr	r3, [pc, #68]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 800067a:	4a12      	ldr	r2, [pc, #72]	; (80006c4 <MX_USART2_UART_Init+0x50>)
 800067c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800067e:	4b10      	ldr	r3, [pc, #64]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 8000680:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000684:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000686:	4b0e      	ldr	r3, [pc, #56]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 8000688:	2200      	movs	r2, #0
 800068a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 800068c:	4b0c      	ldr	r3, [pc, #48]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 800068e:	2200      	movs	r2, #0
 8000690:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000692:	4b0b      	ldr	r3, [pc, #44]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 8000694:	2200      	movs	r2, #0
 8000696:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000698:	4b09      	ldr	r3, [pc, #36]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 800069a:	220c      	movs	r2, #12
 800069c:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800069e:	4b08      	ldr	r3, [pc, #32]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006a4:	4b06      	ldr	r3, [pc, #24]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80006aa:	4805      	ldr	r0, [pc, #20]	; (80006c0 <MX_USART2_UART_Init+0x4c>)
 80006ac:	f001 ff56 	bl	800255c <HAL_UART_Init>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d001      	beq.n	80006ba <MX_USART2_UART_Init+0x46>
		Error_Handler();
 80006b6:	f000 f845 	bl	8000744 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80006ba:	bf00      	nop
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	200000ac 	.word	0x200000ac
 80006c4:	40004400 	.word	0x40004400

080006c8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b088      	sub	sp, #32
 80006cc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80006ce:	f107 030c 	add.w	r3, r7, #12
 80006d2:	2200      	movs	r2, #0
 80006d4:	601a      	str	r2, [r3, #0]
 80006d6:	605a      	str	r2, [r3, #4]
 80006d8:	609a      	str	r2, [r3, #8]
 80006da:	60da      	str	r2, [r3, #12]
 80006dc:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80006de:	4b17      	ldr	r3, [pc, #92]	; (800073c <MX_GPIO_Init+0x74>)
 80006e0:	69db      	ldr	r3, [r3, #28]
 80006e2:	4a16      	ldr	r2, [pc, #88]	; (800073c <MX_GPIO_Init+0x74>)
 80006e4:	f043 0301 	orr.w	r3, r3, #1
 80006e8:	61d3      	str	r3, [r2, #28]
 80006ea:	4b14      	ldr	r3, [pc, #80]	; (800073c <MX_GPIO_Init+0x74>)
 80006ec:	69db      	ldr	r3, [r3, #28]
 80006ee:	f003 0301 	and.w	r3, r3, #1
 80006f2:	60bb      	str	r3, [r7, #8]
 80006f4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80006f6:	4b11      	ldr	r3, [pc, #68]	; (800073c <MX_GPIO_Init+0x74>)
 80006f8:	69db      	ldr	r3, [r3, #28]
 80006fa:	4a10      	ldr	r2, [pc, #64]	; (800073c <MX_GPIO_Init+0x74>)
 80006fc:	f043 0302 	orr.w	r3, r3, #2
 8000700:	61d3      	str	r3, [r2, #28]
 8000702:	4b0e      	ldr	r3, [pc, #56]	; (800073c <MX_GPIO_Init+0x74>)
 8000704:	69db      	ldr	r3, [r3, #28]
 8000706:	f003 0302 	and.w	r3, r3, #2
 800070a:	607b      	str	r3, [r7, #4]
 800070c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, BSP_LED1_Pin | BSP_LED2_Pin, GPIO_PIN_RESET);
 800070e:	2200      	movs	r2, #0
 8000710:	21c0      	movs	r1, #192	; 0xc0
 8000712:	480b      	ldr	r0, [pc, #44]	; (8000740 <MX_GPIO_Init+0x78>)
 8000714:	f000 fc64 	bl	8000fe0 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : BSP_LED1_Pin BSP_LED2_Pin */
	GPIO_InitStruct.Pin = BSP_LED1_Pin | BSP_LED2_Pin;
 8000718:	23c0      	movs	r3, #192	; 0xc0
 800071a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800071c:	2301      	movs	r3, #1
 800071e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000720:	2300      	movs	r3, #0
 8000722:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000724:	2300      	movs	r3, #0
 8000726:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000728:	f107 030c 	add.w	r3, r7, #12
 800072c:	4619      	mov	r1, r3
 800072e:	4804      	ldr	r0, [pc, #16]	; (8000740 <MX_GPIO_Init+0x78>)
 8000730:	f000 fad6 	bl	8000ce0 <HAL_GPIO_Init>

}
 8000734:	bf00      	nop
 8000736:	3720      	adds	r7, #32
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}
 800073c:	40023800 	.word	0x40023800
 8000740:	40020400 	.word	0x40020400

08000744 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000744:	b480      	push	{r7}
 8000746:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000748:	b672      	cpsid	i
}
 800074a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800074c:	e7fe      	b.n	800074c <Error_Handler+0x8>
	...

08000750 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b084      	sub	sp, #16
 8000754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8000756:	4b15      	ldr	r3, [pc, #84]	; (80007ac <HAL_MspInit+0x5c>)
 8000758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800075a:	4a14      	ldr	r2, [pc, #80]	; (80007ac <HAL_MspInit+0x5c>)
 800075c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000760:	6253      	str	r3, [r2, #36]	; 0x24
 8000762:	4b12      	ldr	r3, [pc, #72]	; (80007ac <HAL_MspInit+0x5c>)
 8000764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000766:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800076a:	60fb      	str	r3, [r7, #12]
 800076c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800076e:	4b0f      	ldr	r3, [pc, #60]	; (80007ac <HAL_MspInit+0x5c>)
 8000770:	6a1b      	ldr	r3, [r3, #32]
 8000772:	4a0e      	ldr	r2, [pc, #56]	; (80007ac <HAL_MspInit+0x5c>)
 8000774:	f043 0301 	orr.w	r3, r3, #1
 8000778:	6213      	str	r3, [r2, #32]
 800077a:	4b0c      	ldr	r3, [pc, #48]	; (80007ac <HAL_MspInit+0x5c>)
 800077c:	6a1b      	ldr	r3, [r3, #32]
 800077e:	f003 0301 	and.w	r3, r3, #1
 8000782:	60bb      	str	r3, [r7, #8]
 8000784:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000786:	4b09      	ldr	r3, [pc, #36]	; (80007ac <HAL_MspInit+0x5c>)
 8000788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800078a:	4a08      	ldr	r2, [pc, #32]	; (80007ac <HAL_MspInit+0x5c>)
 800078c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000790:	6253      	str	r3, [r2, #36]	; 0x24
 8000792:	4b06      	ldr	r3, [pc, #24]	; (80007ac <HAL_MspInit+0x5c>)
 8000794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000796:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800079a:	607b      	str	r3, [r7, #4]
 800079c:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800079e:	2007      	movs	r0, #7
 80007a0:	f000 fa6a 	bl	8000c78 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007a4:	bf00      	nop
 80007a6:	3710      	adds	r7, #16
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	40023800 	.word	0x40023800

080007b0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80007b0:	b480      	push	{r7}
 80007b2:	b083      	sub	sp, #12
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	4a05      	ldr	r2, [pc, #20]	; (80007d4 <HAL_RTC_MspInit+0x24>)
 80007be:	4293      	cmp	r3, r2
 80007c0:	d102      	bne.n	80007c8 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80007c2:	4b05      	ldr	r3, [pc, #20]	; (80007d8 <HAL_RTC_MspInit+0x28>)
 80007c4:	2201      	movs	r2, #1
 80007c6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80007c8:	bf00      	nop
 80007ca:	370c      	adds	r7, #12
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bc80      	pop	{r7}
 80007d0:	4770      	bx	lr
 80007d2:	bf00      	nop
 80007d4:	40002800 	.word	0x40002800
 80007d8:	424706d8 	.word	0x424706d8

080007dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b08a      	sub	sp, #40	; 0x28
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e4:	f107 0314 	add.w	r3, r7, #20
 80007e8:	2200      	movs	r2, #0
 80007ea:	601a      	str	r2, [r3, #0]
 80007ec:	605a      	str	r2, [r3, #4]
 80007ee:	609a      	str	r2, [r3, #8]
 80007f0:	60da      	str	r2, [r3, #12]
 80007f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	4a17      	ldr	r2, [pc, #92]	; (8000858 <HAL_UART_MspInit+0x7c>)
 80007fa:	4293      	cmp	r3, r2
 80007fc:	d127      	bne.n	800084e <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80007fe:	4b17      	ldr	r3, [pc, #92]	; (800085c <HAL_UART_MspInit+0x80>)
 8000800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000802:	4a16      	ldr	r2, [pc, #88]	; (800085c <HAL_UART_MspInit+0x80>)
 8000804:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000808:	6253      	str	r3, [r2, #36]	; 0x24
 800080a:	4b14      	ldr	r3, [pc, #80]	; (800085c <HAL_UART_MspInit+0x80>)
 800080c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800080e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000812:	613b      	str	r3, [r7, #16]
 8000814:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000816:	4b11      	ldr	r3, [pc, #68]	; (800085c <HAL_UART_MspInit+0x80>)
 8000818:	69db      	ldr	r3, [r3, #28]
 800081a:	4a10      	ldr	r2, [pc, #64]	; (800085c <HAL_UART_MspInit+0x80>)
 800081c:	f043 0301 	orr.w	r3, r3, #1
 8000820:	61d3      	str	r3, [r2, #28]
 8000822:	4b0e      	ldr	r3, [pc, #56]	; (800085c <HAL_UART_MspInit+0x80>)
 8000824:	69db      	ldr	r3, [r3, #28]
 8000826:	f003 0301 	and.w	r3, r3, #1
 800082a:	60fb      	str	r3, [r7, #12]
 800082c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800082e:	230c      	movs	r3, #12
 8000830:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000832:	2302      	movs	r3, #2
 8000834:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000836:	2300      	movs	r3, #0
 8000838:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800083a:	2303      	movs	r3, #3
 800083c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800083e:	2307      	movs	r3, #7
 8000840:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000842:	f107 0314 	add.w	r3, r7, #20
 8000846:	4619      	mov	r1, r3
 8000848:	4805      	ldr	r0, [pc, #20]	; (8000860 <HAL_UART_MspInit+0x84>)
 800084a:	f000 fa49 	bl	8000ce0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800084e:	bf00      	nop
 8000850:	3728      	adds	r7, #40	; 0x28
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	40004400 	.word	0x40004400
 800085c:	40023800 	.word	0x40023800
 8000860:	40020000 	.word	0x40020000

08000864 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000868:	e7fe      	b.n	8000868 <NMI_Handler+0x4>

0800086a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800086a:	b480      	push	{r7}
 800086c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800086e:	e7fe      	b.n	800086e <HardFault_Handler+0x4>

08000870 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000874:	e7fe      	b.n	8000874 <MemManage_Handler+0x4>

08000876 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000876:	b480      	push	{r7}
 8000878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800087a:	e7fe      	b.n	800087a <BusFault_Handler+0x4>

0800087c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000880:	e7fe      	b.n	8000880 <UsageFault_Handler+0x4>

08000882 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000882:	b480      	push	{r7}
 8000884:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000886:	bf00      	nop
 8000888:	46bd      	mov	sp, r7
 800088a:	bc80      	pop	{r7}
 800088c:	4770      	bx	lr

0800088e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800088e:	b480      	push	{r7}
 8000890:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000892:	bf00      	nop
 8000894:	46bd      	mov	sp, r7
 8000896:	bc80      	pop	{r7}
 8000898:	4770      	bx	lr

0800089a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800089a:	b480      	push	{r7}
 800089c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800089e:	bf00      	nop
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bc80      	pop	{r7}
 80008a4:	4770      	bx	lr

080008a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008a6:	b580      	push	{r7, lr}
 80008a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008aa:	f000 f919 	bl	8000ae0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008ae:	bf00      	nop
 80008b0:	bd80      	pop	{r7, pc}

080008b2 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008b2:	b580      	push	{r7, lr}
 80008b4:	b086      	sub	sp, #24
 80008b6:	af00      	add	r7, sp, #0
 80008b8:	60f8      	str	r0, [r7, #12]
 80008ba:	60b9      	str	r1, [r7, #8]
 80008bc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008be:	2300      	movs	r3, #0
 80008c0:	617b      	str	r3, [r7, #20]
 80008c2:	e00a      	b.n	80008da <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80008c4:	f3af 8000 	nop.w
 80008c8:	4601      	mov	r1, r0
 80008ca:	68bb      	ldr	r3, [r7, #8]
 80008cc:	1c5a      	adds	r2, r3, #1
 80008ce:	60ba      	str	r2, [r7, #8]
 80008d0:	b2ca      	uxtb	r2, r1
 80008d2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008d4:	697b      	ldr	r3, [r7, #20]
 80008d6:	3301      	adds	r3, #1
 80008d8:	617b      	str	r3, [r7, #20]
 80008da:	697a      	ldr	r2, [r7, #20]
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	429a      	cmp	r2, r3
 80008e0:	dbf0      	blt.n	80008c4 <_read+0x12>
  }

  return len;
 80008e2:	687b      	ldr	r3, [r7, #4]
}
 80008e4:	4618      	mov	r0, r3
 80008e6:	3718      	adds	r7, #24
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}

080008ec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b084      	sub	sp, #16
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	60f8      	str	r0, [r7, #12]
 80008f4:	60b9      	str	r1, [r7, #8]
 80008f6:	607a      	str	r2, [r7, #4]
//
//  for (DataIdx = 0; DataIdx < len; DataIdx++)
//  {
//    __io_putchar(*ptr++);
//  }
	HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY);// ttrnsmit data
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	b29a      	uxth	r2, r3
 80008fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000900:	68b9      	ldr	r1, [r7, #8]
 8000902:	4804      	ldr	r0, [pc, #16]	; (8000914 <_write+0x28>)
 8000904:	f001 fe7a 	bl	80025fc <HAL_UART_Transmit>

  return len;
 8000908:	687b      	ldr	r3, [r7, #4]
}
 800090a:	4618      	mov	r0, r3
 800090c:	3710      	adds	r7, #16
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	200000ac 	.word	0x200000ac

08000918 <_close>:

int _close(int file)
{
 8000918:	b480      	push	{r7}
 800091a:	b083      	sub	sp, #12
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000920:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000924:	4618      	mov	r0, r3
 8000926:	370c      	adds	r7, #12
 8000928:	46bd      	mov	sp, r7
 800092a:	bc80      	pop	{r7}
 800092c:	4770      	bx	lr

0800092e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800092e:	b480      	push	{r7}
 8000930:	b083      	sub	sp, #12
 8000932:	af00      	add	r7, sp, #0
 8000934:	6078      	str	r0, [r7, #4]
 8000936:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800093e:	605a      	str	r2, [r3, #4]
  return 0;
 8000940:	2300      	movs	r3, #0
}
 8000942:	4618      	mov	r0, r3
 8000944:	370c      	adds	r7, #12
 8000946:	46bd      	mov	sp, r7
 8000948:	bc80      	pop	{r7}
 800094a:	4770      	bx	lr

0800094c <_isatty>:

int _isatty(int file)
{
 800094c:	b480      	push	{r7}
 800094e:	b083      	sub	sp, #12
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000954:	2301      	movs	r3, #1
}
 8000956:	4618      	mov	r0, r3
 8000958:	370c      	adds	r7, #12
 800095a:	46bd      	mov	sp, r7
 800095c:	bc80      	pop	{r7}
 800095e:	4770      	bx	lr

08000960 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000960:	b480      	push	{r7}
 8000962:	b085      	sub	sp, #20
 8000964:	af00      	add	r7, sp, #0
 8000966:	60f8      	str	r0, [r7, #12]
 8000968:	60b9      	str	r1, [r7, #8]
 800096a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800096c:	2300      	movs	r3, #0
}
 800096e:	4618      	mov	r0, r3
 8000970:	3714      	adds	r7, #20
 8000972:	46bd      	mov	sp, r7
 8000974:	bc80      	pop	{r7}
 8000976:	4770      	bx	lr

08000978 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b086      	sub	sp, #24
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000980:	4a14      	ldr	r2, [pc, #80]	; (80009d4 <_sbrk+0x5c>)
 8000982:	4b15      	ldr	r3, [pc, #84]	; (80009d8 <_sbrk+0x60>)
 8000984:	1ad3      	subs	r3, r2, r3
 8000986:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800098c:	4b13      	ldr	r3, [pc, #76]	; (80009dc <_sbrk+0x64>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	2b00      	cmp	r3, #0
 8000992:	d102      	bne.n	800099a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000994:	4b11      	ldr	r3, [pc, #68]	; (80009dc <_sbrk+0x64>)
 8000996:	4a12      	ldr	r2, [pc, #72]	; (80009e0 <_sbrk+0x68>)
 8000998:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800099a:	4b10      	ldr	r3, [pc, #64]	; (80009dc <_sbrk+0x64>)
 800099c:	681a      	ldr	r2, [r3, #0]
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	4413      	add	r3, r2
 80009a2:	693a      	ldr	r2, [r7, #16]
 80009a4:	429a      	cmp	r2, r3
 80009a6:	d207      	bcs.n	80009b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009a8:	f001 fffe 	bl	80029a8 <__errno>
 80009ac:	4603      	mov	r3, r0
 80009ae:	220c      	movs	r2, #12
 80009b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80009b6:	e009      	b.n	80009cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009b8:	4b08      	ldr	r3, [pc, #32]	; (80009dc <_sbrk+0x64>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009be:	4b07      	ldr	r3, [pc, #28]	; (80009dc <_sbrk+0x64>)
 80009c0:	681a      	ldr	r2, [r3, #0]
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	4413      	add	r3, r2
 80009c6:	4a05      	ldr	r2, [pc, #20]	; (80009dc <_sbrk+0x64>)
 80009c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009ca:	68fb      	ldr	r3, [r7, #12]
}
 80009cc:	4618      	mov	r0, r3
 80009ce:	3718      	adds	r7, #24
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	20008000 	.word	0x20008000
 80009d8:	00000400 	.word	0x00000400
 80009dc:	200000f4 	.word	0x200000f4
 80009e0:	20000110 	.word	0x20000110

080009e4 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009e8:	bf00      	nop
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bc80      	pop	{r7}
 80009ee:	4770      	bx	lr

080009f0 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 80009f0:	f7ff fff8 	bl	80009e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009f4:	480b      	ldr	r0, [pc, #44]	; (8000a24 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80009f6:	490c      	ldr	r1, [pc, #48]	; (8000a28 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80009f8:	4a0c      	ldr	r2, [pc, #48]	; (8000a2c <LoopFillZerobss+0x16>)
  movs r3, #0
 80009fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009fc:	e002      	b.n	8000a04 <LoopCopyDataInit>

080009fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a02:	3304      	adds	r3, #4

08000a04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a08:	d3f9      	bcc.n	80009fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a0a:	4a09      	ldr	r2, [pc, #36]	; (8000a30 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000a0c:	4c09      	ldr	r4, [pc, #36]	; (8000a34 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a10:	e001      	b.n	8000a16 <LoopFillZerobss>

08000a12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a14:	3204      	adds	r2, #4

08000a16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a18:	d3fb      	bcc.n	8000a12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a1a:	f001 ffcb 	bl	80029b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a1e:	f7ff fd31 	bl	8000484 <main>
  bx lr
 8000a22:	4770      	bx	lr
  ldr r0, =_sdata
 8000a24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a28:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000a2c:	08003a4c 	.word	0x08003a4c
  ldr r2, =_sbss
 8000a30:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000a34:	2000010c 	.word	0x2000010c

08000a38 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a38:	e7fe      	b.n	8000a38 <ADC1_IRQHandler>

08000a3a <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a3a:	b580      	push	{r7, lr}
 8000a3c:	b082      	sub	sp, #8
 8000a3e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a40:	2300      	movs	r3, #0
 8000a42:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a44:	2003      	movs	r0, #3
 8000a46:	f000 f917 	bl	8000c78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a4a:	2000      	movs	r0, #0
 8000a4c:	f000 f80e 	bl	8000a6c <HAL_InitTick>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d002      	beq.n	8000a5c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000a56:	2301      	movs	r3, #1
 8000a58:	71fb      	strb	r3, [r7, #7]
 8000a5a:	e001      	b.n	8000a60 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a5c:	f7ff fe78 	bl	8000750 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a60:	79fb      	ldrb	r3, [r7, #7]
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	3708      	adds	r7, #8
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
	...

08000a6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b084      	sub	sp, #16
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a74:	2300      	movs	r3, #0
 8000a76:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000a78:	4b16      	ldr	r3, [pc, #88]	; (8000ad4 <HAL_InitTick+0x68>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d022      	beq.n	8000ac6 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000a80:	4b15      	ldr	r3, [pc, #84]	; (8000ad8 <HAL_InitTick+0x6c>)
 8000a82:	681a      	ldr	r2, [r3, #0]
 8000a84:	4b13      	ldr	r3, [pc, #76]	; (8000ad4 <HAL_InitTick+0x68>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000a8c:	fbb1 f3f3 	udiv	r3, r1, r3
 8000a90:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a94:	4618      	mov	r0, r3
 8000a96:	f000 f916 	bl	8000cc6 <HAL_SYSTICK_Config>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d10f      	bne.n	8000ac0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	2b0f      	cmp	r3, #15
 8000aa4:	d809      	bhi.n	8000aba <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	6879      	ldr	r1, [r7, #4]
 8000aaa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000aae:	f000 f8ee 	bl	8000c8e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ab2:	4a0a      	ldr	r2, [pc, #40]	; (8000adc <HAL_InitTick+0x70>)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	6013      	str	r3, [r2, #0]
 8000ab8:	e007      	b.n	8000aca <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000aba:	2301      	movs	r3, #1
 8000abc:	73fb      	strb	r3, [r7, #15]
 8000abe:	e004      	b.n	8000aca <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	73fb      	strb	r3, [r7, #15]
 8000ac4:	e001      	b.n	8000aca <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000aca:	7bfb      	ldrb	r3, [r7, #15]
}
 8000acc:	4618      	mov	r0, r3
 8000ace:	3710      	adds	r7, #16
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	20000008 	.word	0x20000008
 8000ad8:	20000000 	.word	0x20000000
 8000adc:	20000004 	.word	0x20000004

08000ae0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ae4:	4b05      	ldr	r3, [pc, #20]	; (8000afc <HAL_IncTick+0x1c>)
 8000ae6:	681a      	ldr	r2, [r3, #0]
 8000ae8:	4b05      	ldr	r3, [pc, #20]	; (8000b00 <HAL_IncTick+0x20>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4413      	add	r3, r2
 8000aee:	4a03      	ldr	r2, [pc, #12]	; (8000afc <HAL_IncTick+0x1c>)
 8000af0:	6013      	str	r3, [r2, #0]
}
 8000af2:	bf00      	nop
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bc80      	pop	{r7}
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop
 8000afc:	200000f8 	.word	0x200000f8
 8000b00:	20000008 	.word	0x20000008

08000b04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  return uwTick;
 8000b08:	4b02      	ldr	r3, [pc, #8]	; (8000b14 <HAL_GetTick+0x10>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
}
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bc80      	pop	{r7}
 8000b12:	4770      	bx	lr
 8000b14:	200000f8 	.word	0x200000f8

08000b18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b085      	sub	sp, #20
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	f003 0307 	and.w	r3, r3, #7
 8000b26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b28:	4b0c      	ldr	r3, [pc, #48]	; (8000b5c <__NVIC_SetPriorityGrouping+0x44>)
 8000b2a:	68db      	ldr	r3, [r3, #12]
 8000b2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b2e:	68ba      	ldr	r2, [r7, #8]
 8000b30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b34:	4013      	ands	r3, r2
 8000b36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b3c:	68bb      	ldr	r3, [r7, #8]
 8000b3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b4a:	4a04      	ldr	r2, [pc, #16]	; (8000b5c <__NVIC_SetPriorityGrouping+0x44>)
 8000b4c:	68bb      	ldr	r3, [r7, #8]
 8000b4e:	60d3      	str	r3, [r2, #12]
}
 8000b50:	bf00      	nop
 8000b52:	3714      	adds	r7, #20
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bc80      	pop	{r7}
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop
 8000b5c:	e000ed00 	.word	0xe000ed00

08000b60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b64:	4b04      	ldr	r3, [pc, #16]	; (8000b78 <__NVIC_GetPriorityGrouping+0x18>)
 8000b66:	68db      	ldr	r3, [r3, #12]
 8000b68:	0a1b      	lsrs	r3, r3, #8
 8000b6a:	f003 0307 	and.w	r3, r3, #7
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bc80      	pop	{r7}
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop
 8000b78:	e000ed00 	.word	0xe000ed00

08000b7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b083      	sub	sp, #12
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	4603      	mov	r3, r0
 8000b84:	6039      	str	r1, [r7, #0]
 8000b86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	db0a      	blt.n	8000ba6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	b2da      	uxtb	r2, r3
 8000b94:	490c      	ldr	r1, [pc, #48]	; (8000bc8 <__NVIC_SetPriority+0x4c>)
 8000b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b9a:	0112      	lsls	r2, r2, #4
 8000b9c:	b2d2      	uxtb	r2, r2
 8000b9e:	440b      	add	r3, r1
 8000ba0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ba4:	e00a      	b.n	8000bbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	b2da      	uxtb	r2, r3
 8000baa:	4908      	ldr	r1, [pc, #32]	; (8000bcc <__NVIC_SetPriority+0x50>)
 8000bac:	79fb      	ldrb	r3, [r7, #7]
 8000bae:	f003 030f 	and.w	r3, r3, #15
 8000bb2:	3b04      	subs	r3, #4
 8000bb4:	0112      	lsls	r2, r2, #4
 8000bb6:	b2d2      	uxtb	r2, r2
 8000bb8:	440b      	add	r3, r1
 8000bba:	761a      	strb	r2, [r3, #24]
}
 8000bbc:	bf00      	nop
 8000bbe:	370c      	adds	r7, #12
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bc80      	pop	{r7}
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop
 8000bc8:	e000e100 	.word	0xe000e100
 8000bcc:	e000ed00 	.word	0xe000ed00

08000bd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b089      	sub	sp, #36	; 0x24
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	60f8      	str	r0, [r7, #12]
 8000bd8:	60b9      	str	r1, [r7, #8]
 8000bda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	f003 0307 	and.w	r3, r3, #7
 8000be2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000be4:	69fb      	ldr	r3, [r7, #28]
 8000be6:	f1c3 0307 	rsb	r3, r3, #7
 8000bea:	2b04      	cmp	r3, #4
 8000bec:	bf28      	it	cs
 8000bee:	2304      	movcs	r3, #4
 8000bf0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bf2:	69fb      	ldr	r3, [r7, #28]
 8000bf4:	3304      	adds	r3, #4
 8000bf6:	2b06      	cmp	r3, #6
 8000bf8:	d902      	bls.n	8000c00 <NVIC_EncodePriority+0x30>
 8000bfa:	69fb      	ldr	r3, [r7, #28]
 8000bfc:	3b03      	subs	r3, #3
 8000bfe:	e000      	b.n	8000c02 <NVIC_EncodePriority+0x32>
 8000c00:	2300      	movs	r3, #0
 8000c02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c04:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000c08:	69bb      	ldr	r3, [r7, #24]
 8000c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c0e:	43da      	mvns	r2, r3
 8000c10:	68bb      	ldr	r3, [r7, #8]
 8000c12:	401a      	ands	r2, r3
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c18:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c22:	43d9      	mvns	r1, r3
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c28:	4313      	orrs	r3, r2
         );
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3724      	adds	r7, #36	; 0x24
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bc80      	pop	{r7}
 8000c32:	4770      	bx	lr

08000c34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	3b01      	subs	r3, #1
 8000c40:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c44:	d301      	bcc.n	8000c4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c46:	2301      	movs	r3, #1
 8000c48:	e00f      	b.n	8000c6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c4a:	4a0a      	ldr	r2, [pc, #40]	; (8000c74 <SysTick_Config+0x40>)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	3b01      	subs	r3, #1
 8000c50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c52:	210f      	movs	r1, #15
 8000c54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c58:	f7ff ff90 	bl	8000b7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c5c:	4b05      	ldr	r3, [pc, #20]	; (8000c74 <SysTick_Config+0x40>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c62:	4b04      	ldr	r3, [pc, #16]	; (8000c74 <SysTick_Config+0x40>)
 8000c64:	2207      	movs	r2, #7
 8000c66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c68:	2300      	movs	r3, #0
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	3708      	adds	r7, #8
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	e000e010 	.word	0xe000e010

08000c78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c80:	6878      	ldr	r0, [r7, #4]
 8000c82:	f7ff ff49 	bl	8000b18 <__NVIC_SetPriorityGrouping>
}
 8000c86:	bf00      	nop
 8000c88:	3708      	adds	r7, #8
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}

08000c8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	b086      	sub	sp, #24
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	4603      	mov	r3, r0
 8000c96:	60b9      	str	r1, [r7, #8]
 8000c98:	607a      	str	r2, [r7, #4]
 8000c9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ca0:	f7ff ff5e 	bl	8000b60 <__NVIC_GetPriorityGrouping>
 8000ca4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ca6:	687a      	ldr	r2, [r7, #4]
 8000ca8:	68b9      	ldr	r1, [r7, #8]
 8000caa:	6978      	ldr	r0, [r7, #20]
 8000cac:	f7ff ff90 	bl	8000bd0 <NVIC_EncodePriority>
 8000cb0:	4602      	mov	r2, r0
 8000cb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cb6:	4611      	mov	r1, r2
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f7ff ff5f 	bl	8000b7c <__NVIC_SetPriority>
}
 8000cbe:	bf00      	nop
 8000cc0:	3718      	adds	r7, #24
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}

08000cc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cc6:	b580      	push	{r7, lr}
 8000cc8:	b082      	sub	sp, #8
 8000cca:	af00      	add	r7, sp, #0
 8000ccc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cce:	6878      	ldr	r0, [r7, #4]
 8000cd0:	f7ff ffb0 	bl	8000c34 <SysTick_Config>
 8000cd4:	4603      	mov	r3, r0
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	3708      	adds	r7, #8
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
	...

08000ce0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b087      	sub	sp, #28
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
 8000ce8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000cea:	2300      	movs	r3, #0
 8000cec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000cf6:	e154      	b.n	8000fa2 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	681a      	ldr	r2, [r3, #0]
 8000cfc:	2101      	movs	r1, #1
 8000cfe:	697b      	ldr	r3, [r7, #20]
 8000d00:	fa01 f303 	lsl.w	r3, r1, r3
 8000d04:	4013      	ands	r3, r2
 8000d06:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	f000 8146 	beq.w	8000f9c <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	f003 0303 	and.w	r3, r3, #3
 8000d18:	2b01      	cmp	r3, #1
 8000d1a:	d005      	beq.n	8000d28 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	685b      	ldr	r3, [r3, #4]
 8000d20:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d24:	2b02      	cmp	r3, #2
 8000d26:	d130      	bne.n	8000d8a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	689b      	ldr	r3, [r3, #8]
 8000d2c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000d2e:	697b      	ldr	r3, [r7, #20]
 8000d30:	005b      	lsls	r3, r3, #1
 8000d32:	2203      	movs	r2, #3
 8000d34:	fa02 f303 	lsl.w	r3, r2, r3
 8000d38:	43db      	mvns	r3, r3
 8000d3a:	693a      	ldr	r2, [r7, #16]
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	68da      	ldr	r2, [r3, #12]
 8000d44:	697b      	ldr	r3, [r7, #20]
 8000d46:	005b      	lsls	r3, r3, #1
 8000d48:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4c:	693a      	ldr	r2, [r7, #16]
 8000d4e:	4313      	orrs	r3, r2
 8000d50:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	693a      	ldr	r2, [r7, #16]
 8000d56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	685b      	ldr	r3, [r3, #4]
 8000d5c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000d5e:	2201      	movs	r2, #1
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	fa02 f303 	lsl.w	r3, r2, r3
 8000d66:	43db      	mvns	r3, r3
 8000d68:	693a      	ldr	r2, [r7, #16]
 8000d6a:	4013      	ands	r3, r2
 8000d6c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	091b      	lsrs	r3, r3, #4
 8000d74:	f003 0201 	and.w	r2, r3, #1
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7e:	693a      	ldr	r2, [r7, #16]
 8000d80:	4313      	orrs	r3, r2
 8000d82:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	693a      	ldr	r2, [r7, #16]
 8000d88:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	f003 0303 	and.w	r3, r3, #3
 8000d92:	2b03      	cmp	r3, #3
 8000d94:	d017      	beq.n	8000dc6 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	68db      	ldr	r3, [r3, #12]
 8000d9a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8000d9c:	697b      	ldr	r3, [r7, #20]
 8000d9e:	005b      	lsls	r3, r3, #1
 8000da0:	2203      	movs	r2, #3
 8000da2:	fa02 f303 	lsl.w	r3, r2, r3
 8000da6:	43db      	mvns	r3, r3
 8000da8:	693a      	ldr	r2, [r7, #16]
 8000daa:	4013      	ands	r3, r2
 8000dac:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	689a      	ldr	r2, [r3, #8]
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	005b      	lsls	r3, r3, #1
 8000db6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dba:	693a      	ldr	r2, [r7, #16]
 8000dbc:	4313      	orrs	r3, r2
 8000dbe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	693a      	ldr	r2, [r7, #16]
 8000dc4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	685b      	ldr	r3, [r3, #4]
 8000dca:	f003 0303 	and.w	r3, r3, #3
 8000dce:	2b02      	cmp	r3, #2
 8000dd0:	d123      	bne.n	8000e1a <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8000dd2:	697b      	ldr	r3, [r7, #20]
 8000dd4:	08da      	lsrs	r2, r3, #3
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	3208      	adds	r2, #8
 8000dda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dde:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	f003 0307 	and.w	r3, r3, #7
 8000de6:	009b      	lsls	r3, r3, #2
 8000de8:	220f      	movs	r2, #15
 8000dea:	fa02 f303 	lsl.w	r3, r2, r3
 8000dee:	43db      	mvns	r3, r3
 8000df0:	693a      	ldr	r2, [r7, #16]
 8000df2:	4013      	ands	r3, r2
 8000df4:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	691a      	ldr	r2, [r3, #16]
 8000dfa:	697b      	ldr	r3, [r7, #20]
 8000dfc:	f003 0307 	and.w	r3, r3, #7
 8000e00:	009b      	lsls	r3, r3, #2
 8000e02:	fa02 f303 	lsl.w	r3, r2, r3
 8000e06:	693a      	ldr	r2, [r7, #16]
 8000e08:	4313      	orrs	r3, r2
 8000e0a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	08da      	lsrs	r2, r3, #3
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	3208      	adds	r2, #8
 8000e14:	6939      	ldr	r1, [r7, #16]
 8000e16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	005b      	lsls	r3, r3, #1
 8000e24:	2203      	movs	r2, #3
 8000e26:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2a:	43db      	mvns	r3, r3
 8000e2c:	693a      	ldr	r2, [r7, #16]
 8000e2e:	4013      	ands	r3, r2
 8000e30:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	f003 0203 	and.w	r2, r3, #3
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	005b      	lsls	r3, r3, #1
 8000e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e42:	693a      	ldr	r2, [r7, #16]
 8000e44:	4313      	orrs	r3, r2
 8000e46:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	693a      	ldr	r2, [r7, #16]
 8000e4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	f000 80a0 	beq.w	8000f9c <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e5c:	4b58      	ldr	r3, [pc, #352]	; (8000fc0 <HAL_GPIO_Init+0x2e0>)
 8000e5e:	6a1b      	ldr	r3, [r3, #32]
 8000e60:	4a57      	ldr	r2, [pc, #348]	; (8000fc0 <HAL_GPIO_Init+0x2e0>)
 8000e62:	f043 0301 	orr.w	r3, r3, #1
 8000e66:	6213      	str	r3, [r2, #32]
 8000e68:	4b55      	ldr	r3, [pc, #340]	; (8000fc0 <HAL_GPIO_Init+0x2e0>)
 8000e6a:	6a1b      	ldr	r3, [r3, #32]
 8000e6c:	f003 0301 	and.w	r3, r3, #1
 8000e70:	60bb      	str	r3, [r7, #8]
 8000e72:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8000e74:	4a53      	ldr	r2, [pc, #332]	; (8000fc4 <HAL_GPIO_Init+0x2e4>)
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	089b      	lsrs	r3, r3, #2
 8000e7a:	3302      	adds	r3, #2
 8000e7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e80:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	f003 0303 	and.w	r3, r3, #3
 8000e88:	009b      	lsls	r3, r3, #2
 8000e8a:	220f      	movs	r2, #15
 8000e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e90:	43db      	mvns	r3, r3
 8000e92:	693a      	ldr	r2, [r7, #16]
 8000e94:	4013      	ands	r3, r2
 8000e96:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	4a4b      	ldr	r2, [pc, #300]	; (8000fc8 <HAL_GPIO_Init+0x2e8>)
 8000e9c:	4293      	cmp	r3, r2
 8000e9e:	d019      	beq.n	8000ed4 <HAL_GPIO_Init+0x1f4>
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	4a4a      	ldr	r2, [pc, #296]	; (8000fcc <HAL_GPIO_Init+0x2ec>)
 8000ea4:	4293      	cmp	r3, r2
 8000ea6:	d013      	beq.n	8000ed0 <HAL_GPIO_Init+0x1f0>
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	4a49      	ldr	r2, [pc, #292]	; (8000fd0 <HAL_GPIO_Init+0x2f0>)
 8000eac:	4293      	cmp	r3, r2
 8000eae:	d00d      	beq.n	8000ecc <HAL_GPIO_Init+0x1ec>
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	4a48      	ldr	r2, [pc, #288]	; (8000fd4 <HAL_GPIO_Init+0x2f4>)
 8000eb4:	4293      	cmp	r3, r2
 8000eb6:	d007      	beq.n	8000ec8 <HAL_GPIO_Init+0x1e8>
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	4a47      	ldr	r2, [pc, #284]	; (8000fd8 <HAL_GPIO_Init+0x2f8>)
 8000ebc:	4293      	cmp	r3, r2
 8000ebe:	d101      	bne.n	8000ec4 <HAL_GPIO_Init+0x1e4>
 8000ec0:	2304      	movs	r3, #4
 8000ec2:	e008      	b.n	8000ed6 <HAL_GPIO_Init+0x1f6>
 8000ec4:	2305      	movs	r3, #5
 8000ec6:	e006      	b.n	8000ed6 <HAL_GPIO_Init+0x1f6>
 8000ec8:	2303      	movs	r3, #3
 8000eca:	e004      	b.n	8000ed6 <HAL_GPIO_Init+0x1f6>
 8000ecc:	2302      	movs	r3, #2
 8000ece:	e002      	b.n	8000ed6 <HAL_GPIO_Init+0x1f6>
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	e000      	b.n	8000ed6 <HAL_GPIO_Init+0x1f6>
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	697a      	ldr	r2, [r7, #20]
 8000ed8:	f002 0203 	and.w	r2, r2, #3
 8000edc:	0092      	lsls	r2, r2, #2
 8000ede:	4093      	lsls	r3, r2
 8000ee0:	693a      	ldr	r2, [r7, #16]
 8000ee2:	4313      	orrs	r3, r2
 8000ee4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000ee6:	4937      	ldr	r1, [pc, #220]	; (8000fc4 <HAL_GPIO_Init+0x2e4>)
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	089b      	lsrs	r3, r3, #2
 8000eec:	3302      	adds	r3, #2
 8000eee:	693a      	ldr	r2, [r7, #16]
 8000ef0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ef4:	4b39      	ldr	r3, [pc, #228]	; (8000fdc <HAL_GPIO_Init+0x2fc>)
 8000ef6:	689b      	ldr	r3, [r3, #8]
 8000ef8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	43db      	mvns	r3, r3
 8000efe:	693a      	ldr	r2, [r7, #16]
 8000f00:	4013      	ands	r3, r2
 8000f02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	685b      	ldr	r3, [r3, #4]
 8000f08:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d003      	beq.n	8000f18 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 8000f10:	693a      	ldr	r2, [r7, #16]
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	4313      	orrs	r3, r2
 8000f16:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000f18:	4a30      	ldr	r2, [pc, #192]	; (8000fdc <HAL_GPIO_Init+0x2fc>)
 8000f1a:	693b      	ldr	r3, [r7, #16]
 8000f1c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000f1e:	4b2f      	ldr	r3, [pc, #188]	; (8000fdc <HAL_GPIO_Init+0x2fc>)
 8000f20:	68db      	ldr	r3, [r3, #12]
 8000f22:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	43db      	mvns	r3, r3
 8000f28:	693a      	ldr	r2, [r7, #16]
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d003      	beq.n	8000f42 <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 8000f3a:	693a      	ldr	r2, [r7, #16]
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000f42:	4a26      	ldr	r2, [pc, #152]	; (8000fdc <HAL_GPIO_Init+0x2fc>)
 8000f44:	693b      	ldr	r3, [r7, #16]
 8000f46:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000f48:	4b24      	ldr	r3, [pc, #144]	; (8000fdc <HAL_GPIO_Init+0x2fc>)
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	43db      	mvns	r3, r3
 8000f52:	693a      	ldr	r2, [r7, #16]
 8000f54:	4013      	ands	r3, r2
 8000f56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d003      	beq.n	8000f6c <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 8000f64:	693a      	ldr	r2, [r7, #16]
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000f6c:	4a1b      	ldr	r2, [pc, #108]	; (8000fdc <HAL_GPIO_Init+0x2fc>)
 8000f6e:	693b      	ldr	r3, [r7, #16]
 8000f70:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f72:	4b1a      	ldr	r3, [pc, #104]	; (8000fdc <HAL_GPIO_Init+0x2fc>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	43db      	mvns	r3, r3
 8000f7c:	693a      	ldr	r2, [r7, #16]
 8000f7e:	4013      	ands	r3, r2
 8000f80:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d003      	beq.n	8000f96 <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 8000f8e:	693a      	ldr	r2, [r7, #16]
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	4313      	orrs	r3, r2
 8000f94:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000f96:	4a11      	ldr	r2, [pc, #68]	; (8000fdc <HAL_GPIO_Init+0x2fc>)
 8000f98:	693b      	ldr	r3, [r7, #16]
 8000f9a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	3301      	adds	r3, #1
 8000fa0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	681a      	ldr	r2, [r3, #0]
 8000fa6:	697b      	ldr	r3, [r7, #20]
 8000fa8:	fa22 f303 	lsr.w	r3, r2, r3
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	f47f aea3 	bne.w	8000cf8 <HAL_GPIO_Init+0x18>
  }
}
 8000fb2:	bf00      	nop
 8000fb4:	bf00      	nop
 8000fb6:	371c      	adds	r7, #28
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bc80      	pop	{r7}
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	40023800 	.word	0x40023800
 8000fc4:	40010000 	.word	0x40010000
 8000fc8:	40020000 	.word	0x40020000
 8000fcc:	40020400 	.word	0x40020400
 8000fd0:	40020800 	.word	0x40020800
 8000fd4:	40020c00 	.word	0x40020c00
 8000fd8:	40021000 	.word	0x40021000
 8000fdc:	40010400 	.word	0x40010400

08000fe0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
 8000fe8:	460b      	mov	r3, r1
 8000fea:	807b      	strh	r3, [r7, #2]
 8000fec:	4613      	mov	r3, r2
 8000fee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ff0:	787b      	ldrb	r3, [r7, #1]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d003      	beq.n	8000ffe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ff6:	887a      	ldrh	r2, [r7, #2]
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8000ffc:	e003      	b.n	8001006 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8000ffe:	887b      	ldrh	r3, [r7, #2]
 8001000:	041a      	lsls	r2, r3, #16
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	619a      	str	r2, [r3, #24]
}
 8001006:	bf00      	nop
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	bc80      	pop	{r7}
 800100e:	4770      	bx	lr

08001010 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b088      	sub	sp, #32
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d101      	bne.n	8001022 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800101e:	2301      	movs	r3, #1
 8001020:	e31d      	b.n	800165e <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001022:	4b94      	ldr	r3, [pc, #592]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 8001024:	689b      	ldr	r3, [r3, #8]
 8001026:	f003 030c 	and.w	r3, r3, #12
 800102a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800102c:	4b91      	ldr	r3, [pc, #580]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 800102e:	689b      	ldr	r3, [r3, #8]
 8001030:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001034:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f003 0301 	and.w	r3, r3, #1
 800103e:	2b00      	cmp	r3, #0
 8001040:	d07b      	beq.n	800113a <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001042:	69bb      	ldr	r3, [r7, #24]
 8001044:	2b08      	cmp	r3, #8
 8001046:	d006      	beq.n	8001056 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001048:	69bb      	ldr	r3, [r7, #24]
 800104a:	2b0c      	cmp	r3, #12
 800104c:	d10f      	bne.n	800106e <HAL_RCC_OscConfig+0x5e>
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001054:	d10b      	bne.n	800106e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001056:	4b87      	ldr	r3, [pc, #540]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800105e:	2b00      	cmp	r3, #0
 8001060:	d06a      	beq.n	8001138 <HAL_RCC_OscConfig+0x128>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d166      	bne.n	8001138 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 800106a:	2301      	movs	r3, #1
 800106c:	e2f7      	b.n	800165e <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	2b01      	cmp	r3, #1
 8001074:	d106      	bne.n	8001084 <HAL_RCC_OscConfig+0x74>
 8001076:	4b7f      	ldr	r3, [pc, #508]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4a7e      	ldr	r2, [pc, #504]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 800107c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001080:	6013      	str	r3, [r2, #0]
 8001082:	e02d      	b.n	80010e0 <HAL_RCC_OscConfig+0xd0>
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d10c      	bne.n	80010a6 <HAL_RCC_OscConfig+0x96>
 800108c:	4b79      	ldr	r3, [pc, #484]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a78      	ldr	r2, [pc, #480]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 8001092:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001096:	6013      	str	r3, [r2, #0]
 8001098:	4b76      	ldr	r3, [pc, #472]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a75      	ldr	r2, [pc, #468]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 800109e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010a2:	6013      	str	r3, [r2, #0]
 80010a4:	e01c      	b.n	80010e0 <HAL_RCC_OscConfig+0xd0>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	2b05      	cmp	r3, #5
 80010ac:	d10c      	bne.n	80010c8 <HAL_RCC_OscConfig+0xb8>
 80010ae:	4b71      	ldr	r3, [pc, #452]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4a70      	ldr	r2, [pc, #448]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 80010b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010b8:	6013      	str	r3, [r2, #0]
 80010ba:	4b6e      	ldr	r3, [pc, #440]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	4a6d      	ldr	r2, [pc, #436]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 80010c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010c4:	6013      	str	r3, [r2, #0]
 80010c6:	e00b      	b.n	80010e0 <HAL_RCC_OscConfig+0xd0>
 80010c8:	4b6a      	ldr	r3, [pc, #424]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a69      	ldr	r2, [pc, #420]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 80010ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010d2:	6013      	str	r3, [r2, #0]
 80010d4:	4b67      	ldr	r3, [pc, #412]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4a66      	ldr	r2, [pc, #408]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 80010da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d013      	beq.n	8001110 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010e8:	f7ff fd0c 	bl	8000b04 <HAL_GetTick>
 80010ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80010ee:	e008      	b.n	8001102 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010f0:	f7ff fd08 	bl	8000b04 <HAL_GetTick>
 80010f4:	4602      	mov	r2, r0
 80010f6:	693b      	ldr	r3, [r7, #16]
 80010f8:	1ad3      	subs	r3, r2, r3
 80010fa:	2b64      	cmp	r3, #100	; 0x64
 80010fc:	d901      	bls.n	8001102 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 80010fe:	2303      	movs	r3, #3
 8001100:	e2ad      	b.n	800165e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001102:	4b5c      	ldr	r3, [pc, #368]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800110a:	2b00      	cmp	r3, #0
 800110c:	d0f0      	beq.n	80010f0 <HAL_RCC_OscConfig+0xe0>
 800110e:	e014      	b.n	800113a <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001110:	f7ff fcf8 	bl	8000b04 <HAL_GetTick>
 8001114:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001116:	e008      	b.n	800112a <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001118:	f7ff fcf4 	bl	8000b04 <HAL_GetTick>
 800111c:	4602      	mov	r2, r0
 800111e:	693b      	ldr	r3, [r7, #16]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	2b64      	cmp	r3, #100	; 0x64
 8001124:	d901      	bls.n	800112a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8001126:	2303      	movs	r3, #3
 8001128:	e299      	b.n	800165e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800112a:	4b52      	ldr	r3, [pc, #328]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001132:	2b00      	cmp	r3, #0
 8001134:	d1f0      	bne.n	8001118 <HAL_RCC_OscConfig+0x108>
 8001136:	e000      	b.n	800113a <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001138:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f003 0302 	and.w	r3, r3, #2
 8001142:	2b00      	cmp	r3, #0
 8001144:	d05a      	beq.n	80011fc <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001146:	69bb      	ldr	r3, [r7, #24]
 8001148:	2b04      	cmp	r3, #4
 800114a:	d005      	beq.n	8001158 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800114c:	69bb      	ldr	r3, [r7, #24]
 800114e:	2b0c      	cmp	r3, #12
 8001150:	d119      	bne.n	8001186 <HAL_RCC_OscConfig+0x176>
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d116      	bne.n	8001186 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001158:	4b46      	ldr	r3, [pc, #280]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f003 0302 	and.w	r3, r3, #2
 8001160:	2b00      	cmp	r3, #0
 8001162:	d005      	beq.n	8001170 <HAL_RCC_OscConfig+0x160>
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	68db      	ldr	r3, [r3, #12]
 8001168:	2b01      	cmp	r3, #1
 800116a:	d001      	beq.n	8001170 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 800116c:	2301      	movs	r3, #1
 800116e:	e276      	b.n	800165e <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001170:	4b40      	ldr	r3, [pc, #256]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	691b      	ldr	r3, [r3, #16]
 800117c:	021b      	lsls	r3, r3, #8
 800117e:	493d      	ldr	r1, [pc, #244]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 8001180:	4313      	orrs	r3, r2
 8001182:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001184:	e03a      	b.n	80011fc <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	68db      	ldr	r3, [r3, #12]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d020      	beq.n	80011d0 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800118e:	4b3a      	ldr	r3, [pc, #232]	; (8001278 <HAL_RCC_OscConfig+0x268>)
 8001190:	2201      	movs	r2, #1
 8001192:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001194:	f7ff fcb6 	bl	8000b04 <HAL_GetTick>
 8001198:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800119a:	e008      	b.n	80011ae <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800119c:	f7ff fcb2 	bl	8000b04 <HAL_GetTick>
 80011a0:	4602      	mov	r2, r0
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	1ad3      	subs	r3, r2, r3
 80011a6:	2b02      	cmp	r3, #2
 80011a8:	d901      	bls.n	80011ae <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80011aa:	2303      	movs	r3, #3
 80011ac:	e257      	b.n	800165e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80011ae:	4b31      	ldr	r3, [pc, #196]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f003 0302 	and.w	r3, r3, #2
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d0f0      	beq.n	800119c <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011ba:	4b2e      	ldr	r3, [pc, #184]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	691b      	ldr	r3, [r3, #16]
 80011c6:	021b      	lsls	r3, r3, #8
 80011c8:	492a      	ldr	r1, [pc, #168]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 80011ca:	4313      	orrs	r3, r2
 80011cc:	604b      	str	r3, [r1, #4]
 80011ce:	e015      	b.n	80011fc <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011d0:	4b29      	ldr	r3, [pc, #164]	; (8001278 <HAL_RCC_OscConfig+0x268>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011d6:	f7ff fc95 	bl	8000b04 <HAL_GetTick>
 80011da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80011dc:	e008      	b.n	80011f0 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011de:	f7ff fc91 	bl	8000b04 <HAL_GetTick>
 80011e2:	4602      	mov	r2, r0
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	1ad3      	subs	r3, r2, r3
 80011e8:	2b02      	cmp	r3, #2
 80011ea:	d901      	bls.n	80011f0 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 80011ec:	2303      	movs	r3, #3
 80011ee:	e236      	b.n	800165e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80011f0:	4b20      	ldr	r3, [pc, #128]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f003 0302 	and.w	r3, r3, #2
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d1f0      	bne.n	80011de <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f003 0310 	and.w	r3, r3, #16
 8001204:	2b00      	cmp	r3, #0
 8001206:	f000 80b8 	beq.w	800137a <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800120a:	69bb      	ldr	r3, [r7, #24]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d170      	bne.n	80012f2 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001210:	4b18      	ldr	r3, [pc, #96]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001218:	2b00      	cmp	r3, #0
 800121a:	d005      	beq.n	8001228 <HAL_RCC_OscConfig+0x218>
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	699b      	ldr	r3, [r3, #24]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d101      	bne.n	8001228 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8001224:	2301      	movs	r3, #1
 8001226:	e21a      	b.n	800165e <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6a1a      	ldr	r2, [r3, #32]
 800122c:	4b11      	ldr	r3, [pc, #68]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001234:	429a      	cmp	r2, r3
 8001236:	d921      	bls.n	800127c <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6a1b      	ldr	r3, [r3, #32]
 800123c:	4618      	mov	r0, r3
 800123e:	f000 fc7d 	bl	8001b3c <RCC_SetFlashLatencyFromMSIRange>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8001248:	2301      	movs	r3, #1
 800124a:	e208      	b.n	800165e <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800124c:	4b09      	ldr	r3, [pc, #36]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6a1b      	ldr	r3, [r3, #32]
 8001258:	4906      	ldr	r1, [pc, #24]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 800125a:	4313      	orrs	r3, r2
 800125c:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800125e:	4b05      	ldr	r3, [pc, #20]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	69db      	ldr	r3, [r3, #28]
 800126a:	061b      	lsls	r3, r3, #24
 800126c:	4901      	ldr	r1, [pc, #4]	; (8001274 <HAL_RCC_OscConfig+0x264>)
 800126e:	4313      	orrs	r3, r2
 8001270:	604b      	str	r3, [r1, #4]
 8001272:	e020      	b.n	80012b6 <HAL_RCC_OscConfig+0x2a6>
 8001274:	40023800 	.word	0x40023800
 8001278:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800127c:	4b99      	ldr	r3, [pc, #612]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6a1b      	ldr	r3, [r3, #32]
 8001288:	4996      	ldr	r1, [pc, #600]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 800128a:	4313      	orrs	r3, r2
 800128c:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800128e:	4b95      	ldr	r3, [pc, #596]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	69db      	ldr	r3, [r3, #28]
 800129a:	061b      	lsls	r3, r3, #24
 800129c:	4991      	ldr	r1, [pc, #580]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 800129e:	4313      	orrs	r3, r2
 80012a0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6a1b      	ldr	r3, [r3, #32]
 80012a6:	4618      	mov	r0, r3
 80012a8:	f000 fc48 	bl	8001b3c <RCC_SetFlashLatencyFromMSIRange>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	e1d3      	b.n	800165e <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6a1b      	ldr	r3, [r3, #32]
 80012ba:	0b5b      	lsrs	r3, r3, #13
 80012bc:	3301      	adds	r3, #1
 80012be:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80012c2:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80012c6:	4a87      	ldr	r2, [pc, #540]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 80012c8:	6892      	ldr	r2, [r2, #8]
 80012ca:	0912      	lsrs	r2, r2, #4
 80012cc:	f002 020f 	and.w	r2, r2, #15
 80012d0:	4985      	ldr	r1, [pc, #532]	; (80014e8 <HAL_RCC_OscConfig+0x4d8>)
 80012d2:	5c8a      	ldrb	r2, [r1, r2]
 80012d4:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80012d6:	4a85      	ldr	r2, [pc, #532]	; (80014ec <HAL_RCC_OscConfig+0x4dc>)
 80012d8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80012da:	4b85      	ldr	r3, [pc, #532]	; (80014f0 <HAL_RCC_OscConfig+0x4e0>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4618      	mov	r0, r3
 80012e0:	f7ff fbc4 	bl	8000a6c <HAL_InitTick>
 80012e4:	4603      	mov	r3, r0
 80012e6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80012e8:	7bfb      	ldrb	r3, [r7, #15]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d045      	beq.n	800137a <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 80012ee:	7bfb      	ldrb	r3, [r7, #15]
 80012f0:	e1b5      	b.n	800165e <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	699b      	ldr	r3, [r3, #24]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d029      	beq.n	800134e <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80012fa:	4b7e      	ldr	r3, [pc, #504]	; (80014f4 <HAL_RCC_OscConfig+0x4e4>)
 80012fc:	2201      	movs	r2, #1
 80012fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001300:	f7ff fc00 	bl	8000b04 <HAL_GetTick>
 8001304:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001306:	e008      	b.n	800131a <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001308:	f7ff fbfc 	bl	8000b04 <HAL_GetTick>
 800130c:	4602      	mov	r2, r0
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	1ad3      	subs	r3, r2, r3
 8001312:	2b02      	cmp	r3, #2
 8001314:	d901      	bls.n	800131a <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8001316:	2303      	movs	r3, #3
 8001318:	e1a1      	b.n	800165e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800131a:	4b72      	ldr	r3, [pc, #456]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001322:	2b00      	cmp	r3, #0
 8001324:	d0f0      	beq.n	8001308 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001326:	4b6f      	ldr	r3, [pc, #444]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6a1b      	ldr	r3, [r3, #32]
 8001332:	496c      	ldr	r1, [pc, #432]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 8001334:	4313      	orrs	r3, r2
 8001336:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001338:	4b6a      	ldr	r3, [pc, #424]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	69db      	ldr	r3, [r3, #28]
 8001344:	061b      	lsls	r3, r3, #24
 8001346:	4967      	ldr	r1, [pc, #412]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 8001348:	4313      	orrs	r3, r2
 800134a:	604b      	str	r3, [r1, #4]
 800134c:	e015      	b.n	800137a <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800134e:	4b69      	ldr	r3, [pc, #420]	; (80014f4 <HAL_RCC_OscConfig+0x4e4>)
 8001350:	2200      	movs	r2, #0
 8001352:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001354:	f7ff fbd6 	bl	8000b04 <HAL_GetTick>
 8001358:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800135a:	e008      	b.n	800136e <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800135c:	f7ff fbd2 	bl	8000b04 <HAL_GetTick>
 8001360:	4602      	mov	r2, r0
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	1ad3      	subs	r3, r2, r3
 8001366:	2b02      	cmp	r3, #2
 8001368:	d901      	bls.n	800136e <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800136a:	2303      	movs	r3, #3
 800136c:	e177      	b.n	800165e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800136e:	4b5d      	ldr	r3, [pc, #372]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001376:	2b00      	cmp	r3, #0
 8001378:	d1f0      	bne.n	800135c <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f003 0308 	and.w	r3, r3, #8
 8001382:	2b00      	cmp	r3, #0
 8001384:	d030      	beq.n	80013e8 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	695b      	ldr	r3, [r3, #20]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d016      	beq.n	80013bc <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800138e:	4b5a      	ldr	r3, [pc, #360]	; (80014f8 <HAL_RCC_OscConfig+0x4e8>)
 8001390:	2201      	movs	r2, #1
 8001392:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001394:	f7ff fbb6 	bl	8000b04 <HAL_GetTick>
 8001398:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800139a:	e008      	b.n	80013ae <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800139c:	f7ff fbb2 	bl	8000b04 <HAL_GetTick>
 80013a0:	4602      	mov	r2, r0
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	1ad3      	subs	r3, r2, r3
 80013a6:	2b02      	cmp	r3, #2
 80013a8:	d901      	bls.n	80013ae <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80013aa:	2303      	movs	r3, #3
 80013ac:	e157      	b.n	800165e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80013ae:	4b4d      	ldr	r3, [pc, #308]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 80013b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013b2:	f003 0302 	and.w	r3, r3, #2
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d0f0      	beq.n	800139c <HAL_RCC_OscConfig+0x38c>
 80013ba:	e015      	b.n	80013e8 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013bc:	4b4e      	ldr	r3, [pc, #312]	; (80014f8 <HAL_RCC_OscConfig+0x4e8>)
 80013be:	2200      	movs	r2, #0
 80013c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013c2:	f7ff fb9f 	bl	8000b04 <HAL_GetTick>
 80013c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80013c8:	e008      	b.n	80013dc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013ca:	f7ff fb9b 	bl	8000b04 <HAL_GetTick>
 80013ce:	4602      	mov	r2, r0
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	1ad3      	subs	r3, r2, r3
 80013d4:	2b02      	cmp	r3, #2
 80013d6:	d901      	bls.n	80013dc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80013d8:	2303      	movs	r3, #3
 80013da:	e140      	b.n	800165e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80013dc:	4b41      	ldr	r3, [pc, #260]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 80013de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013e0:	f003 0302 	and.w	r3, r3, #2
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d1f0      	bne.n	80013ca <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f003 0304 	and.w	r3, r3, #4
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	f000 80b5 	beq.w	8001560 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013f6:	2300      	movs	r3, #0
 80013f8:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013fa:	4b3a      	ldr	r3, [pc, #232]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 80013fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001402:	2b00      	cmp	r3, #0
 8001404:	d10d      	bne.n	8001422 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001406:	4b37      	ldr	r3, [pc, #220]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 8001408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800140a:	4a36      	ldr	r2, [pc, #216]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 800140c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001410:	6253      	str	r3, [r2, #36]	; 0x24
 8001412:	4b34      	ldr	r3, [pc, #208]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 8001414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001416:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800141a:	60bb      	str	r3, [r7, #8]
 800141c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800141e:	2301      	movs	r3, #1
 8001420:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001422:	4b36      	ldr	r3, [pc, #216]	; (80014fc <HAL_RCC_OscConfig+0x4ec>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800142a:	2b00      	cmp	r3, #0
 800142c:	d118      	bne.n	8001460 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800142e:	4b33      	ldr	r3, [pc, #204]	; (80014fc <HAL_RCC_OscConfig+0x4ec>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4a32      	ldr	r2, [pc, #200]	; (80014fc <HAL_RCC_OscConfig+0x4ec>)
 8001434:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001438:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800143a:	f7ff fb63 	bl	8000b04 <HAL_GetTick>
 800143e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001440:	e008      	b.n	8001454 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001442:	f7ff fb5f 	bl	8000b04 <HAL_GetTick>
 8001446:	4602      	mov	r2, r0
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	1ad3      	subs	r3, r2, r3
 800144c:	2b64      	cmp	r3, #100	; 0x64
 800144e:	d901      	bls.n	8001454 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8001450:	2303      	movs	r3, #3
 8001452:	e104      	b.n	800165e <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001454:	4b29      	ldr	r3, [pc, #164]	; (80014fc <HAL_RCC_OscConfig+0x4ec>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800145c:	2b00      	cmp	r3, #0
 800145e:	d0f0      	beq.n	8001442 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	689b      	ldr	r3, [r3, #8]
 8001464:	2b01      	cmp	r3, #1
 8001466:	d106      	bne.n	8001476 <HAL_RCC_OscConfig+0x466>
 8001468:	4b1e      	ldr	r3, [pc, #120]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 800146a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800146c:	4a1d      	ldr	r2, [pc, #116]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 800146e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001472:	6353      	str	r3, [r2, #52]	; 0x34
 8001474:	e02d      	b.n	80014d2 <HAL_RCC_OscConfig+0x4c2>
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	689b      	ldr	r3, [r3, #8]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d10c      	bne.n	8001498 <HAL_RCC_OscConfig+0x488>
 800147e:	4b19      	ldr	r3, [pc, #100]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 8001480:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001482:	4a18      	ldr	r2, [pc, #96]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 8001484:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001488:	6353      	str	r3, [r2, #52]	; 0x34
 800148a:	4b16      	ldr	r3, [pc, #88]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 800148c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800148e:	4a15      	ldr	r2, [pc, #84]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 8001490:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001494:	6353      	str	r3, [r2, #52]	; 0x34
 8001496:	e01c      	b.n	80014d2 <HAL_RCC_OscConfig+0x4c2>
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	689b      	ldr	r3, [r3, #8]
 800149c:	2b05      	cmp	r3, #5
 800149e:	d10c      	bne.n	80014ba <HAL_RCC_OscConfig+0x4aa>
 80014a0:	4b10      	ldr	r3, [pc, #64]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 80014a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014a4:	4a0f      	ldr	r2, [pc, #60]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 80014a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80014aa:	6353      	str	r3, [r2, #52]	; 0x34
 80014ac:	4b0d      	ldr	r3, [pc, #52]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 80014ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014b0:	4a0c      	ldr	r2, [pc, #48]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 80014b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014b6:	6353      	str	r3, [r2, #52]	; 0x34
 80014b8:	e00b      	b.n	80014d2 <HAL_RCC_OscConfig+0x4c2>
 80014ba:	4b0a      	ldr	r3, [pc, #40]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 80014bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014be:	4a09      	ldr	r2, [pc, #36]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 80014c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80014c4:	6353      	str	r3, [r2, #52]	; 0x34
 80014c6:	4b07      	ldr	r3, [pc, #28]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 80014c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014ca:	4a06      	ldr	r2, [pc, #24]	; (80014e4 <HAL_RCC_OscConfig+0x4d4>)
 80014cc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80014d0:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d024      	beq.n	8001524 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014da:	f7ff fb13 	bl	8000b04 <HAL_GetTick>
 80014de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80014e0:	e019      	b.n	8001516 <HAL_RCC_OscConfig+0x506>
 80014e2:	bf00      	nop
 80014e4:	40023800 	.word	0x40023800
 80014e8:	0800398c 	.word	0x0800398c
 80014ec:	20000000 	.word	0x20000000
 80014f0:	20000004 	.word	0x20000004
 80014f4:	42470020 	.word	0x42470020
 80014f8:	42470680 	.word	0x42470680
 80014fc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001500:	f7ff fb00 	bl	8000b04 <HAL_GetTick>
 8001504:	4602      	mov	r2, r0
 8001506:	693b      	ldr	r3, [r7, #16]
 8001508:	1ad3      	subs	r3, r2, r3
 800150a:	f241 3288 	movw	r2, #5000	; 0x1388
 800150e:	4293      	cmp	r3, r2
 8001510:	d901      	bls.n	8001516 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8001512:	2303      	movs	r3, #3
 8001514:	e0a3      	b.n	800165e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001516:	4b54      	ldr	r3, [pc, #336]	; (8001668 <HAL_RCC_OscConfig+0x658>)
 8001518:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800151a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800151e:	2b00      	cmp	r3, #0
 8001520:	d0ee      	beq.n	8001500 <HAL_RCC_OscConfig+0x4f0>
 8001522:	e014      	b.n	800154e <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001524:	f7ff faee 	bl	8000b04 <HAL_GetTick>
 8001528:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800152a:	e00a      	b.n	8001542 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800152c:	f7ff faea 	bl	8000b04 <HAL_GetTick>
 8001530:	4602      	mov	r2, r0
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	f241 3288 	movw	r2, #5000	; 0x1388
 800153a:	4293      	cmp	r3, r2
 800153c:	d901      	bls.n	8001542 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 800153e:	2303      	movs	r3, #3
 8001540:	e08d      	b.n	800165e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001542:	4b49      	ldr	r3, [pc, #292]	; (8001668 <HAL_RCC_OscConfig+0x658>)
 8001544:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001546:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800154a:	2b00      	cmp	r3, #0
 800154c:	d1ee      	bne.n	800152c <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800154e:	7ffb      	ldrb	r3, [r7, #31]
 8001550:	2b01      	cmp	r3, #1
 8001552:	d105      	bne.n	8001560 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001554:	4b44      	ldr	r3, [pc, #272]	; (8001668 <HAL_RCC_OscConfig+0x658>)
 8001556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001558:	4a43      	ldr	r2, [pc, #268]	; (8001668 <HAL_RCC_OscConfig+0x658>)
 800155a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800155e:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001564:	2b00      	cmp	r3, #0
 8001566:	d079      	beq.n	800165c <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001568:	69bb      	ldr	r3, [r7, #24]
 800156a:	2b0c      	cmp	r3, #12
 800156c:	d056      	beq.n	800161c <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001572:	2b02      	cmp	r3, #2
 8001574:	d13b      	bne.n	80015ee <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001576:	4b3d      	ldr	r3, [pc, #244]	; (800166c <HAL_RCC_OscConfig+0x65c>)
 8001578:	2200      	movs	r2, #0
 800157a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800157c:	f7ff fac2 	bl	8000b04 <HAL_GetTick>
 8001580:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001582:	e008      	b.n	8001596 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001584:	f7ff fabe 	bl	8000b04 <HAL_GetTick>
 8001588:	4602      	mov	r2, r0
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	2b02      	cmp	r3, #2
 8001590:	d901      	bls.n	8001596 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001592:	2303      	movs	r3, #3
 8001594:	e063      	b.n	800165e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001596:	4b34      	ldr	r3, [pc, #208]	; (8001668 <HAL_RCC_OscConfig+0x658>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d1f0      	bne.n	8001584 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015a2:	4b31      	ldr	r3, [pc, #196]	; (8001668 <HAL_RCC_OscConfig+0x658>)
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015b2:	4319      	orrs	r1, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b8:	430b      	orrs	r3, r1
 80015ba:	492b      	ldr	r1, [pc, #172]	; (8001668 <HAL_RCC_OscConfig+0x658>)
 80015bc:	4313      	orrs	r3, r2
 80015be:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015c0:	4b2a      	ldr	r3, [pc, #168]	; (800166c <HAL_RCC_OscConfig+0x65c>)
 80015c2:	2201      	movs	r2, #1
 80015c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015c6:	f7ff fa9d 	bl	8000b04 <HAL_GetTick>
 80015ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80015cc:	e008      	b.n	80015e0 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015ce:	f7ff fa99 	bl	8000b04 <HAL_GetTick>
 80015d2:	4602      	mov	r2, r0
 80015d4:	693b      	ldr	r3, [r7, #16]
 80015d6:	1ad3      	subs	r3, r2, r3
 80015d8:	2b02      	cmp	r3, #2
 80015da:	d901      	bls.n	80015e0 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 80015dc:	2303      	movs	r3, #3
 80015de:	e03e      	b.n	800165e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80015e0:	4b21      	ldr	r3, [pc, #132]	; (8001668 <HAL_RCC_OscConfig+0x658>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d0f0      	beq.n	80015ce <HAL_RCC_OscConfig+0x5be>
 80015ec:	e036      	b.n	800165c <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015ee:	4b1f      	ldr	r3, [pc, #124]	; (800166c <HAL_RCC_OscConfig+0x65c>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f4:	f7ff fa86 	bl	8000b04 <HAL_GetTick>
 80015f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80015fa:	e008      	b.n	800160e <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015fc:	f7ff fa82 	bl	8000b04 <HAL_GetTick>
 8001600:	4602      	mov	r2, r0
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	2b02      	cmp	r3, #2
 8001608:	d901      	bls.n	800160e <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 800160a:	2303      	movs	r3, #3
 800160c:	e027      	b.n	800165e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800160e:	4b16      	ldr	r3, [pc, #88]	; (8001668 <HAL_RCC_OscConfig+0x658>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001616:	2b00      	cmp	r3, #0
 8001618:	d1f0      	bne.n	80015fc <HAL_RCC_OscConfig+0x5ec>
 800161a:	e01f      	b.n	800165c <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001620:	2b01      	cmp	r3, #1
 8001622:	d101      	bne.n	8001628 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8001624:	2301      	movs	r3, #1
 8001626:	e01a      	b.n	800165e <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001628:	4b0f      	ldr	r3, [pc, #60]	; (8001668 <HAL_RCC_OscConfig+0x658>)
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001638:	429a      	cmp	r2, r3
 800163a:	d10d      	bne.n	8001658 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001646:	429a      	cmp	r2, r3
 8001648:	d106      	bne.n	8001658 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001654:	429a      	cmp	r2, r3
 8001656:	d001      	beq.n	800165c <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8001658:	2301      	movs	r3, #1
 800165a:	e000      	b.n	800165e <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 800165c:	2300      	movs	r3, #0
}
 800165e:	4618      	mov	r0, r3
 8001660:	3720      	adds	r7, #32
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	40023800 	.word	0x40023800
 800166c:	42470060 	.word	0x42470060

08001670 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b084      	sub	sp, #16
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d101      	bne.n	8001684 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001680:	2301      	movs	r3, #1
 8001682:	e11a      	b.n	80018ba <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001684:	4b8f      	ldr	r3, [pc, #572]	; (80018c4 <HAL_RCC_ClockConfig+0x254>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f003 0301 	and.w	r3, r3, #1
 800168c:	683a      	ldr	r2, [r7, #0]
 800168e:	429a      	cmp	r2, r3
 8001690:	d919      	bls.n	80016c6 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	2b01      	cmp	r3, #1
 8001696:	d105      	bne.n	80016a4 <HAL_RCC_ClockConfig+0x34>
 8001698:	4b8a      	ldr	r3, [pc, #552]	; (80018c4 <HAL_RCC_ClockConfig+0x254>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a89      	ldr	r2, [pc, #548]	; (80018c4 <HAL_RCC_ClockConfig+0x254>)
 800169e:	f043 0304 	orr.w	r3, r3, #4
 80016a2:	6013      	str	r3, [r2, #0]
 80016a4:	4b87      	ldr	r3, [pc, #540]	; (80018c4 <HAL_RCC_ClockConfig+0x254>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f023 0201 	bic.w	r2, r3, #1
 80016ac:	4985      	ldr	r1, [pc, #532]	; (80018c4 <HAL_RCC_ClockConfig+0x254>)
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	4313      	orrs	r3, r2
 80016b2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016b4:	4b83      	ldr	r3, [pc, #524]	; (80018c4 <HAL_RCC_ClockConfig+0x254>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f003 0301 	and.w	r3, r3, #1
 80016bc:	683a      	ldr	r2, [r7, #0]
 80016be:	429a      	cmp	r2, r3
 80016c0:	d001      	beq.n	80016c6 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 80016c2:	2301      	movs	r3, #1
 80016c4:	e0f9      	b.n	80018ba <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f003 0302 	and.w	r3, r3, #2
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d008      	beq.n	80016e4 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016d2:	4b7d      	ldr	r3, [pc, #500]	; (80018c8 <HAL_RCC_ClockConfig+0x258>)
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	689b      	ldr	r3, [r3, #8]
 80016de:	497a      	ldr	r1, [pc, #488]	; (80018c8 <HAL_RCC_ClockConfig+0x258>)
 80016e0:	4313      	orrs	r3, r2
 80016e2:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f003 0301 	and.w	r3, r3, #1
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	f000 808e 	beq.w	800180e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	2b02      	cmp	r3, #2
 80016f8:	d107      	bne.n	800170a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80016fa:	4b73      	ldr	r3, [pc, #460]	; (80018c8 <HAL_RCC_ClockConfig+0x258>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001702:	2b00      	cmp	r3, #0
 8001704:	d121      	bne.n	800174a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e0d7      	b.n	80018ba <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	2b03      	cmp	r3, #3
 8001710:	d107      	bne.n	8001722 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001712:	4b6d      	ldr	r3, [pc, #436]	; (80018c8 <HAL_RCC_ClockConfig+0x258>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800171a:	2b00      	cmp	r3, #0
 800171c:	d115      	bne.n	800174a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e0cb      	b.n	80018ba <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	2b01      	cmp	r3, #1
 8001728:	d107      	bne.n	800173a <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800172a:	4b67      	ldr	r3, [pc, #412]	; (80018c8 <HAL_RCC_ClockConfig+0x258>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 0302 	and.w	r3, r3, #2
 8001732:	2b00      	cmp	r3, #0
 8001734:	d109      	bne.n	800174a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001736:	2301      	movs	r3, #1
 8001738:	e0bf      	b.n	80018ba <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800173a:	4b63      	ldr	r3, [pc, #396]	; (80018c8 <HAL_RCC_ClockConfig+0x258>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001742:	2b00      	cmp	r3, #0
 8001744:	d101      	bne.n	800174a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e0b7      	b.n	80018ba <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800174a:	4b5f      	ldr	r3, [pc, #380]	; (80018c8 <HAL_RCC_ClockConfig+0x258>)
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	f023 0203 	bic.w	r2, r3, #3
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	495c      	ldr	r1, [pc, #368]	; (80018c8 <HAL_RCC_ClockConfig+0x258>)
 8001758:	4313      	orrs	r3, r2
 800175a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800175c:	f7ff f9d2 	bl	8000b04 <HAL_GetTick>
 8001760:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	2b02      	cmp	r3, #2
 8001768:	d112      	bne.n	8001790 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800176a:	e00a      	b.n	8001782 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800176c:	f7ff f9ca 	bl	8000b04 <HAL_GetTick>
 8001770:	4602      	mov	r2, r0
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	f241 3288 	movw	r2, #5000	; 0x1388
 800177a:	4293      	cmp	r3, r2
 800177c:	d901      	bls.n	8001782 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 800177e:	2303      	movs	r3, #3
 8001780:	e09b      	b.n	80018ba <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001782:	4b51      	ldr	r3, [pc, #324]	; (80018c8 <HAL_RCC_ClockConfig+0x258>)
 8001784:	689b      	ldr	r3, [r3, #8]
 8001786:	f003 030c 	and.w	r3, r3, #12
 800178a:	2b08      	cmp	r3, #8
 800178c:	d1ee      	bne.n	800176c <HAL_RCC_ClockConfig+0xfc>
 800178e:	e03e      	b.n	800180e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	2b03      	cmp	r3, #3
 8001796:	d112      	bne.n	80017be <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001798:	e00a      	b.n	80017b0 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800179a:	f7ff f9b3 	bl	8000b04 <HAL_GetTick>
 800179e:	4602      	mov	r2, r0
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	1ad3      	subs	r3, r2, r3
 80017a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d901      	bls.n	80017b0 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 80017ac:	2303      	movs	r3, #3
 80017ae:	e084      	b.n	80018ba <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017b0:	4b45      	ldr	r3, [pc, #276]	; (80018c8 <HAL_RCC_ClockConfig+0x258>)
 80017b2:	689b      	ldr	r3, [r3, #8]
 80017b4:	f003 030c 	and.w	r3, r3, #12
 80017b8:	2b0c      	cmp	r3, #12
 80017ba:	d1ee      	bne.n	800179a <HAL_RCC_ClockConfig+0x12a>
 80017bc:	e027      	b.n	800180e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	2b01      	cmp	r3, #1
 80017c4:	d11d      	bne.n	8001802 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80017c6:	e00a      	b.n	80017de <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017c8:	f7ff f99c 	bl	8000b04 <HAL_GetTick>
 80017cc:	4602      	mov	r2, r0
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d901      	bls.n	80017de <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 80017da:	2303      	movs	r3, #3
 80017dc:	e06d      	b.n	80018ba <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80017de:	4b3a      	ldr	r3, [pc, #232]	; (80018c8 <HAL_RCC_ClockConfig+0x258>)
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	f003 030c 	and.w	r3, r3, #12
 80017e6:	2b04      	cmp	r3, #4
 80017e8:	d1ee      	bne.n	80017c8 <HAL_RCC_ClockConfig+0x158>
 80017ea:	e010      	b.n	800180e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017ec:	f7ff f98a 	bl	8000b04 <HAL_GetTick>
 80017f0:	4602      	mov	r2, r0
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d901      	bls.n	8001802 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 80017fe:	2303      	movs	r3, #3
 8001800:	e05b      	b.n	80018ba <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001802:	4b31      	ldr	r3, [pc, #196]	; (80018c8 <HAL_RCC_ClockConfig+0x258>)
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	f003 030c 	and.w	r3, r3, #12
 800180a:	2b00      	cmp	r3, #0
 800180c:	d1ee      	bne.n	80017ec <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800180e:	4b2d      	ldr	r3, [pc, #180]	; (80018c4 <HAL_RCC_ClockConfig+0x254>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f003 0301 	and.w	r3, r3, #1
 8001816:	683a      	ldr	r2, [r7, #0]
 8001818:	429a      	cmp	r2, r3
 800181a:	d219      	bcs.n	8001850 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	2b01      	cmp	r3, #1
 8001820:	d105      	bne.n	800182e <HAL_RCC_ClockConfig+0x1be>
 8001822:	4b28      	ldr	r3, [pc, #160]	; (80018c4 <HAL_RCC_ClockConfig+0x254>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a27      	ldr	r2, [pc, #156]	; (80018c4 <HAL_RCC_ClockConfig+0x254>)
 8001828:	f043 0304 	orr.w	r3, r3, #4
 800182c:	6013      	str	r3, [r2, #0]
 800182e:	4b25      	ldr	r3, [pc, #148]	; (80018c4 <HAL_RCC_ClockConfig+0x254>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f023 0201 	bic.w	r2, r3, #1
 8001836:	4923      	ldr	r1, [pc, #140]	; (80018c4 <HAL_RCC_ClockConfig+0x254>)
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	4313      	orrs	r3, r2
 800183c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800183e:	4b21      	ldr	r3, [pc, #132]	; (80018c4 <HAL_RCC_ClockConfig+0x254>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f003 0301 	and.w	r3, r3, #1
 8001846:	683a      	ldr	r2, [r7, #0]
 8001848:	429a      	cmp	r2, r3
 800184a:	d001      	beq.n	8001850 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 800184c:	2301      	movs	r3, #1
 800184e:	e034      	b.n	80018ba <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f003 0304 	and.w	r3, r3, #4
 8001858:	2b00      	cmp	r3, #0
 800185a:	d008      	beq.n	800186e <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800185c:	4b1a      	ldr	r3, [pc, #104]	; (80018c8 <HAL_RCC_ClockConfig+0x258>)
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	4917      	ldr	r1, [pc, #92]	; (80018c8 <HAL_RCC_ClockConfig+0x258>)
 800186a:	4313      	orrs	r3, r2
 800186c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f003 0308 	and.w	r3, r3, #8
 8001876:	2b00      	cmp	r3, #0
 8001878:	d009      	beq.n	800188e <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800187a:	4b13      	ldr	r3, [pc, #76]	; (80018c8 <HAL_RCC_ClockConfig+0x258>)
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	691b      	ldr	r3, [r3, #16]
 8001886:	00db      	lsls	r3, r3, #3
 8001888:	490f      	ldr	r1, [pc, #60]	; (80018c8 <HAL_RCC_ClockConfig+0x258>)
 800188a:	4313      	orrs	r3, r2
 800188c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800188e:	f000 f823 	bl	80018d8 <HAL_RCC_GetSysClockFreq>
 8001892:	4602      	mov	r2, r0
 8001894:	4b0c      	ldr	r3, [pc, #48]	; (80018c8 <HAL_RCC_ClockConfig+0x258>)
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	091b      	lsrs	r3, r3, #4
 800189a:	f003 030f 	and.w	r3, r3, #15
 800189e:	490b      	ldr	r1, [pc, #44]	; (80018cc <HAL_RCC_ClockConfig+0x25c>)
 80018a0:	5ccb      	ldrb	r3, [r1, r3]
 80018a2:	fa22 f303 	lsr.w	r3, r2, r3
 80018a6:	4a0a      	ldr	r2, [pc, #40]	; (80018d0 <HAL_RCC_ClockConfig+0x260>)
 80018a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80018aa:	4b0a      	ldr	r3, [pc, #40]	; (80018d4 <HAL_RCC_ClockConfig+0x264>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff f8dc 	bl	8000a6c <HAL_InitTick>
 80018b4:	4603      	mov	r3, r0
 80018b6:	72fb      	strb	r3, [r7, #11]

  return status;
 80018b8:	7afb      	ldrb	r3, [r7, #11]
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3710      	adds	r7, #16
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	40023c00 	.word	0x40023c00
 80018c8:	40023800 	.word	0x40023800
 80018cc:	0800398c 	.word	0x0800398c
 80018d0:	20000000 	.word	0x20000000
 80018d4:	20000004 	.word	0x20000004

080018d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80018dc:	b092      	sub	sp, #72	; 0x48
 80018de:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 80018e0:	4b79      	ldr	r3, [pc, #484]	; (8001ac8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80018e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80018e8:	f003 030c 	and.w	r3, r3, #12
 80018ec:	2b0c      	cmp	r3, #12
 80018ee:	d00d      	beq.n	800190c <HAL_RCC_GetSysClockFreq+0x34>
 80018f0:	2b0c      	cmp	r3, #12
 80018f2:	f200 80d5 	bhi.w	8001aa0 <HAL_RCC_GetSysClockFreq+0x1c8>
 80018f6:	2b04      	cmp	r3, #4
 80018f8:	d002      	beq.n	8001900 <HAL_RCC_GetSysClockFreq+0x28>
 80018fa:	2b08      	cmp	r3, #8
 80018fc:	d003      	beq.n	8001906 <HAL_RCC_GetSysClockFreq+0x2e>
 80018fe:	e0cf      	b.n	8001aa0 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001900:	4b72      	ldr	r3, [pc, #456]	; (8001acc <HAL_RCC_GetSysClockFreq+0x1f4>)
 8001902:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8001904:	e0da      	b.n	8001abc <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001906:	4b72      	ldr	r3, [pc, #456]	; (8001ad0 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8001908:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800190a:	e0d7      	b.n	8001abc <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800190c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800190e:	0c9b      	lsrs	r3, r3, #18
 8001910:	f003 020f 	and.w	r2, r3, #15
 8001914:	4b6f      	ldr	r3, [pc, #444]	; (8001ad4 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8001916:	5c9b      	ldrb	r3, [r3, r2]
 8001918:	63bb      	str	r3, [r7, #56]	; 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800191a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800191c:	0d9b      	lsrs	r3, r3, #22
 800191e:	f003 0303 	and.w	r3, r3, #3
 8001922:	3301      	adds	r3, #1
 8001924:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001926:	4b68      	ldr	r3, [pc, #416]	; (8001ac8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001928:	689b      	ldr	r3, [r3, #8]
 800192a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800192e:	2b00      	cmp	r3, #0
 8001930:	d05d      	beq.n	80019ee <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001932:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001934:	2200      	movs	r2, #0
 8001936:	4618      	mov	r0, r3
 8001938:	4611      	mov	r1, r2
 800193a:	4604      	mov	r4, r0
 800193c:	460d      	mov	r5, r1
 800193e:	4622      	mov	r2, r4
 8001940:	462b      	mov	r3, r5
 8001942:	f04f 0000 	mov.w	r0, #0
 8001946:	f04f 0100 	mov.w	r1, #0
 800194a:	0159      	lsls	r1, r3, #5
 800194c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001950:	0150      	lsls	r0, r2, #5
 8001952:	4602      	mov	r2, r0
 8001954:	460b      	mov	r3, r1
 8001956:	4621      	mov	r1, r4
 8001958:	1a51      	subs	r1, r2, r1
 800195a:	6139      	str	r1, [r7, #16]
 800195c:	4629      	mov	r1, r5
 800195e:	eb63 0301 	sbc.w	r3, r3, r1
 8001962:	617b      	str	r3, [r7, #20]
 8001964:	f04f 0200 	mov.w	r2, #0
 8001968:	f04f 0300 	mov.w	r3, #0
 800196c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001970:	4659      	mov	r1, fp
 8001972:	018b      	lsls	r3, r1, #6
 8001974:	4651      	mov	r1, sl
 8001976:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800197a:	4651      	mov	r1, sl
 800197c:	018a      	lsls	r2, r1, #6
 800197e:	46d4      	mov	ip, sl
 8001980:	ebb2 080c 	subs.w	r8, r2, ip
 8001984:	4659      	mov	r1, fp
 8001986:	eb63 0901 	sbc.w	r9, r3, r1
 800198a:	f04f 0200 	mov.w	r2, #0
 800198e:	f04f 0300 	mov.w	r3, #0
 8001992:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001996:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800199a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800199e:	4690      	mov	r8, r2
 80019a0:	4699      	mov	r9, r3
 80019a2:	4623      	mov	r3, r4
 80019a4:	eb18 0303 	adds.w	r3, r8, r3
 80019a8:	60bb      	str	r3, [r7, #8]
 80019aa:	462b      	mov	r3, r5
 80019ac:	eb49 0303 	adc.w	r3, r9, r3
 80019b0:	60fb      	str	r3, [r7, #12]
 80019b2:	f04f 0200 	mov.w	r2, #0
 80019b6:	f04f 0300 	mov.w	r3, #0
 80019ba:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80019be:	4629      	mov	r1, r5
 80019c0:	024b      	lsls	r3, r1, #9
 80019c2:	4620      	mov	r0, r4
 80019c4:	4629      	mov	r1, r5
 80019c6:	4604      	mov	r4, r0
 80019c8:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 80019cc:	4601      	mov	r1, r0
 80019ce:	024a      	lsls	r2, r1, #9
 80019d0:	4610      	mov	r0, r2
 80019d2:	4619      	mov	r1, r3
 80019d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019d6:	2200      	movs	r2, #0
 80019d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80019da:	62fa      	str	r2, [r7, #44]	; 0x2c
 80019dc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80019e0:	f7fe fbcc 	bl	800017c <__aeabi_uldivmod>
 80019e4:	4602      	mov	r2, r0
 80019e6:	460b      	mov	r3, r1
 80019e8:	4613      	mov	r3, r2
 80019ea:	647b      	str	r3, [r7, #68]	; 0x44
 80019ec:	e055      	b.n	8001a9a <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80019ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80019f0:	2200      	movs	r2, #0
 80019f2:	623b      	str	r3, [r7, #32]
 80019f4:	627a      	str	r2, [r7, #36]	; 0x24
 80019f6:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80019fa:	4642      	mov	r2, r8
 80019fc:	464b      	mov	r3, r9
 80019fe:	f04f 0000 	mov.w	r0, #0
 8001a02:	f04f 0100 	mov.w	r1, #0
 8001a06:	0159      	lsls	r1, r3, #5
 8001a08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a0c:	0150      	lsls	r0, r2, #5
 8001a0e:	4602      	mov	r2, r0
 8001a10:	460b      	mov	r3, r1
 8001a12:	46c4      	mov	ip, r8
 8001a14:	ebb2 0a0c 	subs.w	sl, r2, ip
 8001a18:	4640      	mov	r0, r8
 8001a1a:	4649      	mov	r1, r9
 8001a1c:	468c      	mov	ip, r1
 8001a1e:	eb63 0b0c 	sbc.w	fp, r3, ip
 8001a22:	f04f 0200 	mov.w	r2, #0
 8001a26:	f04f 0300 	mov.w	r3, #0
 8001a2a:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001a2e:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001a32:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001a36:	ebb2 040a 	subs.w	r4, r2, sl
 8001a3a:	eb63 050b 	sbc.w	r5, r3, fp
 8001a3e:	f04f 0200 	mov.w	r2, #0
 8001a42:	f04f 0300 	mov.w	r3, #0
 8001a46:	00eb      	lsls	r3, r5, #3
 8001a48:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a4c:	00e2      	lsls	r2, r4, #3
 8001a4e:	4614      	mov	r4, r2
 8001a50:	461d      	mov	r5, r3
 8001a52:	4603      	mov	r3, r0
 8001a54:	18e3      	adds	r3, r4, r3
 8001a56:	603b      	str	r3, [r7, #0]
 8001a58:	460b      	mov	r3, r1
 8001a5a:	eb45 0303 	adc.w	r3, r5, r3
 8001a5e:	607b      	str	r3, [r7, #4]
 8001a60:	f04f 0200 	mov.w	r2, #0
 8001a64:	f04f 0300 	mov.w	r3, #0
 8001a68:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a6c:	4629      	mov	r1, r5
 8001a6e:	028b      	lsls	r3, r1, #10
 8001a70:	4620      	mov	r0, r4
 8001a72:	4629      	mov	r1, r5
 8001a74:	4604      	mov	r4, r0
 8001a76:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8001a7a:	4601      	mov	r1, r0
 8001a7c:	028a      	lsls	r2, r1, #10
 8001a7e:	4610      	mov	r0, r2
 8001a80:	4619      	mov	r1, r3
 8001a82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a84:	2200      	movs	r2, #0
 8001a86:	61bb      	str	r3, [r7, #24]
 8001a88:	61fa      	str	r2, [r7, #28]
 8001a8a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a8e:	f7fe fb75 	bl	800017c <__aeabi_uldivmod>
 8001a92:	4602      	mov	r2, r0
 8001a94:	460b      	mov	r3, r1
 8001a96:	4613      	mov	r3, r2
 8001a98:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllvco;
 8001a9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a9c:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8001a9e:	e00d      	b.n	8001abc <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001aa0:	4b09      	ldr	r3, [pc, #36]	; (8001ac8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	0b5b      	lsrs	r3, r3, #13
 8001aa6:	f003 0307 	and.w	r3, r3, #7
 8001aaa:	633b      	str	r3, [r7, #48]	; 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001aae:	3301      	adds	r3, #1
 8001ab0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab8:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8001aba:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001abc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3748      	adds	r7, #72	; 0x48
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ac8:	40023800 	.word	0x40023800
 8001acc:	00f42400 	.word	0x00f42400
 8001ad0:	007a1200 	.word	0x007a1200
 8001ad4:	08003980 	.word	0x08003980

08001ad8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001adc:	4b02      	ldr	r3, [pc, #8]	; (8001ae8 <HAL_RCC_GetHCLKFreq+0x10>)
 8001ade:	681b      	ldr	r3, [r3, #0]
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bc80      	pop	{r7}
 8001ae6:	4770      	bx	lr
 8001ae8:	20000000 	.word	0x20000000

08001aec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001af0:	f7ff fff2 	bl	8001ad8 <HAL_RCC_GetHCLKFreq>
 8001af4:	4602      	mov	r2, r0
 8001af6:	4b05      	ldr	r3, [pc, #20]	; (8001b0c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	0a1b      	lsrs	r3, r3, #8
 8001afc:	f003 0307 	and.w	r3, r3, #7
 8001b00:	4903      	ldr	r1, [pc, #12]	; (8001b10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b02:	5ccb      	ldrb	r3, [r1, r3]
 8001b04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	40023800 	.word	0x40023800
 8001b10:	0800399c 	.word	0x0800399c

08001b14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b18:	f7ff ffde 	bl	8001ad8 <HAL_RCC_GetHCLKFreq>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	4b05      	ldr	r3, [pc, #20]	; (8001b34 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	0adb      	lsrs	r3, r3, #11
 8001b24:	f003 0307 	and.w	r3, r3, #7
 8001b28:	4903      	ldr	r1, [pc, #12]	; (8001b38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b2a:	5ccb      	ldrb	r3, [r1, r3]
 8001b2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	40023800 	.word	0x40023800
 8001b38:	0800399c 	.word	0x0800399c

08001b3c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b087      	sub	sp, #28
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001b44:	2300      	movs	r3, #0
 8001b46:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001b48:	4b29      	ldr	r3, [pc, #164]	; (8001bf0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d12c      	bne.n	8001bae <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001b54:	4b26      	ldr	r3, [pc, #152]	; (8001bf0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d005      	beq.n	8001b6c <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001b60:	4b24      	ldr	r3, [pc, #144]	; (8001bf4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8001b68:	617b      	str	r3, [r7, #20]
 8001b6a:	e016      	b.n	8001b9a <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b6c:	4b20      	ldr	r3, [pc, #128]	; (8001bf0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b70:	4a1f      	ldr	r2, [pc, #124]	; (8001bf0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001b72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b76:	6253      	str	r3, [r2, #36]	; 0x24
 8001b78:	4b1d      	ldr	r3, [pc, #116]	; (8001bf0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b80:	60fb      	str	r3, [r7, #12]
 8001b82:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001b84:	4b1b      	ldr	r3, [pc, #108]	; (8001bf4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8001b8c:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b8e:	4b18      	ldr	r3, [pc, #96]	; (8001bf0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b92:	4a17      	ldr	r2, [pc, #92]	; (8001bf0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001b94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b98:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8001ba0:	d105      	bne.n	8001bae <RCC_SetFlashLatencyFromMSIRange+0x72>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001ba8:	d101      	bne.n	8001bae <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8001baa:	2301      	movs	r3, #1
 8001bac:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d105      	bne.n	8001bc0 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8001bb4:	4b10      	ldr	r3, [pc, #64]	; (8001bf8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a0f      	ldr	r2, [pc, #60]	; (8001bf8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001bba:	f043 0304 	orr.w	r3, r3, #4
 8001bbe:	6013      	str	r3, [r2, #0]
 8001bc0:	4b0d      	ldr	r3, [pc, #52]	; (8001bf8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f023 0201 	bic.w	r2, r3, #1
 8001bc8:	490b      	ldr	r1, [pc, #44]	; (8001bf8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001bd0:	4b09      	ldr	r3, [pc, #36]	; (8001bf8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f003 0301 	and.w	r3, r3, #1
 8001bd8:	693a      	ldr	r2, [r7, #16]
 8001bda:	429a      	cmp	r2, r3
 8001bdc:	d001      	beq.n	8001be2 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e000      	b.n	8001be4 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8001be2:	2300      	movs	r3, #0
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	371c      	adds	r7, #28
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bc80      	pop	{r7}
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop
 8001bf0:	40023800 	.word	0x40023800
 8001bf4:	40007000 	.word	0x40007000
 8001bf8:	40023c00 	.word	0x40023c00

08001bfc <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b086      	sub	sp, #24
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f003 0301 	and.w	r3, r3, #1
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d106      	bne.n	8001c1e <HAL_RCCEx_PeriphCLKConfig+0x22>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f003 0302 	and.w	r3, r3, #2
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	f000 80ed 	beq.w	8001df8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c22:	4b78      	ldr	r3, [pc, #480]	; (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8001c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d10d      	bne.n	8001c4a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c2e:	4b75      	ldr	r3, [pc, #468]	; (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8001c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c32:	4a74      	ldr	r2, [pc, #464]	; (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8001c34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c38:	6253      	str	r3, [r2, #36]	; 0x24
 8001c3a:	4b72      	ldr	r3, [pc, #456]	; (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8001c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c42:	60bb      	str	r3, [r7, #8]
 8001c44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c46:	2301      	movs	r3, #1
 8001c48:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c4a:	4b6f      	ldr	r3, [pc, #444]	; (8001e08 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d118      	bne.n	8001c88 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c56:	4b6c      	ldr	r3, [pc, #432]	; (8001e08 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4a6b      	ldr	r2, [pc, #428]	; (8001e08 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8001c5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c62:	f7fe ff4f 	bl	8000b04 <HAL_GetTick>
 8001c66:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c68:	e008      	b.n	8001c7c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c6a:	f7fe ff4b 	bl	8000b04 <HAL_GetTick>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	2b64      	cmp	r3, #100	; 0x64
 8001c76:	d901      	bls.n	8001c7c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001c78:	2303      	movs	r3, #3
 8001c7a:	e0be      	b.n	8001dfa <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c7c:	4b62      	ldr	r3, [pc, #392]	; (8001e08 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d0f0      	beq.n	8001c6a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001c88:	4b5e      	ldr	r3, [pc, #376]	; (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8001c90:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8001c9a:	68fa      	ldr	r2, [r7, #12]
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	d106      	bne.n	8001cae <HAL_RCCEx_PeriphCLKConfig+0xb2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8001ca8:	68fa      	ldr	r2, [r7, #12]
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d00f      	beq.n	8001cce <HAL_RCCEx_PeriphCLKConfig+0xd2>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001cb6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8001cba:	d108      	bne.n	8001cce <HAL_RCCEx_PeriphCLKConfig+0xd2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001cbc:	4b51      	ldr	r3, [pc, #324]	; (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cc4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001cc8:	d101      	bne.n	8001cce <HAL_RCCEx_PeriphCLKConfig+0xd2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e095      	b.n	8001dfa <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001cce:	4b4d      	ldr	r3, [pc, #308]	; (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8001cd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cd2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001cd6:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d041      	beq.n	8001d62 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001ce6:	68fa      	ldr	r2, [r7, #12]
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d005      	beq.n	8001cf8 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f003 0301 	and.w	r3, r3, #1
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d10c      	bne.n	8001d12 <HAL_RCCEx_PeriphCLKConfig+0x116>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d00:	68fa      	ldr	r2, [r7, #12]
 8001d02:	429a      	cmp	r2, r3
 8001d04:	d02d      	beq.n	8001d62 <HAL_RCCEx_PeriphCLKConfig+0x166>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 0302 	and.w	r3, r3, #2
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d027      	beq.n	8001d62 <HAL_RCCEx_PeriphCLKConfig+0x166>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001d12:	4b3c      	ldr	r3, [pc, #240]	; (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8001d14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d16:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001d1a:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001d1c:	4b3b      	ldr	r3, [pc, #236]	; (8001e0c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8001d1e:	2201      	movs	r2, #1
 8001d20:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001d22:	4b3a      	ldr	r3, [pc, #232]	; (8001e0c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	601a      	str	r2, [r3, #0]

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001d28:	4a36      	ldr	r2, [pc, #216]	; (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	6353      	str	r3, [r2, #52]	; 0x34

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d014      	beq.n	8001d62 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d38:	f7fe fee4 	bl	8000b04 <HAL_GetTick>
 8001d3c:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d3e:	e00a      	b.n	8001d56 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d40:	f7fe fee0 	bl	8000b04 <HAL_GetTick>
 8001d44:	4602      	mov	r2, r0
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d901      	bls.n	8001d56 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8001d52:	2303      	movs	r3, #3
 8001d54:	e051      	b.n	8001dfa <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001d56:	4b2b      	ldr	r3, [pc, #172]	; (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8001d58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d0ee      	beq.n	8001d40 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f003 0302 	and.w	r3, r3, #2
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d01a      	beq.n	8001da4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d76:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8001d7a:	d10a      	bne.n	8001d92 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8001d7c:	4b21      	ldr	r3, [pc, #132]	; (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8001d8c:	491d      	ldr	r1, [pc, #116]	; (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	600b      	str	r3, [r1, #0]
 8001d92:	4b1c      	ldr	r3, [pc, #112]	; (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8001d94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d9e:	4919      	ldr	r1, [pc, #100]	; (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8001da0:	4313      	orrs	r3, r2
 8001da2:	634b      	str	r3, [r1, #52]	; 0x34
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f003 0301 	and.w	r3, r3, #1
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d01a      	beq.n	8001de6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001db8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8001dbc:	d10a      	bne.n	8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8001dbe:	4b11      	ldr	r3, [pc, #68]	; (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8001dce:	490d      	ldr	r1, [pc, #52]	; (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	600b      	str	r3, [r1, #0]
 8001dd4:	4b0b      	ldr	r3, [pc, #44]	; (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8001dd6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001de0:	4908      	ldr	r1, [pc, #32]	; (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8001de2:	4313      	orrs	r3, r2
 8001de4:	634b      	str	r3, [r1, #52]	; 0x34
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001de6:	7dfb      	ldrb	r3, [r7, #23]
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d105      	bne.n	8001df8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dec:	4b05      	ldr	r3, [pc, #20]	; (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8001dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001df0:	4a04      	ldr	r2, [pc, #16]	; (8001e04 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8001df2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001df6:	6253      	str	r3, [r2, #36]	; 0x24
    }
  }

  return HAL_OK;
 8001df8:	2300      	movs	r3, #0
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3718      	adds	r7, #24
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	40023800 	.word	0x40023800
 8001e08:	40007000 	.word	0x40007000
 8001e0c:	424706dc 	.word	0x424706dc

08001e10 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b084      	sub	sp, #16
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d101      	bne.n	8001e26 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e073      	b.n	8001f0e <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	7f5b      	ldrb	r3, [r3, #29]
 8001e2a:	b2db      	uxtb	r3, r3
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d105      	bne.n	8001e3c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2200      	movs	r2, #0
 8001e34:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	f7fe fcba 	bl	80007b0 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2202      	movs	r2, #2
 8001e40:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	f003 0310 	and.w	r3, r3, #16
 8001e4c:	2b10      	cmp	r3, #16
 8001e4e:	d055      	beq.n	8001efc <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	22ca      	movs	r2, #202	; 0xca
 8001e56:	625a      	str	r2, [r3, #36]	; 0x24
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	2253      	movs	r2, #83	; 0x53
 8001e5e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	f000 fa48 	bl	80022f6 <RTC_EnterInitMode>
 8001e66:	4603      	mov	r3, r0
 8001e68:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8001e6a:	7bfb      	ldrb	r3, [r7, #15]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d12c      	bne.n	8001eca <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	687a      	ldr	r2, [r7, #4]
 8001e78:	6812      	ldr	r2, [r2, #0]
 8001e7a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8001e7e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001e82:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	6899      	ldr	r1, [r3, #8]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	685a      	ldr	r2, [r3, #4]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	691b      	ldr	r3, [r3, #16]
 8001e92:	431a      	orrs	r2, r3
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	695b      	ldr	r3, [r3, #20]
 8001e98:	431a      	orrs	r2, r3
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	430a      	orrs	r2, r1
 8001ea0:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	687a      	ldr	r2, [r7, #4]
 8001ea8:	68d2      	ldr	r2, [r2, #12]
 8001eaa:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	6919      	ldr	r1, [r3, #16]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	041a      	lsls	r2, r3, #16
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	430a      	orrs	r2, r1
 8001ebe:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8001ec0:	6878      	ldr	r0, [r7, #4]
 8001ec2:	f000 fa4f 	bl	8002364 <RTC_ExitInitMode>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8001eca:	7bfb      	ldrb	r3, [r7, #15]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d110      	bne.n	8001ef2 <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001ede:	641a      	str	r2, [r3, #64]	; 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	699a      	ldr	r2, [r3, #24]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	430a      	orrs	r2, r1
 8001ef0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	22ff      	movs	r2, #255	; 0xff
 8001ef8:	625a      	str	r2, [r3, #36]	; 0x24
 8001efa:	e001      	b.n	8001f00 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8001efc:	2300      	movs	r3, #0
 8001efe:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8001f00:	7bfb      	ldrb	r3, [r7, #15]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d102      	bne.n	8001f0c <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2201      	movs	r2, #1
 8001f0a:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8001f0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3710      	adds	r7, #16
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001f16:	b590      	push	{r4, r7, lr}
 8001f18:	b087      	sub	sp, #28
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	60f8      	str	r0, [r7, #12]
 8001f1e:	60b9      	str	r1, [r7, #8]
 8001f20:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8001f22:	2300      	movs	r3, #0
 8001f24:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	7f1b      	ldrb	r3, [r3, #28]
 8001f2a:	2b01      	cmp	r3, #1
 8001f2c:	d101      	bne.n	8001f32 <HAL_RTC_SetTime+0x1c>
 8001f2e:	2302      	movs	r3, #2
 8001f30:	e087      	b.n	8002042 <HAL_RTC_SetTime+0x12c>
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	2201      	movs	r2, #1
 8001f36:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	2202      	movs	r2, #2
 8001f3c:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d126      	bne.n	8001f92 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d102      	bne.n	8001f58 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	2200      	movs	r2, #0
 8001f56:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f000 fa26 	bl	80023ae <RTC_ByteToBcd2>
 8001f62:	4603      	mov	r3, r0
 8001f64:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8001f66:	68bb      	ldr	r3, [r7, #8]
 8001f68:	785b      	ldrb	r3, [r3, #1]
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f000 fa1f 	bl	80023ae <RTC_ByteToBcd2>
 8001f70:	4603      	mov	r3, r0
 8001f72:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001f74:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	789b      	ldrb	r3, [r3, #2]
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f000 fa17 	bl	80023ae <RTC_ByteToBcd2>
 8001f80:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8001f82:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	78db      	ldrb	r3, [r3, #3]
 8001f8a:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	617b      	str	r3, [r7, #20]
 8001f90:	e018      	b.n	8001fc4 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d102      	bne.n	8001fa6 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001fa6:	68bb      	ldr	r3, [r7, #8]
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	785b      	ldrb	r3, [r3, #1]
 8001fb0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001fb2:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8001fb4:	68ba      	ldr	r2, [r7, #8]
 8001fb6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8001fb8:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	78db      	ldrb	r3, [r3, #3]
 8001fbe:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	22ca      	movs	r2, #202	; 0xca
 8001fca:	625a      	str	r2, [r3, #36]	; 0x24
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	2253      	movs	r2, #83	; 0x53
 8001fd2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8001fd4:	68f8      	ldr	r0, [r7, #12]
 8001fd6:	f000 f98e 	bl	80022f6 <RTC_EnterInitMode>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8001fde:	7cfb      	ldrb	r3, [r7, #19]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d120      	bne.n	8002026 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8001fee:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8001ff2:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	689a      	ldr	r2, [r3, #8]
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002002:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	6899      	ldr	r1, [r3, #8]
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	68da      	ldr	r2, [r3, #12]
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	691b      	ldr	r3, [r3, #16]
 8002012:	431a      	orrs	r2, r3
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	430a      	orrs	r2, r1
 800201a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800201c:	68f8      	ldr	r0, [r7, #12]
 800201e:	f000 f9a1 	bl	8002364 <RTC_ExitInitMode>
 8002022:	4603      	mov	r3, r0
 8002024:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8002026:	7cfb      	ldrb	r3, [r7, #19]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d102      	bne.n	8002032 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	2201      	movs	r2, #1
 8002030:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	22ff      	movs	r2, #255	; 0xff
 8002038:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	2200      	movs	r2, #0
 800203e:	771a      	strb	r2, [r3, #28]

  return status;
 8002040:	7cfb      	ldrb	r3, [r7, #19]
}
 8002042:	4618      	mov	r0, r3
 8002044:	371c      	adds	r7, #28
 8002046:	46bd      	mov	sp, r7
 8002048:	bd90      	pop	{r4, r7, pc}

0800204a <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b086      	sub	sp, #24
 800204e:	af00      	add	r7, sp, #0
 8002050:	60f8      	str	r0, [r7, #12]
 8002052:	60b9      	str	r1, [r7, #8]
 8002054:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002056:	2300      	movs	r3, #0
 8002058:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

#if defined(RTC_SUBSECOND_SUPPORT)
  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	691b      	ldr	r3, [r3, #16]
 800206a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	609a      	str	r2, [r3, #8]
#endif /* RTC_SUBSECOND_SUPPORT */

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800207c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002080:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	0c1b      	lsrs	r3, r3, #16
 8002086:	b2db      	uxtb	r3, r3
 8002088:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800208c:	b2da      	uxtb	r2, r3
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	0a1b      	lsrs	r3, r3, #8
 8002096:	b2db      	uxtb	r3, r3
 8002098:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800209c:	b2da      	uxtb	r2, r3
 800209e:	68bb      	ldr	r3, [r7, #8]
 80020a0:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80020aa:	b2da      	uxtb	r2, r3
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	0d9b      	lsrs	r3, r3, #22
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	f003 0301 	and.w	r3, r3, #1
 80020ba:	b2da      	uxtb	r2, r3
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d11a      	bne.n	80020fc <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80020c6:	68bb      	ldr	r3, [r7, #8]
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	4618      	mov	r0, r3
 80020cc:	f000 f98c 	bl	80023e8 <RTC_Bcd2ToByte>
 80020d0:	4603      	mov	r3, r0
 80020d2:	461a      	mov	r2, r3
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	785b      	ldrb	r3, [r3, #1]
 80020dc:	4618      	mov	r0, r3
 80020de:	f000 f983 	bl	80023e8 <RTC_Bcd2ToByte>
 80020e2:	4603      	mov	r3, r0
 80020e4:	461a      	mov	r2, r3
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80020ea:	68bb      	ldr	r3, [r7, #8]
 80020ec:	789b      	ldrb	r3, [r3, #2]
 80020ee:	4618      	mov	r0, r3
 80020f0:	f000 f97a 	bl	80023e8 <RTC_Bcd2ToByte>
 80020f4:	4603      	mov	r3, r0
 80020f6:	461a      	mov	r2, r3
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80020fc:	2300      	movs	r3, #0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3718      	adds	r7, #24
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}

08002106 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002106:	b590      	push	{r4, r7, lr}
 8002108:	b087      	sub	sp, #28
 800210a:	af00      	add	r7, sp, #0
 800210c:	60f8      	str	r0, [r7, #12]
 800210e:	60b9      	str	r1, [r7, #8]
 8002110:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002112:	2300      	movs	r3, #0
 8002114:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	7f1b      	ldrb	r3, [r3, #28]
 800211a:	2b01      	cmp	r3, #1
 800211c:	d101      	bne.n	8002122 <HAL_RTC_SetDate+0x1c>
 800211e:	2302      	movs	r3, #2
 8002120:	e071      	b.n	8002206 <HAL_RTC_SetDate+0x100>
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2201      	movs	r2, #1
 8002126:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2202      	movs	r2, #2
 800212c:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d10e      	bne.n	8002152 <HAL_RTC_SetDate+0x4c>
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	785b      	ldrb	r3, [r3, #1]
 8002138:	f003 0310 	and.w	r3, r3, #16
 800213c:	2b00      	cmp	r3, #0
 800213e:	d008      	beq.n	8002152 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	785b      	ldrb	r3, [r3, #1]
 8002144:	f023 0310 	bic.w	r3, r3, #16
 8002148:	b2db      	uxtb	r3, r3
 800214a:	330a      	adds	r3, #10
 800214c:	b2da      	uxtb	r2, r3
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d11c      	bne.n	8002192 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	78db      	ldrb	r3, [r3, #3]
 800215c:	4618      	mov	r0, r3
 800215e:	f000 f926 	bl	80023ae <RTC_ByteToBcd2>
 8002162:	4603      	mov	r3, r0
 8002164:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	785b      	ldrb	r3, [r3, #1]
 800216a:	4618      	mov	r0, r3
 800216c:	f000 f91f 	bl	80023ae <RTC_ByteToBcd2>
 8002170:	4603      	mov	r3, r0
 8002172:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002174:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	789b      	ldrb	r3, [r3, #2]
 800217a:	4618      	mov	r0, r3
 800217c:	f000 f917 	bl	80023ae <RTC_ByteToBcd2>
 8002180:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002182:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	781b      	ldrb	r3, [r3, #0]
 800218a:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800218c:	4313      	orrs	r3, r2
 800218e:	617b      	str	r3, [r7, #20]
 8002190:	e00e      	b.n	80021b0 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	78db      	ldrb	r3, [r3, #3]
 8002196:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	785b      	ldrb	r3, [r3, #1]
 800219c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800219e:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80021a0:	68ba      	ldr	r2, [r7, #8]
 80021a2:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80021a4:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	781b      	ldrb	r3, [r3, #0]
 80021aa:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80021ac:	4313      	orrs	r3, r2
 80021ae:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	22ca      	movs	r2, #202	; 0xca
 80021b6:	625a      	str	r2, [r3, #36]	; 0x24
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2253      	movs	r2, #83	; 0x53
 80021be:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80021c0:	68f8      	ldr	r0, [r7, #12]
 80021c2:	f000 f898 	bl	80022f6 <RTC_EnterInitMode>
 80021c6:	4603      	mov	r3, r0
 80021c8:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80021ca:	7cfb      	ldrb	r3, [r7, #19]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d10c      	bne.n	80021ea <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80021da:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80021de:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80021e0:	68f8      	ldr	r0, [r7, #12]
 80021e2:	f000 f8bf 	bl	8002364 <RTC_ExitInitMode>
 80021e6:	4603      	mov	r3, r0
 80021e8:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80021ea:	7cfb      	ldrb	r3, [r7, #19]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d102      	bne.n	80021f6 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2201      	movs	r2, #1
 80021f4:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	22ff      	movs	r2, #255	; 0xff
 80021fc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2200      	movs	r2, #0
 8002202:	771a      	strb	r2, [r3, #28]

  return status;
 8002204:	7cfb      	ldrb	r3, [r7, #19]
}
 8002206:	4618      	mov	r0, r3
 8002208:	371c      	adds	r7, #28
 800220a:	46bd      	mov	sp, r7
 800220c:	bd90      	pop	{r4, r7, pc}

0800220e <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800220e:	b580      	push	{r7, lr}
 8002210:	b086      	sub	sp, #24
 8002212:	af00      	add	r7, sp, #0
 8002214:	60f8      	str	r0, [r7, #12]
 8002216:	60b9      	str	r1, [r7, #8]
 8002218:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800221a:	2300      	movs	r3, #0
 800221c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002228:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800222c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	0c1b      	lsrs	r3, r3, #16
 8002232:	b2da      	uxtb	r2, r3
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	0a1b      	lsrs	r3, r3, #8
 800223c:	b2db      	uxtb	r3, r3
 800223e:	f003 031f 	and.w	r3, r3, #31
 8002242:	b2da      	uxtb	r2, r3
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	b2db      	uxtb	r3, r3
 800224c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002250:	b2da      	uxtb	r2, r3
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	0b5b      	lsrs	r3, r3, #13
 800225a:	b2db      	uxtb	r3, r3
 800225c:	f003 0307 	and.w	r3, r3, #7
 8002260:	b2da      	uxtb	r2, r3
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d11a      	bne.n	80022a2 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	78db      	ldrb	r3, [r3, #3]
 8002270:	4618      	mov	r0, r3
 8002272:	f000 f8b9 	bl	80023e8 <RTC_Bcd2ToByte>
 8002276:	4603      	mov	r3, r0
 8002278:	461a      	mov	r2, r3
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	785b      	ldrb	r3, [r3, #1]
 8002282:	4618      	mov	r0, r3
 8002284:	f000 f8b0 	bl	80023e8 <RTC_Bcd2ToByte>
 8002288:	4603      	mov	r3, r0
 800228a:	461a      	mov	r2, r3
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	789b      	ldrb	r3, [r3, #2]
 8002294:	4618      	mov	r0, r3
 8002296:	f000 f8a7 	bl	80023e8 <RTC_Bcd2ToByte>
 800229a:	4603      	mov	r3, r0
 800229c:	461a      	mov	r2, r3
 800229e:	68bb      	ldr	r3, [r7, #8]
 80022a0:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80022a2:	2300      	movs	r3, #0
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3718      	adds	r7, #24
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}

080022ac <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b084      	sub	sp, #16
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80022b4:	2300      	movs	r3, #0
 80022b6:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f64f 7257 	movw	r2, #65367	; 0xff57
 80022c0:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80022c2:	f7fe fc1f 	bl	8000b04 <HAL_GetTick>
 80022c6:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80022c8:	e009      	b.n	80022de <HAL_RTC_WaitForSynchro+0x32>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80022ca:	f7fe fc1b 	bl	8000b04 <HAL_GetTick>
 80022ce:	4602      	mov	r2, r0
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	1ad3      	subs	r3, r2, r3
 80022d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80022d8:	d901      	bls.n	80022de <HAL_RTC_WaitForSynchro+0x32>
    {
      return HAL_TIMEOUT;
 80022da:	2303      	movs	r3, #3
 80022dc:	e007      	b.n	80022ee <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	f003 0320 	and.w	r3, r3, #32
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d0ee      	beq.n	80022ca <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 80022ec:	2300      	movs	r3, #0
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3710      	adds	r7, #16
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}

080022f6 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80022f6:	b580      	push	{r7, lr}
 80022f8:	b084      	sub	sp, #16
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80022fe:	2300      	movs	r3, #0
 8002300:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002302:	2300      	movs	r3, #0
 8002304:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	68db      	ldr	r3, [r3, #12]
 800230c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002310:	2b00      	cmp	r3, #0
 8002312:	d122      	bne.n	800235a <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	68da      	ldr	r2, [r3, #12]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002322:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002324:	f7fe fbee 	bl	8000b04 <HAL_GetTick>
 8002328:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800232a:	e00c      	b.n	8002346 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800232c:	f7fe fbea 	bl	8000b04 <HAL_GetTick>
 8002330:	4602      	mov	r2, r0
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800233a:	d904      	bls.n	8002346 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2204      	movs	r2, #4
 8002340:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8002342:	2301      	movs	r3, #1
 8002344:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	68db      	ldr	r3, [r3, #12]
 800234c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002350:	2b00      	cmp	r3, #0
 8002352:	d102      	bne.n	800235a <RTC_EnterInitMode+0x64>
 8002354:	7bfb      	ldrb	r3, [r7, #15]
 8002356:	2b01      	cmp	r3, #1
 8002358:	d1e8      	bne.n	800232c <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800235a:	7bfb      	ldrb	r3, [r7, #15]
}
 800235c:	4618      	mov	r0, r3
 800235e:	3710      	adds	r7, #16
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800236c:	2300      	movs	r3, #0
 800236e:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	68da      	ldr	r2, [r3, #12]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800237e:	60da      	str	r2, [r3, #12]

#if defined(RTC_CR_BYPSHAD)
  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f003 0320 	and.w	r3, r3, #32
 800238a:	2b00      	cmp	r3, #0
 800238c:	d10a      	bne.n	80023a4 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f7ff ff8c 	bl	80022ac <HAL_RTC_WaitForSynchro>
 8002394:	4603      	mov	r3, r0
 8002396:	2b00      	cmp	r3, #0
 8002398:	d004      	beq.n	80023a4 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2204      	movs	r2, #4
 800239e:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	73fb      	strb	r3, [r7, #15]
    hrtc->State = HAL_RTC_STATE_ERROR;
    status = HAL_ERROR;
  }
#endif /* RTC_CR_BYPSHAD */

  return status;
 80023a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3710      	adds	r7, #16
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}

080023ae <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80023ae:	b480      	push	{r7}
 80023b0:	b085      	sub	sp, #20
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	4603      	mov	r3, r0
 80023b6:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80023b8:	2300      	movs	r3, #0
 80023ba:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80023bc:	e005      	b.n	80023ca <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	3301      	adds	r3, #1
 80023c2:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80023c4:	79fb      	ldrb	r3, [r7, #7]
 80023c6:	3b0a      	subs	r3, #10
 80023c8:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80023ca:	79fb      	ldrb	r3, [r7, #7]
 80023cc:	2b09      	cmp	r3, #9
 80023ce:	d8f6      	bhi.n	80023be <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	011b      	lsls	r3, r3, #4
 80023d6:	b2da      	uxtb	r2, r3
 80023d8:	79fb      	ldrb	r3, [r7, #7]
 80023da:	4313      	orrs	r3, r2
 80023dc:	b2db      	uxtb	r3, r3
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3714      	adds	r7, #20
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bc80      	pop	{r7}
 80023e6:	4770      	bx	lr

080023e8 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b085      	sub	sp, #20
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	4603      	mov	r3, r0
 80023f0:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 80023f2:	2300      	movs	r3, #0
 80023f4:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80023f6:	79fb      	ldrb	r3, [r7, #7]
 80023f8:	091b      	lsrs	r3, r3, #4
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	461a      	mov	r2, r3
 80023fe:	4613      	mov	r3, r2
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	4413      	add	r3, r2
 8002404:	005b      	lsls	r3, r3, #1
 8002406:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	b2da      	uxtb	r2, r3
 800240c:	79fb      	ldrb	r3, [r7, #7]
 800240e:	f003 030f 	and.w	r3, r3, #15
 8002412:	b2db      	uxtb	r3, r3
 8002414:	4413      	add	r3, r2
 8002416:	b2db      	uxtb	r3, r3
}
 8002418:	4618      	mov	r0, r3
 800241a:	3714      	adds	r7, #20
 800241c:	46bd      	mov	sp, r7
 800241e:	bc80      	pop	{r7}
 8002420:	4770      	bx	lr

08002422 <HAL_RTCEx_SetWakeUpTimer>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8002422:	b580      	push	{r7, lr}
 8002424:	b086      	sub	sp, #24
 8002426:	af00      	add	r7, sp, #0
 8002428:	60f8      	str	r0, [r7, #12]
 800242a:	60b9      	str	r1, [r7, #8]
 800242c:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 800242e:	2300      	movs	r3, #0
 8002430:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	7f1b      	ldrb	r3, [r3, #28]
 8002436:	2b01      	cmp	r3, #1
 8002438:	d101      	bne.n	800243e <HAL_RTCEx_SetWakeUpTimer+0x1c>
 800243a:	2302      	movs	r3, #2
 800243c:	e08a      	b.n	8002554 <HAL_RTCEx_SetWakeUpTimer+0x132>
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	2201      	movs	r2, #1
 8002442:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2202      	movs	r2, #2
 8002448:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	22ca      	movs	r2, #202	; 0xca
 8002450:	625a      	str	r2, [r3, #36]	; 0x24
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	2253      	movs	r2, #83	; 0x53
 8002458:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	689b      	ldr	r3, [r3, #8]
 8002460:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002464:	2b00      	cmp	r3, #0
 8002466:	d01e      	beq.n	80024a6 <HAL_RTCEx_SetWakeUpTimer+0x84>
  {
    tickstart = HAL_GetTick();
 8002468:	f7fe fb4c 	bl	8000b04 <HAL_GetTick>
 800246c:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U)
 800246e:	e013      	b.n	8002498 <HAL_RTCEx_SetWakeUpTimer+0x76>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002470:	f7fe fb48 	bl	8000b04 <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800247e:	d90b      	bls.n	8002498 <HAL_RTCEx_SetWakeUpTimer+0x76>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	22ff      	movs	r2, #255	; 0xff
 8002486:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2203      	movs	r2, #3
 800248c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	2200      	movs	r2, #0
 8002492:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8002494:	2303      	movs	r3, #3
 8002496:	e05d      	b.n	8002554 <HAL_RTCEx_SetWakeUpTimer+0x132>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U)
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	68db      	ldr	r3, [r3, #12]
 800249e:	f003 0304 	and.w	r3, r3, #4
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d1e4      	bne.n	8002470 <HAL_RTCEx_SetWakeUpTimer+0x4e>
      }
    }
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	689a      	ldr	r2, [r3, #8]
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024b4:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	b2da      	uxtb	r2, r3
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f462 6290 	orn	r2, r2, #1152	; 0x480
 80024c6:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80024c8:	f7fe fb1c 	bl	8000b04 <HAL_GetTick>
 80024cc:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80024ce:	e013      	b.n	80024f8 <HAL_RTCEx_SetWakeUpTimer+0xd6>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80024d0:	f7fe fb18 	bl	8000b04 <HAL_GetTick>
 80024d4:	4602      	mov	r2, r0
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80024de:	d90b      	bls.n	80024f8 <HAL_RTCEx_SetWakeUpTimer+0xd6>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	22ff      	movs	r2, #255	; 0xff
 80024e6:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	2203      	movs	r2, #3
 80024ec:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	2200      	movs	r2, #0
 80024f2:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 80024f4:	2303      	movs	r3, #3
 80024f6:	e02d      	b.n	8002554 <HAL_RTCEx_SetWakeUpTimer+0x132>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	68db      	ldr	r3, [r3, #12]
 80024fe:	f003 0304 	and.w	r3, r3, #4
 8002502:	2b00      	cmp	r3, #0
 8002504:	d0e4      	beq.n	80024d0 <HAL_RTCEx_SetWakeUpTimer+0xae>
    }
  }

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	689a      	ldr	r2, [r3, #8]
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f022 0207 	bic.w	r2, r2, #7
 8002514:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	6899      	ldr	r1, [r3, #8]
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	687a      	ldr	r2, [r7, #4]
 8002522:	430a      	orrs	r2, r1
 8002524:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	68ba      	ldr	r2, [r7, #8]
 800252c:	615a      	str	r2, [r3, #20]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	689a      	ldr	r2, [r3, #8]
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800253c:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	22ff      	movs	r2, #255	; 0xff
 8002544:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2201      	movs	r2, #1
 800254a:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	2200      	movs	r2, #0
 8002550:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8002552:	2300      	movs	r3, #0
}
 8002554:	4618      	mov	r0, r3
 8002556:	3718      	adds	r7, #24
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}

0800255c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d101      	bne.n	800256e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e042      	b.n	80025f4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002574:	b2db      	uxtb	r3, r3
 8002576:	2b00      	cmp	r3, #0
 8002578:	d106      	bne.n	8002588 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2200      	movs	r2, #0
 800257e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	f7fe f92a 	bl	80007dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2224      	movs	r2, #36	; 0x24
 800258c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	68da      	ldr	r2, [r3, #12]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800259e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80025a0:	6878      	ldr	r0, [r7, #4]
 80025a2:	f000 f91d 	bl	80027e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	691a      	ldr	r2, [r3, #16]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80025b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	695a      	ldr	r2, [r3, #20]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80025c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	68da      	ldr	r2, [r3, #12]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80025d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2220      	movs	r2, #32
 80025e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2220      	movs	r2, #32
 80025e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2200      	movs	r2, #0
 80025f0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80025f2:	2300      	movs	r3, #0
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3708      	adds	r7, #8
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}

080025fc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b08a      	sub	sp, #40	; 0x28
 8002600:	af02      	add	r7, sp, #8
 8002602:	60f8      	str	r0, [r7, #12]
 8002604:	60b9      	str	r1, [r7, #8]
 8002606:	603b      	str	r3, [r7, #0]
 8002608:	4613      	mov	r3, r2
 800260a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800260c:	2300      	movs	r3, #0
 800260e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002616:	b2db      	uxtb	r3, r3
 8002618:	2b20      	cmp	r3, #32
 800261a:	d16d      	bne.n	80026f8 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d002      	beq.n	8002628 <HAL_UART_Transmit+0x2c>
 8002622:	88fb      	ldrh	r3, [r7, #6]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d101      	bne.n	800262c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e066      	b.n	80026fa <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	2200      	movs	r2, #0
 8002630:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	2221      	movs	r2, #33	; 0x21
 8002636:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800263a:	f7fe fa63 	bl	8000b04 <HAL_GetTick>
 800263e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	88fa      	ldrh	r2, [r7, #6]
 8002644:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	88fa      	ldrh	r2, [r7, #6]
 800264a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002654:	d108      	bne.n	8002668 <HAL_UART_Transmit+0x6c>
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	691b      	ldr	r3, [r3, #16]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d104      	bne.n	8002668 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800265e:	2300      	movs	r3, #0
 8002660:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	61bb      	str	r3, [r7, #24]
 8002666:	e003      	b.n	8002670 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800266c:	2300      	movs	r3, #0
 800266e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002670:	e02a      	b.n	80026c8 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	9300      	str	r3, [sp, #0]
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	2200      	movs	r2, #0
 800267a:	2180      	movs	r1, #128	; 0x80
 800267c:	68f8      	ldr	r0, [r7, #12]
 800267e:	f000 f840 	bl	8002702 <UART_WaitOnFlagUntilTimeout>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d001      	beq.n	800268c <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002688:	2303      	movs	r3, #3
 800268a:	e036      	b.n	80026fa <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800268c:	69fb      	ldr	r3, [r7, #28]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d10b      	bne.n	80026aa <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002692:	69bb      	ldr	r3, [r7, #24]
 8002694:	881b      	ldrh	r3, [r3, #0]
 8002696:	461a      	mov	r2, r3
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80026a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80026a2:	69bb      	ldr	r3, [r7, #24]
 80026a4:	3302      	adds	r3, #2
 80026a6:	61bb      	str	r3, [r7, #24]
 80026a8:	e007      	b.n	80026ba <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	781a      	ldrb	r2, [r3, #0]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80026b4:	69fb      	ldr	r3, [r7, #28]
 80026b6:	3301      	adds	r3, #1
 80026b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80026be:	b29b      	uxth	r3, r3
 80026c0:	3b01      	subs	r3, #1
 80026c2:	b29a      	uxth	r2, r3
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80026cc:	b29b      	uxth	r3, r3
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d1cf      	bne.n	8002672 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	9300      	str	r3, [sp, #0]
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	2200      	movs	r2, #0
 80026da:	2140      	movs	r1, #64	; 0x40
 80026dc:	68f8      	ldr	r0, [r7, #12]
 80026de:	f000 f810 	bl	8002702 <UART_WaitOnFlagUntilTimeout>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d001      	beq.n	80026ec <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80026e8:	2303      	movs	r3, #3
 80026ea:	e006      	b.n	80026fa <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	2220      	movs	r2, #32
 80026f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80026f4:	2300      	movs	r3, #0
 80026f6:	e000      	b.n	80026fa <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80026f8:	2302      	movs	r3, #2
  }
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3720      	adds	r7, #32
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}

08002702 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	b090      	sub	sp, #64	; 0x40
 8002706:	af00      	add	r7, sp, #0
 8002708:	60f8      	str	r0, [r7, #12]
 800270a:	60b9      	str	r1, [r7, #8]
 800270c:	603b      	str	r3, [r7, #0]
 800270e:	4613      	mov	r3, r2
 8002710:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002712:	e050      	b.n	80027b6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002714:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002716:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800271a:	d04c      	beq.n	80027b6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800271c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800271e:	2b00      	cmp	r3, #0
 8002720:	d007      	beq.n	8002732 <UART_WaitOnFlagUntilTimeout+0x30>
 8002722:	f7fe f9ef 	bl	8000b04 <HAL_GetTick>
 8002726:	4602      	mov	r2, r0
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800272e:	429a      	cmp	r2, r3
 8002730:	d241      	bcs.n	80027b6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	330c      	adds	r3, #12
 8002738:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800273a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800273c:	e853 3f00 	ldrex	r3, [r3]
 8002740:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002744:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002748:	63fb      	str	r3, [r7, #60]	; 0x3c
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	330c      	adds	r3, #12
 8002750:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002752:	637a      	str	r2, [r7, #52]	; 0x34
 8002754:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002756:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002758:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800275a:	e841 2300 	strex	r3, r2, [r1]
 800275e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002760:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002762:	2b00      	cmp	r3, #0
 8002764:	d1e5      	bne.n	8002732 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	3314      	adds	r3, #20
 800276c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	e853 3f00 	ldrex	r3, [r3]
 8002774:	613b      	str	r3, [r7, #16]
   return(result);
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	f023 0301 	bic.w	r3, r3, #1
 800277c:	63bb      	str	r3, [r7, #56]	; 0x38
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	3314      	adds	r3, #20
 8002784:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002786:	623a      	str	r2, [r7, #32]
 8002788:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800278a:	69f9      	ldr	r1, [r7, #28]
 800278c:	6a3a      	ldr	r2, [r7, #32]
 800278e:	e841 2300 	strex	r3, r2, [r1]
 8002792:	61bb      	str	r3, [r7, #24]
   return(result);
 8002794:	69bb      	ldr	r3, [r7, #24]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d1e5      	bne.n	8002766 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	2220      	movs	r2, #32
 800279e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	2220      	movs	r2, #32
 80027a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80027b2:	2303      	movs	r3, #3
 80027b4:	e00f      	b.n	80027d6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	4013      	ands	r3, r2
 80027c0:	68ba      	ldr	r2, [r7, #8]
 80027c2:	429a      	cmp	r2, r3
 80027c4:	bf0c      	ite	eq
 80027c6:	2301      	moveq	r3, #1
 80027c8:	2300      	movne	r3, #0
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	461a      	mov	r2, r3
 80027ce:	79fb      	ldrb	r3, [r7, #7]
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d09f      	beq.n	8002714 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80027d4:	2300      	movs	r3, #0
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3740      	adds	r7, #64	; 0x40
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
	...

080027e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b084      	sub	sp, #16
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	691b      	ldr	r3, [r3, #16]
 80027ee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	68da      	ldr	r2, [r3, #12]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	430a      	orrs	r2, r1
 80027fc:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	689a      	ldr	r2, [r3, #8]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	691b      	ldr	r3, [r3, #16]
 8002806:	431a      	orrs	r2, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	695b      	ldr	r3, [r3, #20]
 800280c:	431a      	orrs	r2, r3
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	69db      	ldr	r3, [r3, #28]
 8002812:	4313      	orrs	r3, r2
 8002814:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002820:	f023 030c 	bic.w	r3, r3, #12
 8002824:	687a      	ldr	r2, [r7, #4]
 8002826:	6812      	ldr	r2, [r2, #0]
 8002828:	68b9      	ldr	r1, [r7, #8]
 800282a:	430b      	orrs	r3, r1
 800282c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	695b      	ldr	r3, [r3, #20]
 8002834:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	699a      	ldr	r2, [r3, #24]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	430a      	orrs	r2, r1
 8002842:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a55      	ldr	r2, [pc, #340]	; (80029a0 <UART_SetConfig+0x1c0>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d103      	bne.n	8002856 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800284e:	f7ff f961 	bl	8001b14 <HAL_RCC_GetPCLK2Freq>
 8002852:	60f8      	str	r0, [r7, #12]
 8002854:	e002      	b.n	800285c <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002856:	f7ff f949 	bl	8001aec <HAL_RCC_GetPCLK1Freq>
 800285a:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	69db      	ldr	r3, [r3, #28]
 8002860:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002864:	d14c      	bne.n	8002900 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002866:	68fa      	ldr	r2, [r7, #12]
 8002868:	4613      	mov	r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	4413      	add	r3, r2
 800286e:	009a      	lsls	r2, r3, #2
 8002870:	441a      	add	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	005b      	lsls	r3, r3, #1
 8002878:	fbb2 f3f3 	udiv	r3, r2, r3
 800287c:	4a49      	ldr	r2, [pc, #292]	; (80029a4 <UART_SetConfig+0x1c4>)
 800287e:	fba2 2303 	umull	r2, r3, r2, r3
 8002882:	095b      	lsrs	r3, r3, #5
 8002884:	0119      	lsls	r1, r3, #4
 8002886:	68fa      	ldr	r2, [r7, #12]
 8002888:	4613      	mov	r3, r2
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	4413      	add	r3, r2
 800288e:	009a      	lsls	r2, r3, #2
 8002890:	441a      	add	r2, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	005b      	lsls	r3, r3, #1
 8002898:	fbb2 f2f3 	udiv	r2, r2, r3
 800289c:	4b41      	ldr	r3, [pc, #260]	; (80029a4 <UART_SetConfig+0x1c4>)
 800289e:	fba3 0302 	umull	r0, r3, r3, r2
 80028a2:	095b      	lsrs	r3, r3, #5
 80028a4:	2064      	movs	r0, #100	; 0x64
 80028a6:	fb00 f303 	mul.w	r3, r0, r3
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	00db      	lsls	r3, r3, #3
 80028ae:	3332      	adds	r3, #50	; 0x32
 80028b0:	4a3c      	ldr	r2, [pc, #240]	; (80029a4 <UART_SetConfig+0x1c4>)
 80028b2:	fba2 2303 	umull	r2, r3, r2, r3
 80028b6:	095b      	lsrs	r3, r3, #5
 80028b8:	005b      	lsls	r3, r3, #1
 80028ba:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80028be:	4419      	add	r1, r3
 80028c0:	68fa      	ldr	r2, [r7, #12]
 80028c2:	4613      	mov	r3, r2
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	4413      	add	r3, r2
 80028c8:	009a      	lsls	r2, r3, #2
 80028ca:	441a      	add	r2, r3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	005b      	lsls	r3, r3, #1
 80028d2:	fbb2 f2f3 	udiv	r2, r2, r3
 80028d6:	4b33      	ldr	r3, [pc, #204]	; (80029a4 <UART_SetConfig+0x1c4>)
 80028d8:	fba3 0302 	umull	r0, r3, r3, r2
 80028dc:	095b      	lsrs	r3, r3, #5
 80028de:	2064      	movs	r0, #100	; 0x64
 80028e0:	fb00 f303 	mul.w	r3, r0, r3
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	00db      	lsls	r3, r3, #3
 80028e8:	3332      	adds	r3, #50	; 0x32
 80028ea:	4a2e      	ldr	r2, [pc, #184]	; (80029a4 <UART_SetConfig+0x1c4>)
 80028ec:	fba2 2303 	umull	r2, r3, r2, r3
 80028f0:	095b      	lsrs	r3, r3, #5
 80028f2:	f003 0207 	and.w	r2, r3, #7
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	440a      	add	r2, r1
 80028fc:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80028fe:	e04a      	b.n	8002996 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002900:	68fa      	ldr	r2, [r7, #12]
 8002902:	4613      	mov	r3, r2
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	4413      	add	r3, r2
 8002908:	009a      	lsls	r2, r3, #2
 800290a:	441a      	add	r2, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	009b      	lsls	r3, r3, #2
 8002912:	fbb2 f3f3 	udiv	r3, r2, r3
 8002916:	4a23      	ldr	r2, [pc, #140]	; (80029a4 <UART_SetConfig+0x1c4>)
 8002918:	fba2 2303 	umull	r2, r3, r2, r3
 800291c:	095b      	lsrs	r3, r3, #5
 800291e:	0119      	lsls	r1, r3, #4
 8002920:	68fa      	ldr	r2, [r7, #12]
 8002922:	4613      	mov	r3, r2
 8002924:	009b      	lsls	r3, r3, #2
 8002926:	4413      	add	r3, r2
 8002928:	009a      	lsls	r2, r3, #2
 800292a:	441a      	add	r2, r3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	009b      	lsls	r3, r3, #2
 8002932:	fbb2 f2f3 	udiv	r2, r2, r3
 8002936:	4b1b      	ldr	r3, [pc, #108]	; (80029a4 <UART_SetConfig+0x1c4>)
 8002938:	fba3 0302 	umull	r0, r3, r3, r2
 800293c:	095b      	lsrs	r3, r3, #5
 800293e:	2064      	movs	r0, #100	; 0x64
 8002940:	fb00 f303 	mul.w	r3, r0, r3
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	011b      	lsls	r3, r3, #4
 8002948:	3332      	adds	r3, #50	; 0x32
 800294a:	4a16      	ldr	r2, [pc, #88]	; (80029a4 <UART_SetConfig+0x1c4>)
 800294c:	fba2 2303 	umull	r2, r3, r2, r3
 8002950:	095b      	lsrs	r3, r3, #5
 8002952:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002956:	4419      	add	r1, r3
 8002958:	68fa      	ldr	r2, [r7, #12]
 800295a:	4613      	mov	r3, r2
 800295c:	009b      	lsls	r3, r3, #2
 800295e:	4413      	add	r3, r2
 8002960:	009a      	lsls	r2, r3, #2
 8002962:	441a      	add	r2, r3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	fbb2 f2f3 	udiv	r2, r2, r3
 800296e:	4b0d      	ldr	r3, [pc, #52]	; (80029a4 <UART_SetConfig+0x1c4>)
 8002970:	fba3 0302 	umull	r0, r3, r3, r2
 8002974:	095b      	lsrs	r3, r3, #5
 8002976:	2064      	movs	r0, #100	; 0x64
 8002978:	fb00 f303 	mul.w	r3, r0, r3
 800297c:	1ad3      	subs	r3, r2, r3
 800297e:	011b      	lsls	r3, r3, #4
 8002980:	3332      	adds	r3, #50	; 0x32
 8002982:	4a08      	ldr	r2, [pc, #32]	; (80029a4 <UART_SetConfig+0x1c4>)
 8002984:	fba2 2303 	umull	r2, r3, r2, r3
 8002988:	095b      	lsrs	r3, r3, #5
 800298a:	f003 020f 	and.w	r2, r3, #15
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	440a      	add	r2, r1
 8002994:	609a      	str	r2, [r3, #8]
}
 8002996:	bf00      	nop
 8002998:	3710      	adds	r7, #16
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	40013800 	.word	0x40013800
 80029a4:	51eb851f 	.word	0x51eb851f

080029a8 <__errno>:
 80029a8:	4b01      	ldr	r3, [pc, #4]	; (80029b0 <__errno+0x8>)
 80029aa:	6818      	ldr	r0, [r3, #0]
 80029ac:	4770      	bx	lr
 80029ae:	bf00      	nop
 80029b0:	2000000c 	.word	0x2000000c

080029b4 <__libc_init_array>:
 80029b4:	b570      	push	{r4, r5, r6, lr}
 80029b6:	2600      	movs	r6, #0
 80029b8:	4d0c      	ldr	r5, [pc, #48]	; (80029ec <__libc_init_array+0x38>)
 80029ba:	4c0d      	ldr	r4, [pc, #52]	; (80029f0 <__libc_init_array+0x3c>)
 80029bc:	1b64      	subs	r4, r4, r5
 80029be:	10a4      	asrs	r4, r4, #2
 80029c0:	42a6      	cmp	r6, r4
 80029c2:	d109      	bne.n	80029d8 <__libc_init_array+0x24>
 80029c4:	f000 ffb6 	bl	8003934 <_init>
 80029c8:	2600      	movs	r6, #0
 80029ca:	4d0a      	ldr	r5, [pc, #40]	; (80029f4 <__libc_init_array+0x40>)
 80029cc:	4c0a      	ldr	r4, [pc, #40]	; (80029f8 <__libc_init_array+0x44>)
 80029ce:	1b64      	subs	r4, r4, r5
 80029d0:	10a4      	asrs	r4, r4, #2
 80029d2:	42a6      	cmp	r6, r4
 80029d4:	d105      	bne.n	80029e2 <__libc_init_array+0x2e>
 80029d6:	bd70      	pop	{r4, r5, r6, pc}
 80029d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80029dc:	4798      	blx	r3
 80029de:	3601      	adds	r6, #1
 80029e0:	e7ee      	b.n	80029c0 <__libc_init_array+0xc>
 80029e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80029e6:	4798      	blx	r3
 80029e8:	3601      	adds	r6, #1
 80029ea:	e7f2      	b.n	80029d2 <__libc_init_array+0x1e>
 80029ec:	08003a44 	.word	0x08003a44
 80029f0:	08003a44 	.word	0x08003a44
 80029f4:	08003a44 	.word	0x08003a44
 80029f8:	08003a48 	.word	0x08003a48

080029fc <memset>:
 80029fc:	4603      	mov	r3, r0
 80029fe:	4402      	add	r2, r0
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d100      	bne.n	8002a06 <memset+0xa>
 8002a04:	4770      	bx	lr
 8002a06:	f803 1b01 	strb.w	r1, [r3], #1
 8002a0a:	e7f9      	b.n	8002a00 <memset+0x4>

08002a0c <iprintf>:
 8002a0c:	b40f      	push	{r0, r1, r2, r3}
 8002a0e:	4b0a      	ldr	r3, [pc, #40]	; (8002a38 <iprintf+0x2c>)
 8002a10:	b513      	push	{r0, r1, r4, lr}
 8002a12:	681c      	ldr	r4, [r3, #0]
 8002a14:	b124      	cbz	r4, 8002a20 <iprintf+0x14>
 8002a16:	69a3      	ldr	r3, [r4, #24]
 8002a18:	b913      	cbnz	r3, 8002a20 <iprintf+0x14>
 8002a1a:	4620      	mov	r0, r4
 8002a1c:	f000 f866 	bl	8002aec <__sinit>
 8002a20:	ab05      	add	r3, sp, #20
 8002a22:	4620      	mov	r0, r4
 8002a24:	9a04      	ldr	r2, [sp, #16]
 8002a26:	68a1      	ldr	r1, [r4, #8]
 8002a28:	9301      	str	r3, [sp, #4]
 8002a2a:	f000 f9bb 	bl	8002da4 <_vfiprintf_r>
 8002a2e:	b002      	add	sp, #8
 8002a30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a34:	b004      	add	sp, #16
 8002a36:	4770      	bx	lr
 8002a38:	2000000c 	.word	0x2000000c

08002a3c <std>:
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	b510      	push	{r4, lr}
 8002a40:	4604      	mov	r4, r0
 8002a42:	e9c0 3300 	strd	r3, r3, [r0]
 8002a46:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002a4a:	6083      	str	r3, [r0, #8]
 8002a4c:	8181      	strh	r1, [r0, #12]
 8002a4e:	6643      	str	r3, [r0, #100]	; 0x64
 8002a50:	81c2      	strh	r2, [r0, #14]
 8002a52:	6183      	str	r3, [r0, #24]
 8002a54:	4619      	mov	r1, r3
 8002a56:	2208      	movs	r2, #8
 8002a58:	305c      	adds	r0, #92	; 0x5c
 8002a5a:	f7ff ffcf 	bl	80029fc <memset>
 8002a5e:	4b05      	ldr	r3, [pc, #20]	; (8002a74 <std+0x38>)
 8002a60:	6224      	str	r4, [r4, #32]
 8002a62:	6263      	str	r3, [r4, #36]	; 0x24
 8002a64:	4b04      	ldr	r3, [pc, #16]	; (8002a78 <std+0x3c>)
 8002a66:	62a3      	str	r3, [r4, #40]	; 0x28
 8002a68:	4b04      	ldr	r3, [pc, #16]	; (8002a7c <std+0x40>)
 8002a6a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002a6c:	4b04      	ldr	r3, [pc, #16]	; (8002a80 <std+0x44>)
 8002a6e:	6323      	str	r3, [r4, #48]	; 0x30
 8002a70:	bd10      	pop	{r4, pc}
 8002a72:	bf00      	nop
 8002a74:	08003351 	.word	0x08003351
 8002a78:	08003373 	.word	0x08003373
 8002a7c:	080033ab 	.word	0x080033ab
 8002a80:	080033cf 	.word	0x080033cf

08002a84 <_cleanup_r>:
 8002a84:	4901      	ldr	r1, [pc, #4]	; (8002a8c <_cleanup_r+0x8>)
 8002a86:	f000 b8af 	b.w	8002be8 <_fwalk_reent>
 8002a8a:	bf00      	nop
 8002a8c:	080036a1 	.word	0x080036a1

08002a90 <__sfmoreglue>:
 8002a90:	2268      	movs	r2, #104	; 0x68
 8002a92:	b570      	push	{r4, r5, r6, lr}
 8002a94:	1e4d      	subs	r5, r1, #1
 8002a96:	4355      	muls	r5, r2
 8002a98:	460e      	mov	r6, r1
 8002a9a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002a9e:	f000 f8e5 	bl	8002c6c <_malloc_r>
 8002aa2:	4604      	mov	r4, r0
 8002aa4:	b140      	cbz	r0, 8002ab8 <__sfmoreglue+0x28>
 8002aa6:	2100      	movs	r1, #0
 8002aa8:	e9c0 1600 	strd	r1, r6, [r0]
 8002aac:	300c      	adds	r0, #12
 8002aae:	60a0      	str	r0, [r4, #8]
 8002ab0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002ab4:	f7ff ffa2 	bl	80029fc <memset>
 8002ab8:	4620      	mov	r0, r4
 8002aba:	bd70      	pop	{r4, r5, r6, pc}

08002abc <__sfp_lock_acquire>:
 8002abc:	4801      	ldr	r0, [pc, #4]	; (8002ac4 <__sfp_lock_acquire+0x8>)
 8002abe:	f000 b8b3 	b.w	8002c28 <__retarget_lock_acquire_recursive>
 8002ac2:	bf00      	nop
 8002ac4:	200000fd 	.word	0x200000fd

08002ac8 <__sfp_lock_release>:
 8002ac8:	4801      	ldr	r0, [pc, #4]	; (8002ad0 <__sfp_lock_release+0x8>)
 8002aca:	f000 b8ae 	b.w	8002c2a <__retarget_lock_release_recursive>
 8002ace:	bf00      	nop
 8002ad0:	200000fd 	.word	0x200000fd

08002ad4 <__sinit_lock_acquire>:
 8002ad4:	4801      	ldr	r0, [pc, #4]	; (8002adc <__sinit_lock_acquire+0x8>)
 8002ad6:	f000 b8a7 	b.w	8002c28 <__retarget_lock_acquire_recursive>
 8002ada:	bf00      	nop
 8002adc:	200000fe 	.word	0x200000fe

08002ae0 <__sinit_lock_release>:
 8002ae0:	4801      	ldr	r0, [pc, #4]	; (8002ae8 <__sinit_lock_release+0x8>)
 8002ae2:	f000 b8a2 	b.w	8002c2a <__retarget_lock_release_recursive>
 8002ae6:	bf00      	nop
 8002ae8:	200000fe 	.word	0x200000fe

08002aec <__sinit>:
 8002aec:	b510      	push	{r4, lr}
 8002aee:	4604      	mov	r4, r0
 8002af0:	f7ff fff0 	bl	8002ad4 <__sinit_lock_acquire>
 8002af4:	69a3      	ldr	r3, [r4, #24]
 8002af6:	b11b      	cbz	r3, 8002b00 <__sinit+0x14>
 8002af8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002afc:	f7ff bff0 	b.w	8002ae0 <__sinit_lock_release>
 8002b00:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002b04:	6523      	str	r3, [r4, #80]	; 0x50
 8002b06:	4b13      	ldr	r3, [pc, #76]	; (8002b54 <__sinit+0x68>)
 8002b08:	4a13      	ldr	r2, [pc, #76]	; (8002b58 <__sinit+0x6c>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	62a2      	str	r2, [r4, #40]	; 0x28
 8002b0e:	42a3      	cmp	r3, r4
 8002b10:	bf08      	it	eq
 8002b12:	2301      	moveq	r3, #1
 8002b14:	4620      	mov	r0, r4
 8002b16:	bf08      	it	eq
 8002b18:	61a3      	streq	r3, [r4, #24]
 8002b1a:	f000 f81f 	bl	8002b5c <__sfp>
 8002b1e:	6060      	str	r0, [r4, #4]
 8002b20:	4620      	mov	r0, r4
 8002b22:	f000 f81b 	bl	8002b5c <__sfp>
 8002b26:	60a0      	str	r0, [r4, #8]
 8002b28:	4620      	mov	r0, r4
 8002b2a:	f000 f817 	bl	8002b5c <__sfp>
 8002b2e:	2200      	movs	r2, #0
 8002b30:	2104      	movs	r1, #4
 8002b32:	60e0      	str	r0, [r4, #12]
 8002b34:	6860      	ldr	r0, [r4, #4]
 8002b36:	f7ff ff81 	bl	8002a3c <std>
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	2109      	movs	r1, #9
 8002b3e:	68a0      	ldr	r0, [r4, #8]
 8002b40:	f7ff ff7c 	bl	8002a3c <std>
 8002b44:	2202      	movs	r2, #2
 8002b46:	2112      	movs	r1, #18
 8002b48:	68e0      	ldr	r0, [r4, #12]
 8002b4a:	f7ff ff77 	bl	8002a3c <std>
 8002b4e:	2301      	movs	r3, #1
 8002b50:	61a3      	str	r3, [r4, #24]
 8002b52:	e7d1      	b.n	8002af8 <__sinit+0xc>
 8002b54:	080039a4 	.word	0x080039a4
 8002b58:	08002a85 	.word	0x08002a85

08002b5c <__sfp>:
 8002b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b5e:	4607      	mov	r7, r0
 8002b60:	f7ff ffac 	bl	8002abc <__sfp_lock_acquire>
 8002b64:	4b1e      	ldr	r3, [pc, #120]	; (8002be0 <__sfp+0x84>)
 8002b66:	681e      	ldr	r6, [r3, #0]
 8002b68:	69b3      	ldr	r3, [r6, #24]
 8002b6a:	b913      	cbnz	r3, 8002b72 <__sfp+0x16>
 8002b6c:	4630      	mov	r0, r6
 8002b6e:	f7ff ffbd 	bl	8002aec <__sinit>
 8002b72:	3648      	adds	r6, #72	; 0x48
 8002b74:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002b78:	3b01      	subs	r3, #1
 8002b7a:	d503      	bpl.n	8002b84 <__sfp+0x28>
 8002b7c:	6833      	ldr	r3, [r6, #0]
 8002b7e:	b30b      	cbz	r3, 8002bc4 <__sfp+0x68>
 8002b80:	6836      	ldr	r6, [r6, #0]
 8002b82:	e7f7      	b.n	8002b74 <__sfp+0x18>
 8002b84:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002b88:	b9d5      	cbnz	r5, 8002bc0 <__sfp+0x64>
 8002b8a:	4b16      	ldr	r3, [pc, #88]	; (8002be4 <__sfp+0x88>)
 8002b8c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002b90:	60e3      	str	r3, [r4, #12]
 8002b92:	6665      	str	r5, [r4, #100]	; 0x64
 8002b94:	f000 f847 	bl	8002c26 <__retarget_lock_init_recursive>
 8002b98:	f7ff ff96 	bl	8002ac8 <__sfp_lock_release>
 8002b9c:	2208      	movs	r2, #8
 8002b9e:	4629      	mov	r1, r5
 8002ba0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002ba4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002ba8:	6025      	str	r5, [r4, #0]
 8002baa:	61a5      	str	r5, [r4, #24]
 8002bac:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002bb0:	f7ff ff24 	bl	80029fc <memset>
 8002bb4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002bb8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002bbc:	4620      	mov	r0, r4
 8002bbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002bc0:	3468      	adds	r4, #104	; 0x68
 8002bc2:	e7d9      	b.n	8002b78 <__sfp+0x1c>
 8002bc4:	2104      	movs	r1, #4
 8002bc6:	4638      	mov	r0, r7
 8002bc8:	f7ff ff62 	bl	8002a90 <__sfmoreglue>
 8002bcc:	4604      	mov	r4, r0
 8002bce:	6030      	str	r0, [r6, #0]
 8002bd0:	2800      	cmp	r0, #0
 8002bd2:	d1d5      	bne.n	8002b80 <__sfp+0x24>
 8002bd4:	f7ff ff78 	bl	8002ac8 <__sfp_lock_release>
 8002bd8:	230c      	movs	r3, #12
 8002bda:	603b      	str	r3, [r7, #0]
 8002bdc:	e7ee      	b.n	8002bbc <__sfp+0x60>
 8002bde:	bf00      	nop
 8002be0:	080039a4 	.word	0x080039a4
 8002be4:	ffff0001 	.word	0xffff0001

08002be8 <_fwalk_reent>:
 8002be8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002bec:	4606      	mov	r6, r0
 8002bee:	4688      	mov	r8, r1
 8002bf0:	2700      	movs	r7, #0
 8002bf2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002bf6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002bfa:	f1b9 0901 	subs.w	r9, r9, #1
 8002bfe:	d505      	bpl.n	8002c0c <_fwalk_reent+0x24>
 8002c00:	6824      	ldr	r4, [r4, #0]
 8002c02:	2c00      	cmp	r4, #0
 8002c04:	d1f7      	bne.n	8002bf6 <_fwalk_reent+0xe>
 8002c06:	4638      	mov	r0, r7
 8002c08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002c0c:	89ab      	ldrh	r3, [r5, #12]
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	d907      	bls.n	8002c22 <_fwalk_reent+0x3a>
 8002c12:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002c16:	3301      	adds	r3, #1
 8002c18:	d003      	beq.n	8002c22 <_fwalk_reent+0x3a>
 8002c1a:	4629      	mov	r1, r5
 8002c1c:	4630      	mov	r0, r6
 8002c1e:	47c0      	blx	r8
 8002c20:	4307      	orrs	r7, r0
 8002c22:	3568      	adds	r5, #104	; 0x68
 8002c24:	e7e9      	b.n	8002bfa <_fwalk_reent+0x12>

08002c26 <__retarget_lock_init_recursive>:
 8002c26:	4770      	bx	lr

08002c28 <__retarget_lock_acquire_recursive>:
 8002c28:	4770      	bx	lr

08002c2a <__retarget_lock_release_recursive>:
 8002c2a:	4770      	bx	lr

08002c2c <sbrk_aligned>:
 8002c2c:	b570      	push	{r4, r5, r6, lr}
 8002c2e:	4e0e      	ldr	r6, [pc, #56]	; (8002c68 <sbrk_aligned+0x3c>)
 8002c30:	460c      	mov	r4, r1
 8002c32:	6831      	ldr	r1, [r6, #0]
 8002c34:	4605      	mov	r5, r0
 8002c36:	b911      	cbnz	r1, 8002c3e <sbrk_aligned+0x12>
 8002c38:	f000 fb7a 	bl	8003330 <_sbrk_r>
 8002c3c:	6030      	str	r0, [r6, #0]
 8002c3e:	4621      	mov	r1, r4
 8002c40:	4628      	mov	r0, r5
 8002c42:	f000 fb75 	bl	8003330 <_sbrk_r>
 8002c46:	1c43      	adds	r3, r0, #1
 8002c48:	d00a      	beq.n	8002c60 <sbrk_aligned+0x34>
 8002c4a:	1cc4      	adds	r4, r0, #3
 8002c4c:	f024 0403 	bic.w	r4, r4, #3
 8002c50:	42a0      	cmp	r0, r4
 8002c52:	d007      	beq.n	8002c64 <sbrk_aligned+0x38>
 8002c54:	1a21      	subs	r1, r4, r0
 8002c56:	4628      	mov	r0, r5
 8002c58:	f000 fb6a 	bl	8003330 <_sbrk_r>
 8002c5c:	3001      	adds	r0, #1
 8002c5e:	d101      	bne.n	8002c64 <sbrk_aligned+0x38>
 8002c60:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8002c64:	4620      	mov	r0, r4
 8002c66:	bd70      	pop	{r4, r5, r6, pc}
 8002c68:	20000104 	.word	0x20000104

08002c6c <_malloc_r>:
 8002c6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c70:	1ccd      	adds	r5, r1, #3
 8002c72:	f025 0503 	bic.w	r5, r5, #3
 8002c76:	3508      	adds	r5, #8
 8002c78:	2d0c      	cmp	r5, #12
 8002c7a:	bf38      	it	cc
 8002c7c:	250c      	movcc	r5, #12
 8002c7e:	2d00      	cmp	r5, #0
 8002c80:	4607      	mov	r7, r0
 8002c82:	db01      	blt.n	8002c88 <_malloc_r+0x1c>
 8002c84:	42a9      	cmp	r1, r5
 8002c86:	d905      	bls.n	8002c94 <_malloc_r+0x28>
 8002c88:	230c      	movs	r3, #12
 8002c8a:	2600      	movs	r6, #0
 8002c8c:	603b      	str	r3, [r7, #0]
 8002c8e:	4630      	mov	r0, r6
 8002c90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002c94:	4e2e      	ldr	r6, [pc, #184]	; (8002d50 <_malloc_r+0xe4>)
 8002c96:	f000 fdc5 	bl	8003824 <__malloc_lock>
 8002c9a:	6833      	ldr	r3, [r6, #0]
 8002c9c:	461c      	mov	r4, r3
 8002c9e:	bb34      	cbnz	r4, 8002cee <_malloc_r+0x82>
 8002ca0:	4629      	mov	r1, r5
 8002ca2:	4638      	mov	r0, r7
 8002ca4:	f7ff ffc2 	bl	8002c2c <sbrk_aligned>
 8002ca8:	1c43      	adds	r3, r0, #1
 8002caa:	4604      	mov	r4, r0
 8002cac:	d14d      	bne.n	8002d4a <_malloc_r+0xde>
 8002cae:	6834      	ldr	r4, [r6, #0]
 8002cb0:	4626      	mov	r6, r4
 8002cb2:	2e00      	cmp	r6, #0
 8002cb4:	d140      	bne.n	8002d38 <_malloc_r+0xcc>
 8002cb6:	6823      	ldr	r3, [r4, #0]
 8002cb8:	4631      	mov	r1, r6
 8002cba:	4638      	mov	r0, r7
 8002cbc:	eb04 0803 	add.w	r8, r4, r3
 8002cc0:	f000 fb36 	bl	8003330 <_sbrk_r>
 8002cc4:	4580      	cmp	r8, r0
 8002cc6:	d13a      	bne.n	8002d3e <_malloc_r+0xd2>
 8002cc8:	6821      	ldr	r1, [r4, #0]
 8002cca:	3503      	adds	r5, #3
 8002ccc:	1a6d      	subs	r5, r5, r1
 8002cce:	f025 0503 	bic.w	r5, r5, #3
 8002cd2:	3508      	adds	r5, #8
 8002cd4:	2d0c      	cmp	r5, #12
 8002cd6:	bf38      	it	cc
 8002cd8:	250c      	movcc	r5, #12
 8002cda:	4638      	mov	r0, r7
 8002cdc:	4629      	mov	r1, r5
 8002cde:	f7ff ffa5 	bl	8002c2c <sbrk_aligned>
 8002ce2:	3001      	adds	r0, #1
 8002ce4:	d02b      	beq.n	8002d3e <_malloc_r+0xd2>
 8002ce6:	6823      	ldr	r3, [r4, #0]
 8002ce8:	442b      	add	r3, r5
 8002cea:	6023      	str	r3, [r4, #0]
 8002cec:	e00e      	b.n	8002d0c <_malloc_r+0xa0>
 8002cee:	6822      	ldr	r2, [r4, #0]
 8002cf0:	1b52      	subs	r2, r2, r5
 8002cf2:	d41e      	bmi.n	8002d32 <_malloc_r+0xc6>
 8002cf4:	2a0b      	cmp	r2, #11
 8002cf6:	d916      	bls.n	8002d26 <_malloc_r+0xba>
 8002cf8:	1961      	adds	r1, r4, r5
 8002cfa:	42a3      	cmp	r3, r4
 8002cfc:	6025      	str	r5, [r4, #0]
 8002cfe:	bf18      	it	ne
 8002d00:	6059      	strne	r1, [r3, #4]
 8002d02:	6863      	ldr	r3, [r4, #4]
 8002d04:	bf08      	it	eq
 8002d06:	6031      	streq	r1, [r6, #0]
 8002d08:	5162      	str	r2, [r4, r5]
 8002d0a:	604b      	str	r3, [r1, #4]
 8002d0c:	4638      	mov	r0, r7
 8002d0e:	f104 060b 	add.w	r6, r4, #11
 8002d12:	f000 fd8d 	bl	8003830 <__malloc_unlock>
 8002d16:	f026 0607 	bic.w	r6, r6, #7
 8002d1a:	1d23      	adds	r3, r4, #4
 8002d1c:	1af2      	subs	r2, r6, r3
 8002d1e:	d0b6      	beq.n	8002c8e <_malloc_r+0x22>
 8002d20:	1b9b      	subs	r3, r3, r6
 8002d22:	50a3      	str	r3, [r4, r2]
 8002d24:	e7b3      	b.n	8002c8e <_malloc_r+0x22>
 8002d26:	6862      	ldr	r2, [r4, #4]
 8002d28:	42a3      	cmp	r3, r4
 8002d2a:	bf0c      	ite	eq
 8002d2c:	6032      	streq	r2, [r6, #0]
 8002d2e:	605a      	strne	r2, [r3, #4]
 8002d30:	e7ec      	b.n	8002d0c <_malloc_r+0xa0>
 8002d32:	4623      	mov	r3, r4
 8002d34:	6864      	ldr	r4, [r4, #4]
 8002d36:	e7b2      	b.n	8002c9e <_malloc_r+0x32>
 8002d38:	4634      	mov	r4, r6
 8002d3a:	6876      	ldr	r6, [r6, #4]
 8002d3c:	e7b9      	b.n	8002cb2 <_malloc_r+0x46>
 8002d3e:	230c      	movs	r3, #12
 8002d40:	4638      	mov	r0, r7
 8002d42:	603b      	str	r3, [r7, #0]
 8002d44:	f000 fd74 	bl	8003830 <__malloc_unlock>
 8002d48:	e7a1      	b.n	8002c8e <_malloc_r+0x22>
 8002d4a:	6025      	str	r5, [r4, #0]
 8002d4c:	e7de      	b.n	8002d0c <_malloc_r+0xa0>
 8002d4e:	bf00      	nop
 8002d50:	20000100 	.word	0x20000100

08002d54 <__sfputc_r>:
 8002d54:	6893      	ldr	r3, [r2, #8]
 8002d56:	b410      	push	{r4}
 8002d58:	3b01      	subs	r3, #1
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	6093      	str	r3, [r2, #8]
 8002d5e:	da07      	bge.n	8002d70 <__sfputc_r+0x1c>
 8002d60:	6994      	ldr	r4, [r2, #24]
 8002d62:	42a3      	cmp	r3, r4
 8002d64:	db01      	blt.n	8002d6a <__sfputc_r+0x16>
 8002d66:	290a      	cmp	r1, #10
 8002d68:	d102      	bne.n	8002d70 <__sfputc_r+0x1c>
 8002d6a:	bc10      	pop	{r4}
 8002d6c:	f000 bb34 	b.w	80033d8 <__swbuf_r>
 8002d70:	6813      	ldr	r3, [r2, #0]
 8002d72:	1c58      	adds	r0, r3, #1
 8002d74:	6010      	str	r0, [r2, #0]
 8002d76:	7019      	strb	r1, [r3, #0]
 8002d78:	4608      	mov	r0, r1
 8002d7a:	bc10      	pop	{r4}
 8002d7c:	4770      	bx	lr

08002d7e <__sfputs_r>:
 8002d7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d80:	4606      	mov	r6, r0
 8002d82:	460f      	mov	r7, r1
 8002d84:	4614      	mov	r4, r2
 8002d86:	18d5      	adds	r5, r2, r3
 8002d88:	42ac      	cmp	r4, r5
 8002d8a:	d101      	bne.n	8002d90 <__sfputs_r+0x12>
 8002d8c:	2000      	movs	r0, #0
 8002d8e:	e007      	b.n	8002da0 <__sfputs_r+0x22>
 8002d90:	463a      	mov	r2, r7
 8002d92:	4630      	mov	r0, r6
 8002d94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d98:	f7ff ffdc 	bl	8002d54 <__sfputc_r>
 8002d9c:	1c43      	adds	r3, r0, #1
 8002d9e:	d1f3      	bne.n	8002d88 <__sfputs_r+0xa>
 8002da0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002da4 <_vfiprintf_r>:
 8002da4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002da8:	460d      	mov	r5, r1
 8002daa:	4614      	mov	r4, r2
 8002dac:	4698      	mov	r8, r3
 8002dae:	4606      	mov	r6, r0
 8002db0:	b09d      	sub	sp, #116	; 0x74
 8002db2:	b118      	cbz	r0, 8002dbc <_vfiprintf_r+0x18>
 8002db4:	6983      	ldr	r3, [r0, #24]
 8002db6:	b90b      	cbnz	r3, 8002dbc <_vfiprintf_r+0x18>
 8002db8:	f7ff fe98 	bl	8002aec <__sinit>
 8002dbc:	4b89      	ldr	r3, [pc, #548]	; (8002fe4 <_vfiprintf_r+0x240>)
 8002dbe:	429d      	cmp	r5, r3
 8002dc0:	d11b      	bne.n	8002dfa <_vfiprintf_r+0x56>
 8002dc2:	6875      	ldr	r5, [r6, #4]
 8002dc4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002dc6:	07d9      	lsls	r1, r3, #31
 8002dc8:	d405      	bmi.n	8002dd6 <_vfiprintf_r+0x32>
 8002dca:	89ab      	ldrh	r3, [r5, #12]
 8002dcc:	059a      	lsls	r2, r3, #22
 8002dce:	d402      	bmi.n	8002dd6 <_vfiprintf_r+0x32>
 8002dd0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002dd2:	f7ff ff29 	bl	8002c28 <__retarget_lock_acquire_recursive>
 8002dd6:	89ab      	ldrh	r3, [r5, #12]
 8002dd8:	071b      	lsls	r3, r3, #28
 8002dda:	d501      	bpl.n	8002de0 <_vfiprintf_r+0x3c>
 8002ddc:	692b      	ldr	r3, [r5, #16]
 8002dde:	b9eb      	cbnz	r3, 8002e1c <_vfiprintf_r+0x78>
 8002de0:	4629      	mov	r1, r5
 8002de2:	4630      	mov	r0, r6
 8002de4:	f000 fb5c 	bl	80034a0 <__swsetup_r>
 8002de8:	b1c0      	cbz	r0, 8002e1c <_vfiprintf_r+0x78>
 8002dea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002dec:	07dc      	lsls	r4, r3, #31
 8002dee:	d50e      	bpl.n	8002e0e <_vfiprintf_r+0x6a>
 8002df0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002df4:	b01d      	add	sp, #116	; 0x74
 8002df6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002dfa:	4b7b      	ldr	r3, [pc, #492]	; (8002fe8 <_vfiprintf_r+0x244>)
 8002dfc:	429d      	cmp	r5, r3
 8002dfe:	d101      	bne.n	8002e04 <_vfiprintf_r+0x60>
 8002e00:	68b5      	ldr	r5, [r6, #8]
 8002e02:	e7df      	b.n	8002dc4 <_vfiprintf_r+0x20>
 8002e04:	4b79      	ldr	r3, [pc, #484]	; (8002fec <_vfiprintf_r+0x248>)
 8002e06:	429d      	cmp	r5, r3
 8002e08:	bf08      	it	eq
 8002e0a:	68f5      	ldreq	r5, [r6, #12]
 8002e0c:	e7da      	b.n	8002dc4 <_vfiprintf_r+0x20>
 8002e0e:	89ab      	ldrh	r3, [r5, #12]
 8002e10:	0598      	lsls	r0, r3, #22
 8002e12:	d4ed      	bmi.n	8002df0 <_vfiprintf_r+0x4c>
 8002e14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002e16:	f7ff ff08 	bl	8002c2a <__retarget_lock_release_recursive>
 8002e1a:	e7e9      	b.n	8002df0 <_vfiprintf_r+0x4c>
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	9309      	str	r3, [sp, #36]	; 0x24
 8002e20:	2320      	movs	r3, #32
 8002e22:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002e26:	2330      	movs	r3, #48	; 0x30
 8002e28:	f04f 0901 	mov.w	r9, #1
 8002e2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8002e30:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8002ff0 <_vfiprintf_r+0x24c>
 8002e34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002e38:	4623      	mov	r3, r4
 8002e3a:	469a      	mov	sl, r3
 8002e3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002e40:	b10a      	cbz	r2, 8002e46 <_vfiprintf_r+0xa2>
 8002e42:	2a25      	cmp	r2, #37	; 0x25
 8002e44:	d1f9      	bne.n	8002e3a <_vfiprintf_r+0x96>
 8002e46:	ebba 0b04 	subs.w	fp, sl, r4
 8002e4a:	d00b      	beq.n	8002e64 <_vfiprintf_r+0xc0>
 8002e4c:	465b      	mov	r3, fp
 8002e4e:	4622      	mov	r2, r4
 8002e50:	4629      	mov	r1, r5
 8002e52:	4630      	mov	r0, r6
 8002e54:	f7ff ff93 	bl	8002d7e <__sfputs_r>
 8002e58:	3001      	adds	r0, #1
 8002e5a:	f000 80aa 	beq.w	8002fb2 <_vfiprintf_r+0x20e>
 8002e5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002e60:	445a      	add	r2, fp
 8002e62:	9209      	str	r2, [sp, #36]	; 0x24
 8002e64:	f89a 3000 	ldrb.w	r3, [sl]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	f000 80a2 	beq.w	8002fb2 <_vfiprintf_r+0x20e>
 8002e6e:	2300      	movs	r3, #0
 8002e70:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002e74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002e78:	f10a 0a01 	add.w	sl, sl, #1
 8002e7c:	9304      	str	r3, [sp, #16]
 8002e7e:	9307      	str	r3, [sp, #28]
 8002e80:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002e84:	931a      	str	r3, [sp, #104]	; 0x68
 8002e86:	4654      	mov	r4, sl
 8002e88:	2205      	movs	r2, #5
 8002e8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e8e:	4858      	ldr	r0, [pc, #352]	; (8002ff0 <_vfiprintf_r+0x24c>)
 8002e90:	f000 fcba 	bl	8003808 <memchr>
 8002e94:	9a04      	ldr	r2, [sp, #16]
 8002e96:	b9d8      	cbnz	r0, 8002ed0 <_vfiprintf_r+0x12c>
 8002e98:	06d1      	lsls	r1, r2, #27
 8002e9a:	bf44      	itt	mi
 8002e9c:	2320      	movmi	r3, #32
 8002e9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002ea2:	0713      	lsls	r3, r2, #28
 8002ea4:	bf44      	itt	mi
 8002ea6:	232b      	movmi	r3, #43	; 0x2b
 8002ea8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002eac:	f89a 3000 	ldrb.w	r3, [sl]
 8002eb0:	2b2a      	cmp	r3, #42	; 0x2a
 8002eb2:	d015      	beq.n	8002ee0 <_vfiprintf_r+0x13c>
 8002eb4:	4654      	mov	r4, sl
 8002eb6:	2000      	movs	r0, #0
 8002eb8:	f04f 0c0a 	mov.w	ip, #10
 8002ebc:	9a07      	ldr	r2, [sp, #28]
 8002ebe:	4621      	mov	r1, r4
 8002ec0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002ec4:	3b30      	subs	r3, #48	; 0x30
 8002ec6:	2b09      	cmp	r3, #9
 8002ec8:	d94e      	bls.n	8002f68 <_vfiprintf_r+0x1c4>
 8002eca:	b1b0      	cbz	r0, 8002efa <_vfiprintf_r+0x156>
 8002ecc:	9207      	str	r2, [sp, #28]
 8002ece:	e014      	b.n	8002efa <_vfiprintf_r+0x156>
 8002ed0:	eba0 0308 	sub.w	r3, r0, r8
 8002ed4:	fa09 f303 	lsl.w	r3, r9, r3
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	46a2      	mov	sl, r4
 8002edc:	9304      	str	r3, [sp, #16]
 8002ede:	e7d2      	b.n	8002e86 <_vfiprintf_r+0xe2>
 8002ee0:	9b03      	ldr	r3, [sp, #12]
 8002ee2:	1d19      	adds	r1, r3, #4
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	9103      	str	r1, [sp, #12]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	bfbb      	ittet	lt
 8002eec:	425b      	neglt	r3, r3
 8002eee:	f042 0202 	orrlt.w	r2, r2, #2
 8002ef2:	9307      	strge	r3, [sp, #28]
 8002ef4:	9307      	strlt	r3, [sp, #28]
 8002ef6:	bfb8      	it	lt
 8002ef8:	9204      	strlt	r2, [sp, #16]
 8002efa:	7823      	ldrb	r3, [r4, #0]
 8002efc:	2b2e      	cmp	r3, #46	; 0x2e
 8002efe:	d10c      	bne.n	8002f1a <_vfiprintf_r+0x176>
 8002f00:	7863      	ldrb	r3, [r4, #1]
 8002f02:	2b2a      	cmp	r3, #42	; 0x2a
 8002f04:	d135      	bne.n	8002f72 <_vfiprintf_r+0x1ce>
 8002f06:	9b03      	ldr	r3, [sp, #12]
 8002f08:	3402      	adds	r4, #2
 8002f0a:	1d1a      	adds	r2, r3, #4
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	9203      	str	r2, [sp, #12]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	bfb8      	it	lt
 8002f14:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8002f18:	9305      	str	r3, [sp, #20]
 8002f1a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8002ff4 <_vfiprintf_r+0x250>
 8002f1e:	2203      	movs	r2, #3
 8002f20:	4650      	mov	r0, sl
 8002f22:	7821      	ldrb	r1, [r4, #0]
 8002f24:	f000 fc70 	bl	8003808 <memchr>
 8002f28:	b140      	cbz	r0, 8002f3c <_vfiprintf_r+0x198>
 8002f2a:	2340      	movs	r3, #64	; 0x40
 8002f2c:	eba0 000a 	sub.w	r0, r0, sl
 8002f30:	fa03 f000 	lsl.w	r0, r3, r0
 8002f34:	9b04      	ldr	r3, [sp, #16]
 8002f36:	3401      	adds	r4, #1
 8002f38:	4303      	orrs	r3, r0
 8002f3a:	9304      	str	r3, [sp, #16]
 8002f3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f40:	2206      	movs	r2, #6
 8002f42:	482d      	ldr	r0, [pc, #180]	; (8002ff8 <_vfiprintf_r+0x254>)
 8002f44:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002f48:	f000 fc5e 	bl	8003808 <memchr>
 8002f4c:	2800      	cmp	r0, #0
 8002f4e:	d03f      	beq.n	8002fd0 <_vfiprintf_r+0x22c>
 8002f50:	4b2a      	ldr	r3, [pc, #168]	; (8002ffc <_vfiprintf_r+0x258>)
 8002f52:	bb1b      	cbnz	r3, 8002f9c <_vfiprintf_r+0x1f8>
 8002f54:	9b03      	ldr	r3, [sp, #12]
 8002f56:	3307      	adds	r3, #7
 8002f58:	f023 0307 	bic.w	r3, r3, #7
 8002f5c:	3308      	adds	r3, #8
 8002f5e:	9303      	str	r3, [sp, #12]
 8002f60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f62:	443b      	add	r3, r7
 8002f64:	9309      	str	r3, [sp, #36]	; 0x24
 8002f66:	e767      	b.n	8002e38 <_vfiprintf_r+0x94>
 8002f68:	460c      	mov	r4, r1
 8002f6a:	2001      	movs	r0, #1
 8002f6c:	fb0c 3202 	mla	r2, ip, r2, r3
 8002f70:	e7a5      	b.n	8002ebe <_vfiprintf_r+0x11a>
 8002f72:	2300      	movs	r3, #0
 8002f74:	f04f 0c0a 	mov.w	ip, #10
 8002f78:	4619      	mov	r1, r3
 8002f7a:	3401      	adds	r4, #1
 8002f7c:	9305      	str	r3, [sp, #20]
 8002f7e:	4620      	mov	r0, r4
 8002f80:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002f84:	3a30      	subs	r2, #48	; 0x30
 8002f86:	2a09      	cmp	r2, #9
 8002f88:	d903      	bls.n	8002f92 <_vfiprintf_r+0x1ee>
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d0c5      	beq.n	8002f1a <_vfiprintf_r+0x176>
 8002f8e:	9105      	str	r1, [sp, #20]
 8002f90:	e7c3      	b.n	8002f1a <_vfiprintf_r+0x176>
 8002f92:	4604      	mov	r4, r0
 8002f94:	2301      	movs	r3, #1
 8002f96:	fb0c 2101 	mla	r1, ip, r1, r2
 8002f9a:	e7f0      	b.n	8002f7e <_vfiprintf_r+0x1da>
 8002f9c:	ab03      	add	r3, sp, #12
 8002f9e:	9300      	str	r3, [sp, #0]
 8002fa0:	462a      	mov	r2, r5
 8002fa2:	4630      	mov	r0, r6
 8002fa4:	4b16      	ldr	r3, [pc, #88]	; (8003000 <_vfiprintf_r+0x25c>)
 8002fa6:	a904      	add	r1, sp, #16
 8002fa8:	f3af 8000 	nop.w
 8002fac:	4607      	mov	r7, r0
 8002fae:	1c78      	adds	r0, r7, #1
 8002fb0:	d1d6      	bne.n	8002f60 <_vfiprintf_r+0x1bc>
 8002fb2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002fb4:	07d9      	lsls	r1, r3, #31
 8002fb6:	d405      	bmi.n	8002fc4 <_vfiprintf_r+0x220>
 8002fb8:	89ab      	ldrh	r3, [r5, #12]
 8002fba:	059a      	lsls	r2, r3, #22
 8002fbc:	d402      	bmi.n	8002fc4 <_vfiprintf_r+0x220>
 8002fbe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002fc0:	f7ff fe33 	bl	8002c2a <__retarget_lock_release_recursive>
 8002fc4:	89ab      	ldrh	r3, [r5, #12]
 8002fc6:	065b      	lsls	r3, r3, #25
 8002fc8:	f53f af12 	bmi.w	8002df0 <_vfiprintf_r+0x4c>
 8002fcc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002fce:	e711      	b.n	8002df4 <_vfiprintf_r+0x50>
 8002fd0:	ab03      	add	r3, sp, #12
 8002fd2:	9300      	str	r3, [sp, #0]
 8002fd4:	462a      	mov	r2, r5
 8002fd6:	4630      	mov	r0, r6
 8002fd8:	4b09      	ldr	r3, [pc, #36]	; (8003000 <_vfiprintf_r+0x25c>)
 8002fda:	a904      	add	r1, sp, #16
 8002fdc:	f000 f882 	bl	80030e4 <_printf_i>
 8002fe0:	e7e4      	b.n	8002fac <_vfiprintf_r+0x208>
 8002fe2:	bf00      	nop
 8002fe4:	080039c8 	.word	0x080039c8
 8002fe8:	080039e8 	.word	0x080039e8
 8002fec:	080039a8 	.word	0x080039a8
 8002ff0:	08003a08 	.word	0x08003a08
 8002ff4:	08003a0e 	.word	0x08003a0e
 8002ff8:	08003a12 	.word	0x08003a12
 8002ffc:	00000000 	.word	0x00000000
 8003000:	08002d7f 	.word	0x08002d7f

08003004 <_printf_common>:
 8003004:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003008:	4616      	mov	r6, r2
 800300a:	4699      	mov	r9, r3
 800300c:	688a      	ldr	r2, [r1, #8]
 800300e:	690b      	ldr	r3, [r1, #16]
 8003010:	4607      	mov	r7, r0
 8003012:	4293      	cmp	r3, r2
 8003014:	bfb8      	it	lt
 8003016:	4613      	movlt	r3, r2
 8003018:	6033      	str	r3, [r6, #0]
 800301a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800301e:	460c      	mov	r4, r1
 8003020:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003024:	b10a      	cbz	r2, 800302a <_printf_common+0x26>
 8003026:	3301      	adds	r3, #1
 8003028:	6033      	str	r3, [r6, #0]
 800302a:	6823      	ldr	r3, [r4, #0]
 800302c:	0699      	lsls	r1, r3, #26
 800302e:	bf42      	ittt	mi
 8003030:	6833      	ldrmi	r3, [r6, #0]
 8003032:	3302      	addmi	r3, #2
 8003034:	6033      	strmi	r3, [r6, #0]
 8003036:	6825      	ldr	r5, [r4, #0]
 8003038:	f015 0506 	ands.w	r5, r5, #6
 800303c:	d106      	bne.n	800304c <_printf_common+0x48>
 800303e:	f104 0a19 	add.w	sl, r4, #25
 8003042:	68e3      	ldr	r3, [r4, #12]
 8003044:	6832      	ldr	r2, [r6, #0]
 8003046:	1a9b      	subs	r3, r3, r2
 8003048:	42ab      	cmp	r3, r5
 800304a:	dc28      	bgt.n	800309e <_printf_common+0x9a>
 800304c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003050:	1e13      	subs	r3, r2, #0
 8003052:	6822      	ldr	r2, [r4, #0]
 8003054:	bf18      	it	ne
 8003056:	2301      	movne	r3, #1
 8003058:	0692      	lsls	r2, r2, #26
 800305a:	d42d      	bmi.n	80030b8 <_printf_common+0xb4>
 800305c:	4649      	mov	r1, r9
 800305e:	4638      	mov	r0, r7
 8003060:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003064:	47c0      	blx	r8
 8003066:	3001      	adds	r0, #1
 8003068:	d020      	beq.n	80030ac <_printf_common+0xa8>
 800306a:	6823      	ldr	r3, [r4, #0]
 800306c:	68e5      	ldr	r5, [r4, #12]
 800306e:	f003 0306 	and.w	r3, r3, #6
 8003072:	2b04      	cmp	r3, #4
 8003074:	bf18      	it	ne
 8003076:	2500      	movne	r5, #0
 8003078:	6832      	ldr	r2, [r6, #0]
 800307a:	f04f 0600 	mov.w	r6, #0
 800307e:	68a3      	ldr	r3, [r4, #8]
 8003080:	bf08      	it	eq
 8003082:	1aad      	subeq	r5, r5, r2
 8003084:	6922      	ldr	r2, [r4, #16]
 8003086:	bf08      	it	eq
 8003088:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800308c:	4293      	cmp	r3, r2
 800308e:	bfc4      	itt	gt
 8003090:	1a9b      	subgt	r3, r3, r2
 8003092:	18ed      	addgt	r5, r5, r3
 8003094:	341a      	adds	r4, #26
 8003096:	42b5      	cmp	r5, r6
 8003098:	d11a      	bne.n	80030d0 <_printf_common+0xcc>
 800309a:	2000      	movs	r0, #0
 800309c:	e008      	b.n	80030b0 <_printf_common+0xac>
 800309e:	2301      	movs	r3, #1
 80030a0:	4652      	mov	r2, sl
 80030a2:	4649      	mov	r1, r9
 80030a4:	4638      	mov	r0, r7
 80030a6:	47c0      	blx	r8
 80030a8:	3001      	adds	r0, #1
 80030aa:	d103      	bne.n	80030b4 <_printf_common+0xb0>
 80030ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80030b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030b4:	3501      	adds	r5, #1
 80030b6:	e7c4      	b.n	8003042 <_printf_common+0x3e>
 80030b8:	2030      	movs	r0, #48	; 0x30
 80030ba:	18e1      	adds	r1, r4, r3
 80030bc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80030c0:	1c5a      	adds	r2, r3, #1
 80030c2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80030c6:	4422      	add	r2, r4
 80030c8:	3302      	adds	r3, #2
 80030ca:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80030ce:	e7c5      	b.n	800305c <_printf_common+0x58>
 80030d0:	2301      	movs	r3, #1
 80030d2:	4622      	mov	r2, r4
 80030d4:	4649      	mov	r1, r9
 80030d6:	4638      	mov	r0, r7
 80030d8:	47c0      	blx	r8
 80030da:	3001      	adds	r0, #1
 80030dc:	d0e6      	beq.n	80030ac <_printf_common+0xa8>
 80030de:	3601      	adds	r6, #1
 80030e0:	e7d9      	b.n	8003096 <_printf_common+0x92>
	...

080030e4 <_printf_i>:
 80030e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80030e8:	7e0f      	ldrb	r7, [r1, #24]
 80030ea:	4691      	mov	r9, r2
 80030ec:	2f78      	cmp	r7, #120	; 0x78
 80030ee:	4680      	mov	r8, r0
 80030f0:	460c      	mov	r4, r1
 80030f2:	469a      	mov	sl, r3
 80030f4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80030f6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80030fa:	d807      	bhi.n	800310c <_printf_i+0x28>
 80030fc:	2f62      	cmp	r7, #98	; 0x62
 80030fe:	d80a      	bhi.n	8003116 <_printf_i+0x32>
 8003100:	2f00      	cmp	r7, #0
 8003102:	f000 80d9 	beq.w	80032b8 <_printf_i+0x1d4>
 8003106:	2f58      	cmp	r7, #88	; 0x58
 8003108:	f000 80a4 	beq.w	8003254 <_printf_i+0x170>
 800310c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003110:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003114:	e03a      	b.n	800318c <_printf_i+0xa8>
 8003116:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800311a:	2b15      	cmp	r3, #21
 800311c:	d8f6      	bhi.n	800310c <_printf_i+0x28>
 800311e:	a101      	add	r1, pc, #4	; (adr r1, 8003124 <_printf_i+0x40>)
 8003120:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003124:	0800317d 	.word	0x0800317d
 8003128:	08003191 	.word	0x08003191
 800312c:	0800310d 	.word	0x0800310d
 8003130:	0800310d 	.word	0x0800310d
 8003134:	0800310d 	.word	0x0800310d
 8003138:	0800310d 	.word	0x0800310d
 800313c:	08003191 	.word	0x08003191
 8003140:	0800310d 	.word	0x0800310d
 8003144:	0800310d 	.word	0x0800310d
 8003148:	0800310d 	.word	0x0800310d
 800314c:	0800310d 	.word	0x0800310d
 8003150:	0800329f 	.word	0x0800329f
 8003154:	080031c1 	.word	0x080031c1
 8003158:	08003281 	.word	0x08003281
 800315c:	0800310d 	.word	0x0800310d
 8003160:	0800310d 	.word	0x0800310d
 8003164:	080032c1 	.word	0x080032c1
 8003168:	0800310d 	.word	0x0800310d
 800316c:	080031c1 	.word	0x080031c1
 8003170:	0800310d 	.word	0x0800310d
 8003174:	0800310d 	.word	0x0800310d
 8003178:	08003289 	.word	0x08003289
 800317c:	682b      	ldr	r3, [r5, #0]
 800317e:	1d1a      	adds	r2, r3, #4
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	602a      	str	r2, [r5, #0]
 8003184:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003188:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800318c:	2301      	movs	r3, #1
 800318e:	e0a4      	b.n	80032da <_printf_i+0x1f6>
 8003190:	6820      	ldr	r0, [r4, #0]
 8003192:	6829      	ldr	r1, [r5, #0]
 8003194:	0606      	lsls	r6, r0, #24
 8003196:	f101 0304 	add.w	r3, r1, #4
 800319a:	d50a      	bpl.n	80031b2 <_printf_i+0xce>
 800319c:	680e      	ldr	r6, [r1, #0]
 800319e:	602b      	str	r3, [r5, #0]
 80031a0:	2e00      	cmp	r6, #0
 80031a2:	da03      	bge.n	80031ac <_printf_i+0xc8>
 80031a4:	232d      	movs	r3, #45	; 0x2d
 80031a6:	4276      	negs	r6, r6
 80031a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80031ac:	230a      	movs	r3, #10
 80031ae:	485e      	ldr	r0, [pc, #376]	; (8003328 <_printf_i+0x244>)
 80031b0:	e019      	b.n	80031e6 <_printf_i+0x102>
 80031b2:	680e      	ldr	r6, [r1, #0]
 80031b4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80031b8:	602b      	str	r3, [r5, #0]
 80031ba:	bf18      	it	ne
 80031bc:	b236      	sxthne	r6, r6
 80031be:	e7ef      	b.n	80031a0 <_printf_i+0xbc>
 80031c0:	682b      	ldr	r3, [r5, #0]
 80031c2:	6820      	ldr	r0, [r4, #0]
 80031c4:	1d19      	adds	r1, r3, #4
 80031c6:	6029      	str	r1, [r5, #0]
 80031c8:	0601      	lsls	r1, r0, #24
 80031ca:	d501      	bpl.n	80031d0 <_printf_i+0xec>
 80031cc:	681e      	ldr	r6, [r3, #0]
 80031ce:	e002      	b.n	80031d6 <_printf_i+0xf2>
 80031d0:	0646      	lsls	r6, r0, #25
 80031d2:	d5fb      	bpl.n	80031cc <_printf_i+0xe8>
 80031d4:	881e      	ldrh	r6, [r3, #0]
 80031d6:	2f6f      	cmp	r7, #111	; 0x6f
 80031d8:	bf0c      	ite	eq
 80031da:	2308      	moveq	r3, #8
 80031dc:	230a      	movne	r3, #10
 80031de:	4852      	ldr	r0, [pc, #328]	; (8003328 <_printf_i+0x244>)
 80031e0:	2100      	movs	r1, #0
 80031e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80031e6:	6865      	ldr	r5, [r4, #4]
 80031e8:	2d00      	cmp	r5, #0
 80031ea:	bfa8      	it	ge
 80031ec:	6821      	ldrge	r1, [r4, #0]
 80031ee:	60a5      	str	r5, [r4, #8]
 80031f0:	bfa4      	itt	ge
 80031f2:	f021 0104 	bicge.w	r1, r1, #4
 80031f6:	6021      	strge	r1, [r4, #0]
 80031f8:	b90e      	cbnz	r6, 80031fe <_printf_i+0x11a>
 80031fa:	2d00      	cmp	r5, #0
 80031fc:	d04d      	beq.n	800329a <_printf_i+0x1b6>
 80031fe:	4615      	mov	r5, r2
 8003200:	fbb6 f1f3 	udiv	r1, r6, r3
 8003204:	fb03 6711 	mls	r7, r3, r1, r6
 8003208:	5dc7      	ldrb	r7, [r0, r7]
 800320a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800320e:	4637      	mov	r7, r6
 8003210:	42bb      	cmp	r3, r7
 8003212:	460e      	mov	r6, r1
 8003214:	d9f4      	bls.n	8003200 <_printf_i+0x11c>
 8003216:	2b08      	cmp	r3, #8
 8003218:	d10b      	bne.n	8003232 <_printf_i+0x14e>
 800321a:	6823      	ldr	r3, [r4, #0]
 800321c:	07de      	lsls	r6, r3, #31
 800321e:	d508      	bpl.n	8003232 <_printf_i+0x14e>
 8003220:	6923      	ldr	r3, [r4, #16]
 8003222:	6861      	ldr	r1, [r4, #4]
 8003224:	4299      	cmp	r1, r3
 8003226:	bfde      	ittt	le
 8003228:	2330      	movle	r3, #48	; 0x30
 800322a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800322e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003232:	1b52      	subs	r2, r2, r5
 8003234:	6122      	str	r2, [r4, #16]
 8003236:	464b      	mov	r3, r9
 8003238:	4621      	mov	r1, r4
 800323a:	4640      	mov	r0, r8
 800323c:	f8cd a000 	str.w	sl, [sp]
 8003240:	aa03      	add	r2, sp, #12
 8003242:	f7ff fedf 	bl	8003004 <_printf_common>
 8003246:	3001      	adds	r0, #1
 8003248:	d14c      	bne.n	80032e4 <_printf_i+0x200>
 800324a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800324e:	b004      	add	sp, #16
 8003250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003254:	4834      	ldr	r0, [pc, #208]	; (8003328 <_printf_i+0x244>)
 8003256:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800325a:	6829      	ldr	r1, [r5, #0]
 800325c:	6823      	ldr	r3, [r4, #0]
 800325e:	f851 6b04 	ldr.w	r6, [r1], #4
 8003262:	6029      	str	r1, [r5, #0]
 8003264:	061d      	lsls	r5, r3, #24
 8003266:	d514      	bpl.n	8003292 <_printf_i+0x1ae>
 8003268:	07df      	lsls	r7, r3, #31
 800326a:	bf44      	itt	mi
 800326c:	f043 0320 	orrmi.w	r3, r3, #32
 8003270:	6023      	strmi	r3, [r4, #0]
 8003272:	b91e      	cbnz	r6, 800327c <_printf_i+0x198>
 8003274:	6823      	ldr	r3, [r4, #0]
 8003276:	f023 0320 	bic.w	r3, r3, #32
 800327a:	6023      	str	r3, [r4, #0]
 800327c:	2310      	movs	r3, #16
 800327e:	e7af      	b.n	80031e0 <_printf_i+0xfc>
 8003280:	6823      	ldr	r3, [r4, #0]
 8003282:	f043 0320 	orr.w	r3, r3, #32
 8003286:	6023      	str	r3, [r4, #0]
 8003288:	2378      	movs	r3, #120	; 0x78
 800328a:	4828      	ldr	r0, [pc, #160]	; (800332c <_printf_i+0x248>)
 800328c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003290:	e7e3      	b.n	800325a <_printf_i+0x176>
 8003292:	0659      	lsls	r1, r3, #25
 8003294:	bf48      	it	mi
 8003296:	b2b6      	uxthmi	r6, r6
 8003298:	e7e6      	b.n	8003268 <_printf_i+0x184>
 800329a:	4615      	mov	r5, r2
 800329c:	e7bb      	b.n	8003216 <_printf_i+0x132>
 800329e:	682b      	ldr	r3, [r5, #0]
 80032a0:	6826      	ldr	r6, [r4, #0]
 80032a2:	1d18      	adds	r0, r3, #4
 80032a4:	6961      	ldr	r1, [r4, #20]
 80032a6:	6028      	str	r0, [r5, #0]
 80032a8:	0635      	lsls	r5, r6, #24
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	d501      	bpl.n	80032b2 <_printf_i+0x1ce>
 80032ae:	6019      	str	r1, [r3, #0]
 80032b0:	e002      	b.n	80032b8 <_printf_i+0x1d4>
 80032b2:	0670      	lsls	r0, r6, #25
 80032b4:	d5fb      	bpl.n	80032ae <_printf_i+0x1ca>
 80032b6:	8019      	strh	r1, [r3, #0]
 80032b8:	2300      	movs	r3, #0
 80032ba:	4615      	mov	r5, r2
 80032bc:	6123      	str	r3, [r4, #16]
 80032be:	e7ba      	b.n	8003236 <_printf_i+0x152>
 80032c0:	682b      	ldr	r3, [r5, #0]
 80032c2:	2100      	movs	r1, #0
 80032c4:	1d1a      	adds	r2, r3, #4
 80032c6:	602a      	str	r2, [r5, #0]
 80032c8:	681d      	ldr	r5, [r3, #0]
 80032ca:	6862      	ldr	r2, [r4, #4]
 80032cc:	4628      	mov	r0, r5
 80032ce:	f000 fa9b 	bl	8003808 <memchr>
 80032d2:	b108      	cbz	r0, 80032d8 <_printf_i+0x1f4>
 80032d4:	1b40      	subs	r0, r0, r5
 80032d6:	6060      	str	r0, [r4, #4]
 80032d8:	6863      	ldr	r3, [r4, #4]
 80032da:	6123      	str	r3, [r4, #16]
 80032dc:	2300      	movs	r3, #0
 80032de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80032e2:	e7a8      	b.n	8003236 <_printf_i+0x152>
 80032e4:	462a      	mov	r2, r5
 80032e6:	4649      	mov	r1, r9
 80032e8:	4640      	mov	r0, r8
 80032ea:	6923      	ldr	r3, [r4, #16]
 80032ec:	47d0      	blx	sl
 80032ee:	3001      	adds	r0, #1
 80032f0:	d0ab      	beq.n	800324a <_printf_i+0x166>
 80032f2:	6823      	ldr	r3, [r4, #0]
 80032f4:	079b      	lsls	r3, r3, #30
 80032f6:	d413      	bmi.n	8003320 <_printf_i+0x23c>
 80032f8:	68e0      	ldr	r0, [r4, #12]
 80032fa:	9b03      	ldr	r3, [sp, #12]
 80032fc:	4298      	cmp	r0, r3
 80032fe:	bfb8      	it	lt
 8003300:	4618      	movlt	r0, r3
 8003302:	e7a4      	b.n	800324e <_printf_i+0x16a>
 8003304:	2301      	movs	r3, #1
 8003306:	4632      	mov	r2, r6
 8003308:	4649      	mov	r1, r9
 800330a:	4640      	mov	r0, r8
 800330c:	47d0      	blx	sl
 800330e:	3001      	adds	r0, #1
 8003310:	d09b      	beq.n	800324a <_printf_i+0x166>
 8003312:	3501      	adds	r5, #1
 8003314:	68e3      	ldr	r3, [r4, #12]
 8003316:	9903      	ldr	r1, [sp, #12]
 8003318:	1a5b      	subs	r3, r3, r1
 800331a:	42ab      	cmp	r3, r5
 800331c:	dcf2      	bgt.n	8003304 <_printf_i+0x220>
 800331e:	e7eb      	b.n	80032f8 <_printf_i+0x214>
 8003320:	2500      	movs	r5, #0
 8003322:	f104 0619 	add.w	r6, r4, #25
 8003326:	e7f5      	b.n	8003314 <_printf_i+0x230>
 8003328:	08003a19 	.word	0x08003a19
 800332c:	08003a2a 	.word	0x08003a2a

08003330 <_sbrk_r>:
 8003330:	b538      	push	{r3, r4, r5, lr}
 8003332:	2300      	movs	r3, #0
 8003334:	4d05      	ldr	r5, [pc, #20]	; (800334c <_sbrk_r+0x1c>)
 8003336:	4604      	mov	r4, r0
 8003338:	4608      	mov	r0, r1
 800333a:	602b      	str	r3, [r5, #0]
 800333c:	f7fd fb1c 	bl	8000978 <_sbrk>
 8003340:	1c43      	adds	r3, r0, #1
 8003342:	d102      	bne.n	800334a <_sbrk_r+0x1a>
 8003344:	682b      	ldr	r3, [r5, #0]
 8003346:	b103      	cbz	r3, 800334a <_sbrk_r+0x1a>
 8003348:	6023      	str	r3, [r4, #0]
 800334a:	bd38      	pop	{r3, r4, r5, pc}
 800334c:	20000108 	.word	0x20000108

08003350 <__sread>:
 8003350:	b510      	push	{r4, lr}
 8003352:	460c      	mov	r4, r1
 8003354:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003358:	f000 fab8 	bl	80038cc <_read_r>
 800335c:	2800      	cmp	r0, #0
 800335e:	bfab      	itete	ge
 8003360:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003362:	89a3      	ldrhlt	r3, [r4, #12]
 8003364:	181b      	addge	r3, r3, r0
 8003366:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800336a:	bfac      	ite	ge
 800336c:	6563      	strge	r3, [r4, #84]	; 0x54
 800336e:	81a3      	strhlt	r3, [r4, #12]
 8003370:	bd10      	pop	{r4, pc}

08003372 <__swrite>:
 8003372:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003376:	461f      	mov	r7, r3
 8003378:	898b      	ldrh	r3, [r1, #12]
 800337a:	4605      	mov	r5, r0
 800337c:	05db      	lsls	r3, r3, #23
 800337e:	460c      	mov	r4, r1
 8003380:	4616      	mov	r6, r2
 8003382:	d505      	bpl.n	8003390 <__swrite+0x1e>
 8003384:	2302      	movs	r3, #2
 8003386:	2200      	movs	r2, #0
 8003388:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800338c:	f000 f9c4 	bl	8003718 <_lseek_r>
 8003390:	89a3      	ldrh	r3, [r4, #12]
 8003392:	4632      	mov	r2, r6
 8003394:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003398:	81a3      	strh	r3, [r4, #12]
 800339a:	4628      	mov	r0, r5
 800339c:	463b      	mov	r3, r7
 800339e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80033a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80033a6:	f000 b869 	b.w	800347c <_write_r>

080033aa <__sseek>:
 80033aa:	b510      	push	{r4, lr}
 80033ac:	460c      	mov	r4, r1
 80033ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033b2:	f000 f9b1 	bl	8003718 <_lseek_r>
 80033b6:	1c43      	adds	r3, r0, #1
 80033b8:	89a3      	ldrh	r3, [r4, #12]
 80033ba:	bf15      	itete	ne
 80033bc:	6560      	strne	r0, [r4, #84]	; 0x54
 80033be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80033c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80033c6:	81a3      	strheq	r3, [r4, #12]
 80033c8:	bf18      	it	ne
 80033ca:	81a3      	strhne	r3, [r4, #12]
 80033cc:	bd10      	pop	{r4, pc}

080033ce <__sclose>:
 80033ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033d2:	f000 b8d3 	b.w	800357c <_close_r>
	...

080033d8 <__swbuf_r>:
 80033d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033da:	460e      	mov	r6, r1
 80033dc:	4614      	mov	r4, r2
 80033de:	4605      	mov	r5, r0
 80033e0:	b118      	cbz	r0, 80033ea <__swbuf_r+0x12>
 80033e2:	6983      	ldr	r3, [r0, #24]
 80033e4:	b90b      	cbnz	r3, 80033ea <__swbuf_r+0x12>
 80033e6:	f7ff fb81 	bl	8002aec <__sinit>
 80033ea:	4b21      	ldr	r3, [pc, #132]	; (8003470 <__swbuf_r+0x98>)
 80033ec:	429c      	cmp	r4, r3
 80033ee:	d12b      	bne.n	8003448 <__swbuf_r+0x70>
 80033f0:	686c      	ldr	r4, [r5, #4]
 80033f2:	69a3      	ldr	r3, [r4, #24]
 80033f4:	60a3      	str	r3, [r4, #8]
 80033f6:	89a3      	ldrh	r3, [r4, #12]
 80033f8:	071a      	lsls	r2, r3, #28
 80033fa:	d52f      	bpl.n	800345c <__swbuf_r+0x84>
 80033fc:	6923      	ldr	r3, [r4, #16]
 80033fe:	b36b      	cbz	r3, 800345c <__swbuf_r+0x84>
 8003400:	6923      	ldr	r3, [r4, #16]
 8003402:	6820      	ldr	r0, [r4, #0]
 8003404:	b2f6      	uxtb	r6, r6
 8003406:	1ac0      	subs	r0, r0, r3
 8003408:	6963      	ldr	r3, [r4, #20]
 800340a:	4637      	mov	r7, r6
 800340c:	4283      	cmp	r3, r0
 800340e:	dc04      	bgt.n	800341a <__swbuf_r+0x42>
 8003410:	4621      	mov	r1, r4
 8003412:	4628      	mov	r0, r5
 8003414:	f000 f944 	bl	80036a0 <_fflush_r>
 8003418:	bb30      	cbnz	r0, 8003468 <__swbuf_r+0x90>
 800341a:	68a3      	ldr	r3, [r4, #8]
 800341c:	3001      	adds	r0, #1
 800341e:	3b01      	subs	r3, #1
 8003420:	60a3      	str	r3, [r4, #8]
 8003422:	6823      	ldr	r3, [r4, #0]
 8003424:	1c5a      	adds	r2, r3, #1
 8003426:	6022      	str	r2, [r4, #0]
 8003428:	701e      	strb	r6, [r3, #0]
 800342a:	6963      	ldr	r3, [r4, #20]
 800342c:	4283      	cmp	r3, r0
 800342e:	d004      	beq.n	800343a <__swbuf_r+0x62>
 8003430:	89a3      	ldrh	r3, [r4, #12]
 8003432:	07db      	lsls	r3, r3, #31
 8003434:	d506      	bpl.n	8003444 <__swbuf_r+0x6c>
 8003436:	2e0a      	cmp	r6, #10
 8003438:	d104      	bne.n	8003444 <__swbuf_r+0x6c>
 800343a:	4621      	mov	r1, r4
 800343c:	4628      	mov	r0, r5
 800343e:	f000 f92f 	bl	80036a0 <_fflush_r>
 8003442:	b988      	cbnz	r0, 8003468 <__swbuf_r+0x90>
 8003444:	4638      	mov	r0, r7
 8003446:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003448:	4b0a      	ldr	r3, [pc, #40]	; (8003474 <__swbuf_r+0x9c>)
 800344a:	429c      	cmp	r4, r3
 800344c:	d101      	bne.n	8003452 <__swbuf_r+0x7a>
 800344e:	68ac      	ldr	r4, [r5, #8]
 8003450:	e7cf      	b.n	80033f2 <__swbuf_r+0x1a>
 8003452:	4b09      	ldr	r3, [pc, #36]	; (8003478 <__swbuf_r+0xa0>)
 8003454:	429c      	cmp	r4, r3
 8003456:	bf08      	it	eq
 8003458:	68ec      	ldreq	r4, [r5, #12]
 800345a:	e7ca      	b.n	80033f2 <__swbuf_r+0x1a>
 800345c:	4621      	mov	r1, r4
 800345e:	4628      	mov	r0, r5
 8003460:	f000 f81e 	bl	80034a0 <__swsetup_r>
 8003464:	2800      	cmp	r0, #0
 8003466:	d0cb      	beq.n	8003400 <__swbuf_r+0x28>
 8003468:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800346c:	e7ea      	b.n	8003444 <__swbuf_r+0x6c>
 800346e:	bf00      	nop
 8003470:	080039c8 	.word	0x080039c8
 8003474:	080039e8 	.word	0x080039e8
 8003478:	080039a8 	.word	0x080039a8

0800347c <_write_r>:
 800347c:	b538      	push	{r3, r4, r5, lr}
 800347e:	4604      	mov	r4, r0
 8003480:	4608      	mov	r0, r1
 8003482:	4611      	mov	r1, r2
 8003484:	2200      	movs	r2, #0
 8003486:	4d05      	ldr	r5, [pc, #20]	; (800349c <_write_r+0x20>)
 8003488:	602a      	str	r2, [r5, #0]
 800348a:	461a      	mov	r2, r3
 800348c:	f7fd fa2e 	bl	80008ec <_write>
 8003490:	1c43      	adds	r3, r0, #1
 8003492:	d102      	bne.n	800349a <_write_r+0x1e>
 8003494:	682b      	ldr	r3, [r5, #0]
 8003496:	b103      	cbz	r3, 800349a <_write_r+0x1e>
 8003498:	6023      	str	r3, [r4, #0]
 800349a:	bd38      	pop	{r3, r4, r5, pc}
 800349c:	20000108 	.word	0x20000108

080034a0 <__swsetup_r>:
 80034a0:	4b32      	ldr	r3, [pc, #200]	; (800356c <__swsetup_r+0xcc>)
 80034a2:	b570      	push	{r4, r5, r6, lr}
 80034a4:	681d      	ldr	r5, [r3, #0]
 80034a6:	4606      	mov	r6, r0
 80034a8:	460c      	mov	r4, r1
 80034aa:	b125      	cbz	r5, 80034b6 <__swsetup_r+0x16>
 80034ac:	69ab      	ldr	r3, [r5, #24]
 80034ae:	b913      	cbnz	r3, 80034b6 <__swsetup_r+0x16>
 80034b0:	4628      	mov	r0, r5
 80034b2:	f7ff fb1b 	bl	8002aec <__sinit>
 80034b6:	4b2e      	ldr	r3, [pc, #184]	; (8003570 <__swsetup_r+0xd0>)
 80034b8:	429c      	cmp	r4, r3
 80034ba:	d10f      	bne.n	80034dc <__swsetup_r+0x3c>
 80034bc:	686c      	ldr	r4, [r5, #4]
 80034be:	89a3      	ldrh	r3, [r4, #12]
 80034c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80034c4:	0719      	lsls	r1, r3, #28
 80034c6:	d42c      	bmi.n	8003522 <__swsetup_r+0x82>
 80034c8:	06dd      	lsls	r5, r3, #27
 80034ca:	d411      	bmi.n	80034f0 <__swsetup_r+0x50>
 80034cc:	2309      	movs	r3, #9
 80034ce:	6033      	str	r3, [r6, #0]
 80034d0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80034d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80034d8:	81a3      	strh	r3, [r4, #12]
 80034da:	e03e      	b.n	800355a <__swsetup_r+0xba>
 80034dc:	4b25      	ldr	r3, [pc, #148]	; (8003574 <__swsetup_r+0xd4>)
 80034de:	429c      	cmp	r4, r3
 80034e0:	d101      	bne.n	80034e6 <__swsetup_r+0x46>
 80034e2:	68ac      	ldr	r4, [r5, #8]
 80034e4:	e7eb      	b.n	80034be <__swsetup_r+0x1e>
 80034e6:	4b24      	ldr	r3, [pc, #144]	; (8003578 <__swsetup_r+0xd8>)
 80034e8:	429c      	cmp	r4, r3
 80034ea:	bf08      	it	eq
 80034ec:	68ec      	ldreq	r4, [r5, #12]
 80034ee:	e7e6      	b.n	80034be <__swsetup_r+0x1e>
 80034f0:	0758      	lsls	r0, r3, #29
 80034f2:	d512      	bpl.n	800351a <__swsetup_r+0x7a>
 80034f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80034f6:	b141      	cbz	r1, 800350a <__swsetup_r+0x6a>
 80034f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80034fc:	4299      	cmp	r1, r3
 80034fe:	d002      	beq.n	8003506 <__swsetup_r+0x66>
 8003500:	4630      	mov	r0, r6
 8003502:	f000 f99b 	bl	800383c <_free_r>
 8003506:	2300      	movs	r3, #0
 8003508:	6363      	str	r3, [r4, #52]	; 0x34
 800350a:	89a3      	ldrh	r3, [r4, #12]
 800350c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003510:	81a3      	strh	r3, [r4, #12]
 8003512:	2300      	movs	r3, #0
 8003514:	6063      	str	r3, [r4, #4]
 8003516:	6923      	ldr	r3, [r4, #16]
 8003518:	6023      	str	r3, [r4, #0]
 800351a:	89a3      	ldrh	r3, [r4, #12]
 800351c:	f043 0308 	orr.w	r3, r3, #8
 8003520:	81a3      	strh	r3, [r4, #12]
 8003522:	6923      	ldr	r3, [r4, #16]
 8003524:	b94b      	cbnz	r3, 800353a <__swsetup_r+0x9a>
 8003526:	89a3      	ldrh	r3, [r4, #12]
 8003528:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800352c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003530:	d003      	beq.n	800353a <__swsetup_r+0x9a>
 8003532:	4621      	mov	r1, r4
 8003534:	4630      	mov	r0, r6
 8003536:	f000 f927 	bl	8003788 <__smakebuf_r>
 800353a:	89a0      	ldrh	r0, [r4, #12]
 800353c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003540:	f010 0301 	ands.w	r3, r0, #1
 8003544:	d00a      	beq.n	800355c <__swsetup_r+0xbc>
 8003546:	2300      	movs	r3, #0
 8003548:	60a3      	str	r3, [r4, #8]
 800354a:	6963      	ldr	r3, [r4, #20]
 800354c:	425b      	negs	r3, r3
 800354e:	61a3      	str	r3, [r4, #24]
 8003550:	6923      	ldr	r3, [r4, #16]
 8003552:	b943      	cbnz	r3, 8003566 <__swsetup_r+0xc6>
 8003554:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003558:	d1ba      	bne.n	80034d0 <__swsetup_r+0x30>
 800355a:	bd70      	pop	{r4, r5, r6, pc}
 800355c:	0781      	lsls	r1, r0, #30
 800355e:	bf58      	it	pl
 8003560:	6963      	ldrpl	r3, [r4, #20]
 8003562:	60a3      	str	r3, [r4, #8]
 8003564:	e7f4      	b.n	8003550 <__swsetup_r+0xb0>
 8003566:	2000      	movs	r0, #0
 8003568:	e7f7      	b.n	800355a <__swsetup_r+0xba>
 800356a:	bf00      	nop
 800356c:	2000000c 	.word	0x2000000c
 8003570:	080039c8 	.word	0x080039c8
 8003574:	080039e8 	.word	0x080039e8
 8003578:	080039a8 	.word	0x080039a8

0800357c <_close_r>:
 800357c:	b538      	push	{r3, r4, r5, lr}
 800357e:	2300      	movs	r3, #0
 8003580:	4d05      	ldr	r5, [pc, #20]	; (8003598 <_close_r+0x1c>)
 8003582:	4604      	mov	r4, r0
 8003584:	4608      	mov	r0, r1
 8003586:	602b      	str	r3, [r5, #0]
 8003588:	f7fd f9c6 	bl	8000918 <_close>
 800358c:	1c43      	adds	r3, r0, #1
 800358e:	d102      	bne.n	8003596 <_close_r+0x1a>
 8003590:	682b      	ldr	r3, [r5, #0]
 8003592:	b103      	cbz	r3, 8003596 <_close_r+0x1a>
 8003594:	6023      	str	r3, [r4, #0]
 8003596:	bd38      	pop	{r3, r4, r5, pc}
 8003598:	20000108 	.word	0x20000108

0800359c <__sflush_r>:
 800359c:	898a      	ldrh	r2, [r1, #12]
 800359e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035a0:	4605      	mov	r5, r0
 80035a2:	0710      	lsls	r0, r2, #28
 80035a4:	460c      	mov	r4, r1
 80035a6:	d457      	bmi.n	8003658 <__sflush_r+0xbc>
 80035a8:	684b      	ldr	r3, [r1, #4]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	dc04      	bgt.n	80035b8 <__sflush_r+0x1c>
 80035ae:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	dc01      	bgt.n	80035b8 <__sflush_r+0x1c>
 80035b4:	2000      	movs	r0, #0
 80035b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80035b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80035ba:	2e00      	cmp	r6, #0
 80035bc:	d0fa      	beq.n	80035b4 <__sflush_r+0x18>
 80035be:	2300      	movs	r3, #0
 80035c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80035c4:	682f      	ldr	r7, [r5, #0]
 80035c6:	602b      	str	r3, [r5, #0]
 80035c8:	d032      	beq.n	8003630 <__sflush_r+0x94>
 80035ca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80035cc:	89a3      	ldrh	r3, [r4, #12]
 80035ce:	075a      	lsls	r2, r3, #29
 80035d0:	d505      	bpl.n	80035de <__sflush_r+0x42>
 80035d2:	6863      	ldr	r3, [r4, #4]
 80035d4:	1ac0      	subs	r0, r0, r3
 80035d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80035d8:	b10b      	cbz	r3, 80035de <__sflush_r+0x42>
 80035da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80035dc:	1ac0      	subs	r0, r0, r3
 80035de:	2300      	movs	r3, #0
 80035e0:	4602      	mov	r2, r0
 80035e2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80035e4:	4628      	mov	r0, r5
 80035e6:	6a21      	ldr	r1, [r4, #32]
 80035e8:	47b0      	blx	r6
 80035ea:	1c43      	adds	r3, r0, #1
 80035ec:	89a3      	ldrh	r3, [r4, #12]
 80035ee:	d106      	bne.n	80035fe <__sflush_r+0x62>
 80035f0:	6829      	ldr	r1, [r5, #0]
 80035f2:	291d      	cmp	r1, #29
 80035f4:	d82c      	bhi.n	8003650 <__sflush_r+0xb4>
 80035f6:	4a29      	ldr	r2, [pc, #164]	; (800369c <__sflush_r+0x100>)
 80035f8:	40ca      	lsrs	r2, r1
 80035fa:	07d6      	lsls	r6, r2, #31
 80035fc:	d528      	bpl.n	8003650 <__sflush_r+0xb4>
 80035fe:	2200      	movs	r2, #0
 8003600:	6062      	str	r2, [r4, #4]
 8003602:	6922      	ldr	r2, [r4, #16]
 8003604:	04d9      	lsls	r1, r3, #19
 8003606:	6022      	str	r2, [r4, #0]
 8003608:	d504      	bpl.n	8003614 <__sflush_r+0x78>
 800360a:	1c42      	adds	r2, r0, #1
 800360c:	d101      	bne.n	8003612 <__sflush_r+0x76>
 800360e:	682b      	ldr	r3, [r5, #0]
 8003610:	b903      	cbnz	r3, 8003614 <__sflush_r+0x78>
 8003612:	6560      	str	r0, [r4, #84]	; 0x54
 8003614:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003616:	602f      	str	r7, [r5, #0]
 8003618:	2900      	cmp	r1, #0
 800361a:	d0cb      	beq.n	80035b4 <__sflush_r+0x18>
 800361c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003620:	4299      	cmp	r1, r3
 8003622:	d002      	beq.n	800362a <__sflush_r+0x8e>
 8003624:	4628      	mov	r0, r5
 8003626:	f000 f909 	bl	800383c <_free_r>
 800362a:	2000      	movs	r0, #0
 800362c:	6360      	str	r0, [r4, #52]	; 0x34
 800362e:	e7c2      	b.n	80035b6 <__sflush_r+0x1a>
 8003630:	6a21      	ldr	r1, [r4, #32]
 8003632:	2301      	movs	r3, #1
 8003634:	4628      	mov	r0, r5
 8003636:	47b0      	blx	r6
 8003638:	1c41      	adds	r1, r0, #1
 800363a:	d1c7      	bne.n	80035cc <__sflush_r+0x30>
 800363c:	682b      	ldr	r3, [r5, #0]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d0c4      	beq.n	80035cc <__sflush_r+0x30>
 8003642:	2b1d      	cmp	r3, #29
 8003644:	d001      	beq.n	800364a <__sflush_r+0xae>
 8003646:	2b16      	cmp	r3, #22
 8003648:	d101      	bne.n	800364e <__sflush_r+0xb2>
 800364a:	602f      	str	r7, [r5, #0]
 800364c:	e7b2      	b.n	80035b4 <__sflush_r+0x18>
 800364e:	89a3      	ldrh	r3, [r4, #12]
 8003650:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003654:	81a3      	strh	r3, [r4, #12]
 8003656:	e7ae      	b.n	80035b6 <__sflush_r+0x1a>
 8003658:	690f      	ldr	r7, [r1, #16]
 800365a:	2f00      	cmp	r7, #0
 800365c:	d0aa      	beq.n	80035b4 <__sflush_r+0x18>
 800365e:	0793      	lsls	r3, r2, #30
 8003660:	bf18      	it	ne
 8003662:	2300      	movne	r3, #0
 8003664:	680e      	ldr	r6, [r1, #0]
 8003666:	bf08      	it	eq
 8003668:	694b      	ldreq	r3, [r1, #20]
 800366a:	1bf6      	subs	r6, r6, r7
 800366c:	600f      	str	r7, [r1, #0]
 800366e:	608b      	str	r3, [r1, #8]
 8003670:	2e00      	cmp	r6, #0
 8003672:	dd9f      	ble.n	80035b4 <__sflush_r+0x18>
 8003674:	4633      	mov	r3, r6
 8003676:	463a      	mov	r2, r7
 8003678:	4628      	mov	r0, r5
 800367a:	6a21      	ldr	r1, [r4, #32]
 800367c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8003680:	47e0      	blx	ip
 8003682:	2800      	cmp	r0, #0
 8003684:	dc06      	bgt.n	8003694 <__sflush_r+0xf8>
 8003686:	89a3      	ldrh	r3, [r4, #12]
 8003688:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800368c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003690:	81a3      	strh	r3, [r4, #12]
 8003692:	e790      	b.n	80035b6 <__sflush_r+0x1a>
 8003694:	4407      	add	r7, r0
 8003696:	1a36      	subs	r6, r6, r0
 8003698:	e7ea      	b.n	8003670 <__sflush_r+0xd4>
 800369a:	bf00      	nop
 800369c:	20400001 	.word	0x20400001

080036a0 <_fflush_r>:
 80036a0:	b538      	push	{r3, r4, r5, lr}
 80036a2:	690b      	ldr	r3, [r1, #16]
 80036a4:	4605      	mov	r5, r0
 80036a6:	460c      	mov	r4, r1
 80036a8:	b913      	cbnz	r3, 80036b0 <_fflush_r+0x10>
 80036aa:	2500      	movs	r5, #0
 80036ac:	4628      	mov	r0, r5
 80036ae:	bd38      	pop	{r3, r4, r5, pc}
 80036b0:	b118      	cbz	r0, 80036ba <_fflush_r+0x1a>
 80036b2:	6983      	ldr	r3, [r0, #24]
 80036b4:	b90b      	cbnz	r3, 80036ba <_fflush_r+0x1a>
 80036b6:	f7ff fa19 	bl	8002aec <__sinit>
 80036ba:	4b14      	ldr	r3, [pc, #80]	; (800370c <_fflush_r+0x6c>)
 80036bc:	429c      	cmp	r4, r3
 80036be:	d11b      	bne.n	80036f8 <_fflush_r+0x58>
 80036c0:	686c      	ldr	r4, [r5, #4]
 80036c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d0ef      	beq.n	80036aa <_fflush_r+0xa>
 80036ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80036cc:	07d0      	lsls	r0, r2, #31
 80036ce:	d404      	bmi.n	80036da <_fflush_r+0x3a>
 80036d0:	0599      	lsls	r1, r3, #22
 80036d2:	d402      	bmi.n	80036da <_fflush_r+0x3a>
 80036d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80036d6:	f7ff faa7 	bl	8002c28 <__retarget_lock_acquire_recursive>
 80036da:	4628      	mov	r0, r5
 80036dc:	4621      	mov	r1, r4
 80036de:	f7ff ff5d 	bl	800359c <__sflush_r>
 80036e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80036e4:	4605      	mov	r5, r0
 80036e6:	07da      	lsls	r2, r3, #31
 80036e8:	d4e0      	bmi.n	80036ac <_fflush_r+0xc>
 80036ea:	89a3      	ldrh	r3, [r4, #12]
 80036ec:	059b      	lsls	r3, r3, #22
 80036ee:	d4dd      	bmi.n	80036ac <_fflush_r+0xc>
 80036f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80036f2:	f7ff fa9a 	bl	8002c2a <__retarget_lock_release_recursive>
 80036f6:	e7d9      	b.n	80036ac <_fflush_r+0xc>
 80036f8:	4b05      	ldr	r3, [pc, #20]	; (8003710 <_fflush_r+0x70>)
 80036fa:	429c      	cmp	r4, r3
 80036fc:	d101      	bne.n	8003702 <_fflush_r+0x62>
 80036fe:	68ac      	ldr	r4, [r5, #8]
 8003700:	e7df      	b.n	80036c2 <_fflush_r+0x22>
 8003702:	4b04      	ldr	r3, [pc, #16]	; (8003714 <_fflush_r+0x74>)
 8003704:	429c      	cmp	r4, r3
 8003706:	bf08      	it	eq
 8003708:	68ec      	ldreq	r4, [r5, #12]
 800370a:	e7da      	b.n	80036c2 <_fflush_r+0x22>
 800370c:	080039c8 	.word	0x080039c8
 8003710:	080039e8 	.word	0x080039e8
 8003714:	080039a8 	.word	0x080039a8

08003718 <_lseek_r>:
 8003718:	b538      	push	{r3, r4, r5, lr}
 800371a:	4604      	mov	r4, r0
 800371c:	4608      	mov	r0, r1
 800371e:	4611      	mov	r1, r2
 8003720:	2200      	movs	r2, #0
 8003722:	4d05      	ldr	r5, [pc, #20]	; (8003738 <_lseek_r+0x20>)
 8003724:	602a      	str	r2, [r5, #0]
 8003726:	461a      	mov	r2, r3
 8003728:	f7fd f91a 	bl	8000960 <_lseek>
 800372c:	1c43      	adds	r3, r0, #1
 800372e:	d102      	bne.n	8003736 <_lseek_r+0x1e>
 8003730:	682b      	ldr	r3, [r5, #0]
 8003732:	b103      	cbz	r3, 8003736 <_lseek_r+0x1e>
 8003734:	6023      	str	r3, [r4, #0]
 8003736:	bd38      	pop	{r3, r4, r5, pc}
 8003738:	20000108 	.word	0x20000108

0800373c <__swhatbuf_r>:
 800373c:	b570      	push	{r4, r5, r6, lr}
 800373e:	460e      	mov	r6, r1
 8003740:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003744:	4614      	mov	r4, r2
 8003746:	2900      	cmp	r1, #0
 8003748:	461d      	mov	r5, r3
 800374a:	b096      	sub	sp, #88	; 0x58
 800374c:	da08      	bge.n	8003760 <__swhatbuf_r+0x24>
 800374e:	2200      	movs	r2, #0
 8003750:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8003754:	602a      	str	r2, [r5, #0]
 8003756:	061a      	lsls	r2, r3, #24
 8003758:	d410      	bmi.n	800377c <__swhatbuf_r+0x40>
 800375a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800375e:	e00e      	b.n	800377e <__swhatbuf_r+0x42>
 8003760:	466a      	mov	r2, sp
 8003762:	f000 f8c5 	bl	80038f0 <_fstat_r>
 8003766:	2800      	cmp	r0, #0
 8003768:	dbf1      	blt.n	800374e <__swhatbuf_r+0x12>
 800376a:	9a01      	ldr	r2, [sp, #4]
 800376c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003770:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003774:	425a      	negs	r2, r3
 8003776:	415a      	adcs	r2, r3
 8003778:	602a      	str	r2, [r5, #0]
 800377a:	e7ee      	b.n	800375a <__swhatbuf_r+0x1e>
 800377c:	2340      	movs	r3, #64	; 0x40
 800377e:	2000      	movs	r0, #0
 8003780:	6023      	str	r3, [r4, #0]
 8003782:	b016      	add	sp, #88	; 0x58
 8003784:	bd70      	pop	{r4, r5, r6, pc}
	...

08003788 <__smakebuf_r>:
 8003788:	898b      	ldrh	r3, [r1, #12]
 800378a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800378c:	079d      	lsls	r5, r3, #30
 800378e:	4606      	mov	r6, r0
 8003790:	460c      	mov	r4, r1
 8003792:	d507      	bpl.n	80037a4 <__smakebuf_r+0x1c>
 8003794:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003798:	6023      	str	r3, [r4, #0]
 800379a:	6123      	str	r3, [r4, #16]
 800379c:	2301      	movs	r3, #1
 800379e:	6163      	str	r3, [r4, #20]
 80037a0:	b002      	add	sp, #8
 80037a2:	bd70      	pop	{r4, r5, r6, pc}
 80037a4:	466a      	mov	r2, sp
 80037a6:	ab01      	add	r3, sp, #4
 80037a8:	f7ff ffc8 	bl	800373c <__swhatbuf_r>
 80037ac:	9900      	ldr	r1, [sp, #0]
 80037ae:	4605      	mov	r5, r0
 80037b0:	4630      	mov	r0, r6
 80037b2:	f7ff fa5b 	bl	8002c6c <_malloc_r>
 80037b6:	b948      	cbnz	r0, 80037cc <__smakebuf_r+0x44>
 80037b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80037bc:	059a      	lsls	r2, r3, #22
 80037be:	d4ef      	bmi.n	80037a0 <__smakebuf_r+0x18>
 80037c0:	f023 0303 	bic.w	r3, r3, #3
 80037c4:	f043 0302 	orr.w	r3, r3, #2
 80037c8:	81a3      	strh	r3, [r4, #12]
 80037ca:	e7e3      	b.n	8003794 <__smakebuf_r+0xc>
 80037cc:	4b0d      	ldr	r3, [pc, #52]	; (8003804 <__smakebuf_r+0x7c>)
 80037ce:	62b3      	str	r3, [r6, #40]	; 0x28
 80037d0:	89a3      	ldrh	r3, [r4, #12]
 80037d2:	6020      	str	r0, [r4, #0]
 80037d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037d8:	81a3      	strh	r3, [r4, #12]
 80037da:	9b00      	ldr	r3, [sp, #0]
 80037dc:	6120      	str	r0, [r4, #16]
 80037de:	6163      	str	r3, [r4, #20]
 80037e0:	9b01      	ldr	r3, [sp, #4]
 80037e2:	b15b      	cbz	r3, 80037fc <__smakebuf_r+0x74>
 80037e4:	4630      	mov	r0, r6
 80037e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80037ea:	f000 f893 	bl	8003914 <_isatty_r>
 80037ee:	b128      	cbz	r0, 80037fc <__smakebuf_r+0x74>
 80037f0:	89a3      	ldrh	r3, [r4, #12]
 80037f2:	f023 0303 	bic.w	r3, r3, #3
 80037f6:	f043 0301 	orr.w	r3, r3, #1
 80037fa:	81a3      	strh	r3, [r4, #12]
 80037fc:	89a0      	ldrh	r0, [r4, #12]
 80037fe:	4305      	orrs	r5, r0
 8003800:	81a5      	strh	r5, [r4, #12]
 8003802:	e7cd      	b.n	80037a0 <__smakebuf_r+0x18>
 8003804:	08002a85 	.word	0x08002a85

08003808 <memchr>:
 8003808:	4603      	mov	r3, r0
 800380a:	b510      	push	{r4, lr}
 800380c:	b2c9      	uxtb	r1, r1
 800380e:	4402      	add	r2, r0
 8003810:	4293      	cmp	r3, r2
 8003812:	4618      	mov	r0, r3
 8003814:	d101      	bne.n	800381a <memchr+0x12>
 8003816:	2000      	movs	r0, #0
 8003818:	e003      	b.n	8003822 <memchr+0x1a>
 800381a:	7804      	ldrb	r4, [r0, #0]
 800381c:	3301      	adds	r3, #1
 800381e:	428c      	cmp	r4, r1
 8003820:	d1f6      	bne.n	8003810 <memchr+0x8>
 8003822:	bd10      	pop	{r4, pc}

08003824 <__malloc_lock>:
 8003824:	4801      	ldr	r0, [pc, #4]	; (800382c <__malloc_lock+0x8>)
 8003826:	f7ff b9ff 	b.w	8002c28 <__retarget_lock_acquire_recursive>
 800382a:	bf00      	nop
 800382c:	200000fc 	.word	0x200000fc

08003830 <__malloc_unlock>:
 8003830:	4801      	ldr	r0, [pc, #4]	; (8003838 <__malloc_unlock+0x8>)
 8003832:	f7ff b9fa 	b.w	8002c2a <__retarget_lock_release_recursive>
 8003836:	bf00      	nop
 8003838:	200000fc 	.word	0x200000fc

0800383c <_free_r>:
 800383c:	b538      	push	{r3, r4, r5, lr}
 800383e:	4605      	mov	r5, r0
 8003840:	2900      	cmp	r1, #0
 8003842:	d040      	beq.n	80038c6 <_free_r+0x8a>
 8003844:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003848:	1f0c      	subs	r4, r1, #4
 800384a:	2b00      	cmp	r3, #0
 800384c:	bfb8      	it	lt
 800384e:	18e4      	addlt	r4, r4, r3
 8003850:	f7ff ffe8 	bl	8003824 <__malloc_lock>
 8003854:	4a1c      	ldr	r2, [pc, #112]	; (80038c8 <_free_r+0x8c>)
 8003856:	6813      	ldr	r3, [r2, #0]
 8003858:	b933      	cbnz	r3, 8003868 <_free_r+0x2c>
 800385a:	6063      	str	r3, [r4, #4]
 800385c:	6014      	str	r4, [r2, #0]
 800385e:	4628      	mov	r0, r5
 8003860:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003864:	f7ff bfe4 	b.w	8003830 <__malloc_unlock>
 8003868:	42a3      	cmp	r3, r4
 800386a:	d908      	bls.n	800387e <_free_r+0x42>
 800386c:	6820      	ldr	r0, [r4, #0]
 800386e:	1821      	adds	r1, r4, r0
 8003870:	428b      	cmp	r3, r1
 8003872:	bf01      	itttt	eq
 8003874:	6819      	ldreq	r1, [r3, #0]
 8003876:	685b      	ldreq	r3, [r3, #4]
 8003878:	1809      	addeq	r1, r1, r0
 800387a:	6021      	streq	r1, [r4, #0]
 800387c:	e7ed      	b.n	800385a <_free_r+0x1e>
 800387e:	461a      	mov	r2, r3
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	b10b      	cbz	r3, 8003888 <_free_r+0x4c>
 8003884:	42a3      	cmp	r3, r4
 8003886:	d9fa      	bls.n	800387e <_free_r+0x42>
 8003888:	6811      	ldr	r1, [r2, #0]
 800388a:	1850      	adds	r0, r2, r1
 800388c:	42a0      	cmp	r0, r4
 800388e:	d10b      	bne.n	80038a8 <_free_r+0x6c>
 8003890:	6820      	ldr	r0, [r4, #0]
 8003892:	4401      	add	r1, r0
 8003894:	1850      	adds	r0, r2, r1
 8003896:	4283      	cmp	r3, r0
 8003898:	6011      	str	r1, [r2, #0]
 800389a:	d1e0      	bne.n	800385e <_free_r+0x22>
 800389c:	6818      	ldr	r0, [r3, #0]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	4401      	add	r1, r0
 80038a2:	6011      	str	r1, [r2, #0]
 80038a4:	6053      	str	r3, [r2, #4]
 80038a6:	e7da      	b.n	800385e <_free_r+0x22>
 80038a8:	d902      	bls.n	80038b0 <_free_r+0x74>
 80038aa:	230c      	movs	r3, #12
 80038ac:	602b      	str	r3, [r5, #0]
 80038ae:	e7d6      	b.n	800385e <_free_r+0x22>
 80038b0:	6820      	ldr	r0, [r4, #0]
 80038b2:	1821      	adds	r1, r4, r0
 80038b4:	428b      	cmp	r3, r1
 80038b6:	bf01      	itttt	eq
 80038b8:	6819      	ldreq	r1, [r3, #0]
 80038ba:	685b      	ldreq	r3, [r3, #4]
 80038bc:	1809      	addeq	r1, r1, r0
 80038be:	6021      	streq	r1, [r4, #0]
 80038c0:	6063      	str	r3, [r4, #4]
 80038c2:	6054      	str	r4, [r2, #4]
 80038c4:	e7cb      	b.n	800385e <_free_r+0x22>
 80038c6:	bd38      	pop	{r3, r4, r5, pc}
 80038c8:	20000100 	.word	0x20000100

080038cc <_read_r>:
 80038cc:	b538      	push	{r3, r4, r5, lr}
 80038ce:	4604      	mov	r4, r0
 80038d0:	4608      	mov	r0, r1
 80038d2:	4611      	mov	r1, r2
 80038d4:	2200      	movs	r2, #0
 80038d6:	4d05      	ldr	r5, [pc, #20]	; (80038ec <_read_r+0x20>)
 80038d8:	602a      	str	r2, [r5, #0]
 80038da:	461a      	mov	r2, r3
 80038dc:	f7fc ffe9 	bl	80008b2 <_read>
 80038e0:	1c43      	adds	r3, r0, #1
 80038e2:	d102      	bne.n	80038ea <_read_r+0x1e>
 80038e4:	682b      	ldr	r3, [r5, #0]
 80038e6:	b103      	cbz	r3, 80038ea <_read_r+0x1e>
 80038e8:	6023      	str	r3, [r4, #0]
 80038ea:	bd38      	pop	{r3, r4, r5, pc}
 80038ec:	20000108 	.word	0x20000108

080038f0 <_fstat_r>:
 80038f0:	b538      	push	{r3, r4, r5, lr}
 80038f2:	2300      	movs	r3, #0
 80038f4:	4d06      	ldr	r5, [pc, #24]	; (8003910 <_fstat_r+0x20>)
 80038f6:	4604      	mov	r4, r0
 80038f8:	4608      	mov	r0, r1
 80038fa:	4611      	mov	r1, r2
 80038fc:	602b      	str	r3, [r5, #0]
 80038fe:	f7fd f816 	bl	800092e <_fstat>
 8003902:	1c43      	adds	r3, r0, #1
 8003904:	d102      	bne.n	800390c <_fstat_r+0x1c>
 8003906:	682b      	ldr	r3, [r5, #0]
 8003908:	b103      	cbz	r3, 800390c <_fstat_r+0x1c>
 800390a:	6023      	str	r3, [r4, #0]
 800390c:	bd38      	pop	{r3, r4, r5, pc}
 800390e:	bf00      	nop
 8003910:	20000108 	.word	0x20000108

08003914 <_isatty_r>:
 8003914:	b538      	push	{r3, r4, r5, lr}
 8003916:	2300      	movs	r3, #0
 8003918:	4d05      	ldr	r5, [pc, #20]	; (8003930 <_isatty_r+0x1c>)
 800391a:	4604      	mov	r4, r0
 800391c:	4608      	mov	r0, r1
 800391e:	602b      	str	r3, [r5, #0]
 8003920:	f7fd f814 	bl	800094c <_isatty>
 8003924:	1c43      	adds	r3, r0, #1
 8003926:	d102      	bne.n	800392e <_isatty_r+0x1a>
 8003928:	682b      	ldr	r3, [r5, #0]
 800392a:	b103      	cbz	r3, 800392e <_isatty_r+0x1a>
 800392c:	6023      	str	r3, [r4, #0]
 800392e:	bd38      	pop	{r3, r4, r5, pc}
 8003930:	20000108 	.word	0x20000108

08003934 <_init>:
 8003934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003936:	bf00      	nop
 8003938:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800393a:	bc08      	pop	{r3}
 800393c:	469e      	mov	lr, r3
 800393e:	4770      	bx	lr

08003940 <_fini>:
 8003940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003942:	bf00      	nop
 8003944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003946:	bc08      	pop	{r3}
 8003948:	469e      	mov	lr, r3
 800394a:	4770      	bx	lr
