

================================================================
== Vivado HLS Report for 'dct_Loop_Row_DCT_Loop_proc'
================================================================
* Date:           Mon Aug 10 14:23:08 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        dct_prj
* Solution:       solution6
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.93|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   69|   69|   69|   69|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop_DCT_Outer_Loop  |   67|   67|         5|          1|          1|    64|    yes   |
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      3|       0|      95|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      5|       -|       -|
|Memory           |        0|      -|     119|      16|
|Multiplexer      |        -|      -|       -|      21|
|Register         |        -|      -|     505|       9|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      8|     624|     141|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+-------+---+----+
    |               Instance               |              Module              | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------------------+----------------------------------+---------+-------+---+----+
    |dct_mac_muladd_16s_15s_14ns_29_1_U13  |dct_mac_muladd_16s_15s_14ns_29_1  |        0|      1|  0|   0|
    |dct_mac_muladd_16s_15s_29s_29_1_U9    |dct_mac_muladd_16s_15s_29s_29_1   |        0|      1|  0|   0|
    |dct_mac_muladd_16s_15s_29s_29_1_U10   |dct_mac_muladd_16s_15s_29s_29_1   |        0|      1|  0|   0|
    |dct_mac_muladd_16s_15s_29s_29_1_U11   |dct_mac_muladd_16s_15s_29s_29_1   |        0|      1|  0|   0|
    |dct_mac_muladd_16s_15s_29s_29_1_U12   |dct_mac_muladd_16s_15s_29s_29_1   |        0|      1|  0|   0|
    +--------------------------------------+----------------------------------+---------+-------+---+----+
    |Total                                 |                                  |        0|      5|  0|   0|
    +--------------------------------------+----------------------------------+---------+-------+---+----+

    * Memory: 
    +---------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |        Memory       |                    Module                    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |dct_coeff_table_0_U  |dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_0  |        0|  14|   2|     8|   14|     1|          112|
    |dct_coeff_table_1_U  |dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_1  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_2_U  |dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_2  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_3_U  |dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_3  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_4_U  |dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_4  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_5_U  |dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_5  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_6_U  |dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_6  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_7_U  |dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_7  |        0|  15|   2|     8|   15|     1|          120|
    +---------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                |                                              |        0| 119|  16|    64|  119|     8|          952|
    +---------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |tmp_8_2_i_fu_407_p2            |     *    |      1|  0|   0|          16|          15|
    |tmp_8_4_i_fu_419_p2            |     *    |      1|  0|   0|          16|          15|
    |tmp_8_i_fu_395_p2              |     *    |      1|  0|   0|          16|          14|
    |i2_fu_345_p2                   |     +    |      0|  0|   4|           4|           1|
    |indvar_flatten_next_fu_325_p2  |     +    |      0|  0|   7|           7|           1|
    |k_fu_383_p2                    |     +    |      0|  0|   4|           4|           1|
    |p_addr1_fu_493_p2              |     +    |      0|  0|   8|           8|           8|
    |tmp3_fu_459_p2                 |     +    |      0|  0|  29|          29|          29|
    |tmp_2_i_fu_463_p2              |     +    |      0|  0|  14|          29|          29|
    |tmp_fu_455_p2                  |     +    |      0|  0|  14|          29|          29|
    |i_0_i_mid2_fu_351_p3           |  Select  |      0|  0|   4|           1|           4|
    |k_i_mid2_fu_337_p3             |  Select  |      0|  0|   4|           1|           1|
    |exitcond1_i4_fu_331_p2         |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_flatten_fu_319_p2     |   icmp   |      0|  0|   3|           7|           8|
    |ap_sig_bdd_267                 |    or    |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      3|  0|  95|         172|         161|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it4   |   1|          2|    1|          2|
    |i_0_i_phi_fu_301_p4     |   4|          2|    4|          8|
    |i_0_i_reg_297           |   4|          2|    4|          8|
    |indvar_flatten_reg_286  |   7|          2|    7|         14|
    |k_i_reg_308             |   4|          2|    4|          8|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  21|         14|   21|         44|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |   3|   0|    3|          0|
    |ap_done_reg                                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                                |   1|   0|    1|          0|
    |ap_reg_ppstg_buf_2d_in_1_load_reg_664_pp0_it2        |  16|   0|   16|          0|
    |ap_reg_ppstg_buf_2d_in_3_load_reg_684_pp0_it2        |  16|   0|   16|          0|
    |ap_reg_ppstg_buf_2d_in_5_load_reg_704_pp0_it2        |  16|   0|   16|          0|
    |ap_reg_ppstg_dct_coeff_table_1_load_reg_659_pp0_it2  |  15|   0|   15|          0|
    |ap_reg_ppstg_dct_coeff_table_3_load_reg_679_pp0_it2  |  15|   0|   15|          0|
    |ap_reg_ppstg_dct_coeff_table_5_load_reg_699_pp0_it2  |  15|   0|   15|          0|
    |buf_2d_in_0_load_reg_654                             |  16|   0|   16|          0|
    |buf_2d_in_1_load_reg_664                             |  16|   0|   16|          0|
    |buf_2d_in_2_load_reg_674                             |  16|   0|   16|          0|
    |buf_2d_in_3_load_reg_684                             |  16|   0|   16|          0|
    |buf_2d_in_4_load_reg_694                             |  16|   0|   16|          0|
    |buf_2d_in_5_load_reg_704                             |  16|   0|   16|          0|
    |buf_2d_in_6_load_reg_714                             |  16|   0|   16|          0|
    |buf_2d_in_7_load_reg_724                             |  16|   0|   16|          0|
    |dct_coeff_table_0_load_reg_649                       |  14|   0|   14|          0|
    |dct_coeff_table_1_load_reg_659                       |  15|   0|   15|          0|
    |dct_coeff_table_2_load_reg_669                       |  15|   0|   15|          0|
    |dct_coeff_table_3_load_reg_679                       |  15|   0|   15|          0|
    |dct_coeff_table_4_load_reg_689                       |  15|   0|   15|          0|
    |dct_coeff_table_5_load_reg_699                       |  15|   0|   15|          0|
    |dct_coeff_table_6_load_reg_709                       |  15|   0|   15|          0|
    |dct_coeff_table_7_load_reg_719                       |  15|   0|   15|          0|
    |exitcond_flatten_reg_544                             |   1|   0|    1|          0|
    |i_0_i_mid2_reg_558                                   |   4|   0|    4|          0|
    |i_0_i_reg_297                                        |   4|   0|    4|          0|
    |indvar_flatten_reg_286                               |   7|   0|    7|          0|
    |k_i_mid2_reg_553                                     |   4|   0|    4|          0|
    |k_i_reg_308                                          |   4|   0|    4|          0|
    |tmp5_reg_744                                         |  29|   0|   29|          0|
    |tmp_4_i_reg_749                                      |  16|   0|   16|          0|
    |tmp_8_2_i_reg_734                                    |  29|   0|   29|          0|
    |tmp_8_4_i_reg_739                                    |  29|   0|   29|          0|
    |tmp_8_i_reg_729                                      |  29|   0|   29|          0|
    |exitcond_flatten_reg_544                             |   0|   1|    1|          0|
    |i_0_i_mid2_reg_558                                   |   0|   4|    4|          0|
    |k_i_mid2_reg_553                                     |   0|   4|    4|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 505|   9|  514|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | dct_Loop_Row_DCT_Loop_proc | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | dct_Loop_Row_DCT_Loop_proc | return value |
|ap_start               |  in |    1| ap_ctrl_hs | dct_Loop_Row_DCT_Loop_proc | return value |
|ap_done                | out |    1| ap_ctrl_hs | dct_Loop_Row_DCT_Loop_proc | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | dct_Loop_Row_DCT_Loop_proc | return value |
|ap_idle                | out |    1| ap_ctrl_hs | dct_Loop_Row_DCT_Loop_proc | return value |
|ap_ready               | out |    1| ap_ctrl_hs | dct_Loop_Row_DCT_Loop_proc | return value |
|buf_2d_in_0_address0   | out |    3|  ap_memory |         buf_2d_in_0        |     array    |
|buf_2d_in_0_ce0        | out |    1|  ap_memory |         buf_2d_in_0        |     array    |
|buf_2d_in_0_q0         |  in |   16|  ap_memory |         buf_2d_in_0        |     array    |
|buf_2d_in_1_address0   | out |    3|  ap_memory |         buf_2d_in_1        |     array    |
|buf_2d_in_1_ce0        | out |    1|  ap_memory |         buf_2d_in_1        |     array    |
|buf_2d_in_1_q0         |  in |   16|  ap_memory |         buf_2d_in_1        |     array    |
|buf_2d_in_2_address0   | out |    3|  ap_memory |         buf_2d_in_2        |     array    |
|buf_2d_in_2_ce0        | out |    1|  ap_memory |         buf_2d_in_2        |     array    |
|buf_2d_in_2_q0         |  in |   16|  ap_memory |         buf_2d_in_2        |     array    |
|buf_2d_in_3_address0   | out |    3|  ap_memory |         buf_2d_in_3        |     array    |
|buf_2d_in_3_ce0        | out |    1|  ap_memory |         buf_2d_in_3        |     array    |
|buf_2d_in_3_q0         |  in |   16|  ap_memory |         buf_2d_in_3        |     array    |
|buf_2d_in_4_address0   | out |    3|  ap_memory |         buf_2d_in_4        |     array    |
|buf_2d_in_4_ce0        | out |    1|  ap_memory |         buf_2d_in_4        |     array    |
|buf_2d_in_4_q0         |  in |   16|  ap_memory |         buf_2d_in_4        |     array    |
|buf_2d_in_5_address0   | out |    3|  ap_memory |         buf_2d_in_5        |     array    |
|buf_2d_in_5_ce0        | out |    1|  ap_memory |         buf_2d_in_5        |     array    |
|buf_2d_in_5_q0         |  in |   16|  ap_memory |         buf_2d_in_5        |     array    |
|buf_2d_in_6_address0   | out |    3|  ap_memory |         buf_2d_in_6        |     array    |
|buf_2d_in_6_ce0        | out |    1|  ap_memory |         buf_2d_in_6        |     array    |
|buf_2d_in_6_q0         |  in |   16|  ap_memory |         buf_2d_in_6        |     array    |
|buf_2d_in_7_address0   | out |    3|  ap_memory |         buf_2d_in_7        |     array    |
|buf_2d_in_7_ce0        | out |    1|  ap_memory |         buf_2d_in_7        |     array    |
|buf_2d_in_7_q0         |  in |   16|  ap_memory |         buf_2d_in_7        |     array    |
|row_outbuf_i_address0  | out |    6|  ap_memory |        row_outbuf_i        |     array    |
|row_outbuf_i_ce0       | out |    1|  ap_memory |        row_outbuf_i        |     array    |
|row_outbuf_i_we0       | out |    1|  ap_memory |        row_outbuf_i        |     array    |
|row_outbuf_i_d0        | out |   16|  ap_memory |        row_outbuf_i        |     array    |
+-----------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
* FSM state operations: 

 <State 1>: 1.09ns
ST_1: stg_8 [1/1] 1.09ns
newFuncRoot:0  br label %0


 <State 2>: 4.46ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %dct_1d.exit ]

ST_2: i_0_i [1/1] 0.00ns
:1  %i_0_i = phi i4 [ 0, %newFuncRoot ], [ %i_0_i_mid2, %dct_1d.exit ]

ST_2: k_i [1/1] 0.00ns
:2  %k_i = phi i4 [ 0, %newFuncRoot ], [ %k, %dct_1d.exit ]

ST_2: exitcond_flatten [1/1] 1.35ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next [1/1] 1.34ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: stg_14 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %.preheader7.i.exitStub, label %dct_1d.exit

ST_2: exitcond1_i4 [1/1] 1.24ns
dct_1d.exit:2  %exitcond1_i4 = icmp eq i4 %k_i, -8

ST_2: k_i_mid2 [1/1] 0.84ns
dct_1d.exit:3  %k_i_mid2 = select i1 %exitcond1_i4, i4 0, i4 %k_i

ST_2: i2 [1/1] 0.48ns
dct_1d.exit:4  %i2 = add i4 %i_0_i, 1

ST_2: i_0_i_mid2 [1/1] 0.84ns
dct_1d.exit:5  %i_0_i_mid2 = select i1 %exitcond1_i4, i4 %i2, i4 %i_0_i

ST_2: tmp_71_cast_i [1/1] 0.00ns
dct_1d.exit:6  %tmp_71_cast_i = zext i4 %i_0_i_mid2 to i64

ST_2: tmp_i_7 [1/1] 0.00ns
dct_1d.exit:10  %tmp_i_7 = zext i4 %k_i_mid2 to i64

ST_2: dct_coeff_table_0_addr [1/1] 0.00ns
dct_1d.exit:11  %dct_coeff_table_0_addr = getelementptr [8 x i14]* @dct_coeff_table_0, i64 0, i64 %tmp_i_7

ST_2: dct_coeff_table_0_load [2/2] 2.39ns
dct_1d.exit:12  %dct_coeff_table_0_load = load i14* %dct_coeff_table_0_addr, align 2

ST_2: buf_2d_in_0_addr [1/1] 0.00ns
dct_1d.exit:14  %buf_2d_in_0_addr = getelementptr [8 x i16]* %buf_2d_in_0, i64 0, i64 %tmp_71_cast_i

ST_2: buf_2d_in_0_load [2/2] 2.39ns
dct_1d.exit:15  %buf_2d_in_0_load = load i16* %buf_2d_in_0_addr, align 2

ST_2: dct_coeff_table_1_addr [1/1] 0.00ns
dct_1d.exit:18  %dct_coeff_table_1_addr = getelementptr [8 x i15]* @dct_coeff_table_1, i64 0, i64 %tmp_i_7

ST_2: dct_coeff_table_1_load [2/2] 2.39ns
dct_1d.exit:19  %dct_coeff_table_1_load = load i15* %dct_coeff_table_1_addr, align 2

ST_2: buf_2d_in_1_addr [1/1] 0.00ns
dct_1d.exit:21  %buf_2d_in_1_addr = getelementptr [8 x i16]* %buf_2d_in_1, i64 0, i64 %tmp_71_cast_i

ST_2: buf_2d_in_1_load [2/2] 2.39ns
dct_1d.exit:22  %buf_2d_in_1_load = load i16* %buf_2d_in_1_addr, align 2

ST_2: dct_coeff_table_2_addr [1/1] 0.00ns
dct_1d.exit:25  %dct_coeff_table_2_addr = getelementptr [8 x i15]* @dct_coeff_table_2, i64 0, i64 %tmp_i_7

ST_2: dct_coeff_table_2_load [2/2] 2.39ns
dct_1d.exit:26  %dct_coeff_table_2_load = load i15* %dct_coeff_table_2_addr, align 2

ST_2: buf_2d_in_2_addr [1/1] 0.00ns
dct_1d.exit:28  %buf_2d_in_2_addr = getelementptr [8 x i16]* %buf_2d_in_2, i64 0, i64 %tmp_71_cast_i

ST_2: buf_2d_in_2_load [2/2] 2.39ns
dct_1d.exit:29  %buf_2d_in_2_load = load i16* %buf_2d_in_2_addr, align 2

ST_2: dct_coeff_table_3_addr [1/1] 0.00ns
dct_1d.exit:32  %dct_coeff_table_3_addr = getelementptr [8 x i15]* @dct_coeff_table_3, i64 0, i64 %tmp_i_7

ST_2: dct_coeff_table_3_load [2/2] 2.39ns
dct_1d.exit:33  %dct_coeff_table_3_load = load i15* %dct_coeff_table_3_addr, align 2

ST_2: buf_2d_in_3_addr [1/1] 0.00ns
dct_1d.exit:35  %buf_2d_in_3_addr = getelementptr [8 x i16]* %buf_2d_in_3, i64 0, i64 %tmp_71_cast_i

ST_2: buf_2d_in_3_load [2/2] 2.39ns
dct_1d.exit:36  %buf_2d_in_3_load = load i16* %buf_2d_in_3_addr, align 2

ST_2: dct_coeff_table_4_addr [1/1] 0.00ns
dct_1d.exit:39  %dct_coeff_table_4_addr = getelementptr [8 x i15]* @dct_coeff_table_4, i64 0, i64 %tmp_i_7

ST_2: dct_coeff_table_4_load [2/2] 2.39ns
dct_1d.exit:40  %dct_coeff_table_4_load = load i15* %dct_coeff_table_4_addr, align 2

ST_2: buf_2d_in_4_addr [1/1] 0.00ns
dct_1d.exit:42  %buf_2d_in_4_addr = getelementptr [8 x i16]* %buf_2d_in_4, i64 0, i64 %tmp_71_cast_i

ST_2: buf_2d_in_4_load [2/2] 2.39ns
dct_1d.exit:43  %buf_2d_in_4_load = load i16* %buf_2d_in_4_addr, align 2

ST_2: dct_coeff_table_5_addr [1/1] 0.00ns
dct_1d.exit:46  %dct_coeff_table_5_addr = getelementptr [8 x i15]* @dct_coeff_table_5, i64 0, i64 %tmp_i_7

ST_2: dct_coeff_table_5_load [2/2] 2.39ns
dct_1d.exit:47  %dct_coeff_table_5_load = load i15* %dct_coeff_table_5_addr, align 2

ST_2: buf_2d_in_5_addr [1/1] 0.00ns
dct_1d.exit:49  %buf_2d_in_5_addr = getelementptr [8 x i16]* %buf_2d_in_5, i64 0, i64 %tmp_71_cast_i

ST_2: buf_2d_in_5_load [2/2] 2.39ns
dct_1d.exit:50  %buf_2d_in_5_load = load i16* %buf_2d_in_5_addr, align 2

ST_2: dct_coeff_table_6_addr [1/1] 0.00ns
dct_1d.exit:53  %dct_coeff_table_6_addr = getelementptr [8 x i15]* @dct_coeff_table_6, i64 0, i64 %tmp_i_7

ST_2: dct_coeff_table_6_load [2/2] 2.39ns
dct_1d.exit:54  %dct_coeff_table_6_load = load i15* %dct_coeff_table_6_addr, align 2

ST_2: buf_2d_in_6_addr [1/1] 0.00ns
dct_1d.exit:56  %buf_2d_in_6_addr = getelementptr [8 x i16]* %buf_2d_in_6, i64 0, i64 %tmp_71_cast_i

ST_2: buf_2d_in_6_load [2/2] 2.39ns
dct_1d.exit:57  %buf_2d_in_6_load = load i16* %buf_2d_in_6_addr, align 2

ST_2: dct_coeff_table_7_addr [1/1] 0.00ns
dct_1d.exit:60  %dct_coeff_table_7_addr = getelementptr [8 x i15]* @dct_coeff_table_7, i64 0, i64 %tmp_i_7

ST_2: dct_coeff_table_7_load [2/2] 2.39ns
dct_1d.exit:61  %dct_coeff_table_7_load = load i15* %dct_coeff_table_7_addr, align 2

ST_2: buf_2d_in_7_addr [1/1] 0.00ns
dct_1d.exit:63  %buf_2d_in_7_addr = getelementptr [8 x i16]* %buf_2d_in_7, i64 0, i64 %tmp_71_cast_i

ST_2: buf_2d_in_7_load [2/2] 2.39ns
dct_1d.exit:64  %buf_2d_in_7_load = load i16* %buf_2d_in_7_addr, align 2

ST_2: k [1/1] 0.48ns
dct_1d.exit:84  %k = add i4 %k_i_mid2, 1


 <State 3>: 2.39ns
ST_3: dct_coeff_table_0_load [1/2] 2.39ns
dct_1d.exit:12  %dct_coeff_table_0_load = load i14* %dct_coeff_table_0_addr, align 2

ST_3: buf_2d_in_0_load [1/2] 2.39ns
dct_1d.exit:15  %buf_2d_in_0_load = load i16* %buf_2d_in_0_addr, align 2

ST_3: dct_coeff_table_1_load [1/2] 2.39ns
dct_1d.exit:19  %dct_coeff_table_1_load = load i15* %dct_coeff_table_1_addr, align 2

ST_3: buf_2d_in_1_load [1/2] 2.39ns
dct_1d.exit:22  %buf_2d_in_1_load = load i16* %buf_2d_in_1_addr, align 2

ST_3: dct_coeff_table_2_load [1/2] 2.39ns
dct_1d.exit:26  %dct_coeff_table_2_load = load i15* %dct_coeff_table_2_addr, align 2

ST_3: buf_2d_in_2_load [1/2] 2.39ns
dct_1d.exit:29  %buf_2d_in_2_load = load i16* %buf_2d_in_2_addr, align 2

ST_3: dct_coeff_table_3_load [1/2] 2.39ns
dct_1d.exit:33  %dct_coeff_table_3_load = load i15* %dct_coeff_table_3_addr, align 2

ST_3: buf_2d_in_3_load [1/2] 2.39ns
dct_1d.exit:36  %buf_2d_in_3_load = load i16* %buf_2d_in_3_addr, align 2

ST_3: dct_coeff_table_4_load [1/2] 2.39ns
dct_1d.exit:40  %dct_coeff_table_4_load = load i15* %dct_coeff_table_4_addr, align 2

ST_3: buf_2d_in_4_load [1/2] 2.39ns
dct_1d.exit:43  %buf_2d_in_4_load = load i16* %buf_2d_in_4_addr, align 2

ST_3: dct_coeff_table_5_load [1/2] 2.39ns
dct_1d.exit:47  %dct_coeff_table_5_load = load i15* %dct_coeff_table_5_addr, align 2

ST_3: buf_2d_in_5_load [1/2] 2.39ns
dct_1d.exit:50  %buf_2d_in_5_load = load i16* %buf_2d_in_5_addr, align 2

ST_3: dct_coeff_table_6_load [1/2] 2.39ns
dct_1d.exit:54  %dct_coeff_table_6_load = load i15* %dct_coeff_table_6_addr, align 2

ST_3: buf_2d_in_6_load [1/2] 2.39ns
dct_1d.exit:57  %buf_2d_in_6_load = load i16* %buf_2d_in_6_addr, align 2

ST_3: dct_coeff_table_7_load [1/2] 2.39ns
dct_1d.exit:61  %dct_coeff_table_7_load = load i15* %dct_coeff_table_7_addr, align 2

ST_3: buf_2d_in_7_load [1/2] 2.39ns
dct_1d.exit:64  %buf_2d_in_7_load = load i16* %buf_2d_in_7_addr, align 2


 <State 4>: 8.74ns
ST_4: coeff_cast_i [1/1] 0.00ns
dct_1d.exit:13  %coeff_cast_i = zext i14 %dct_coeff_table_0_load to i29

ST_4: tmp_72_cast_i [1/1] 0.00ns
dct_1d.exit:16  %tmp_72_cast_i = sext i16 %buf_2d_in_0_load to i29

ST_4: tmp_8_i [1/1] 5.79ns
dct_1d.exit:17  %tmp_8_i = mul i29 %tmp_72_cast_i, %coeff_cast_i

ST_4: coeff_2_cast_i [1/1] 0.00ns
dct_1d.exit:27  %coeff_2_cast_i = sext i15 %dct_coeff_table_2_load to i29

ST_4: tmp_72_2_cast_i [1/1] 0.00ns
dct_1d.exit:30  %tmp_72_2_cast_i = sext i16 %buf_2d_in_2_load to i29

ST_4: tmp_8_2_i [1/1] 5.79ns
dct_1d.exit:31  %tmp_8_2_i = mul i29 %tmp_72_2_cast_i, %coeff_2_cast_i

ST_4: coeff_4_cast_i [1/1] 0.00ns
dct_1d.exit:41  %coeff_4_cast_i = sext i15 %dct_coeff_table_4_load to i29

ST_4: tmp_72_4_cast_i [1/1] 0.00ns
dct_1d.exit:44  %tmp_72_4_cast_i = sext i16 %buf_2d_in_4_load to i29

ST_4: tmp_8_4_i [1/1] 5.79ns
dct_1d.exit:45  %tmp_8_4_i = mul i29 %tmp_72_4_cast_i, %coeff_4_cast_i

ST_4: coeff_6_cast_i [1/1] 0.00ns
dct_1d.exit:55  %coeff_6_cast_i = sext i15 %dct_coeff_table_6_load to i29

ST_4: tmp_72_6_cast_i [1/1] 0.00ns
dct_1d.exit:58  %tmp_72_6_cast_i = sext i16 %buf_2d_in_6_load to i29

ST_4: tmp_8_6_i [1/1] 2.84ns
dct_1d.exit:59  %tmp_8_6_i = mul i29 %tmp_72_6_cast_i, %coeff_6_cast_i

ST_4: coeff_7_cast_i [1/1] 0.00ns
dct_1d.exit:62  %coeff_7_cast_i = sext i15 %dct_coeff_table_7_load to i29

ST_4: tmp_72_7_cast_i [1/1] 0.00ns
dct_1d.exit:65  %tmp_72_7_cast_i = sext i16 %buf_2d_in_7_load to i29

ST_4: tmp_8_7_i [1/1] 2.84ns
dct_1d.exit:66  %tmp_8_7_i = mul i29 %tmp_72_7_cast_i, %coeff_7_cast_i

ST_4: tmp6 [1/1] 2.95ns
dct_1d.exit:71  %tmp6 = add i29 %tmp_8_7_i, 4096

ST_4: tmp5 [1/1] 2.95ns
dct_1d.exit:72  %tmp5 = add i29 %tmp6, %tmp_8_6_i


 <State 5>: 8.93ns
ST_5: coeff_1_cast_i [1/1] 0.00ns
dct_1d.exit:20  %coeff_1_cast_i = sext i15 %dct_coeff_table_1_load to i29

ST_5: tmp_72_1_cast_i [1/1] 0.00ns
dct_1d.exit:23  %tmp_72_1_cast_i = sext i16 %buf_2d_in_1_load to i29

ST_5: tmp_8_1_i [1/1] 2.84ns
dct_1d.exit:24  %tmp_8_1_i = mul i29 %tmp_72_1_cast_i, %coeff_1_cast_i

ST_5: coeff_3_cast_i [1/1] 0.00ns
dct_1d.exit:34  %coeff_3_cast_i = sext i15 %dct_coeff_table_3_load to i29

ST_5: tmp_72_3_cast_i [1/1] 0.00ns
dct_1d.exit:37  %tmp_72_3_cast_i = sext i16 %buf_2d_in_3_load to i29

ST_5: tmp_8_3_i [1/1] 2.84ns
dct_1d.exit:38  %tmp_8_3_i = mul i29 %tmp_72_3_cast_i, %coeff_3_cast_i

ST_5: coeff_5_cast_i [1/1] 0.00ns
dct_1d.exit:48  %coeff_5_cast_i = sext i15 %dct_coeff_table_5_load to i29

ST_5: tmp_72_5_cast_i [1/1] 0.00ns
dct_1d.exit:51  %tmp_72_5_cast_i = sext i16 %buf_2d_in_5_load to i29

ST_5: tmp_8_5_i [1/1] 2.84ns
dct_1d.exit:52  %tmp_8_5_i = mul i29 %tmp_72_5_cast_i, %coeff_5_cast_i

ST_5: tmp1 [1/1] 2.95ns
dct_1d.exit:67  %tmp1 = add i29 %tmp_8_i, %tmp_8_1_i

ST_5: tmp2 [1/1] 2.95ns
dct_1d.exit:68  %tmp2 = add i29 %tmp_8_2_i, %tmp_8_3_i

ST_5: tmp [1/1] 1.44ns
dct_1d.exit:69  %tmp = add i29 %tmp2, %tmp1

ST_5: tmp4 [1/1] 2.95ns
dct_1d.exit:70  %tmp4 = add i29 %tmp_8_4_i, %tmp_8_5_i

ST_5: tmp3 [1/1] 1.70ns
dct_1d.exit:73  %tmp3 = add i29 %tmp5, %tmp4

ST_5: tmp_2_i [1/1] 1.44ns
dct_1d.exit:74  %tmp_2_i = add i29 %tmp3, %tmp

ST_5: tmp_4_i [1/1] 0.00ns
dct_1d.exit:75  %tmp_4_i = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %tmp_2_i, i32 13, i32 28)


 <State 6>: 3.67ns
ST_6: stg_103 [1/1] 0.00ns
dct_1d.exit:0  call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @Row_DCT_Loop_DCT_Outer_Loop_st)

ST_6: empty [1/1] 0.00ns
dct_1d.exit:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_6: stg_105 [1/1] 0.00ns
dct_1d.exit:7  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind

ST_6: tmp_i [1/1] 0.00ns
dct_1d.exit:8  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str) nounwind

ST_6: stg_107 [1/1] 0.00ns
dct_1d.exit:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_6: tmp_i_trn_cast [1/1] 0.00ns
dct_1d.exit:76  %tmp_i_trn_cast = zext i4 %k_i_mid2 to i8

ST_6: tmp_5 [1/1] 0.00ns
dct_1d.exit:77  %tmp_5 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0_i_mid2, i3 0)

ST_6: p_addr_cast [1/1] 0.00ns
dct_1d.exit:78  %p_addr_cast = zext i7 %tmp_5 to i8

ST_6: p_addr1 [1/1] 1.34ns
dct_1d.exit:79  %p_addr1 = add i8 %tmp_i_trn_cast, %p_addr_cast

ST_6: tmp_6 [1/1] 0.00ns
dct_1d.exit:80  %tmp_6 = zext i8 %p_addr1 to i64

ST_6: row_outbuf_i_addr [1/1] 0.00ns
dct_1d.exit:81  %row_outbuf_i_addr = getelementptr [64 x i16]* %row_outbuf_i, i64 0, i64 %tmp_6

ST_6: stg_114 [1/1] 2.33ns
dct_1d.exit:82  store i16 %tmp_4_i, i16* %row_outbuf_i_addr, align 2

ST_6: empty_8 [1/1] 0.00ns
dct_1d.exit:83  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp_i) nounwind

ST_6: stg_116 [1/1] 0.00ns
dct_1d.exit:85  br label %0


 <State 7>: 0.00ns
ST_7: stg_117 [1/1] 0.00ns
.preheader7.i.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_2d_in_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x35473f12e0; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x35473f10a0; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x35473efd80; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x35473f1880; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x35473f1130; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x35473f1910; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x35473f0d40; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x35473f0560; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ row_outbuf_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x35473f1520; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x35473f15b0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x35473f19a0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x35473f11c0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x35473f0170; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x35473f1250; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x35473f0a70; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x35473f0200; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x35473f1370; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_8                  (br               ) [ 01111110]
indvar_flatten         (phi              ) [ 00100000]
i_0_i                  (phi              ) [ 00100000]
k_i                    (phi              ) [ 00100000]
exitcond_flatten       (icmp             ) [ 00111110]
indvar_flatten_next    (add              ) [ 01111110]
stg_14                 (br               ) [ 00000000]
exitcond1_i4           (icmp             ) [ 00000000]
k_i_mid2               (select           ) [ 00111110]
i2                     (add              ) [ 00000000]
i_0_i_mid2             (select           ) [ 01111110]
tmp_71_cast_i          (zext             ) [ 00000000]
tmp_i_7                (zext             ) [ 00000000]
dct_coeff_table_0_addr (getelementptr    ) [ 00110000]
buf_2d_in_0_addr       (getelementptr    ) [ 00110000]
dct_coeff_table_1_addr (getelementptr    ) [ 00110000]
buf_2d_in_1_addr       (getelementptr    ) [ 00110000]
dct_coeff_table_2_addr (getelementptr    ) [ 00110000]
buf_2d_in_2_addr       (getelementptr    ) [ 00110000]
dct_coeff_table_3_addr (getelementptr    ) [ 00110000]
buf_2d_in_3_addr       (getelementptr    ) [ 00110000]
dct_coeff_table_4_addr (getelementptr    ) [ 00110000]
buf_2d_in_4_addr       (getelementptr    ) [ 00110000]
dct_coeff_table_5_addr (getelementptr    ) [ 00110000]
buf_2d_in_5_addr       (getelementptr    ) [ 00110000]
dct_coeff_table_6_addr (getelementptr    ) [ 00110000]
buf_2d_in_6_addr       (getelementptr    ) [ 00110000]
dct_coeff_table_7_addr (getelementptr    ) [ 00110000]
buf_2d_in_7_addr       (getelementptr    ) [ 00110000]
k                      (add              ) [ 01111110]
dct_coeff_table_0_load (load             ) [ 00101000]
buf_2d_in_0_load       (load             ) [ 00101000]
dct_coeff_table_1_load (load             ) [ 00101100]
buf_2d_in_1_load       (load             ) [ 00101100]
dct_coeff_table_2_load (load             ) [ 00101000]
buf_2d_in_2_load       (load             ) [ 00101000]
dct_coeff_table_3_load (load             ) [ 00101100]
buf_2d_in_3_load       (load             ) [ 00101100]
dct_coeff_table_4_load (load             ) [ 00101000]
buf_2d_in_4_load       (load             ) [ 00101000]
dct_coeff_table_5_load (load             ) [ 00101100]
buf_2d_in_5_load       (load             ) [ 00101100]
dct_coeff_table_6_load (load             ) [ 00101000]
buf_2d_in_6_load       (load             ) [ 00101000]
dct_coeff_table_7_load (load             ) [ 00101000]
buf_2d_in_7_load       (load             ) [ 00101000]
coeff_cast_i           (zext             ) [ 00000000]
tmp_72_cast_i          (sext             ) [ 00000000]
tmp_8_i                (mul              ) [ 00100100]
coeff_2_cast_i         (sext             ) [ 00000000]
tmp_72_2_cast_i        (sext             ) [ 00000000]
tmp_8_2_i              (mul              ) [ 00100100]
coeff_4_cast_i         (sext             ) [ 00000000]
tmp_72_4_cast_i        (sext             ) [ 00000000]
tmp_8_4_i              (mul              ) [ 00100100]
coeff_6_cast_i         (sext             ) [ 00000000]
tmp_72_6_cast_i        (sext             ) [ 00000000]
tmp_8_6_i              (mul              ) [ 00000000]
coeff_7_cast_i         (sext             ) [ 00000000]
tmp_72_7_cast_i        (sext             ) [ 00000000]
tmp_8_7_i              (mul              ) [ 00000000]
tmp6                   (add              ) [ 00000000]
tmp5                   (add              ) [ 00100100]
coeff_1_cast_i         (sext             ) [ 00000000]
tmp_72_1_cast_i        (sext             ) [ 00000000]
tmp_8_1_i              (mul              ) [ 00000000]
coeff_3_cast_i         (sext             ) [ 00000000]
tmp_72_3_cast_i        (sext             ) [ 00000000]
tmp_8_3_i              (mul              ) [ 00000000]
coeff_5_cast_i         (sext             ) [ 00000000]
tmp_72_5_cast_i        (sext             ) [ 00000000]
tmp_8_5_i              (mul              ) [ 00000000]
tmp1                   (add              ) [ 00000000]
tmp2                   (add              ) [ 00000000]
tmp                    (add              ) [ 00000000]
tmp4                   (add              ) [ 00000000]
tmp3                   (add              ) [ 00000000]
tmp_2_i                (add              ) [ 00000000]
tmp_4_i                (partselect       ) [ 00100010]
stg_103                (specloopname     ) [ 00000000]
empty                  (speclooptripcount) [ 00000000]
stg_105                (specloopname     ) [ 00000000]
tmp_i                  (specregionbegin  ) [ 00000000]
stg_107                (specpipeline     ) [ 00000000]
tmp_i_trn_cast         (zext             ) [ 00000000]
tmp_5                  (bitconcatenate   ) [ 00000000]
p_addr_cast            (zext             ) [ 00000000]
p_addr1                (add              ) [ 00000000]
tmp_6                  (zext             ) [ 00000000]
row_outbuf_i_addr      (getelementptr    ) [ 00000000]
stg_114                (store            ) [ 00000000]
empty_8                (specregionend    ) [ 00000000]
stg_116                (br               ) [ 01111110]
stg_117                (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_2d_in_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_2d_in_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_2d_in_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_2d_in_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_2d_in_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf_2d_in_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf_2d_in_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_2d_in_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="row_outbuf_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_outbuf_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_DCT_Loop_DCT_Outer_Loop_st"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="dct_coeff_table_0_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="14" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_0_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="3" slack="0"/>
<pin id="91" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="92" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_0_load/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="buf_2d_in_0_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_0_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="104" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_0_load/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="dct_coeff_table_1_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="15" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="0"/>
<pin id="110" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_1_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="3" slack="0"/>
<pin id="115" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="116" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_1_load/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="buf_2d_in_1_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_1_addr/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="0"/>
<pin id="127" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="128" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_1_load/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="dct_coeff_table_2_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="15" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_2_addr/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="3" slack="0"/>
<pin id="139" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="140" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_2_load/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="buf_2d_in_2_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_2_addr/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="152" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_2_load/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="dct_coeff_table_3_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="15" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_3_addr/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="164" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_3_load/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="buf_2d_in_3_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_3_addr/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="176" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_3_load/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="dct_coeff_table_4_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="15" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_4_addr/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="188" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_4_load/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="buf_2d_in_4_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_4_addr/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="200" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_4_load/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="dct_coeff_table_5_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="15" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="4" slack="0"/>
<pin id="206" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_5_addr/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="212" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_5_load/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="buf_2d_in_5_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="4" slack="0"/>
<pin id="218" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_5_addr/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="224" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_5_load/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="dct_coeff_table_6_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="15" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="4" slack="0"/>
<pin id="230" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_6_addr/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="0"/>
<pin id="235" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="236" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_6_load/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="buf_2d_in_6_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="4" slack="0"/>
<pin id="242" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_6_addr/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="248" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_6_load/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="dct_coeff_table_7_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="15" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="4" slack="0"/>
<pin id="254" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_7_addr/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="0"/>
<pin id="259" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="260" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_7_load/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="buf_2d_in_7_addr_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="4" slack="0"/>
<pin id="266" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_7_addr/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="272" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_in_7_load/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="row_outbuf_i_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="8" slack="0"/>
<pin id="278" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_i_addr/6 "/>
</bind>
</comp>

<comp id="281" class="1004" name="stg_114_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="0" index="1" bw="16" slack="1"/>
<pin id="284" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_114/6 "/>
</bind>
</comp>

<comp id="286" class="1005" name="indvar_flatten_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="1"/>
<pin id="288" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="indvar_flatten_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="7" slack="0"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="297" class="1005" name="i_0_i_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="1"/>
<pin id="299" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="i_0_i_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="4" slack="0"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="308" class="1005" name="k_i_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="1"/>
<pin id="310" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_i (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="k_i_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="4" slack="0"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_i/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="exitcond_flatten_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="0"/>
<pin id="321" dir="0" index="1" bw="7" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="indvar_flatten_next_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="exitcond1_i4_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="0" index="1" bw="4" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i4/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="k_i_mid2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="4" slack="0"/>
<pin id="340" dir="0" index="2" bw="4" slack="0"/>
<pin id="341" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_i_mid2/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="i2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="i_0_i_mid2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="4" slack="0"/>
<pin id="354" dir="0" index="2" bw="4" slack="0"/>
<pin id="355" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_0_i_mid2/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_71_cast_i_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_71_cast_i/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_i_7_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_7/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="k_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="coeff_cast_i_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="14" slack="1"/>
<pin id="391" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="coeff_cast_i/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_72_cast_i_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="1"/>
<pin id="394" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_72_cast_i/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_8_i_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="0"/>
<pin id="397" dir="0" index="1" bw="14" slack="0"/>
<pin id="398" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_i/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="coeff_2_cast_i_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="15" slack="1"/>
<pin id="403" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_2_cast_i/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_72_2_cast_i_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="1"/>
<pin id="406" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_72_2_cast_i/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_8_2_i_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="0"/>
<pin id="409" dir="0" index="1" bw="15" slack="0"/>
<pin id="410" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_2_i/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="coeff_4_cast_i_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="15" slack="1"/>
<pin id="415" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_4_cast_i/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_72_4_cast_i_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="1"/>
<pin id="418" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_72_4_cast_i/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_8_4_i_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="0"/>
<pin id="421" dir="0" index="1" bw="15" slack="0"/>
<pin id="422" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_4_i/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="coeff_6_cast_i_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="15" slack="1"/>
<pin id="427" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_6_cast_i/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_72_6_cast_i_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="16" slack="1"/>
<pin id="430" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_72_6_cast_i/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="coeff_7_cast_i_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="15" slack="1"/>
<pin id="433" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_7_cast_i/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_72_7_cast_i_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="1"/>
<pin id="436" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_72_7_cast_i/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="coeff_1_cast_i_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="15" slack="2"/>
<pin id="439" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_1_cast_i/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_72_1_cast_i_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="2"/>
<pin id="442" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_72_1_cast_i/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="coeff_3_cast_i_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="15" slack="2"/>
<pin id="445" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_3_cast_i/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_72_3_cast_i_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="2"/>
<pin id="448" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_72_3_cast_i/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="coeff_5_cast_i_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="15" slack="2"/>
<pin id="451" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="coeff_5_cast_i/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_72_5_cast_i_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="2"/>
<pin id="454" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_72_5_cast_i/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="29" slack="0"/>
<pin id="457" dir="0" index="1" bw="29" slack="0"/>
<pin id="458" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp3_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="29" slack="1"/>
<pin id="461" dir="0" index="1" bw="29" slack="0"/>
<pin id="462" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_2_i_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="29" slack="0"/>
<pin id="465" dir="0" index="1" bw="29" slack="0"/>
<pin id="466" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2_i/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_4_i_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="0"/>
<pin id="471" dir="0" index="1" bw="29" slack="0"/>
<pin id="472" dir="0" index="2" bw="5" slack="0"/>
<pin id="473" dir="0" index="3" bw="6" slack="0"/>
<pin id="474" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4_i/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_i_trn_cast_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="4"/>
<pin id="481" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_trn_cast/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_5_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="0"/>
<pin id="484" dir="0" index="1" bw="4" slack="4"/>
<pin id="485" dir="0" index="2" bw="1" slack="0"/>
<pin id="486" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="p_addr_cast_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="7" slack="0"/>
<pin id="491" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr_cast/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="p_addr1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="4" slack="0"/>
<pin id="495" dir="0" index="1" bw="7" slack="0"/>
<pin id="496" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_6_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="504" class="1007" name="grp_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="16" slack="0"/>
<pin id="506" dir="0" index="1" bw="15" slack="0"/>
<pin id="507" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="508" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_8_5_i/5 tmp4/5 "/>
</bind>
</comp>

<comp id="512" class="1007" name="grp_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="0"/>
<pin id="514" dir="0" index="1" bw="15" slack="0"/>
<pin id="515" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="516" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_8_3_i/5 tmp2/5 "/>
</bind>
</comp>

<comp id="520" class="1007" name="grp_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="16" slack="0"/>
<pin id="522" dir="0" index="1" bw="15" slack="0"/>
<pin id="523" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="524" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_8_1_i/5 tmp1/5 "/>
</bind>
</comp>

<comp id="528" class="1007" name="grp_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="16" slack="0"/>
<pin id="530" dir="0" index="1" bw="15" slack="0"/>
<pin id="531" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="532" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_8_6_i/4 tmp5/4 "/>
</bind>
</comp>

<comp id="535" class="1007" name="grp_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="0"/>
<pin id="537" dir="0" index="1" bw="15" slack="0"/>
<pin id="538" dir="0" index="2" bw="14" slack="0"/>
<pin id="539" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_8_7_i/4 tmp6/4 "/>
</bind>
</comp>

<comp id="544" class="1005" name="exitcond_flatten_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="1"/>
<pin id="546" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="548" class="1005" name="indvar_flatten_next_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="7" slack="0"/>
<pin id="550" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="553" class="1005" name="k_i_mid2_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="4" slack="4"/>
<pin id="555" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="k_i_mid2 "/>
</bind>
</comp>

<comp id="558" class="1005" name="i_0_i_mid2_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="4" slack="0"/>
<pin id="560" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_0_i_mid2 "/>
</bind>
</comp>

<comp id="564" class="1005" name="dct_coeff_table_0_addr_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="3" slack="1"/>
<pin id="566" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_0_addr "/>
</bind>
</comp>

<comp id="569" class="1005" name="buf_2d_in_0_addr_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="3" slack="1"/>
<pin id="571" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_0_addr "/>
</bind>
</comp>

<comp id="574" class="1005" name="dct_coeff_table_1_addr_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="3" slack="1"/>
<pin id="576" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_1_addr "/>
</bind>
</comp>

<comp id="579" class="1005" name="buf_2d_in_1_addr_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="3" slack="1"/>
<pin id="581" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_1_addr "/>
</bind>
</comp>

<comp id="584" class="1005" name="dct_coeff_table_2_addr_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="3" slack="1"/>
<pin id="586" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_2_addr "/>
</bind>
</comp>

<comp id="589" class="1005" name="buf_2d_in_2_addr_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="3" slack="1"/>
<pin id="591" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_2_addr "/>
</bind>
</comp>

<comp id="594" class="1005" name="dct_coeff_table_3_addr_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="3" slack="1"/>
<pin id="596" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_3_addr "/>
</bind>
</comp>

<comp id="599" class="1005" name="buf_2d_in_3_addr_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="3" slack="1"/>
<pin id="601" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_3_addr "/>
</bind>
</comp>

<comp id="604" class="1005" name="dct_coeff_table_4_addr_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="3" slack="1"/>
<pin id="606" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_4_addr "/>
</bind>
</comp>

<comp id="609" class="1005" name="buf_2d_in_4_addr_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="3" slack="1"/>
<pin id="611" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_4_addr "/>
</bind>
</comp>

<comp id="614" class="1005" name="dct_coeff_table_5_addr_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="3" slack="1"/>
<pin id="616" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_5_addr "/>
</bind>
</comp>

<comp id="619" class="1005" name="buf_2d_in_5_addr_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="3" slack="1"/>
<pin id="621" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_5_addr "/>
</bind>
</comp>

<comp id="624" class="1005" name="dct_coeff_table_6_addr_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="3" slack="1"/>
<pin id="626" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_6_addr "/>
</bind>
</comp>

<comp id="629" class="1005" name="buf_2d_in_6_addr_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="3" slack="1"/>
<pin id="631" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_6_addr "/>
</bind>
</comp>

<comp id="634" class="1005" name="dct_coeff_table_7_addr_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="3" slack="1"/>
<pin id="636" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_7_addr "/>
</bind>
</comp>

<comp id="639" class="1005" name="buf_2d_in_7_addr_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="3" slack="1"/>
<pin id="641" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_7_addr "/>
</bind>
</comp>

<comp id="644" class="1005" name="k_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="4" slack="0"/>
<pin id="646" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="649" class="1005" name="dct_coeff_table_0_load_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="14" slack="1"/>
<pin id="651" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_0_load "/>
</bind>
</comp>

<comp id="654" class="1005" name="buf_2d_in_0_load_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="16" slack="1"/>
<pin id="656" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_0_load "/>
</bind>
</comp>

<comp id="659" class="1005" name="dct_coeff_table_1_load_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="15" slack="2"/>
<pin id="661" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="dct_coeff_table_1_load "/>
</bind>
</comp>

<comp id="664" class="1005" name="buf_2d_in_1_load_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="16" slack="2"/>
<pin id="666" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="buf_2d_in_1_load "/>
</bind>
</comp>

<comp id="669" class="1005" name="dct_coeff_table_2_load_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="15" slack="1"/>
<pin id="671" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_2_load "/>
</bind>
</comp>

<comp id="674" class="1005" name="buf_2d_in_2_load_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="16" slack="1"/>
<pin id="676" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_2_load "/>
</bind>
</comp>

<comp id="679" class="1005" name="dct_coeff_table_3_load_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="15" slack="2"/>
<pin id="681" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="dct_coeff_table_3_load "/>
</bind>
</comp>

<comp id="684" class="1005" name="buf_2d_in_3_load_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="16" slack="2"/>
<pin id="686" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="buf_2d_in_3_load "/>
</bind>
</comp>

<comp id="689" class="1005" name="dct_coeff_table_4_load_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="15" slack="1"/>
<pin id="691" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_4_load "/>
</bind>
</comp>

<comp id="694" class="1005" name="buf_2d_in_4_load_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="16" slack="1"/>
<pin id="696" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_4_load "/>
</bind>
</comp>

<comp id="699" class="1005" name="dct_coeff_table_5_load_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="15" slack="2"/>
<pin id="701" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="dct_coeff_table_5_load "/>
</bind>
</comp>

<comp id="704" class="1005" name="buf_2d_in_5_load_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="16" slack="2"/>
<pin id="706" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="buf_2d_in_5_load "/>
</bind>
</comp>

<comp id="709" class="1005" name="dct_coeff_table_6_load_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="15" slack="1"/>
<pin id="711" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_6_load "/>
</bind>
</comp>

<comp id="714" class="1005" name="buf_2d_in_6_load_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="16" slack="1"/>
<pin id="716" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_6_load "/>
</bind>
</comp>

<comp id="719" class="1005" name="dct_coeff_table_7_load_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="15" slack="1"/>
<pin id="721" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_7_load "/>
</bind>
</comp>

<comp id="724" class="1005" name="buf_2d_in_7_load_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="16" slack="1"/>
<pin id="726" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_7_load "/>
</bind>
</comp>

<comp id="729" class="1005" name="tmp_8_i_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="29" slack="1"/>
<pin id="731" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i "/>
</bind>
</comp>

<comp id="734" class="1005" name="tmp_8_2_i_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="29" slack="1"/>
<pin id="736" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_2_i "/>
</bind>
</comp>

<comp id="739" class="1005" name="tmp_8_4_i_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="29" slack="1"/>
<pin id="741" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_4_i "/>
</bind>
</comp>

<comp id="744" class="1005" name="tmp5_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="29" slack="1"/>
<pin id="746" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="749" class="1005" name="tmp_4_i_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="16" slack="1"/>
<pin id="751" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="46" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="46" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="46" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="46" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="46" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="154" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="46" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="46" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="46" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="30" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="46" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="226" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="12" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="32" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="46" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="250" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="14" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="262" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="46" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="274" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="34" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="36" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="36" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="290" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="38" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="290" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="40" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="312" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="42" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="36" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="312" pin="4"/><net_sink comp="337" pin=2"/></net>

<net id="349"><net_src comp="301" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="44" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="331" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="345" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="301" pin="4"/><net_sink comp="351" pin=2"/></net>

<net id="362"><net_src comp="351" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="365"><net_src comp="359" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="366"><net_src comp="359" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="367"><net_src comp="359" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="368"><net_src comp="359" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="370"><net_src comp="359" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="374"><net_src comp="337" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="377"><net_src comp="371" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="378"><net_src comp="371" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="380"><net_src comp="371" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="382"><net_src comp="371" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="387"><net_src comp="337" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="44" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="399"><net_src comp="392" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="389" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="411"><net_src comp="404" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="401" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="423"><net_src comp="416" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="413" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="467"><net_src comp="459" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="455" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="475"><net_src comp="50" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="463" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="52" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="478"><net_src comp="54" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="487"><net_src comp="76" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="78" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="492"><net_src comp="482" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="479" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="489" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="502"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="509"><net_src comp="452" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="449" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="504" pin="3"/><net_sink comp="459" pin=1"/></net>

<net id="517"><net_src comp="446" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="443" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="512" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="525"><net_src comp="440" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="437" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="520" pin="3"/><net_sink comp="455" pin=1"/></net>

<net id="533"><net_src comp="428" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="425" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="540"><net_src comp="434" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="431" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="48" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="543"><net_src comp="535" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="547"><net_src comp="319" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="325" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="556"><net_src comp="337" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="561"><net_src comp="351" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="567"><net_src comp="82" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="572"><net_src comp="94" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="577"><net_src comp="106" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="582"><net_src comp="118" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="587"><net_src comp="130" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="592"><net_src comp="142" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="597"><net_src comp="154" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="602"><net_src comp="166" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="607"><net_src comp="178" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="612"><net_src comp="190" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="617"><net_src comp="202" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="622"><net_src comp="214" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="627"><net_src comp="226" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="632"><net_src comp="238" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="637"><net_src comp="250" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="642"><net_src comp="262" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="647"><net_src comp="383" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="652"><net_src comp="89" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="657"><net_src comp="101" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="662"><net_src comp="113" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="667"><net_src comp="125" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="672"><net_src comp="137" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="677"><net_src comp="149" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="682"><net_src comp="161" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="687"><net_src comp="173" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="692"><net_src comp="185" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="697"><net_src comp="197" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="702"><net_src comp="209" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="707"><net_src comp="221" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="712"><net_src comp="233" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="717"><net_src comp="245" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="722"><net_src comp="257" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="727"><net_src comp="269" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="732"><net_src comp="395" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="737"><net_src comp="407" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="742"><net_src comp="419" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="747"><net_src comp="528" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="752"><net_src comp="469" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="281" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dct_coeff_table_0 | {}
	Port: dct_coeff_table_1 | {}
	Port: dct_coeff_table_2 | {}
	Port: dct_coeff_table_3 | {}
	Port: dct_coeff_table_4 | {}
	Port: dct_coeff_table_5 | {}
	Port: dct_coeff_table_6 | {}
	Port: dct_coeff_table_7 | {}
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_14 : 2
		exitcond1_i4 : 1
		k_i_mid2 : 2
		i2 : 1
		i_0_i_mid2 : 2
		tmp_71_cast_i : 3
		tmp_i_7 : 3
		dct_coeff_table_0_addr : 4
		dct_coeff_table_0_load : 5
		buf_2d_in_0_addr : 4
		buf_2d_in_0_load : 5
		dct_coeff_table_1_addr : 4
		dct_coeff_table_1_load : 5
		buf_2d_in_1_addr : 4
		buf_2d_in_1_load : 5
		dct_coeff_table_2_addr : 4
		dct_coeff_table_2_load : 5
		buf_2d_in_2_addr : 4
		buf_2d_in_2_load : 5
		dct_coeff_table_3_addr : 4
		dct_coeff_table_3_load : 5
		buf_2d_in_3_addr : 4
		buf_2d_in_3_load : 5
		dct_coeff_table_4_addr : 4
		dct_coeff_table_4_load : 5
		buf_2d_in_4_addr : 4
		buf_2d_in_4_load : 5
		dct_coeff_table_5_addr : 4
		dct_coeff_table_5_load : 5
		buf_2d_in_5_addr : 4
		buf_2d_in_5_load : 5
		dct_coeff_table_6_addr : 4
		dct_coeff_table_6_load : 5
		buf_2d_in_6_addr : 4
		buf_2d_in_6_load : 5
		dct_coeff_table_7_addr : 4
		dct_coeff_table_7_load : 5
		buf_2d_in_7_addr : 4
		buf_2d_in_7_load : 5
		k : 3
	State 3
	State 4
		tmp_8_i : 1
		tmp_8_2_i : 1
		tmp_8_4_i : 1
		tmp_8_6_i : 1
		tmp_8_7_i : 1
		tmp6 : 2
		tmp5 : 3
	State 5
		tmp_8_1_i : 1
		tmp_8_3_i : 1
		tmp_8_5_i : 1
		tmp1 : 2
		tmp2 : 2
		tmp : 3
		tmp4 : 2
		tmp3 : 3
		tmp_2_i : 4
		tmp_4_i : 5
	State 6
		p_addr_cast : 1
		p_addr1 : 2
		tmp_6 : 3
		row_outbuf_i_addr : 4
		stg_114 : 5
		empty_8 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_325 |    0    |    0    |    7    |
|          |          i2_fu_345         |    0    |    0    |    4    |
|          |          k_fu_383          |    0    |    0    |    4    |
|    add   |         tmp_fu_455         |    0    |    0    |   14.5  |
|          |         tmp3_fu_459        |    0    |    0    |    29   |
|          |       tmp_2_i_fu_463       |    0    |    0    |   14.5  |
|          |       p_addr1_fu_493       |    0    |    0    |    7    |
|----------|----------------------------|---------|---------|---------|
|  select  |       k_i_mid2_fu_337      |    0    |    0    |    4    |
|          |      i_0_i_mid2_fu_351     |    0    |    0    |    4    |
|----------|----------------------------|---------|---------|---------|
|   icmp   |   exitcond_flatten_fu_319  |    0    |    0    |    3    |
|          |     exitcond1_i4_fu_331    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_504         |    1    |    0    |    0    |
|          |         grp_fu_512         |    1    |    0    |    0    |
|  muladd  |         grp_fu_520         |    1    |    0    |    0    |
|          |         grp_fu_528         |    1    |    0    |    0    |
|          |         grp_fu_535         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_8_i_fu_395       |    1    |    0    |    0    |
|    mul   |      tmp_8_2_i_fu_407      |    1    |    0    |    0    |
|          |      tmp_8_4_i_fu_419      |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    tmp_71_cast_i_fu_359    |    0    |    0    |    0    |
|          |       tmp_i_7_fu_371       |    0    |    0    |    0    |
|   zext   |     coeff_cast_i_fu_389    |    0    |    0    |    0    |
|          |    tmp_i_trn_cast_fu_479   |    0    |    0    |    0    |
|          |     p_addr_cast_fu_489     |    0    |    0    |    0    |
|          |        tmp_6_fu_499        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    tmp_72_cast_i_fu_392    |    0    |    0    |    0    |
|          |    coeff_2_cast_i_fu_401   |    0    |    0    |    0    |
|          |   tmp_72_2_cast_i_fu_404   |    0    |    0    |    0    |
|          |    coeff_4_cast_i_fu_413   |    0    |    0    |    0    |
|          |   tmp_72_4_cast_i_fu_416   |    0    |    0    |    0    |
|          |    coeff_6_cast_i_fu_425   |    0    |    0    |    0    |
|          |   tmp_72_6_cast_i_fu_428   |    0    |    0    |    0    |
|   sext   |    coeff_7_cast_i_fu_431   |    0    |    0    |    0    |
|          |   tmp_72_7_cast_i_fu_434   |    0    |    0    |    0    |
|          |    coeff_1_cast_i_fu_437   |    0    |    0    |    0    |
|          |   tmp_72_1_cast_i_fu_440   |    0    |    0    |    0    |
|          |    coeff_3_cast_i_fu_443   |    0    |    0    |    0    |
|          |   tmp_72_3_cast_i_fu_446   |    0    |    0    |    0    |
|          |    coeff_5_cast_i_fu_449   |    0    |    0    |    0    |
|          |   tmp_72_5_cast_i_fu_452   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|       tmp_4_i_fu_469       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        tmp_5_fu_482        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    8    |    0    |    93   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|   buf_2d_in_0_addr_reg_569   |    3   |
|   buf_2d_in_0_load_reg_654   |   16   |
|   buf_2d_in_1_addr_reg_579   |    3   |
|   buf_2d_in_1_load_reg_664   |   16   |
|   buf_2d_in_2_addr_reg_589   |    3   |
|   buf_2d_in_2_load_reg_674   |   16   |
|   buf_2d_in_3_addr_reg_599   |    3   |
|   buf_2d_in_3_load_reg_684   |   16   |
|   buf_2d_in_4_addr_reg_609   |    3   |
|   buf_2d_in_4_load_reg_694   |   16   |
|   buf_2d_in_5_addr_reg_619   |    3   |
|   buf_2d_in_5_load_reg_704   |   16   |
|   buf_2d_in_6_addr_reg_629   |    3   |
|   buf_2d_in_6_load_reg_714   |   16   |
|   buf_2d_in_7_addr_reg_639   |    3   |
|   buf_2d_in_7_load_reg_724   |   16   |
|dct_coeff_table_0_addr_reg_564|    3   |
|dct_coeff_table_0_load_reg_649|   14   |
|dct_coeff_table_1_addr_reg_574|    3   |
|dct_coeff_table_1_load_reg_659|   15   |
|dct_coeff_table_2_addr_reg_584|    3   |
|dct_coeff_table_2_load_reg_669|   15   |
|dct_coeff_table_3_addr_reg_594|    3   |
|dct_coeff_table_3_load_reg_679|   15   |
|dct_coeff_table_4_addr_reg_604|    3   |
|dct_coeff_table_4_load_reg_689|   15   |
|dct_coeff_table_5_addr_reg_614|    3   |
|dct_coeff_table_5_load_reg_699|   15   |
|dct_coeff_table_6_addr_reg_624|    3   |
|dct_coeff_table_6_load_reg_709|   15   |
|dct_coeff_table_7_addr_reg_634|    3   |
|dct_coeff_table_7_load_reg_719|   15   |
|   exitcond_flatten_reg_544   |    1   |
|      i_0_i_mid2_reg_558      |    4   |
|         i_0_i_reg_297        |    4   |
|  indvar_flatten_next_reg_548 |    7   |
|    indvar_flatten_reg_286    |    7   |
|       k_i_mid2_reg_553       |    4   |
|          k_i_reg_308         |    4   |
|           k_reg_644          |    4   |
|         tmp5_reg_744         |   29   |
|        tmp_4_i_reg_749       |   16   |
|       tmp_8_2_i_reg_734      |   29   |
|       tmp_8_4_i_reg_739      |   29   |
|        tmp_8_i_reg_729       |   29   |
+------------------------------+--------+
|             Total            |   462  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_101 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_113 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_125 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_137 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_149 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_161 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_173 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_185 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_197 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_209 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_221 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_233 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_245 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_257 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_269 |  p0  |   2  |   3  |    6   ||    3    |
|     grp_fu_504    |  p0  |   2  |  16  |   32   ||    16   |
|     grp_fu_512    |  p0  |   2  |  16  |   32   ||    16   |
|     grp_fu_520    |  p0  |   2  |  16  |   32   ||    16   |
|     grp_fu_528    |  p0  |   2  |  16  |   32   ||    16   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   224  ||   21.7  ||   112   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   93   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   21   |    -   |   112  |
|  Register |    -   |    -   |   462  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   21   |   462  |   205  |
+-----------+--------+--------+--------+--------+
