Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue May 18 23:43:50 2021
| Host         : NathanDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tutorial_timing_summary_routed.rpt -pb tutorial_timing_summary_routed.pb -rpx tutorial_timing_summary_routed.rpx -warn_on_violation
| Design       : tutorial
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.171        0.000                      0                  384        0.262        0.000                      0                  384        3.500        0.000                       0                   199  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.171        0.000                      0                  384        0.262        0.000                      0                  384        3.500        0.000                       0                   199  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 green_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            green_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 0.828ns (18.971%)  route 3.536ns (81.029%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X110Y110       FDRE                                         r  green_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  green_counter_reg[4]/Q
                         net (fo=2, routed)           0.812     7.397    green_counter_reg_n_0_[4]
    SLICE_X111Y111       LUT4 (Prop_lut4_I1_O)        0.124     7.521 f  green_counter[31]_i_9/O
                         net (fo=1, routed)           0.401     7.922    green_counter[31]_i_9_n_0
    SLICE_X111Y110       LUT5 (Prop_lut5_I4_O)        0.124     8.046 f  green_counter[31]_i_5/O
                         net (fo=2, routed)           1.215     9.261    green_counter[31]_i_5_n_0
    SLICE_X112Y114       LUT5 (Prop_lut5_I3_O)        0.124     9.385 r  green_counter[31]_i_1/O
                         net (fo=31, routed)          1.108    10.493    green_counter[31]_i_1_n_0
    SLICE_X110Y110       FDRE                                         r  green_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.858    13.623    clk_IBUF_BUFG
    SLICE_X110Y110       FDRE                                         r  green_counter_reg[1]/C
                         clock pessimism              0.506    14.129    
                         clock uncertainty           -0.035    14.093    
    SLICE_X110Y110       FDRE (Setup_fdre_C_R)       -0.429    13.664    green_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.664    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 green_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            green_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 0.828ns (18.971%)  route 3.536ns (81.029%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X110Y110       FDRE                                         r  green_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  green_counter_reg[4]/Q
                         net (fo=2, routed)           0.812     7.397    green_counter_reg_n_0_[4]
    SLICE_X111Y111       LUT4 (Prop_lut4_I1_O)        0.124     7.521 f  green_counter[31]_i_9/O
                         net (fo=1, routed)           0.401     7.922    green_counter[31]_i_9_n_0
    SLICE_X111Y110       LUT5 (Prop_lut5_I4_O)        0.124     8.046 f  green_counter[31]_i_5/O
                         net (fo=2, routed)           1.215     9.261    green_counter[31]_i_5_n_0
    SLICE_X112Y114       LUT5 (Prop_lut5_I3_O)        0.124     9.385 r  green_counter[31]_i_1/O
                         net (fo=31, routed)          1.108    10.493    green_counter[31]_i_1_n_0
    SLICE_X110Y110       FDRE                                         r  green_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.858    13.623    clk_IBUF_BUFG
    SLICE_X110Y110       FDRE                                         r  green_counter_reg[2]/C
                         clock pessimism              0.506    14.129    
                         clock uncertainty           -0.035    14.093    
    SLICE_X110Y110       FDRE (Setup_fdre_C_R)       -0.429    13.664    green_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.664    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 green_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            green_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 0.828ns (18.971%)  route 3.536ns (81.029%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X110Y110       FDRE                                         r  green_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  green_counter_reg[4]/Q
                         net (fo=2, routed)           0.812     7.397    green_counter_reg_n_0_[4]
    SLICE_X111Y111       LUT4 (Prop_lut4_I1_O)        0.124     7.521 f  green_counter[31]_i_9/O
                         net (fo=1, routed)           0.401     7.922    green_counter[31]_i_9_n_0
    SLICE_X111Y110       LUT5 (Prop_lut5_I4_O)        0.124     8.046 f  green_counter[31]_i_5/O
                         net (fo=2, routed)           1.215     9.261    green_counter[31]_i_5_n_0
    SLICE_X112Y114       LUT5 (Prop_lut5_I3_O)        0.124     9.385 r  green_counter[31]_i_1/O
                         net (fo=31, routed)          1.108    10.493    green_counter[31]_i_1_n_0
    SLICE_X110Y110       FDRE                                         r  green_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.858    13.623    clk_IBUF_BUFG
    SLICE_X110Y110       FDRE                                         r  green_counter_reg[3]/C
                         clock pessimism              0.506    14.129    
                         clock uncertainty           -0.035    14.093    
    SLICE_X110Y110       FDRE (Setup_fdre_C_R)       -0.429    13.664    green_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.664    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 green_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            green_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 0.828ns (18.971%)  route 3.536ns (81.029%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X110Y110       FDRE                                         r  green_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  green_counter_reg[4]/Q
                         net (fo=2, routed)           0.812     7.397    green_counter_reg_n_0_[4]
    SLICE_X111Y111       LUT4 (Prop_lut4_I1_O)        0.124     7.521 f  green_counter[31]_i_9/O
                         net (fo=1, routed)           0.401     7.922    green_counter[31]_i_9_n_0
    SLICE_X111Y110       LUT5 (Prop_lut5_I4_O)        0.124     8.046 f  green_counter[31]_i_5/O
                         net (fo=2, routed)           1.215     9.261    green_counter[31]_i_5_n_0
    SLICE_X112Y114       LUT5 (Prop_lut5_I3_O)        0.124     9.385 r  green_counter[31]_i_1/O
                         net (fo=31, routed)          1.108    10.493    green_counter[31]_i_1_n_0
    SLICE_X110Y110       FDRE                                         r  green_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.858    13.623    clk_IBUF_BUFG
    SLICE_X110Y110       FDRE                                         r  green_counter_reg[4]/C
                         clock pessimism              0.506    14.129    
                         clock uncertainty           -0.035    14.093    
    SLICE_X110Y110       FDRE (Setup_fdre_C_R)       -0.429    13.664    green_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.664    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 green_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            green_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.828ns (19.187%)  route 3.487ns (80.813%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X110Y110       FDRE                                         r  green_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  green_counter_reg[4]/Q
                         net (fo=2, routed)           0.812     7.397    green_counter_reg_n_0_[4]
    SLICE_X111Y111       LUT4 (Prop_lut4_I1_O)        0.124     7.521 f  green_counter[31]_i_9/O
                         net (fo=1, routed)           0.401     7.922    green_counter[31]_i_9_n_0
    SLICE_X111Y110       LUT5 (Prop_lut5_I4_O)        0.124     8.046 f  green_counter[31]_i_5/O
                         net (fo=2, routed)           1.215     9.261    green_counter[31]_i_5_n_0
    SLICE_X112Y114       LUT5 (Prop_lut5_I3_O)        0.124     9.385 r  green_counter[31]_i_1/O
                         net (fo=31, routed)          1.059    10.444    green_counter[31]_i_1_n_0
    SLICE_X110Y111       FDRE                                         r  green_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.857    13.622    clk_IBUF_BUFG
    SLICE_X110Y111       FDRE                                         r  green_counter_reg[5]/C
                         clock pessimism              0.481    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X110Y111       FDRE (Setup_fdre_C_R)       -0.429    13.638    green_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.638    
                         arrival time                         -10.444    
  -------------------------------------------------------------------
                         slack                                  3.194    

Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 green_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            green_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.828ns (19.187%)  route 3.487ns (80.813%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X110Y110       FDRE                                         r  green_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  green_counter_reg[4]/Q
                         net (fo=2, routed)           0.812     7.397    green_counter_reg_n_0_[4]
    SLICE_X111Y111       LUT4 (Prop_lut4_I1_O)        0.124     7.521 f  green_counter[31]_i_9/O
                         net (fo=1, routed)           0.401     7.922    green_counter[31]_i_9_n_0
    SLICE_X111Y110       LUT5 (Prop_lut5_I4_O)        0.124     8.046 f  green_counter[31]_i_5/O
                         net (fo=2, routed)           1.215     9.261    green_counter[31]_i_5_n_0
    SLICE_X112Y114       LUT5 (Prop_lut5_I3_O)        0.124     9.385 r  green_counter[31]_i_1/O
                         net (fo=31, routed)          1.059    10.444    green_counter[31]_i_1_n_0
    SLICE_X110Y111       FDRE                                         r  green_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.857    13.622    clk_IBUF_BUFG
    SLICE_X110Y111       FDRE                                         r  green_counter_reg[6]/C
                         clock pessimism              0.481    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X110Y111       FDRE (Setup_fdre_C_R)       -0.429    13.638    green_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.638    
                         arrival time                         -10.444    
  -------------------------------------------------------------------
                         slack                                  3.194    

Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 green_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            green_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.828ns (19.187%)  route 3.487ns (80.813%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X110Y110       FDRE                                         r  green_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  green_counter_reg[4]/Q
                         net (fo=2, routed)           0.812     7.397    green_counter_reg_n_0_[4]
    SLICE_X111Y111       LUT4 (Prop_lut4_I1_O)        0.124     7.521 f  green_counter[31]_i_9/O
                         net (fo=1, routed)           0.401     7.922    green_counter[31]_i_9_n_0
    SLICE_X111Y110       LUT5 (Prop_lut5_I4_O)        0.124     8.046 f  green_counter[31]_i_5/O
                         net (fo=2, routed)           1.215     9.261    green_counter[31]_i_5_n_0
    SLICE_X112Y114       LUT5 (Prop_lut5_I3_O)        0.124     9.385 r  green_counter[31]_i_1/O
                         net (fo=31, routed)          1.059    10.444    green_counter[31]_i_1_n_0
    SLICE_X110Y111       FDRE                                         r  green_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.857    13.622    clk_IBUF_BUFG
    SLICE_X110Y111       FDRE                                         r  green_counter_reg[7]/C
                         clock pessimism              0.481    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X110Y111       FDRE (Setup_fdre_C_R)       -0.429    13.638    green_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.638    
                         arrival time                         -10.444    
  -------------------------------------------------------------------
                         slack                                  3.194    

Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 green_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            green_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.828ns (19.187%)  route 3.487ns (80.813%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         2.055     6.129    clk_IBUF_BUFG
    SLICE_X110Y110       FDRE                                         r  green_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  green_counter_reg[4]/Q
                         net (fo=2, routed)           0.812     7.397    green_counter_reg_n_0_[4]
    SLICE_X111Y111       LUT4 (Prop_lut4_I1_O)        0.124     7.521 f  green_counter[31]_i_9/O
                         net (fo=1, routed)           0.401     7.922    green_counter[31]_i_9_n_0
    SLICE_X111Y110       LUT5 (Prop_lut5_I4_O)        0.124     8.046 f  green_counter[31]_i_5/O
                         net (fo=2, routed)           1.215     9.261    green_counter[31]_i_5_n_0
    SLICE_X112Y114       LUT5 (Prop_lut5_I3_O)        0.124     9.385 r  green_counter[31]_i_1/O
                         net (fo=31, routed)          1.059    10.444    green_counter[31]_i_1_n_0
    SLICE_X110Y111       FDRE                                         r  green_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.857    13.622    clk_IBUF_BUFG
    SLICE_X110Y111       FDRE                                         r  green_counter_reg[8]/C
                         clock pessimism              0.481    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X110Y111       FDRE (Setup_fdre_C_R)       -0.429    13.638    green_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         13.638    
                         arrival time                         -10.444    
  -------------------------------------------------------------------
                         slack                                  3.194    

Slack (MET) :             3.319ns  (required time - arrival time)
  Source:                 blue_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blue_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.890ns (21.730%)  route 3.206ns (78.270%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.619ns = ( 13.619 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         2.053     6.127    clk_IBUF_BUFG
    SLICE_X108Y109       FDRE                                         r  blue_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.518     6.645 f  blue_counter_reg[20]/Q
                         net (fo=2, routed)           0.809     7.454    blue_counter_reg_n_0_[20]
    SLICE_X109Y110       LUT4 (Prop_lut4_I1_O)        0.124     7.578 f  blue_counter[31]_i_7/O
                         net (fo=1, routed)           0.401     7.979    blue_counter[31]_i_7_n_0
    SLICE_X109Y109       LUT5 (Prop_lut5_I4_O)        0.124     8.103 f  blue_counter[31]_i_3/O
                         net (fo=2, routed)           0.946     9.049    blue_counter[31]_i_3_n_0
    SLICE_X109Y107       LUT5 (Prop_lut5_I1_O)        0.124     9.173 r  blue_counter[31]_i_1/O
                         net (fo=31, routed)          1.049    10.222    blue_counter[31]_i_1_n_0
    SLICE_X108Y111       FDRE                                         r  blue_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.854    13.619    clk_IBUF_BUFG
    SLICE_X108Y111       FDRE                                         r  blue_counter_reg[25]/C
                         clock pessimism              0.482    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X108Y111       FDRE (Setup_fdre_C_R)       -0.524    13.541    blue_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.541    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  3.319    

Slack (MET) :             3.319ns  (required time - arrival time)
  Source:                 blue_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blue_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.890ns (21.730%)  route 3.206ns (78.270%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.619ns = ( 13.619 - 8.000 ) 
    Source Clock Delay      (SCD):    6.127ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         2.053     6.127    clk_IBUF_BUFG
    SLICE_X108Y109       FDRE                                         r  blue_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.518     6.645 f  blue_counter_reg[20]/Q
                         net (fo=2, routed)           0.809     7.454    blue_counter_reg_n_0_[20]
    SLICE_X109Y110       LUT4 (Prop_lut4_I1_O)        0.124     7.578 f  blue_counter[31]_i_7/O
                         net (fo=1, routed)           0.401     7.979    blue_counter[31]_i_7_n_0
    SLICE_X109Y109       LUT5 (Prop_lut5_I4_O)        0.124     8.103 f  blue_counter[31]_i_3/O
                         net (fo=2, routed)           0.946     9.049    blue_counter[31]_i_3_n_0
    SLICE_X109Y107       LUT5 (Prop_lut5_I1_O)        0.124     9.173 r  blue_counter[31]_i_1/O
                         net (fo=31, routed)          1.049    10.222    blue_counter[31]_i_1_n_0
    SLICE_X108Y111       FDRE                                         r  blue_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         1.854    13.619    clk_IBUF_BUFG
    SLICE_X108Y111       FDRE                                         r  blue_counter_reg[26]/C
                         clock pessimism              0.482    14.101    
                         clock uncertainty           -0.035    14.065    
    SLICE_X108Y111       FDRE (Setup_fdre_C_R)       -0.524    13.541    blue_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.541    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  3.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 green_counter_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            green_counter_reg[4]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.714     1.801    clk_IBUF_BUFG
    SLICE_X111Y113       FDRE                                         r  green_counter_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y113       FDRE (Prop_fdre_C_Q)         0.141     1.942 r  green_counter_reg[4]__0/Q
                         net (fo=2, routed)           0.118     2.060    green_counter_reg[4]__0_n_0
    SLICE_X111Y113       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.168 r  green_counter_reg[4]__0_i_1/O[3]
                         net (fo=1, routed)           0.000     2.168    green_counter_reg[4]__0_i_1_n_4
    SLICE_X111Y113       FDRE                                         r  green_counter_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.989     2.331    clk_IBUF_BUFG
    SLICE_X111Y113       FDRE                                         r  green_counter_reg[4]__0/C
                         clock pessimism             -0.531     1.801    
    SLICE_X111Y113       FDRE (Hold_fdre_C_D)         0.105     1.906    green_counter_reg[4]__0
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led0_RGB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led0_RGB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.718     1.805    clk_IBUF_BUFG
    SLICE_X111Y106       FDRE                                         r  led0_RGB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  led0_RGB_reg[2]/Q
                         net (fo=2, routed)           0.168     2.114    led0_RGB_OBUF[2]
    SLICE_X111Y106       LUT6 (Prop_lut6_I0_O)        0.045     2.159 r  led0_RGB[2]_i_1/O
                         net (fo=1, routed)           0.000     2.159    led0_RGB[2]_i_1_n_0
    SLICE_X111Y106       FDRE                                         r  led0_RGB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.994     2.336    clk_IBUF_BUFG
    SLICE_X111Y106       FDRE                                         r  led0_RGB_reg[2]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X111Y106       FDRE (Hold_fdre_C_D)         0.091     1.896    led0_RGB_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 green_counter_reg[24]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            green_counter_reg[24]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.711     1.798    clk_IBUF_BUFG
    SLICE_X111Y118       FDRE                                         r  green_counter_reg[24]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y118       FDRE (Prop_fdre_C_Q)         0.141     1.939 r  green_counter_reg[24]__0/Q
                         net (fo=2, routed)           0.120     2.059    green_counter_reg[24]__0_n_0
    SLICE_X111Y118       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.167 r  green_counter_reg[24]__0_i_1/O[3]
                         net (fo=1, routed)           0.000     2.167    green_counter_reg[24]__0_i_1_n_4
    SLICE_X111Y118       FDRE                                         r  green_counter_reg[24]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.985     2.327    clk_IBUF_BUFG
    SLICE_X111Y118       FDRE                                         r  green_counter_reg[24]__0/C
                         clock pessimism             -0.530     1.798    
    SLICE_X111Y118       FDRE (Hold_fdre_C_D)         0.105     1.903    green_counter_reg[24]__0
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 green_counter_reg[8]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            green_counter_reg[8]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.714     1.801    clk_IBUF_BUFG
    SLICE_X111Y114       FDRE                                         r  green_counter_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y114       FDRE (Prop_fdre_C_Q)         0.141     1.942 r  green_counter_reg[8]__0/Q
                         net (fo=2, routed)           0.120     2.062    green_counter_reg[8]__0_n_0
    SLICE_X111Y114       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.170 r  green_counter_reg[8]__0_i_1/O[3]
                         net (fo=1, routed)           0.000     2.170    green_counter_reg[8]__0_i_1_n_4
    SLICE_X111Y114       FDRE                                         r  green_counter_reg[8]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.989     2.331    clk_IBUF_BUFG
    SLICE_X111Y114       FDRE                                         r  green_counter_reg[8]__0/C
                         clock pessimism             -0.531     1.801    
    SLICE_X111Y114       FDRE (Hold_fdre_C_D)         0.105     1.906    green_counter_reg[8]__0
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 red_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.718     1.805    clk_IBUF_BUFG
    SLICE_X113Y104       FDRE                                         r  red_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  red_counter_reg[4]/Q
                         net (fo=2, routed)           0.120     2.066    red_counter_reg_n_0_[4]
    SLICE_X113Y104       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.174 r  red_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.174    red_counter_reg[4]_i_1_n_4
    SLICE_X113Y104       FDRE                                         r  red_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.994     2.336    clk_IBUF_BUFG
    SLICE_X113Y104       FDRE                                         r  red_counter_reg[4]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X113Y104       FDRE (Hold_fdre_C_D)         0.105     1.910    red_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 green_counter_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            green_counter_reg[12]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.714     1.801    clk_IBUF_BUFG
    SLICE_X111Y115       FDRE                                         r  green_counter_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y115       FDRE (Prop_fdre_C_Q)         0.141     1.942 r  green_counter_reg[12]__0/Q
                         net (fo=2, routed)           0.120     2.062    green_counter_reg[12]__0_n_0
    SLICE_X111Y115       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.170 r  green_counter_reg[12]__0_i_1/O[3]
                         net (fo=1, routed)           0.000     2.170    green_counter_reg[12]__0_i_1_n_4
    SLICE_X111Y115       FDRE                                         r  green_counter_reg[12]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.988     2.330    clk_IBUF_BUFG
    SLICE_X111Y115       FDRE                                         r  green_counter_reg[12]__0/C
                         clock pessimism             -0.530     1.801    
    SLICE_X111Y115       FDRE (Hold_fdre_C_D)         0.105     1.906    green_counter_reg[12]__0
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 green_counter_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            green_counter_reg[16]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.713     1.800    clk_IBUF_BUFG
    SLICE_X111Y116       FDRE                                         r  green_counter_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.141     1.941 r  green_counter_reg[16]__0/Q
                         net (fo=2, routed)           0.120     2.061    green_counter_reg[16]__0_n_0
    SLICE_X111Y116       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.169 r  green_counter_reg[16]__0_i_1/O[3]
                         net (fo=1, routed)           0.000     2.169    green_counter_reg[16]__0_i_1_n_4
    SLICE_X111Y116       FDRE                                         r  green_counter_reg[16]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.987     2.329    clk_IBUF_BUFG
    SLICE_X111Y116       FDRE                                         r  green_counter_reg[16]__0/C
                         clock pessimism             -0.530     1.800    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.105     1.905    green_counter_reg[16]__0
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 green_counter_reg[20]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            green_counter_reg[20]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.712     1.799    clk_IBUF_BUFG
    SLICE_X111Y117       FDRE                                         r  green_counter_reg[20]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141     1.940 r  green_counter_reg[20]__0/Q
                         net (fo=2, routed)           0.120     2.060    green_counter_reg[20]__0_n_0
    SLICE_X111Y117       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.168 r  green_counter_reg[20]__0_i_1/O[3]
                         net (fo=1, routed)           0.000     2.168    green_counter_reg[20]__0_i_1_n_4
    SLICE_X111Y117       FDRE                                         r  green_counter_reg[20]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.986     2.328    clk_IBUF_BUFG
    SLICE_X111Y117       FDRE                                         r  green_counter_reg[20]__0/C
                         clock pessimism             -0.530     1.799    
    SLICE_X111Y117       FDRE (Hold_fdre_C_D)         0.105     1.904    green_counter_reg[20]__0
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 green_counter_reg[28]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            green_counter_reg[28]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.710     1.797    clk_IBUF_BUFG
    SLICE_X111Y119       FDRE                                         r  green_counter_reg[28]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDRE (Prop_fdre_C_Q)         0.141     1.938 r  green_counter_reg[28]__0/Q
                         net (fo=2, routed)           0.120     2.058    green_counter_reg[28]__0_n_0
    SLICE_X111Y119       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.166 r  green_counter_reg[28]__0_i_1/O[3]
                         net (fo=1, routed)           0.000     2.166    green_counter_reg[28]__0_i_1_n_4
    SLICE_X111Y119       FDRE                                         r  green_counter_reg[28]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.984     2.326    clk_IBUF_BUFG
    SLICE_X111Y119       FDRE                                         r  green_counter_reg[28]__0/C
                         clock pessimism             -0.530     1.797    
    SLICE_X111Y119       FDRE (Hold_fdre_C_D)         0.105     1.902    green_counter_reg[28]__0
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 red_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.717     1.804    clk_IBUF_BUFG
    SLICE_X113Y107       FDRE                                         r  red_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  red_counter_reg[16]/Q
                         net (fo=2, routed)           0.120     2.065    red_counter_reg_n_0_[16]
    SLICE_X113Y107       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.173 r  red_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.173    red_counter_reg[16]_i_1_n_4
    SLICE_X113Y107       FDRE                                         r  red_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=198, routed)         0.993     2.335    clk_IBUF_BUFG
    SLICE_X113Y107       FDRE                                         r  red_counter_reg[16]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X113Y107       FDRE (Hold_fdre_C_D)         0.105     1.909    red_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y134  blue_counter_reg[14]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y108  blue_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y134  blue_counter_reg[15]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y108  blue_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y134  blue_counter_reg[16]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y109  blue_counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y135  blue_counter_reg[17]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y109  blue_counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y135  blue_counter_reg[18]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y111  blue_counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y111  blue_counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y111  blue_counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y112  blue_counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y112  blue_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y112  blue_counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y111  blue_counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y134  blue_counter_reg[14]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y134  blue_counter_reg[15]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y134  blue_counter_reg[16]__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y134  blue_counter_reg[14]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y108  blue_counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y108  blue_counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y134  blue_counter_reg[15]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y108  blue_counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y108  blue_counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y134  blue_counter_reg[16]__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y109  blue_counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y135  blue_counter_reg[17]__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y109  blue_counter_reg[18]/C



