#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Apr 10 17:56:46 2020
# Process ID: 8640
# Current directory: C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11228 C:\Users\Terry\Desktop\ENGG 3380\Processor-ENGG3380\Processor.xpr
# Log file: C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/vivado.log
# Journal file: C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/FullAdder.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/MUX2to1.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/MUX.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/FullAdder8.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/ArithmeticUnit.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/Compliment2s.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/ALU_Structural_OneBit.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/MicroProgramCounter.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/MicrocodeStore.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/LogicMapping.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/IncrMUX.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/Incrementer.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/signExtend.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/shiftLeftTop.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/shiftLeftBottom.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/RegisterFile.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/ProgramCounter.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/MuxSrcA.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/Mux3to1.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/Mux2to1_8bit.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/Mux2to1_5bit.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/Memory.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/MDR.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/InstructionRegister.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/FourToOneMux.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/BReg.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/AReg.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/ALU_Structural.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/ALUReg.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/ALUControl.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/MPControl.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sources_1/new/Processor.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sim_1/new/regFileAndALU_tb.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sim_1/new/Control_tb.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.srcs/sim_1/new/processor_tb.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'T:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 841.074 ; gain = 194.797
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
"xelab -wto 41091effe5974297abf1e1a1496df3bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: T:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'userval' [C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/Memory.vhd:22]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {{C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}} -log {simulate.log} -nosignalhandlers"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 920.910 ; gain = 10.523
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 920.910 ; gain = 10.523
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
"xelab -wto 41091effe5974297abf1e1a1496df3bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: T:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'userval' [C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/Memory.vhd:22]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1089.844 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
"xelab -wto 41091effe5974297abf1e1a1496df3bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: T:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'userval' [C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/Memory.vhd:22]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {{C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}} -log {simulate.log} -nosignalhandlers"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1089.844 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALUControl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALUReg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Structural'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Structural_OneBit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AReg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArithmeticUnit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BReg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Compliment2s'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FourToOneMux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder16'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IncrMUX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Incrementer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionModule'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LogicMapping'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MDR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MPControl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX2to1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MicroProgramCounter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MicrocodeStore'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mux2to1_5bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mux2to1_8bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mux3to1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MuxSrcA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MuxSrcA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Processor'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ProgramCounter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegisterFile'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shiftLeftBottom'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shiftLeftTop'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'signExtend'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.844 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
"xelab -wto 41091effe5974297abf1e1a1496df3bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: T:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'userval' [C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/Memory.vhd:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.MUX2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionModule [instructionmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.MDR [mdr_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1_5bit [mux2to1_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1_8bit [mux2to1_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AReg [areg_default]
Compiling architecture behavioral of entity xil_defaultlib.BReg [breg_default]
Compiling architecture behavioral of entity xil_defaultlib.MuxSrcA [muxsrca_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.ArithmeticUnit [arithmeticunit_default]
Compiling architecture structural of entity xil_defaultlib.ALU_Structural_OneBit [alu_structural_onebit_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder16 [fulladder16_default]
Compiling architecture behavioral of entity xil_defaultlib.Compliment2s [compliment2s_default]
Compiling architecture structural of entity xil_defaultlib.ALU_Structural [alu_structural_default]
Compiling architecture behavioral of entity xil_defaultlib.ALUControl [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.ALUReg [alureg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux3to1 [mux3to1_default]
Compiling architecture behavioral of entity xil_defaultlib.LogicMapping [logicmapping_default]
Compiling architecture behavioral of entity xil_defaultlib.Incrementer [incrementer_default]
Compiling architecture behavioral of entity xil_defaultlib.IncrMUX [incrmux_default]
Compiling architecture behavioral of entity xil_defaultlib.MicrocodeStore [microcodestore_default]
Compiling architecture behavioral of entity xil_defaultlib.MicroProgramCounter [microprogramcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.MPControl [mpcontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftLeftTop [shiftlefttop_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftLeftBottom [shiftleftbottom_default]
Compiling architecture behavioral of entity xil_defaultlib.FourToOneMux [fourtoonemux_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Terry/Desktop/ENGG -notrace
couldn't read file "C:/Users/Terry/Desktop/ENGG": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 10 18:10:03 2020...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:09:53 . Memory (MB): peak = 1089.844 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '593' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {{C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}} -log {simulate.log} -nosignalhandlers"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:10:02 . Memory (MB): peak = 1089.844 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
"xelab -wto 41091effe5974297abf1e1a1496df3bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: T:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'userval' [C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/Memory.vhd:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.MUX2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionModule [instructionmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.MDR [mdr_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1_5bit [mux2to1_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1_8bit [mux2to1_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AReg [areg_default]
Compiling architecture behavioral of entity xil_defaultlib.BReg [breg_default]
Compiling architecture behavioral of entity xil_defaultlib.MuxSrcA [muxsrca_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.ArithmeticUnit [arithmeticunit_default]
Compiling architecture structural of entity xil_defaultlib.ALU_Structural_OneBit [alu_structural_onebit_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder16 [fulladder16_default]
Compiling architecture behavioral of entity xil_defaultlib.Compliment2s [compliment2s_default]
Compiling architecture structural of entity xil_defaultlib.ALU_Structural [alu_structural_default]
Compiling architecture behavioral of entity xil_defaultlib.ALUControl [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.ALUReg [alureg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux3to1 [mux3to1_default]
Compiling architecture behavioral of entity xil_defaultlib.LogicMapping [logicmapping_default]
Compiling architecture behavioral of entity xil_defaultlib.Incrementer [incrementer_default]
Compiling architecture behavioral of entity xil_defaultlib.IncrMUX [incrmux_default]
Compiling architecture behavioral of entity xil_defaultlib.MicrocodeStore [microcodestore_default]
Compiling architecture behavioral of entity xil_defaultlib.MicroProgramCounter [microprogramcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.MPControl [mpcontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftLeftTop [shiftlefttop_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftLeftBottom [shiftleftbottom_default]
Compiling architecture behavioral of entity xil_defaultlib.FourToOneMux [fourtoonemux_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:09:42 . Memory (MB): peak = 1089.844 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '582' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {{C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}} -log {simulate.log} -nosignalhandlers"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:09:50 . Memory (MB): peak = 1089.844 ; gain = 0.000
save_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MicrocodeStore'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
"xelab -wto 41091effe5974297abf1e1a1496df3bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: T:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'userval' [C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/Memory.vhd:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.MUX2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionModule [instructionmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.MDR [mdr_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1_5bit [mux2to1_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1_8bit [mux2to1_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AReg [areg_default]
Compiling architecture behavioral of entity xil_defaultlib.BReg [breg_default]
Compiling architecture behavioral of entity xil_defaultlib.MuxSrcA [muxsrca_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.ArithmeticUnit [arithmeticunit_default]
Compiling architecture structural of entity xil_defaultlib.ALU_Structural_OneBit [alu_structural_onebit_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder16 [fulladder16_default]
Compiling architecture behavioral of entity xil_defaultlib.Compliment2s [compliment2s_default]
Compiling architecture structural of entity xil_defaultlib.ALU_Structural [alu_structural_default]
Compiling architecture behavioral of entity xil_defaultlib.ALUControl [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.ALUReg [alureg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux3to1 [mux3to1_default]
Compiling architecture behavioral of entity xil_defaultlib.LogicMapping [logicmapping_default]
Compiling architecture behavioral of entity xil_defaultlib.Incrementer [incrementer_default]
Compiling architecture behavioral of entity xil_defaultlib.IncrMUX [incrmux_default]
Compiling architecture behavioral of entity xil_defaultlib.MicrocodeStore [microcodestore_default]
Compiling architecture behavioral of entity xil_defaultlib.MicroProgramCounter [microprogramcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.MPControl [mpcontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftLeftTop [shiftlefttop_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftLeftBottom [shiftleftbottom_default]
Compiling architecture behavioral of entity xil_defaultlib.FourToOneMux [fourtoonemux_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:09:39 . Memory (MB): peak = 1089.844 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '579' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {{C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}} -log {simulate.log} -nosignalhandlers"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:09:46 . Memory (MB): peak = 1089.844 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MicrocodeStore'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
"xelab -wto 41091effe5974297abf1e1a1496df3bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: T:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'userval' [C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/Memory.vhd:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.MUX2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionModule [instructionmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.MDR [mdr_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1_5bit [mux2to1_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1_8bit [mux2to1_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AReg [areg_default]
Compiling architecture behavioral of entity xil_defaultlib.BReg [breg_default]
Compiling architecture behavioral of entity xil_defaultlib.MuxSrcA [muxsrca_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.ArithmeticUnit [arithmeticunit_default]
Compiling architecture structural of entity xil_defaultlib.ALU_Structural_OneBit [alu_structural_onebit_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder16 [fulladder16_default]
Compiling architecture behavioral of entity xil_defaultlib.Compliment2s [compliment2s_default]
Compiling architecture structural of entity xil_defaultlib.ALU_Structural [alu_structural_default]
Compiling architecture behavioral of entity xil_defaultlib.ALUControl [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.ALUReg [alureg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux3to1 [mux3to1_default]
Compiling architecture behavioral of entity xil_defaultlib.LogicMapping [logicmapping_default]
Compiling architecture behavioral of entity xil_defaultlib.Incrementer [incrementer_default]
Compiling architecture behavioral of entity xil_defaultlib.IncrMUX [incrmux_default]
Compiling architecture behavioral of entity xil_defaultlib.MicrocodeStore [microcodestore_default]
Compiling architecture behavioral of entity xil_defaultlib.MicroProgramCounter [microprogramcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.MPControl [mpcontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftLeftTop [shiftlefttop_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftLeftBottom [shiftleftbottom_default]
Compiling architecture behavioral of entity xil_defaultlib.FourToOneMux [fourtoonemux_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:09:22 . Memory (MB): peak = 1089.844 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '562' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {{C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}} -log {simulate.log} -nosignalhandlers"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:09:31 . Memory (MB): peak = 1089.844 ; gain = 0.000
add_bp {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd} 61
rest
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" Line 61
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1289.719 ; gain = 199.875
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1289.719 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
rest
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
Stopped at time : 0 fs : File "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" Line 61
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1291.172 ; gain = 1.453
add_bp {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd} 60
rest
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1293.676 ; gain = 0.520
run 1000 ns
Stopped at time : 0 fs : File "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" Line 61
remove_bps -file {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd} -line 61
add_bp {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd} 61
remove_bps -file {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd} -line 61
rest
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1293.859 ; gain = 0.063
run 1000 ns
Stopped at time : 0 fs : File "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" Line 60
remove_bps -file {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd} -line 60
rest
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1294.371 ; gain = 0.148
run 1000 nas
ERROR: [#UNDEF] Unknown time unit nas
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MicrocodeStore'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
"xelab -wto 41091effe5974297abf1e1a1496df3bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: T:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'userval' [C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/Memory.vhd:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.MUX2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionModule [instructionmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.MDR [mdr_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1_5bit [mux2to1_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1_8bit [mux2to1_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AReg [areg_default]
Compiling architecture behavioral of entity xil_defaultlib.BReg [breg_default]
Compiling architecture behavioral of entity xil_defaultlib.MuxSrcA [muxsrca_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.ArithmeticUnit [arithmeticunit_default]
Compiling architecture structural of entity xil_defaultlib.ALU_Structural_OneBit [alu_structural_onebit_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder16 [fulladder16_default]
Compiling architecture behavioral of entity xil_defaultlib.Compliment2s [compliment2s_default]
Compiling architecture structural of entity xil_defaultlib.ALU_Structural [alu_structural_default]
Compiling architecture behavioral of entity xil_defaultlib.ALUControl [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.ALUReg [alureg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux3to1 [mux3to1_default]
Compiling architecture behavioral of entity xil_defaultlib.LogicMapping [logicmapping_default]
Compiling architecture behavioral of entity xil_defaultlib.Incrementer [incrementer_default]
Compiling architecture behavioral of entity xil_defaultlib.IncrMUX [incrmux_default]
Compiling architecture behavioral of entity xil_defaultlib.MicrocodeStore [microcodestore_default]
Compiling architecture behavioral of entity xil_defaultlib.MicroProgramCounter [microprogramcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.MPControl [mpcontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftLeftTop [shiftlefttop_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftLeftBottom [shiftleftbottom_default]
Compiling architecture behavioral of entity xil_defaultlib.FourToOneMux [fourtoonemux_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:09:29 . Memory (MB): peak = 1294.371 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '568' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {{C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}} -log {simulate.log} -nosignalhandlers"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:09:36 . Memory (MB): peak = 1294.371 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MicrocodeStore'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
"xelab -wto 41091effe5974297abf1e1a1496df3bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: T:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'userval' [C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/Memory.vhd:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.MUX2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionModule [instructionmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.MDR [mdr_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1_5bit [mux2to1_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1_8bit [mux2to1_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AReg [areg_default]
Compiling architecture behavioral of entity xil_defaultlib.BReg [breg_default]
Compiling architecture behavioral of entity xil_defaultlib.MuxSrcA [muxsrca_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.ArithmeticUnit [arithmeticunit_default]
Compiling architecture structural of entity xil_defaultlib.ALU_Structural_OneBit [alu_structural_onebit_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder16 [fulladder16_default]
Compiling architecture behavioral of entity xil_defaultlib.Compliment2s [compliment2s_default]
Compiling architecture structural of entity xil_defaultlib.ALU_Structural [alu_structural_default]
Compiling architecture behavioral of entity xil_defaultlib.ALUControl [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.ALUReg [alureg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux3to1 [mux3to1_default]
Compiling architecture behavioral of entity xil_defaultlib.LogicMapping [logicmapping_default]
Compiling architecture behavioral of entity xil_defaultlib.Incrementer [incrementer_default]
Compiling architecture behavioral of entity xil_defaultlib.IncrMUX [incrmux_default]
Compiling architecture behavioral of entity xil_defaultlib.MicrocodeStore [microcodestore_default]
Compiling architecture behavioral of entity xil_defaultlib.MicroProgramCounter [microprogramcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.MPControl [mpcontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftLeftTop [shiftlefttop_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftLeftBottom [shiftleftbottom_default]
Compiling architecture behavioral of entity xil_defaultlib.FourToOneMux [fourtoonemux_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:09:44 . Memory (MB): peak = 1294.371 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '584' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {{C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}} -log {simulate.log} -nosignalhandlers"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:09:51 . Memory (MB): peak = 1294.371 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AReg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BReg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MicrocodeStore'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
"xelab -wto 41091effe5974297abf1e1a1496df3bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: T:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'userval' [C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/Memory.vhd:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.MUX2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionModule [instructionmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.MDR [mdr_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1_5bit [mux2to1_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1_8bit [mux2to1_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AReg [areg_default]
Compiling architecture behavioral of entity xil_defaultlib.BReg [breg_default]
Compiling architecture behavioral of entity xil_defaultlib.MuxSrcA [muxsrca_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.ArithmeticUnit [arithmeticunit_default]
Compiling architecture structural of entity xil_defaultlib.ALU_Structural_OneBit [alu_structural_onebit_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder16 [fulladder16_default]
Compiling architecture behavioral of entity xil_defaultlib.Compliment2s [compliment2s_default]
Compiling architecture structural of entity xil_defaultlib.ALU_Structural [alu_structural_default]
Compiling architecture behavioral of entity xil_defaultlib.ALUControl [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.ALUReg [alureg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux3to1 [mux3to1_default]
Compiling architecture behavioral of entity xil_defaultlib.LogicMapping [logicmapping_default]
Compiling architecture behavioral of entity xil_defaultlib.Incrementer [incrementer_default]
Compiling architecture behavioral of entity xil_defaultlib.IncrMUX [incrmux_default]
Compiling architecture behavioral of entity xil_defaultlib.MicrocodeStore [microcodestore_default]
Compiling architecture behavioral of entity xil_defaultlib.MicroProgramCounter [microprogramcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.MPControl [mpcontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftLeftTop [shiftlefttop_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftLeftBottom [shiftleftbottom_default]
Compiling architecture behavioral of entity xil_defaultlib.FourToOneMux [fourtoonemux_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:09:46 . Memory (MB): peak = 1294.371 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '587' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {{C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}} -log {simulate.log} -nosignalhandlers"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:09:54 . Memory (MB): peak = 1294.371 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MicrocodeStore'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
"xelab -wto 41091effe5974297abf1e1a1496df3bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: T:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 41091effe5974297abf1e1a1496df3bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'userval' [C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Phase 2.srcs/sources_1/new/Memory.vhd:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.MUX2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionModule [instructionmodule_default]
Compiling architecture behavioral of entity xil_defaultlib.MDR [mdr_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1_5bit [mux2to1_5bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1_8bit [mux2to1_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AReg [areg_default]
Compiling architecture behavioral of entity xil_defaultlib.BReg [breg_default]
Compiling architecture behavioral of entity xil_defaultlib.MuxSrcA [muxsrca_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder [fulladder_default]
Compiling architecture structural of entity xil_defaultlib.ArithmeticUnit [arithmeticunit_default]
Compiling architecture structural of entity xil_defaultlib.ALU_Structural_OneBit [alu_structural_onebit_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder16 [fulladder16_default]
Compiling architecture behavioral of entity xil_defaultlib.Compliment2s [compliment2s_default]
Compiling architecture structural of entity xil_defaultlib.ALU_Structural [alu_structural_default]
Compiling architecture behavioral of entity xil_defaultlib.ALUControl [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.ALUReg [alureg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux3to1 [mux3to1_default]
Compiling architecture behavioral of entity xil_defaultlib.LogicMapping [logicmapping_default]
Compiling architecture behavioral of entity xil_defaultlib.Incrementer [incrementer_default]
Compiling architecture behavioral of entity xil_defaultlib.IncrMUX [incrmux_default]
Compiling architecture behavioral of entity xil_defaultlib.MicrocodeStore [microcodestore_default]
Compiling architecture behavioral of entity xil_defaultlib.MicroProgramCounter [microprogramcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.MPControl [mpcontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftLeftTop [shiftlefttop_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftLeftBottom [shiftleftbottom_default]
Compiling architecture behavioral of entity xil_defaultlib.FourToOneMux [fourtoonemux_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.processor_tb
Built simulation snapshot processor_tb_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:09:44 . Memory (MB): peak = 1436.391 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '584' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -view {{C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}} -log {simulate.log} -nosignalhandlers"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/Terry/Desktop/ENGG 3380/Processor-ENGG3380/processor_tb_behav.wcfg}
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:09:51 . Memory (MB): peak = 1436.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 10 23:29:43 2020...
