// Seed: 1555874345
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output tri0 id_7;
  output uwire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_7 = -1;
  logic [7:0] id_8;
  assign id_8[-1] = id_8 == (id_3 + -1);
  parameter id_9 = 1'b0;
  assign id_6 = -1'b0;
  localparam id_10 = id_9;
  parameter id_11 = {1 == -1, -1, id_9 == 1, -1, 1};
  assign module_1.id_6 = 0;
  wire id_12;
endmodule
module module_1 #(
    parameter id_2 = 32'd28,
    parameter id_3 = 32'd8,
    parameter id_6 = 32'd93,
    parameter id_7 = 32'd78
) (
    output tri id_0,
    output supply0 id_1,
    input wor _id_2,
    input wire _id_3
);
  wire [1  ==  id_3 : id_2] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  integer [1 : id_2] _id_6 = id_6;
  wire [id_3  <=  id_6 : 1] _id_7;
  wire [1 : ~  id_7] id_8;
  assign id_0 = 1;
endmodule
