
Coil_Mat_F207_REV01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000153d8  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001bea4  08015580  08015580  00025580  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08031424  08031424  000504e0  2**0
                  CONTENTS
  4 .ARM          00000008  08031424  08031424  00041424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0803142c  0803142c  000504e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0803142c  0803142c  0004142c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08031430  08031430  00041430  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000004e0  20000000  08031434  00050000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000e29c  20000500  08031914  00050500  2**6
                  ALLOC
 10 ._user_heap_stack 00000604  2000e79c  08031914  0005e79c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000504e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028385  00000000  00000000  00050509  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007ea4  00000000  00000000  0007888e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002278  00000000  00000000  00080738  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001f18  00000000  00000000  000829b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00031610  00000000  00000000  000848c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003e015  00000000  00000000  000b5ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d5203  00000000  00000000  000f3eed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001c90f0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009de8  00000000  00000000  001c9140  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000500 	.word	0x20000500
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08015548 	.word	0x08015548

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000504 	.word	0x20000504
 80001c4:	08015548 	.word	0x08015548

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <strlen>:
 80001dc:	4603      	mov	r3, r0
 80001de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e2:	2a00      	cmp	r2, #0
 80001e4:	d1fb      	bne.n	80001de <strlen+0x2>
 80001e6:	1a18      	subs	r0, r3, r0
 80001e8:	3801      	subs	r0, #1
 80001ea:	4770      	bx	lr

080001ec <__aeabi_drsub>:
 80001ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f0:	e002      	b.n	80001f8 <__adddf3>
 80001f2:	bf00      	nop

080001f4 <__aeabi_dsub>:
 80001f4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001f8 <__adddf3>:
 80001f8:	b530      	push	{r4, r5, lr}
 80001fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000202:	ea94 0f05 	teq	r4, r5
 8000206:	bf08      	it	eq
 8000208:	ea90 0f02 	teqeq	r0, r2
 800020c:	bf1f      	itttt	ne
 800020e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000212:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000216:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021e:	f000 80e2 	beq.w	80003e6 <__adddf3+0x1ee>
 8000222:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000226:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022a:	bfb8      	it	lt
 800022c:	426d      	neglt	r5, r5
 800022e:	dd0c      	ble.n	800024a <__adddf3+0x52>
 8000230:	442c      	add	r4, r5
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	ea82 0000 	eor.w	r0, r2, r0
 800023e:	ea83 0101 	eor.w	r1, r3, r1
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	2d36      	cmp	r5, #54	; 0x36
 800024c:	bf88      	it	hi
 800024e:	bd30      	pophi	{r4, r5, pc}
 8000250:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000254:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000258:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800025c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x70>
 8000262:	4240      	negs	r0, r0
 8000264:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000268:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800026c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000270:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x84>
 8000276:	4252      	negs	r2, r2
 8000278:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800027c:	ea94 0f05 	teq	r4, r5
 8000280:	f000 80a7 	beq.w	80003d2 <__adddf3+0x1da>
 8000284:	f1a4 0401 	sub.w	r4, r4, #1
 8000288:	f1d5 0e20 	rsbs	lr, r5, #32
 800028c:	db0d      	blt.n	80002aa <__adddf3+0xb2>
 800028e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000292:	fa22 f205 	lsr.w	r2, r2, r5
 8000296:	1880      	adds	r0, r0, r2
 8000298:	f141 0100 	adc.w	r1, r1, #0
 800029c:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a0:	1880      	adds	r0, r0, r2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	4159      	adcs	r1, r3
 80002a8:	e00e      	b.n	80002c8 <__adddf3+0xd0>
 80002aa:	f1a5 0520 	sub.w	r5, r5, #32
 80002ae:	f10e 0e20 	add.w	lr, lr, #32
 80002b2:	2a01      	cmp	r2, #1
 80002b4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b8:	bf28      	it	cs
 80002ba:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	18c0      	adds	r0, r0, r3
 80002c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002cc:	d507      	bpl.n	80002de <__adddf3+0xe6>
 80002ce:	f04f 0e00 	mov.w	lr, #0
 80002d2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002da:	eb6e 0101 	sbc.w	r1, lr, r1
 80002de:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e2:	d31b      	bcc.n	800031c <__adddf3+0x124>
 80002e4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002e8:	d30c      	bcc.n	8000304 <__adddf3+0x10c>
 80002ea:	0849      	lsrs	r1, r1, #1
 80002ec:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f4:	f104 0401 	add.w	r4, r4, #1
 80002f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002fc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000300:	f080 809a 	bcs.w	8000438 <__adddf3+0x240>
 8000304:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000308:	bf08      	it	eq
 800030a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030e:	f150 0000 	adcs.w	r0, r0, #0
 8000312:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000316:	ea41 0105 	orr.w	r1, r1, r5
 800031a:	bd30      	pop	{r4, r5, pc}
 800031c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000320:	4140      	adcs	r0, r0
 8000322:	eb41 0101 	adc.w	r1, r1, r1
 8000326:	3c01      	subs	r4, #1
 8000328:	bf28      	it	cs
 800032a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800032e:	d2e9      	bcs.n	8000304 <__adddf3+0x10c>
 8000330:	f091 0f00 	teq	r1, #0
 8000334:	bf04      	itt	eq
 8000336:	4601      	moveq	r1, r0
 8000338:	2000      	moveq	r0, #0
 800033a:	fab1 f381 	clz	r3, r1
 800033e:	bf08      	it	eq
 8000340:	3320      	addeq	r3, #32
 8000342:	f1a3 030b 	sub.w	r3, r3, #11
 8000346:	f1b3 0220 	subs.w	r2, r3, #32
 800034a:	da0c      	bge.n	8000366 <__adddf3+0x16e>
 800034c:	320c      	adds	r2, #12
 800034e:	dd08      	ble.n	8000362 <__adddf3+0x16a>
 8000350:	f102 0c14 	add.w	ip, r2, #20
 8000354:	f1c2 020c 	rsb	r2, r2, #12
 8000358:	fa01 f00c 	lsl.w	r0, r1, ip
 800035c:	fa21 f102 	lsr.w	r1, r1, r2
 8000360:	e00c      	b.n	800037c <__adddf3+0x184>
 8000362:	f102 0214 	add.w	r2, r2, #20
 8000366:	bfd8      	it	le
 8000368:	f1c2 0c20 	rsble	ip, r2, #32
 800036c:	fa01 f102 	lsl.w	r1, r1, r2
 8000370:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000374:	bfdc      	itt	le
 8000376:	ea41 010c 	orrle.w	r1, r1, ip
 800037a:	4090      	lslle	r0, r2
 800037c:	1ae4      	subs	r4, r4, r3
 800037e:	bfa2      	ittt	ge
 8000380:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000384:	4329      	orrge	r1, r5
 8000386:	bd30      	popge	{r4, r5, pc}
 8000388:	ea6f 0404 	mvn.w	r4, r4
 800038c:	3c1f      	subs	r4, #31
 800038e:	da1c      	bge.n	80003ca <__adddf3+0x1d2>
 8000390:	340c      	adds	r4, #12
 8000392:	dc0e      	bgt.n	80003b2 <__adddf3+0x1ba>
 8000394:	f104 0414 	add.w	r4, r4, #20
 8000398:	f1c4 0220 	rsb	r2, r4, #32
 800039c:	fa20 f004 	lsr.w	r0, r0, r4
 80003a0:	fa01 f302 	lsl.w	r3, r1, r2
 80003a4:	ea40 0003 	orr.w	r0, r0, r3
 80003a8:	fa21 f304 	lsr.w	r3, r1, r4
 80003ac:	ea45 0103 	orr.w	r1, r5, r3
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	f1c4 040c 	rsb	r4, r4, #12
 80003b6:	f1c4 0220 	rsb	r2, r4, #32
 80003ba:	fa20 f002 	lsr.w	r0, r0, r2
 80003be:	fa01 f304 	lsl.w	r3, r1, r4
 80003c2:	ea40 0003 	orr.w	r0, r0, r3
 80003c6:	4629      	mov	r1, r5
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	fa21 f004 	lsr.w	r0, r1, r4
 80003ce:	4629      	mov	r1, r5
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	f094 0f00 	teq	r4, #0
 80003d6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003da:	bf06      	itte	eq
 80003dc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e0:	3401      	addeq	r4, #1
 80003e2:	3d01      	subne	r5, #1
 80003e4:	e74e      	b.n	8000284 <__adddf3+0x8c>
 80003e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ea:	bf18      	it	ne
 80003ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f0:	d029      	beq.n	8000446 <__adddf3+0x24e>
 80003f2:	ea94 0f05 	teq	r4, r5
 80003f6:	bf08      	it	eq
 80003f8:	ea90 0f02 	teqeq	r0, r2
 80003fc:	d005      	beq.n	800040a <__adddf3+0x212>
 80003fe:	ea54 0c00 	orrs.w	ip, r4, r0
 8000402:	bf04      	itt	eq
 8000404:	4619      	moveq	r1, r3
 8000406:	4610      	moveq	r0, r2
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	ea91 0f03 	teq	r1, r3
 800040e:	bf1e      	ittt	ne
 8000410:	2100      	movne	r1, #0
 8000412:	2000      	movne	r0, #0
 8000414:	bd30      	popne	{r4, r5, pc}
 8000416:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041a:	d105      	bne.n	8000428 <__adddf3+0x230>
 800041c:	0040      	lsls	r0, r0, #1
 800041e:	4149      	adcs	r1, r1
 8000420:	bf28      	it	cs
 8000422:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000426:	bd30      	pop	{r4, r5, pc}
 8000428:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800042c:	bf3c      	itt	cc
 800042e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000432:	bd30      	popcc	{r4, r5, pc}
 8000434:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000438:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800043c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000440:	f04f 0000 	mov.w	r0, #0
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044a:	bf1a      	itte	ne
 800044c:	4619      	movne	r1, r3
 800044e:	4610      	movne	r0, r2
 8000450:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000454:	bf1c      	itt	ne
 8000456:	460b      	movne	r3, r1
 8000458:	4602      	movne	r2, r0
 800045a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045e:	bf06      	itte	eq
 8000460:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000464:	ea91 0f03 	teqeq	r1, r3
 8000468:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	bf00      	nop

08000470 <__aeabi_ui2d>:
 8000470:	f090 0f00 	teq	r0, #0
 8000474:	bf04      	itt	eq
 8000476:	2100      	moveq	r1, #0
 8000478:	4770      	bxeq	lr
 800047a:	b530      	push	{r4, r5, lr}
 800047c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000480:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000484:	f04f 0500 	mov.w	r5, #0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e750      	b.n	8000330 <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_i2d>:
 8000490:	f090 0f00 	teq	r0, #0
 8000494:	bf04      	itt	eq
 8000496:	2100      	moveq	r1, #0
 8000498:	4770      	bxeq	lr
 800049a:	b530      	push	{r4, r5, lr}
 800049c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004a8:	bf48      	it	mi
 80004aa:	4240      	negmi	r0, r0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e73e      	b.n	8000330 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_f2d>:
 80004b4:	0042      	lsls	r2, r0, #1
 80004b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80004be:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c2:	bf1f      	itttt	ne
 80004c4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004c8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004cc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d0:	4770      	bxne	lr
 80004d2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004d6:	bf08      	it	eq
 80004d8:	4770      	bxeq	lr
 80004da:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004de:	bf04      	itt	eq
 80004e0:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f4:	e71c      	b.n	8000330 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_ul2d>:
 80004f8:	ea50 0201 	orrs.w	r2, r0, r1
 80004fc:	bf08      	it	eq
 80004fe:	4770      	bxeq	lr
 8000500:	b530      	push	{r4, r5, lr}
 8000502:	f04f 0500 	mov.w	r5, #0
 8000506:	e00a      	b.n	800051e <__aeabi_l2d+0x16>

08000508 <__aeabi_l2d>:
 8000508:	ea50 0201 	orrs.w	r2, r0, r1
 800050c:	bf08      	it	eq
 800050e:	4770      	bxeq	lr
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000516:	d502      	bpl.n	800051e <__aeabi_l2d+0x16>
 8000518:	4240      	negs	r0, r0
 800051a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800051e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000522:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000526:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052a:	f43f aed8 	beq.w	80002de <__adddf3+0xe6>
 800052e:	f04f 0203 	mov.w	r2, #3
 8000532:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000536:	bf18      	it	ne
 8000538:	3203      	addne	r2, #3
 800053a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053e:	bf18      	it	ne
 8000540:	3203      	addne	r2, #3
 8000542:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000546:	f1c2 0320 	rsb	r3, r2, #32
 800054a:	fa00 fc03 	lsl.w	ip, r0, r3
 800054e:	fa20 f002 	lsr.w	r0, r0, r2
 8000552:	fa01 fe03 	lsl.w	lr, r1, r3
 8000556:	ea40 000e 	orr.w	r0, r0, lr
 800055a:	fa21 f102 	lsr.w	r1, r1, r2
 800055e:	4414      	add	r4, r2
 8000560:	e6bd      	b.n	80002de <__adddf3+0xe6>
 8000562:	bf00      	nop

08000564 <__aeabi_dmul>:
 8000564:	b570      	push	{r4, r5, r6, lr}
 8000566:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800056a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800056e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000572:	bf1d      	ittte	ne
 8000574:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000578:	ea94 0f0c 	teqne	r4, ip
 800057c:	ea95 0f0c 	teqne	r5, ip
 8000580:	f000 f8de 	bleq	8000740 <__aeabi_dmul+0x1dc>
 8000584:	442c      	add	r4, r5
 8000586:	ea81 0603 	eor.w	r6, r1, r3
 800058a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800058e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000592:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000596:	bf18      	it	ne
 8000598:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a4:	d038      	beq.n	8000618 <__aeabi_dmul+0xb4>
 80005a6:	fba0 ce02 	umull	ip, lr, r0, r2
 80005aa:	f04f 0500 	mov.w	r5, #0
 80005ae:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005b6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ba:	f04f 0600 	mov.w	r6, #0
 80005be:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c2:	f09c 0f00 	teq	ip, #0
 80005c6:	bf18      	it	ne
 80005c8:	f04e 0e01 	orrne.w	lr, lr, #1
 80005cc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005d0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005d8:	d204      	bcs.n	80005e4 <__aeabi_dmul+0x80>
 80005da:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005de:	416d      	adcs	r5, r5
 80005e0:	eb46 0606 	adc.w	r6, r6, r6
 80005e4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005ec:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005fc:	bf88      	it	hi
 80005fe:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000602:	d81e      	bhi.n	8000642 <__aeabi_dmul+0xde>
 8000604:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000608:	bf08      	it	eq
 800060a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800060e:	f150 0000 	adcs.w	r0, r0, #0
 8000612:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000616:	bd70      	pop	{r4, r5, r6, pc}
 8000618:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800061c:	ea46 0101 	orr.w	r1, r6, r1
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	ea81 0103 	eor.w	r1, r1, r3
 8000628:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800062c:	bfc2      	ittt	gt
 800062e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000632:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000636:	bd70      	popgt	{r4, r5, r6, pc}
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800063c:	f04f 0e00 	mov.w	lr, #0
 8000640:	3c01      	subs	r4, #1
 8000642:	f300 80ab 	bgt.w	800079c <__aeabi_dmul+0x238>
 8000646:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800064a:	bfde      	ittt	le
 800064c:	2000      	movle	r0, #0
 800064e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000652:	bd70      	pople	{r4, r5, r6, pc}
 8000654:	f1c4 0400 	rsb	r4, r4, #0
 8000658:	3c20      	subs	r4, #32
 800065a:	da35      	bge.n	80006c8 <__aeabi_dmul+0x164>
 800065c:	340c      	adds	r4, #12
 800065e:	dc1b      	bgt.n	8000698 <__aeabi_dmul+0x134>
 8000660:	f104 0414 	add.w	r4, r4, #20
 8000664:	f1c4 0520 	rsb	r5, r4, #32
 8000668:	fa00 f305 	lsl.w	r3, r0, r5
 800066c:	fa20 f004 	lsr.w	r0, r0, r4
 8000670:	fa01 f205 	lsl.w	r2, r1, r5
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800067c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000680:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000684:	fa21 f604 	lsr.w	r6, r1, r4
 8000688:	eb42 0106 	adc.w	r1, r2, r6
 800068c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000690:	bf08      	it	eq
 8000692:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000696:	bd70      	pop	{r4, r5, r6, pc}
 8000698:	f1c4 040c 	rsb	r4, r4, #12
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f304 	lsl.w	r3, r0, r4
 80006a4:	fa20 f005 	lsr.w	r0, r0, r5
 80006a8:	fa01 f204 	lsl.w	r2, r1, r4
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	f141 0100 	adc.w	r1, r1, #0
 80006bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c0:	bf08      	it	eq
 80006c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c6:	bd70      	pop	{r4, r5, r6, pc}
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f205 	lsl.w	r2, r0, r5
 80006d0:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d4:	fa20 f304 	lsr.w	r3, r0, r4
 80006d8:	fa01 f205 	lsl.w	r2, r1, r5
 80006dc:	ea43 0302 	orr.w	r3, r3, r2
 80006e0:	fa21 f004 	lsr.w	r0, r1, r4
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	fa21 f204 	lsr.w	r2, r1, r4
 80006ec:	ea20 0002 	bic.w	r0, r0, r2
 80006f0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f8:	bf08      	it	eq
 80006fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fe:	bd70      	pop	{r4, r5, r6, pc}
 8000700:	f094 0f00 	teq	r4, #0
 8000704:	d10f      	bne.n	8000726 <__aeabi_dmul+0x1c2>
 8000706:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800070a:	0040      	lsls	r0, r0, #1
 800070c:	eb41 0101 	adc.w	r1, r1, r1
 8000710:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000714:	bf08      	it	eq
 8000716:	3c01      	subeq	r4, #1
 8000718:	d0f7      	beq.n	800070a <__aeabi_dmul+0x1a6>
 800071a:	ea41 0106 	orr.w	r1, r1, r6
 800071e:	f095 0f00 	teq	r5, #0
 8000722:	bf18      	it	ne
 8000724:	4770      	bxne	lr
 8000726:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800072a:	0052      	lsls	r2, r2, #1
 800072c:	eb43 0303 	adc.w	r3, r3, r3
 8000730:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000734:	bf08      	it	eq
 8000736:	3d01      	subeq	r5, #1
 8000738:	d0f7      	beq.n	800072a <__aeabi_dmul+0x1c6>
 800073a:	ea43 0306 	orr.w	r3, r3, r6
 800073e:	4770      	bx	lr
 8000740:	ea94 0f0c 	teq	r4, ip
 8000744:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000748:	bf18      	it	ne
 800074a:	ea95 0f0c 	teqne	r5, ip
 800074e:	d00c      	beq.n	800076a <__aeabi_dmul+0x206>
 8000750:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000754:	bf18      	it	ne
 8000756:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075a:	d1d1      	bne.n	8000700 <__aeabi_dmul+0x19c>
 800075c:	ea81 0103 	eor.w	r1, r1, r3
 8000760:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000764:	f04f 0000 	mov.w	r0, #0
 8000768:	bd70      	pop	{r4, r5, r6, pc}
 800076a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800076e:	bf06      	itte	eq
 8000770:	4610      	moveq	r0, r2
 8000772:	4619      	moveq	r1, r3
 8000774:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000778:	d019      	beq.n	80007ae <__aeabi_dmul+0x24a>
 800077a:	ea94 0f0c 	teq	r4, ip
 800077e:	d102      	bne.n	8000786 <__aeabi_dmul+0x222>
 8000780:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000784:	d113      	bne.n	80007ae <__aeabi_dmul+0x24a>
 8000786:	ea95 0f0c 	teq	r5, ip
 800078a:	d105      	bne.n	8000798 <__aeabi_dmul+0x234>
 800078c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000790:	bf1c      	itt	ne
 8000792:	4610      	movne	r0, r2
 8000794:	4619      	movne	r1, r3
 8000796:	d10a      	bne.n	80007ae <__aeabi_dmul+0x24a>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007b6:	bd70      	pop	{r4, r5, r6, pc}

080007b8 <__aeabi_ddiv>:
 80007b8:	b570      	push	{r4, r5, r6, lr}
 80007ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007c6:	bf1d      	ittte	ne
 80007c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007cc:	ea94 0f0c 	teqne	r4, ip
 80007d0:	ea95 0f0c 	teqne	r5, ip
 80007d4:	f000 f8a7 	bleq	8000926 <__aeabi_ddiv+0x16e>
 80007d8:	eba4 0405 	sub.w	r4, r4, r5
 80007dc:	ea81 0e03 	eor.w	lr, r1, r3
 80007e0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e8:	f000 8088 	beq.w	80008fc <__aeabi_ddiv+0x144>
 80007ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007fc:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000800:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000804:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000808:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800080c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000810:	429d      	cmp	r5, r3
 8000812:	bf08      	it	eq
 8000814:	4296      	cmpeq	r6, r2
 8000816:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800081a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800081e:	d202      	bcs.n	8000826 <__aeabi_ddiv+0x6e>
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	1ab6      	subs	r6, r6, r2
 8000828:	eb65 0503 	sbc.w	r5, r5, r3
 800082c:	085b      	lsrs	r3, r3, #1
 800082e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000832:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000836:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800083a:	ebb6 0e02 	subs.w	lr, r6, r2
 800083e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000842:	bf22      	ittt	cs
 8000844:	1ab6      	subcs	r6, r6, r2
 8000846:	4675      	movcs	r5, lr
 8000848:	ea40 000c 	orrcs.w	r0, r0, ip
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	ebb6 0e02 	subs.w	lr, r6, r2
 8000856:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085a:	bf22      	ittt	cs
 800085c:	1ab6      	subcs	r6, r6, r2
 800085e:	4675      	movcs	r5, lr
 8000860:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	ebb6 0e02 	subs.w	lr, r6, r2
 800086e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000872:	bf22      	ittt	cs
 8000874:	1ab6      	subcs	r6, r6, r2
 8000876:	4675      	movcs	r5, lr
 8000878:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800087c:	085b      	lsrs	r3, r3, #1
 800087e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000882:	ebb6 0e02 	subs.w	lr, r6, r2
 8000886:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088a:	bf22      	ittt	cs
 800088c:	1ab6      	subcs	r6, r6, r2
 800088e:	4675      	movcs	r5, lr
 8000890:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000894:	ea55 0e06 	orrs.w	lr, r5, r6
 8000898:	d018      	beq.n	80008cc <__aeabi_ddiv+0x114>
 800089a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800089e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008a6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008aa:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ae:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008b6:	d1c0      	bne.n	800083a <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	d10b      	bne.n	80008d6 <__aeabi_ddiv+0x11e>
 80008be:	ea41 0100 	orr.w	r1, r1, r0
 80008c2:	f04f 0000 	mov.w	r0, #0
 80008c6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ca:	e7b6      	b.n	800083a <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d0:	bf04      	itt	eq
 80008d2:	4301      	orreq	r1, r0
 80008d4:	2000      	moveq	r0, #0
 80008d6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008da:	bf88      	it	hi
 80008dc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008e0:	f63f aeaf 	bhi.w	8000642 <__aeabi_dmul+0xde>
 80008e4:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e8:	bf04      	itt	eq
 80008ea:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f2:	f150 0000 	adcs.w	r0, r0, #0
 80008f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fa:	bd70      	pop	{r4, r5, r6, pc}
 80008fc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000900:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000904:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000908:	bfc2      	ittt	gt
 800090a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800090e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000912:	bd70      	popgt	{r4, r5, r6, pc}
 8000914:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000918:	f04f 0e00 	mov.w	lr, #0
 800091c:	3c01      	subs	r4, #1
 800091e:	e690      	b.n	8000642 <__aeabi_dmul+0xde>
 8000920:	ea45 0e06 	orr.w	lr, r5, r6
 8000924:	e68d      	b.n	8000642 <__aeabi_dmul+0xde>
 8000926:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092a:	ea94 0f0c 	teq	r4, ip
 800092e:	bf08      	it	eq
 8000930:	ea95 0f0c 	teqeq	r5, ip
 8000934:	f43f af3b 	beq.w	80007ae <__aeabi_dmul+0x24a>
 8000938:	ea94 0f0c 	teq	r4, ip
 800093c:	d10a      	bne.n	8000954 <__aeabi_ddiv+0x19c>
 800093e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000942:	f47f af34 	bne.w	80007ae <__aeabi_dmul+0x24a>
 8000946:	ea95 0f0c 	teq	r5, ip
 800094a:	f47f af25 	bne.w	8000798 <__aeabi_dmul+0x234>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e72c      	b.n	80007ae <__aeabi_dmul+0x24a>
 8000954:	ea95 0f0c 	teq	r5, ip
 8000958:	d106      	bne.n	8000968 <__aeabi_ddiv+0x1b0>
 800095a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800095e:	f43f aefd 	beq.w	800075c <__aeabi_dmul+0x1f8>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e722      	b.n	80007ae <__aeabi_dmul+0x24a>
 8000968:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800096c:	bf18      	it	ne
 800096e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000972:	f47f aec5 	bne.w	8000700 <__aeabi_dmul+0x19c>
 8000976:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097a:	f47f af0d 	bne.w	8000798 <__aeabi_dmul+0x234>
 800097e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000982:	f47f aeeb 	bne.w	800075c <__aeabi_dmul+0x1f8>
 8000986:	e712      	b.n	80007ae <__aeabi_dmul+0x24a>

08000988 <__gedf2>:
 8000988:	f04f 3cff 	mov.w	ip, #4294967295
 800098c:	e006      	b.n	800099c <__cmpdf2+0x4>
 800098e:	bf00      	nop

08000990 <__ledf2>:
 8000990:	f04f 0c01 	mov.w	ip, #1
 8000994:	e002      	b.n	800099c <__cmpdf2+0x4>
 8000996:	bf00      	nop

08000998 <__cmpdf2>:
 8000998:	f04f 0c01 	mov.w	ip, #1
 800099c:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ac:	bf18      	it	ne
 80009ae:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009b2:	d01b      	beq.n	80009ec <__cmpdf2+0x54>
 80009b4:	b001      	add	sp, #4
 80009b6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ba:	bf0c      	ite	eq
 80009bc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c0:	ea91 0f03 	teqne	r1, r3
 80009c4:	bf02      	ittt	eq
 80009c6:	ea90 0f02 	teqeq	r0, r2
 80009ca:	2000      	moveq	r0, #0
 80009cc:	4770      	bxeq	lr
 80009ce:	f110 0f00 	cmn.w	r0, #0
 80009d2:	ea91 0f03 	teq	r1, r3
 80009d6:	bf58      	it	pl
 80009d8:	4299      	cmppl	r1, r3
 80009da:	bf08      	it	eq
 80009dc:	4290      	cmpeq	r0, r2
 80009de:	bf2c      	ite	cs
 80009e0:	17d8      	asrcs	r0, r3, #31
 80009e2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009e6:	f040 0001 	orr.w	r0, r0, #1
 80009ea:	4770      	bx	lr
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	d102      	bne.n	80009fc <__cmpdf2+0x64>
 80009f6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009fa:	d107      	bne.n	8000a0c <__cmpdf2+0x74>
 80009fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d1d6      	bne.n	80009b4 <__cmpdf2+0x1c>
 8000a06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a0a:	d0d3      	beq.n	80009b4 <__cmpdf2+0x1c>
 8000a0c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop

08000a14 <__aeabi_cdrcmple>:
 8000a14:	4684      	mov	ip, r0
 8000a16:	4610      	mov	r0, r2
 8000a18:	4662      	mov	r2, ip
 8000a1a:	468c      	mov	ip, r1
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4663      	mov	r3, ip
 8000a20:	e000      	b.n	8000a24 <__aeabi_cdcmpeq>
 8000a22:	bf00      	nop

08000a24 <__aeabi_cdcmpeq>:
 8000a24:	b501      	push	{r0, lr}
 8000a26:	f7ff ffb7 	bl	8000998 <__cmpdf2>
 8000a2a:	2800      	cmp	r0, #0
 8000a2c:	bf48      	it	mi
 8000a2e:	f110 0f00 	cmnmi.w	r0, #0
 8000a32:	bd01      	pop	{r0, pc}

08000a34 <__aeabi_dcmpeq>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff fff4 	bl	8000a24 <__aeabi_cdcmpeq>
 8000a3c:	bf0c      	ite	eq
 8000a3e:	2001      	moveq	r0, #1
 8000a40:	2000      	movne	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmplt>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffea 	bl	8000a24 <__aeabi_cdcmpeq>
 8000a50:	bf34      	ite	cc
 8000a52:	2001      	movcc	r0, #1
 8000a54:	2000      	movcs	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmple>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffe0 	bl	8000a24 <__aeabi_cdcmpeq>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpge>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffce 	bl	8000a14 <__aeabi_cdrcmple>
 8000a78:	bf94      	ite	ls
 8000a7a:	2001      	movls	r0, #1
 8000a7c:	2000      	movhi	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpgt>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffc4 	bl	8000a14 <__aeabi_cdrcmple>
 8000a8c:	bf34      	ite	cc
 8000a8e:	2001      	movcc	r0, #1
 8000a90:	2000      	movcs	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmpun>:
 8000a98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d102      	bne.n	8000aa8 <__aeabi_dcmpun+0x10>
 8000aa2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa6:	d10a      	bne.n	8000abe <__aeabi_dcmpun+0x26>
 8000aa8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d102      	bne.n	8000ab8 <__aeabi_dcmpun+0x20>
 8000ab2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab6:	d102      	bne.n	8000abe <__aeabi_dcmpun+0x26>
 8000ab8:	f04f 0000 	mov.w	r0, #0
 8000abc:	4770      	bx	lr
 8000abe:	f04f 0001 	mov.w	r0, #1
 8000ac2:	4770      	bx	lr

08000ac4 <__aeabi_d2uiz>:
 8000ac4:	004a      	lsls	r2, r1, #1
 8000ac6:	d211      	bcs.n	8000aec <__aeabi_d2uiz+0x28>
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000acc:	d211      	bcs.n	8000af2 <__aeabi_d2uiz+0x2e>
 8000ace:	d50d      	bpl.n	8000aec <__aeabi_d2uiz+0x28>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d40e      	bmi.n	8000af8 <__aeabi_d2uiz+0x34>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aea:	4770      	bx	lr
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af6:	d102      	bne.n	8000afe <__aeabi_d2uiz+0x3a>
 8000af8:	f04f 30ff 	mov.w	r0, #4294967295
 8000afc:	4770      	bx	lr
 8000afe:	f04f 0000 	mov.w	r0, #0
 8000b02:	4770      	bx	lr

08000b04 <__aeabi_d2f>:
 8000b04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b08:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b0c:	bf24      	itt	cs
 8000b0e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b12:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b16:	d90d      	bls.n	8000b34 <__aeabi_d2f+0x30>
 8000b18:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b1c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b20:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b24:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b28:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b2c:	bf08      	it	eq
 8000b2e:	f020 0001 	biceq.w	r0, r0, #1
 8000b32:	4770      	bx	lr
 8000b34:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b38:	d121      	bne.n	8000b7e <__aeabi_d2f+0x7a>
 8000b3a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b3e:	bfbc      	itt	lt
 8000b40:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b44:	4770      	bxlt	lr
 8000b46:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b4a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4e:	f1c2 0218 	rsb	r2, r2, #24
 8000b52:	f1c2 0c20 	rsb	ip, r2, #32
 8000b56:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b5a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5e:	bf18      	it	ne
 8000b60:	f040 0001 	orrne.w	r0, r0, #1
 8000b64:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b68:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b6c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b70:	ea40 000c 	orr.w	r0, r0, ip
 8000b74:	fa23 f302 	lsr.w	r3, r3, r2
 8000b78:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b7c:	e7cc      	b.n	8000b18 <__aeabi_d2f+0x14>
 8000b7e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b82:	d107      	bne.n	8000b94 <__aeabi_d2f+0x90>
 8000b84:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b88:	bf1e      	ittt	ne
 8000b8a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b8e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b92:	4770      	bxne	lr
 8000b94:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop

08000ba4 <__aeabi_frsub>:
 8000ba4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000ba8:	e002      	b.n	8000bb0 <__addsf3>
 8000baa:	bf00      	nop

08000bac <__aeabi_fsub>:
 8000bac:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bb0 <__addsf3>:
 8000bb0:	0042      	lsls	r2, r0, #1
 8000bb2:	bf1f      	itttt	ne
 8000bb4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bb8:	ea92 0f03 	teqne	r2, r3
 8000bbc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bc0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bc4:	d06a      	beq.n	8000c9c <__addsf3+0xec>
 8000bc6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bca:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bce:	bfc1      	itttt	gt
 8000bd0:	18d2      	addgt	r2, r2, r3
 8000bd2:	4041      	eorgt	r1, r0
 8000bd4:	4048      	eorgt	r0, r1
 8000bd6:	4041      	eorgt	r1, r0
 8000bd8:	bfb8      	it	lt
 8000bda:	425b      	neglt	r3, r3
 8000bdc:	2b19      	cmp	r3, #25
 8000bde:	bf88      	it	hi
 8000be0:	4770      	bxhi	lr
 8000be2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000be6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bea:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bee:	bf18      	it	ne
 8000bf0:	4240      	negne	r0, r0
 8000bf2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bf6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bfa:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bfe:	bf18      	it	ne
 8000c00:	4249      	negne	r1, r1
 8000c02:	ea92 0f03 	teq	r2, r3
 8000c06:	d03f      	beq.n	8000c88 <__addsf3+0xd8>
 8000c08:	f1a2 0201 	sub.w	r2, r2, #1
 8000c0c:	fa41 fc03 	asr.w	ip, r1, r3
 8000c10:	eb10 000c 	adds.w	r0, r0, ip
 8000c14:	f1c3 0320 	rsb	r3, r3, #32
 8000c18:	fa01 f103 	lsl.w	r1, r1, r3
 8000c1c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c20:	d502      	bpl.n	8000c28 <__addsf3+0x78>
 8000c22:	4249      	negs	r1, r1
 8000c24:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c28:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c2c:	d313      	bcc.n	8000c56 <__addsf3+0xa6>
 8000c2e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c32:	d306      	bcc.n	8000c42 <__addsf3+0x92>
 8000c34:	0840      	lsrs	r0, r0, #1
 8000c36:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c3a:	f102 0201 	add.w	r2, r2, #1
 8000c3e:	2afe      	cmp	r2, #254	; 0xfe
 8000c40:	d251      	bcs.n	8000ce6 <__addsf3+0x136>
 8000c42:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c46:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c4a:	bf08      	it	eq
 8000c4c:	f020 0001 	biceq.w	r0, r0, #1
 8000c50:	ea40 0003 	orr.w	r0, r0, r3
 8000c54:	4770      	bx	lr
 8000c56:	0049      	lsls	r1, r1, #1
 8000c58:	eb40 0000 	adc.w	r0, r0, r0
 8000c5c:	3a01      	subs	r2, #1
 8000c5e:	bf28      	it	cs
 8000c60:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c64:	d2ed      	bcs.n	8000c42 <__addsf3+0x92>
 8000c66:	fab0 fc80 	clz	ip, r0
 8000c6a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c6e:	ebb2 020c 	subs.w	r2, r2, ip
 8000c72:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c76:	bfaa      	itet	ge
 8000c78:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c7c:	4252      	neglt	r2, r2
 8000c7e:	4318      	orrge	r0, r3
 8000c80:	bfbc      	itt	lt
 8000c82:	40d0      	lsrlt	r0, r2
 8000c84:	4318      	orrlt	r0, r3
 8000c86:	4770      	bx	lr
 8000c88:	f092 0f00 	teq	r2, #0
 8000c8c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c90:	bf06      	itte	eq
 8000c92:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c96:	3201      	addeq	r2, #1
 8000c98:	3b01      	subne	r3, #1
 8000c9a:	e7b5      	b.n	8000c08 <__addsf3+0x58>
 8000c9c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ca0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ca4:	bf18      	it	ne
 8000ca6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000caa:	d021      	beq.n	8000cf0 <__addsf3+0x140>
 8000cac:	ea92 0f03 	teq	r2, r3
 8000cb0:	d004      	beq.n	8000cbc <__addsf3+0x10c>
 8000cb2:	f092 0f00 	teq	r2, #0
 8000cb6:	bf08      	it	eq
 8000cb8:	4608      	moveq	r0, r1
 8000cba:	4770      	bx	lr
 8000cbc:	ea90 0f01 	teq	r0, r1
 8000cc0:	bf1c      	itt	ne
 8000cc2:	2000      	movne	r0, #0
 8000cc4:	4770      	bxne	lr
 8000cc6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cca:	d104      	bne.n	8000cd6 <__addsf3+0x126>
 8000ccc:	0040      	lsls	r0, r0, #1
 8000cce:	bf28      	it	cs
 8000cd0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cd4:	4770      	bx	lr
 8000cd6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cda:	bf3c      	itt	cc
 8000cdc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ce0:	4770      	bxcc	lr
 8000ce2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ce6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cee:	4770      	bx	lr
 8000cf0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cf4:	bf16      	itet	ne
 8000cf6:	4608      	movne	r0, r1
 8000cf8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cfc:	4601      	movne	r1, r0
 8000cfe:	0242      	lsls	r2, r0, #9
 8000d00:	bf06      	itte	eq
 8000d02:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d06:	ea90 0f01 	teqeq	r0, r1
 8000d0a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d0e:	4770      	bx	lr

08000d10 <__aeabi_ui2f>:
 8000d10:	f04f 0300 	mov.w	r3, #0
 8000d14:	e004      	b.n	8000d20 <__aeabi_i2f+0x8>
 8000d16:	bf00      	nop

08000d18 <__aeabi_i2f>:
 8000d18:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d1c:	bf48      	it	mi
 8000d1e:	4240      	negmi	r0, r0
 8000d20:	ea5f 0c00 	movs.w	ip, r0
 8000d24:	bf08      	it	eq
 8000d26:	4770      	bxeq	lr
 8000d28:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d2c:	4601      	mov	r1, r0
 8000d2e:	f04f 0000 	mov.w	r0, #0
 8000d32:	e01c      	b.n	8000d6e <__aeabi_l2f+0x2a>

08000d34 <__aeabi_ul2f>:
 8000d34:	ea50 0201 	orrs.w	r2, r0, r1
 8000d38:	bf08      	it	eq
 8000d3a:	4770      	bxeq	lr
 8000d3c:	f04f 0300 	mov.w	r3, #0
 8000d40:	e00a      	b.n	8000d58 <__aeabi_l2f+0x14>
 8000d42:	bf00      	nop

08000d44 <__aeabi_l2f>:
 8000d44:	ea50 0201 	orrs.w	r2, r0, r1
 8000d48:	bf08      	it	eq
 8000d4a:	4770      	bxeq	lr
 8000d4c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d50:	d502      	bpl.n	8000d58 <__aeabi_l2f+0x14>
 8000d52:	4240      	negs	r0, r0
 8000d54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d58:	ea5f 0c01 	movs.w	ip, r1
 8000d5c:	bf02      	ittt	eq
 8000d5e:	4684      	moveq	ip, r0
 8000d60:	4601      	moveq	r1, r0
 8000d62:	2000      	moveq	r0, #0
 8000d64:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d68:	bf08      	it	eq
 8000d6a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d6e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d72:	fabc f28c 	clz	r2, ip
 8000d76:	3a08      	subs	r2, #8
 8000d78:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d7c:	db10      	blt.n	8000da0 <__aeabi_l2f+0x5c>
 8000d7e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d82:	4463      	add	r3, ip
 8000d84:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d88:	f1c2 0220 	rsb	r2, r2, #32
 8000d8c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d90:	fa20 f202 	lsr.w	r2, r0, r2
 8000d94:	eb43 0002 	adc.w	r0, r3, r2
 8000d98:	bf08      	it	eq
 8000d9a:	f020 0001 	biceq.w	r0, r0, #1
 8000d9e:	4770      	bx	lr
 8000da0:	f102 0220 	add.w	r2, r2, #32
 8000da4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000da8:	f1c2 0220 	rsb	r2, r2, #32
 8000dac:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000db0:	fa21 f202 	lsr.w	r2, r1, r2
 8000db4:	eb43 0002 	adc.w	r0, r3, r2
 8000db8:	bf08      	it	eq
 8000dba:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dbe:	4770      	bx	lr

08000dc0 <__aeabi_fmul>:
 8000dc0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000dc4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dc8:	bf1e      	ittt	ne
 8000dca:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dce:	ea92 0f0c 	teqne	r2, ip
 8000dd2:	ea93 0f0c 	teqne	r3, ip
 8000dd6:	d06f      	beq.n	8000eb8 <__aeabi_fmul+0xf8>
 8000dd8:	441a      	add	r2, r3
 8000dda:	ea80 0c01 	eor.w	ip, r0, r1
 8000dde:	0240      	lsls	r0, r0, #9
 8000de0:	bf18      	it	ne
 8000de2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000de6:	d01e      	beq.n	8000e26 <__aeabi_fmul+0x66>
 8000de8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000dec:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000df0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000df4:	fba0 3101 	umull	r3, r1, r0, r1
 8000df8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dfc:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e00:	bf3e      	ittt	cc
 8000e02:	0049      	lslcc	r1, r1, #1
 8000e04:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e08:	005b      	lslcc	r3, r3, #1
 8000e0a:	ea40 0001 	orr.w	r0, r0, r1
 8000e0e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e12:	2afd      	cmp	r2, #253	; 0xfd
 8000e14:	d81d      	bhi.n	8000e52 <__aeabi_fmul+0x92>
 8000e16:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e1a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e1e:	bf08      	it	eq
 8000e20:	f020 0001 	biceq.w	r0, r0, #1
 8000e24:	4770      	bx	lr
 8000e26:	f090 0f00 	teq	r0, #0
 8000e2a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e2e:	bf08      	it	eq
 8000e30:	0249      	lsleq	r1, r1, #9
 8000e32:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e36:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e3a:	3a7f      	subs	r2, #127	; 0x7f
 8000e3c:	bfc2      	ittt	gt
 8000e3e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e42:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e46:	4770      	bxgt	lr
 8000e48:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e4c:	f04f 0300 	mov.w	r3, #0
 8000e50:	3a01      	subs	r2, #1
 8000e52:	dc5d      	bgt.n	8000f10 <__aeabi_fmul+0x150>
 8000e54:	f112 0f19 	cmn.w	r2, #25
 8000e58:	bfdc      	itt	le
 8000e5a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e5e:	4770      	bxle	lr
 8000e60:	f1c2 0200 	rsb	r2, r2, #0
 8000e64:	0041      	lsls	r1, r0, #1
 8000e66:	fa21 f102 	lsr.w	r1, r1, r2
 8000e6a:	f1c2 0220 	rsb	r2, r2, #32
 8000e6e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e72:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e76:	f140 0000 	adc.w	r0, r0, #0
 8000e7a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e7e:	bf08      	it	eq
 8000e80:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e84:	4770      	bx	lr
 8000e86:	f092 0f00 	teq	r2, #0
 8000e8a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e8e:	bf02      	ittt	eq
 8000e90:	0040      	lsleq	r0, r0, #1
 8000e92:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e96:	3a01      	subeq	r2, #1
 8000e98:	d0f9      	beq.n	8000e8e <__aeabi_fmul+0xce>
 8000e9a:	ea40 000c 	orr.w	r0, r0, ip
 8000e9e:	f093 0f00 	teq	r3, #0
 8000ea2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ea6:	bf02      	ittt	eq
 8000ea8:	0049      	lsleq	r1, r1, #1
 8000eaa:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eae:	3b01      	subeq	r3, #1
 8000eb0:	d0f9      	beq.n	8000ea6 <__aeabi_fmul+0xe6>
 8000eb2:	ea41 010c 	orr.w	r1, r1, ip
 8000eb6:	e78f      	b.n	8000dd8 <__aeabi_fmul+0x18>
 8000eb8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ebc:	ea92 0f0c 	teq	r2, ip
 8000ec0:	bf18      	it	ne
 8000ec2:	ea93 0f0c 	teqne	r3, ip
 8000ec6:	d00a      	beq.n	8000ede <__aeabi_fmul+0x11e>
 8000ec8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ecc:	bf18      	it	ne
 8000ece:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ed2:	d1d8      	bne.n	8000e86 <__aeabi_fmul+0xc6>
 8000ed4:	ea80 0001 	eor.w	r0, r0, r1
 8000ed8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000edc:	4770      	bx	lr
 8000ede:	f090 0f00 	teq	r0, #0
 8000ee2:	bf17      	itett	ne
 8000ee4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ee8:	4608      	moveq	r0, r1
 8000eea:	f091 0f00 	teqne	r1, #0
 8000eee:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000ef2:	d014      	beq.n	8000f1e <__aeabi_fmul+0x15e>
 8000ef4:	ea92 0f0c 	teq	r2, ip
 8000ef8:	d101      	bne.n	8000efe <__aeabi_fmul+0x13e>
 8000efa:	0242      	lsls	r2, r0, #9
 8000efc:	d10f      	bne.n	8000f1e <__aeabi_fmul+0x15e>
 8000efe:	ea93 0f0c 	teq	r3, ip
 8000f02:	d103      	bne.n	8000f0c <__aeabi_fmul+0x14c>
 8000f04:	024b      	lsls	r3, r1, #9
 8000f06:	bf18      	it	ne
 8000f08:	4608      	movne	r0, r1
 8000f0a:	d108      	bne.n	8000f1e <__aeabi_fmul+0x15e>
 8000f0c:	ea80 0001 	eor.w	r0, r0, r1
 8000f10:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f14:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f18:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f1c:	4770      	bx	lr
 8000f1e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f22:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f26:	4770      	bx	lr

08000f28 <__aeabi_fdiv>:
 8000f28:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f2c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f30:	bf1e      	ittt	ne
 8000f32:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f36:	ea92 0f0c 	teqne	r2, ip
 8000f3a:	ea93 0f0c 	teqne	r3, ip
 8000f3e:	d069      	beq.n	8001014 <__aeabi_fdiv+0xec>
 8000f40:	eba2 0203 	sub.w	r2, r2, r3
 8000f44:	ea80 0c01 	eor.w	ip, r0, r1
 8000f48:	0249      	lsls	r1, r1, #9
 8000f4a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f4e:	d037      	beq.n	8000fc0 <__aeabi_fdiv+0x98>
 8000f50:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f54:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f58:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f5c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f60:	428b      	cmp	r3, r1
 8000f62:	bf38      	it	cc
 8000f64:	005b      	lslcc	r3, r3, #1
 8000f66:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f6a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f6e:	428b      	cmp	r3, r1
 8000f70:	bf24      	itt	cs
 8000f72:	1a5b      	subcs	r3, r3, r1
 8000f74:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f78:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f7c:	bf24      	itt	cs
 8000f7e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f82:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f86:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f8a:	bf24      	itt	cs
 8000f8c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f90:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f94:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f98:	bf24      	itt	cs
 8000f9a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f9e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000fa2:	011b      	lsls	r3, r3, #4
 8000fa4:	bf18      	it	ne
 8000fa6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000faa:	d1e0      	bne.n	8000f6e <__aeabi_fdiv+0x46>
 8000fac:	2afd      	cmp	r2, #253	; 0xfd
 8000fae:	f63f af50 	bhi.w	8000e52 <__aeabi_fmul+0x92>
 8000fb2:	428b      	cmp	r3, r1
 8000fb4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fb8:	bf08      	it	eq
 8000fba:	f020 0001 	biceq.w	r0, r0, #1
 8000fbe:	4770      	bx	lr
 8000fc0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000fc4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fc8:	327f      	adds	r2, #127	; 0x7f
 8000fca:	bfc2      	ittt	gt
 8000fcc:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fd0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fd4:	4770      	bxgt	lr
 8000fd6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fda:	f04f 0300 	mov.w	r3, #0
 8000fde:	3a01      	subs	r2, #1
 8000fe0:	e737      	b.n	8000e52 <__aeabi_fmul+0x92>
 8000fe2:	f092 0f00 	teq	r2, #0
 8000fe6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fea:	bf02      	ittt	eq
 8000fec:	0040      	lsleq	r0, r0, #1
 8000fee:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ff2:	3a01      	subeq	r2, #1
 8000ff4:	d0f9      	beq.n	8000fea <__aeabi_fdiv+0xc2>
 8000ff6:	ea40 000c 	orr.w	r0, r0, ip
 8000ffa:	f093 0f00 	teq	r3, #0
 8000ffe:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8001002:	bf02      	ittt	eq
 8001004:	0049      	lsleq	r1, r1, #1
 8001006:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800100a:	3b01      	subeq	r3, #1
 800100c:	d0f9      	beq.n	8001002 <__aeabi_fdiv+0xda>
 800100e:	ea41 010c 	orr.w	r1, r1, ip
 8001012:	e795      	b.n	8000f40 <__aeabi_fdiv+0x18>
 8001014:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001018:	ea92 0f0c 	teq	r2, ip
 800101c:	d108      	bne.n	8001030 <__aeabi_fdiv+0x108>
 800101e:	0242      	lsls	r2, r0, #9
 8001020:	f47f af7d 	bne.w	8000f1e <__aeabi_fmul+0x15e>
 8001024:	ea93 0f0c 	teq	r3, ip
 8001028:	f47f af70 	bne.w	8000f0c <__aeabi_fmul+0x14c>
 800102c:	4608      	mov	r0, r1
 800102e:	e776      	b.n	8000f1e <__aeabi_fmul+0x15e>
 8001030:	ea93 0f0c 	teq	r3, ip
 8001034:	d104      	bne.n	8001040 <__aeabi_fdiv+0x118>
 8001036:	024b      	lsls	r3, r1, #9
 8001038:	f43f af4c 	beq.w	8000ed4 <__aeabi_fmul+0x114>
 800103c:	4608      	mov	r0, r1
 800103e:	e76e      	b.n	8000f1e <__aeabi_fmul+0x15e>
 8001040:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001044:	bf18      	it	ne
 8001046:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800104a:	d1ca      	bne.n	8000fe2 <__aeabi_fdiv+0xba>
 800104c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001050:	f47f af5c 	bne.w	8000f0c <__aeabi_fmul+0x14c>
 8001054:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001058:	f47f af3c 	bne.w	8000ed4 <__aeabi_fmul+0x114>
 800105c:	e75f      	b.n	8000f1e <__aeabi_fmul+0x15e>
 800105e:	bf00      	nop

08001060 <__gesf2>:
 8001060:	f04f 3cff 	mov.w	ip, #4294967295
 8001064:	e006      	b.n	8001074 <__cmpsf2+0x4>
 8001066:	bf00      	nop

08001068 <__lesf2>:
 8001068:	f04f 0c01 	mov.w	ip, #1
 800106c:	e002      	b.n	8001074 <__cmpsf2+0x4>
 800106e:	bf00      	nop

08001070 <__cmpsf2>:
 8001070:	f04f 0c01 	mov.w	ip, #1
 8001074:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001078:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800107c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001080:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001084:	bf18      	it	ne
 8001086:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800108a:	d011      	beq.n	80010b0 <__cmpsf2+0x40>
 800108c:	b001      	add	sp, #4
 800108e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001092:	bf18      	it	ne
 8001094:	ea90 0f01 	teqne	r0, r1
 8001098:	bf58      	it	pl
 800109a:	ebb2 0003 	subspl.w	r0, r2, r3
 800109e:	bf88      	it	hi
 80010a0:	17c8      	asrhi	r0, r1, #31
 80010a2:	bf38      	it	cc
 80010a4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80010a8:	bf18      	it	ne
 80010aa:	f040 0001 	orrne.w	r0, r0, #1
 80010ae:	4770      	bx	lr
 80010b0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010b4:	d102      	bne.n	80010bc <__cmpsf2+0x4c>
 80010b6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010ba:	d105      	bne.n	80010c8 <__cmpsf2+0x58>
 80010bc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010c0:	d1e4      	bne.n	800108c <__cmpsf2+0x1c>
 80010c2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010c6:	d0e1      	beq.n	800108c <__cmpsf2+0x1c>
 80010c8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop

080010d0 <__aeabi_cfrcmple>:
 80010d0:	4684      	mov	ip, r0
 80010d2:	4608      	mov	r0, r1
 80010d4:	4661      	mov	r1, ip
 80010d6:	e7ff      	b.n	80010d8 <__aeabi_cfcmpeq>

080010d8 <__aeabi_cfcmpeq>:
 80010d8:	b50f      	push	{r0, r1, r2, r3, lr}
 80010da:	f7ff ffc9 	bl	8001070 <__cmpsf2>
 80010de:	2800      	cmp	r0, #0
 80010e0:	bf48      	it	mi
 80010e2:	f110 0f00 	cmnmi.w	r0, #0
 80010e6:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010e8 <__aeabi_fcmpeq>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff fff4 	bl	80010d8 <__aeabi_cfcmpeq>
 80010f0:	bf0c      	ite	eq
 80010f2:	2001      	moveq	r0, #1
 80010f4:	2000      	movne	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmplt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffea 	bl	80010d8 <__aeabi_cfcmpeq>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_fcmple>:
 8001110:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001114:	f7ff ffe0 	bl	80010d8 <__aeabi_cfcmpeq>
 8001118:	bf94      	ite	ls
 800111a:	2001      	movls	r0, #1
 800111c:	2000      	movhi	r0, #0
 800111e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001122:	bf00      	nop

08001124 <__aeabi_fcmpge>:
 8001124:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001128:	f7ff ffd2 	bl	80010d0 <__aeabi_cfrcmple>
 800112c:	bf94      	ite	ls
 800112e:	2001      	movls	r0, #1
 8001130:	2000      	movhi	r0, #0
 8001132:	f85d fb08 	ldr.w	pc, [sp], #8
 8001136:	bf00      	nop

08001138 <__aeabi_fcmpgt>:
 8001138:	f84d ed08 	str.w	lr, [sp, #-8]!
 800113c:	f7ff ffc8 	bl	80010d0 <__aeabi_cfrcmple>
 8001140:	bf34      	ite	cc
 8001142:	2001      	movcc	r0, #1
 8001144:	2000      	movcs	r0, #0
 8001146:	f85d fb08 	ldr.w	pc, [sp], #8
 800114a:	bf00      	nop

0800114c <__aeabi_fcmpun>:
 800114c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001150:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001154:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001158:	d102      	bne.n	8001160 <__aeabi_fcmpun+0x14>
 800115a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800115e:	d108      	bne.n	8001172 <__aeabi_fcmpun+0x26>
 8001160:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001164:	d102      	bne.n	800116c <__aeabi_fcmpun+0x20>
 8001166:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800116a:	d102      	bne.n	8001172 <__aeabi_fcmpun+0x26>
 800116c:	f04f 0000 	mov.w	r0, #0
 8001170:	4770      	bx	lr
 8001172:	f04f 0001 	mov.w	r0, #1
 8001176:	4770      	bx	lr

08001178 <__aeabi_f2uiz>:
 8001178:	0042      	lsls	r2, r0, #1
 800117a:	d20e      	bcs.n	800119a <__aeabi_f2uiz+0x22>
 800117c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001180:	d30b      	bcc.n	800119a <__aeabi_f2uiz+0x22>
 8001182:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001186:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800118a:	d409      	bmi.n	80011a0 <__aeabi_f2uiz+0x28>
 800118c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001190:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001194:	fa23 f002 	lsr.w	r0, r3, r2
 8001198:	4770      	bx	lr
 800119a:	f04f 0000 	mov.w	r0, #0
 800119e:	4770      	bx	lr
 80011a0:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80011a4:	d101      	bne.n	80011aa <__aeabi_f2uiz+0x32>
 80011a6:	0242      	lsls	r2, r0, #9
 80011a8:	d102      	bne.n	80011b0 <__aeabi_f2uiz+0x38>
 80011aa:	f04f 30ff 	mov.w	r0, #4294967295
 80011ae:	4770      	bx	lr
 80011b0:	f04f 0000 	mov.w	r0, #0
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop

080011b8 <__aeabi_uldivmod>:
 80011b8:	b953      	cbnz	r3, 80011d0 <__aeabi_uldivmod+0x18>
 80011ba:	b94a      	cbnz	r2, 80011d0 <__aeabi_uldivmod+0x18>
 80011bc:	2900      	cmp	r1, #0
 80011be:	bf08      	it	eq
 80011c0:	2800      	cmpeq	r0, #0
 80011c2:	bf1c      	itt	ne
 80011c4:	f04f 31ff 	movne.w	r1, #4294967295
 80011c8:	f04f 30ff 	movne.w	r0, #4294967295
 80011cc:	f000 b9ae 	b.w	800152c <__aeabi_idiv0>
 80011d0:	f1ad 0c08 	sub.w	ip, sp, #8
 80011d4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011d8:	f000 f83e 	bl	8001258 <__udivmoddi4>
 80011dc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011e4:	b004      	add	sp, #16
 80011e6:	4770      	bx	lr

080011e8 <__aeabi_d2lz>:
 80011e8:	b538      	push	{r3, r4, r5, lr}
 80011ea:	4605      	mov	r5, r0
 80011ec:	460c      	mov	r4, r1
 80011ee:	2200      	movs	r2, #0
 80011f0:	2300      	movs	r3, #0
 80011f2:	4628      	mov	r0, r5
 80011f4:	4621      	mov	r1, r4
 80011f6:	f7ff fc27 	bl	8000a48 <__aeabi_dcmplt>
 80011fa:	b928      	cbnz	r0, 8001208 <__aeabi_d2lz+0x20>
 80011fc:	4628      	mov	r0, r5
 80011fe:	4621      	mov	r1, r4
 8001200:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001204:	f000 b80a 	b.w	800121c <__aeabi_d2ulz>
 8001208:	4628      	mov	r0, r5
 800120a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 800120e:	f000 f805 	bl	800121c <__aeabi_d2ulz>
 8001212:	4240      	negs	r0, r0
 8001214:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001218:	bd38      	pop	{r3, r4, r5, pc}
 800121a:	bf00      	nop

0800121c <__aeabi_d2ulz>:
 800121c:	b5d0      	push	{r4, r6, r7, lr}
 800121e:	2200      	movs	r2, #0
 8001220:	4b0b      	ldr	r3, [pc, #44]	; (8001250 <__aeabi_d2ulz+0x34>)
 8001222:	4606      	mov	r6, r0
 8001224:	460f      	mov	r7, r1
 8001226:	f7ff f99d 	bl	8000564 <__aeabi_dmul>
 800122a:	f7ff fc4b 	bl	8000ac4 <__aeabi_d2uiz>
 800122e:	4604      	mov	r4, r0
 8001230:	f7ff f91e 	bl	8000470 <__aeabi_ui2d>
 8001234:	2200      	movs	r2, #0
 8001236:	4b07      	ldr	r3, [pc, #28]	; (8001254 <__aeabi_d2ulz+0x38>)
 8001238:	f7ff f994 	bl	8000564 <__aeabi_dmul>
 800123c:	4602      	mov	r2, r0
 800123e:	460b      	mov	r3, r1
 8001240:	4630      	mov	r0, r6
 8001242:	4639      	mov	r1, r7
 8001244:	f7fe ffd6 	bl	80001f4 <__aeabi_dsub>
 8001248:	f7ff fc3c 	bl	8000ac4 <__aeabi_d2uiz>
 800124c:	4621      	mov	r1, r4
 800124e:	bdd0      	pop	{r4, r6, r7, pc}
 8001250:	3df00000 	.word	0x3df00000
 8001254:	41f00000 	.word	0x41f00000

08001258 <__udivmoddi4>:
 8001258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800125c:	9e08      	ldr	r6, [sp, #32]
 800125e:	460d      	mov	r5, r1
 8001260:	4604      	mov	r4, r0
 8001262:	4688      	mov	r8, r1
 8001264:	2b00      	cmp	r3, #0
 8001266:	d14d      	bne.n	8001304 <__udivmoddi4+0xac>
 8001268:	428a      	cmp	r2, r1
 800126a:	4694      	mov	ip, r2
 800126c:	d968      	bls.n	8001340 <__udivmoddi4+0xe8>
 800126e:	fab2 f282 	clz	r2, r2
 8001272:	b152      	cbz	r2, 800128a <__udivmoddi4+0x32>
 8001274:	fa01 f302 	lsl.w	r3, r1, r2
 8001278:	f1c2 0120 	rsb	r1, r2, #32
 800127c:	fa20 f101 	lsr.w	r1, r0, r1
 8001280:	fa0c fc02 	lsl.w	ip, ip, r2
 8001284:	ea41 0803 	orr.w	r8, r1, r3
 8001288:	4094      	lsls	r4, r2
 800128a:	ea4f 411c 	mov.w	r1, ip, lsr #16
 800128e:	fbb8 f7f1 	udiv	r7, r8, r1
 8001292:	fa1f fe8c 	uxth.w	lr, ip
 8001296:	fb01 8817 	mls	r8, r1, r7, r8
 800129a:	fb07 f00e 	mul.w	r0, r7, lr
 800129e:	0c23      	lsrs	r3, r4, #16
 80012a0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80012a4:	4298      	cmp	r0, r3
 80012a6:	d90a      	bls.n	80012be <__udivmoddi4+0x66>
 80012a8:	eb1c 0303 	adds.w	r3, ip, r3
 80012ac:	f107 35ff 	add.w	r5, r7, #4294967295
 80012b0:	f080 811e 	bcs.w	80014f0 <__udivmoddi4+0x298>
 80012b4:	4298      	cmp	r0, r3
 80012b6:	f240 811b 	bls.w	80014f0 <__udivmoddi4+0x298>
 80012ba:	3f02      	subs	r7, #2
 80012bc:	4463      	add	r3, ip
 80012be:	1a1b      	subs	r3, r3, r0
 80012c0:	fbb3 f0f1 	udiv	r0, r3, r1
 80012c4:	fb01 3310 	mls	r3, r1, r0, r3
 80012c8:	fb00 fe0e 	mul.w	lr, r0, lr
 80012cc:	b2a4      	uxth	r4, r4
 80012ce:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80012d2:	45a6      	cmp	lr, r4
 80012d4:	d90a      	bls.n	80012ec <__udivmoddi4+0x94>
 80012d6:	eb1c 0404 	adds.w	r4, ip, r4
 80012da:	f100 33ff 	add.w	r3, r0, #4294967295
 80012de:	f080 8109 	bcs.w	80014f4 <__udivmoddi4+0x29c>
 80012e2:	45a6      	cmp	lr, r4
 80012e4:	f240 8106 	bls.w	80014f4 <__udivmoddi4+0x29c>
 80012e8:	4464      	add	r4, ip
 80012ea:	3802      	subs	r0, #2
 80012ec:	2100      	movs	r1, #0
 80012ee:	eba4 040e 	sub.w	r4, r4, lr
 80012f2:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80012f6:	b11e      	cbz	r6, 8001300 <__udivmoddi4+0xa8>
 80012f8:	2300      	movs	r3, #0
 80012fa:	40d4      	lsrs	r4, r2
 80012fc:	e9c6 4300 	strd	r4, r3, [r6]
 8001300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001304:	428b      	cmp	r3, r1
 8001306:	d908      	bls.n	800131a <__udivmoddi4+0xc2>
 8001308:	2e00      	cmp	r6, #0
 800130a:	f000 80ee 	beq.w	80014ea <__udivmoddi4+0x292>
 800130e:	2100      	movs	r1, #0
 8001310:	e9c6 0500 	strd	r0, r5, [r6]
 8001314:	4608      	mov	r0, r1
 8001316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800131a:	fab3 f183 	clz	r1, r3
 800131e:	2900      	cmp	r1, #0
 8001320:	d14a      	bne.n	80013b8 <__udivmoddi4+0x160>
 8001322:	42ab      	cmp	r3, r5
 8001324:	d302      	bcc.n	800132c <__udivmoddi4+0xd4>
 8001326:	4282      	cmp	r2, r0
 8001328:	f200 80fc 	bhi.w	8001524 <__udivmoddi4+0x2cc>
 800132c:	1a84      	subs	r4, r0, r2
 800132e:	eb65 0303 	sbc.w	r3, r5, r3
 8001332:	2001      	movs	r0, #1
 8001334:	4698      	mov	r8, r3
 8001336:	2e00      	cmp	r6, #0
 8001338:	d0e2      	beq.n	8001300 <__udivmoddi4+0xa8>
 800133a:	e9c6 4800 	strd	r4, r8, [r6]
 800133e:	e7df      	b.n	8001300 <__udivmoddi4+0xa8>
 8001340:	b902      	cbnz	r2, 8001344 <__udivmoddi4+0xec>
 8001342:	deff      	udf	#255	; 0xff
 8001344:	fab2 f282 	clz	r2, r2
 8001348:	2a00      	cmp	r2, #0
 800134a:	f040 8091 	bne.w	8001470 <__udivmoddi4+0x218>
 800134e:	eba1 000c 	sub.w	r0, r1, ip
 8001352:	2101      	movs	r1, #1
 8001354:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001358:	fa1f fe8c 	uxth.w	lr, ip
 800135c:	fbb0 f3f7 	udiv	r3, r0, r7
 8001360:	fb07 0013 	mls	r0, r7, r3, r0
 8001364:	0c25      	lsrs	r5, r4, #16
 8001366:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800136a:	fb0e f003 	mul.w	r0, lr, r3
 800136e:	42a8      	cmp	r0, r5
 8001370:	d908      	bls.n	8001384 <__udivmoddi4+0x12c>
 8001372:	eb1c 0505 	adds.w	r5, ip, r5
 8001376:	f103 38ff 	add.w	r8, r3, #4294967295
 800137a:	d202      	bcs.n	8001382 <__udivmoddi4+0x12a>
 800137c:	42a8      	cmp	r0, r5
 800137e:	f200 80ce 	bhi.w	800151e <__udivmoddi4+0x2c6>
 8001382:	4643      	mov	r3, r8
 8001384:	1a2d      	subs	r5, r5, r0
 8001386:	fbb5 f0f7 	udiv	r0, r5, r7
 800138a:	fb07 5510 	mls	r5, r7, r0, r5
 800138e:	fb0e fe00 	mul.w	lr, lr, r0
 8001392:	b2a4      	uxth	r4, r4
 8001394:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8001398:	45a6      	cmp	lr, r4
 800139a:	d908      	bls.n	80013ae <__udivmoddi4+0x156>
 800139c:	eb1c 0404 	adds.w	r4, ip, r4
 80013a0:	f100 35ff 	add.w	r5, r0, #4294967295
 80013a4:	d202      	bcs.n	80013ac <__udivmoddi4+0x154>
 80013a6:	45a6      	cmp	lr, r4
 80013a8:	f200 80b6 	bhi.w	8001518 <__udivmoddi4+0x2c0>
 80013ac:	4628      	mov	r0, r5
 80013ae:	eba4 040e 	sub.w	r4, r4, lr
 80013b2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80013b6:	e79e      	b.n	80012f6 <__udivmoddi4+0x9e>
 80013b8:	f1c1 0720 	rsb	r7, r1, #32
 80013bc:	408b      	lsls	r3, r1
 80013be:	fa22 fc07 	lsr.w	ip, r2, r7
 80013c2:	ea4c 0c03 	orr.w	ip, ip, r3
 80013c6:	fa25 fa07 	lsr.w	sl, r5, r7
 80013ca:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80013ce:	fbba f8f9 	udiv	r8, sl, r9
 80013d2:	fa20 f307 	lsr.w	r3, r0, r7
 80013d6:	fb09 aa18 	mls	sl, r9, r8, sl
 80013da:	408d      	lsls	r5, r1
 80013dc:	fa1f fe8c 	uxth.w	lr, ip
 80013e0:	431d      	orrs	r5, r3
 80013e2:	fa00 f301 	lsl.w	r3, r0, r1
 80013e6:	fb08 f00e 	mul.w	r0, r8, lr
 80013ea:	0c2c      	lsrs	r4, r5, #16
 80013ec:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80013f0:	42a0      	cmp	r0, r4
 80013f2:	fa02 f201 	lsl.w	r2, r2, r1
 80013f6:	d90b      	bls.n	8001410 <__udivmoddi4+0x1b8>
 80013f8:	eb1c 0404 	adds.w	r4, ip, r4
 80013fc:	f108 3aff 	add.w	sl, r8, #4294967295
 8001400:	f080 8088 	bcs.w	8001514 <__udivmoddi4+0x2bc>
 8001404:	42a0      	cmp	r0, r4
 8001406:	f240 8085 	bls.w	8001514 <__udivmoddi4+0x2bc>
 800140a:	f1a8 0802 	sub.w	r8, r8, #2
 800140e:	4464      	add	r4, ip
 8001410:	1a24      	subs	r4, r4, r0
 8001412:	fbb4 f0f9 	udiv	r0, r4, r9
 8001416:	fb09 4410 	mls	r4, r9, r0, r4
 800141a:	fb00 fe0e 	mul.w	lr, r0, lr
 800141e:	b2ad      	uxth	r5, r5
 8001420:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8001424:	45a6      	cmp	lr, r4
 8001426:	d908      	bls.n	800143a <__udivmoddi4+0x1e2>
 8001428:	eb1c 0404 	adds.w	r4, ip, r4
 800142c:	f100 35ff 	add.w	r5, r0, #4294967295
 8001430:	d26c      	bcs.n	800150c <__udivmoddi4+0x2b4>
 8001432:	45a6      	cmp	lr, r4
 8001434:	d96a      	bls.n	800150c <__udivmoddi4+0x2b4>
 8001436:	3802      	subs	r0, #2
 8001438:	4464      	add	r4, ip
 800143a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800143e:	fba0 9502 	umull	r9, r5, r0, r2
 8001442:	eba4 040e 	sub.w	r4, r4, lr
 8001446:	42ac      	cmp	r4, r5
 8001448:	46c8      	mov	r8, r9
 800144a:	46ae      	mov	lr, r5
 800144c:	d356      	bcc.n	80014fc <__udivmoddi4+0x2a4>
 800144e:	d053      	beq.n	80014f8 <__udivmoddi4+0x2a0>
 8001450:	2e00      	cmp	r6, #0
 8001452:	d069      	beq.n	8001528 <__udivmoddi4+0x2d0>
 8001454:	ebb3 0208 	subs.w	r2, r3, r8
 8001458:	eb64 040e 	sbc.w	r4, r4, lr
 800145c:	fa22 f301 	lsr.w	r3, r2, r1
 8001460:	fa04 f707 	lsl.w	r7, r4, r7
 8001464:	431f      	orrs	r7, r3
 8001466:	40cc      	lsrs	r4, r1
 8001468:	e9c6 7400 	strd	r7, r4, [r6]
 800146c:	2100      	movs	r1, #0
 800146e:	e747      	b.n	8001300 <__udivmoddi4+0xa8>
 8001470:	fa0c fc02 	lsl.w	ip, ip, r2
 8001474:	f1c2 0120 	rsb	r1, r2, #32
 8001478:	fa25 f301 	lsr.w	r3, r5, r1
 800147c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001480:	fa20 f101 	lsr.w	r1, r0, r1
 8001484:	4095      	lsls	r5, r2
 8001486:	430d      	orrs	r5, r1
 8001488:	fbb3 f1f7 	udiv	r1, r3, r7
 800148c:	fb07 3311 	mls	r3, r7, r1, r3
 8001490:	fa1f fe8c 	uxth.w	lr, ip
 8001494:	0c28      	lsrs	r0, r5, #16
 8001496:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800149a:	fb01 f30e 	mul.w	r3, r1, lr
 800149e:	4283      	cmp	r3, r0
 80014a0:	fa04 f402 	lsl.w	r4, r4, r2
 80014a4:	d908      	bls.n	80014b8 <__udivmoddi4+0x260>
 80014a6:	eb1c 0000 	adds.w	r0, ip, r0
 80014aa:	f101 38ff 	add.w	r8, r1, #4294967295
 80014ae:	d22f      	bcs.n	8001510 <__udivmoddi4+0x2b8>
 80014b0:	4283      	cmp	r3, r0
 80014b2:	d92d      	bls.n	8001510 <__udivmoddi4+0x2b8>
 80014b4:	3902      	subs	r1, #2
 80014b6:	4460      	add	r0, ip
 80014b8:	1ac0      	subs	r0, r0, r3
 80014ba:	fbb0 f3f7 	udiv	r3, r0, r7
 80014be:	fb07 0013 	mls	r0, r7, r3, r0
 80014c2:	b2ad      	uxth	r5, r5
 80014c4:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80014c8:	fb03 f00e 	mul.w	r0, r3, lr
 80014cc:	42a8      	cmp	r0, r5
 80014ce:	d908      	bls.n	80014e2 <__udivmoddi4+0x28a>
 80014d0:	eb1c 0505 	adds.w	r5, ip, r5
 80014d4:	f103 38ff 	add.w	r8, r3, #4294967295
 80014d8:	d216      	bcs.n	8001508 <__udivmoddi4+0x2b0>
 80014da:	42a8      	cmp	r0, r5
 80014dc:	d914      	bls.n	8001508 <__udivmoddi4+0x2b0>
 80014de:	3b02      	subs	r3, #2
 80014e0:	4465      	add	r5, ip
 80014e2:	1a28      	subs	r0, r5, r0
 80014e4:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80014e8:	e738      	b.n	800135c <__udivmoddi4+0x104>
 80014ea:	4631      	mov	r1, r6
 80014ec:	4630      	mov	r0, r6
 80014ee:	e707      	b.n	8001300 <__udivmoddi4+0xa8>
 80014f0:	462f      	mov	r7, r5
 80014f2:	e6e4      	b.n	80012be <__udivmoddi4+0x66>
 80014f4:	4618      	mov	r0, r3
 80014f6:	e6f9      	b.n	80012ec <__udivmoddi4+0x94>
 80014f8:	454b      	cmp	r3, r9
 80014fa:	d2a9      	bcs.n	8001450 <__udivmoddi4+0x1f8>
 80014fc:	ebb9 0802 	subs.w	r8, r9, r2
 8001500:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001504:	3801      	subs	r0, #1
 8001506:	e7a3      	b.n	8001450 <__udivmoddi4+0x1f8>
 8001508:	4643      	mov	r3, r8
 800150a:	e7ea      	b.n	80014e2 <__udivmoddi4+0x28a>
 800150c:	4628      	mov	r0, r5
 800150e:	e794      	b.n	800143a <__udivmoddi4+0x1e2>
 8001510:	4641      	mov	r1, r8
 8001512:	e7d1      	b.n	80014b8 <__udivmoddi4+0x260>
 8001514:	46d0      	mov	r8, sl
 8001516:	e77b      	b.n	8001410 <__udivmoddi4+0x1b8>
 8001518:	4464      	add	r4, ip
 800151a:	3802      	subs	r0, #2
 800151c:	e747      	b.n	80013ae <__udivmoddi4+0x156>
 800151e:	3b02      	subs	r3, #2
 8001520:	4465      	add	r5, ip
 8001522:	e72f      	b.n	8001384 <__udivmoddi4+0x12c>
 8001524:	4608      	mov	r0, r1
 8001526:	e706      	b.n	8001336 <__udivmoddi4+0xde>
 8001528:	4631      	mov	r1, r6
 800152a:	e6e9      	b.n	8001300 <__udivmoddi4+0xa8>

0800152c <__aeabi_idiv0>:
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop

08001530 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001536:	463b      	mov	r3, r7
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	605a      	str	r2, [r3, #4]
 800153e:	609a      	str	r2, [r3, #8]
 8001540:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001542:	4b31      	ldr	r3, [pc, #196]	; (8001608 <MX_ADC1_Init+0xd8>)
 8001544:	4a31      	ldr	r2, [pc, #196]	; (800160c <MX_ADC1_Init+0xdc>)
 8001546:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001548:	4b2f      	ldr	r3, [pc, #188]	; (8001608 <MX_ADC1_Init+0xd8>)
 800154a:	2200      	movs	r2, #0
 800154c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800154e:	4b2e      	ldr	r3, [pc, #184]	; (8001608 <MX_ADC1_Init+0xd8>)
 8001550:	2200      	movs	r2, #0
 8001552:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001554:	4b2c      	ldr	r3, [pc, #176]	; (8001608 <MX_ADC1_Init+0xd8>)
 8001556:	2201      	movs	r2, #1
 8001558:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800155a:	4b2b      	ldr	r3, [pc, #172]	; (8001608 <MX_ADC1_Init+0xd8>)
 800155c:	2200      	movs	r2, #0
 800155e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8001560:	4b29      	ldr	r3, [pc, #164]	; (8001608 <MX_ADC1_Init+0xd8>)
 8001562:	2201      	movs	r2, #1
 8001564:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 8001568:	4b27      	ldr	r3, [pc, #156]	; (8001608 <MX_ADC1_Init+0xd8>)
 800156a:	2201      	movs	r2, #1
 800156c:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800156e:	4b26      	ldr	r3, [pc, #152]	; (8001608 <MX_ADC1_Init+0xd8>)
 8001570:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001574:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_CC2;
 8001576:	4b24      	ldr	r3, [pc, #144]	; (8001608 <MX_ADC1_Init+0xd8>)
 8001578:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
 800157c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800157e:	4b22      	ldr	r3, [pc, #136]	; (8001608 <MX_ADC1_Init+0xd8>)
 8001580:	2200      	movs	r2, #0
 8001582:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8001584:	4b20      	ldr	r3, [pc, #128]	; (8001608 <MX_ADC1_Init+0xd8>)
 8001586:	2203      	movs	r2, #3
 8001588:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800158a:	4b1f      	ldr	r3, [pc, #124]	; (8001608 <MX_ADC1_Init+0xd8>)
 800158c:	2201      	movs	r2, #1
 800158e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001592:	4b1d      	ldr	r3, [pc, #116]	; (8001608 <MX_ADC1_Init+0xd8>)
 8001594:	2201      	movs	r2, #1
 8001596:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001598:	481b      	ldr	r0, [pc, #108]	; (8001608 <MX_ADC1_Init+0xd8>)
 800159a:	f000 ff85 	bl	80024a8 <HAL_ADC_Init>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <MX_ADC1_Init+0x78>
  {
    Error_Handler();
 80015a4:	f000 fae8 	bl	8001b78 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80015a8:	230e      	movs	r3, #14
 80015aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80015ac:	2301      	movs	r3, #1
 80015ae:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80015b0:	2300      	movs	r3, #0
 80015b2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015b4:	463b      	mov	r3, r7
 80015b6:	4619      	mov	r1, r3
 80015b8:	4813      	ldr	r0, [pc, #76]	; (8001608 <MX_ADC1_Init+0xd8>)
 80015ba:	f001 f9f3 	bl	80029a4 <HAL_ADC_ConfigChannel>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80015c4:	f000 fad8 	bl	8001b78 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80015c8:	230a      	movs	r3, #10
 80015ca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80015cc:	2302      	movs	r3, #2
 80015ce:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015d0:	463b      	mov	r3, r7
 80015d2:	4619      	mov	r1, r3
 80015d4:	480c      	ldr	r0, [pc, #48]	; (8001608 <MX_ADC1_Init+0xd8>)
 80015d6:	f001 f9e5 	bl	80029a4 <HAL_ADC_ConfigChannel>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 80015e0:	f000 faca 	bl	8001b78 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80015e4:	230b      	movs	r3, #11
 80015e6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80015e8:	2303      	movs	r3, #3
 80015ea:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015ec:	463b      	mov	r3, r7
 80015ee:	4619      	mov	r1, r3
 80015f0:	4805      	ldr	r0, [pc, #20]	; (8001608 <MX_ADC1_Init+0xd8>)
 80015f2:	f001 f9d7 	bl	80029a4 <HAL_ADC_ConfigChannel>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d001      	beq.n	8001600 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 80015fc:	f000 fabc 	bl	8001b78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001600:	bf00      	nop
 8001602:	3710      	adds	r7, #16
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	2000051c 	.word	0x2000051c
 800160c:	40012000 	.word	0x40012000

08001610 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b08a      	sub	sp, #40	; 0x28
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001618:	f107 0314 	add.w	r3, r7, #20
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
 8001620:	605a      	str	r2, [r3, #4]
 8001622:	609a      	str	r2, [r3, #8]
 8001624:	60da      	str	r2, [r3, #12]
 8001626:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a40      	ldr	r2, [pc, #256]	; (8001730 <HAL_ADC_MspInit+0x120>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d179      	bne.n	8001726 <HAL_ADC_MspInit+0x116>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001632:	2300      	movs	r3, #0
 8001634:	613b      	str	r3, [r7, #16]
 8001636:	4b3f      	ldr	r3, [pc, #252]	; (8001734 <HAL_ADC_MspInit+0x124>)
 8001638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800163a:	4a3e      	ldr	r2, [pc, #248]	; (8001734 <HAL_ADC_MspInit+0x124>)
 800163c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001640:	6453      	str	r3, [r2, #68]	; 0x44
 8001642:	4b3c      	ldr	r3, [pc, #240]	; (8001734 <HAL_ADC_MspInit+0x124>)
 8001644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001646:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800164a:	613b      	str	r3, [r7, #16]
 800164c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800164e:	2300      	movs	r3, #0
 8001650:	60fb      	str	r3, [r7, #12]
 8001652:	4b38      	ldr	r3, [pc, #224]	; (8001734 <HAL_ADC_MspInit+0x124>)
 8001654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001656:	4a37      	ldr	r2, [pc, #220]	; (8001734 <HAL_ADC_MspInit+0x124>)
 8001658:	f043 0304 	orr.w	r3, r3, #4
 800165c:	6313      	str	r3, [r2, #48]	; 0x30
 800165e:	4b35      	ldr	r3, [pc, #212]	; (8001734 <HAL_ADC_MspInit+0x124>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001662:	f003 0304 	and.w	r3, r3, #4
 8001666:	60fb      	str	r3, [r7, #12]
 8001668:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800166a:	2300      	movs	r3, #0
 800166c:	60bb      	str	r3, [r7, #8]
 800166e:	4b31      	ldr	r3, [pc, #196]	; (8001734 <HAL_ADC_MspInit+0x124>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001672:	4a30      	ldr	r2, [pc, #192]	; (8001734 <HAL_ADC_MspInit+0x124>)
 8001674:	f043 0301 	orr.w	r3, r3, #1
 8001678:	6313      	str	r3, [r2, #48]	; 0x30
 800167a:	4b2e      	ldr	r3, [pc, #184]	; (8001734 <HAL_ADC_MspInit+0x124>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167e:	f003 0301 	and.w	r3, r3, #1
 8001682:	60bb      	str	r3, [r7, #8]
 8001684:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    PA3     ------> ADC1_IN3
    PC4     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = M_ADC_VOUT_Pin|M_ADC_IIN_Pin|M_ADC_VIN_Pin;
 8001686:	2313      	movs	r3, #19
 8001688:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800168a:	2303      	movs	r3, #3
 800168c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168e:	2300      	movs	r3, #0
 8001690:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001692:	f107 0314 	add.w	r3, r7, #20
 8001696:	4619      	mov	r1, r3
 8001698:	4827      	ldr	r0, [pc, #156]	; (8001738 <HAL_ADC_MspInit+0x128>)
 800169a:	f002 fbe7 	bl	8003e6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = M_ADC_RESERVED_1_Pin;
 800169e:	2308      	movs	r3, #8
 80016a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016a2:	2303      	movs	r3, #3
 80016a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a6:	2300      	movs	r3, #0
 80016a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(M_ADC_RESERVED_1_GPIO_Port, &GPIO_InitStruct);
 80016aa:	f107 0314 	add.w	r3, r7, #20
 80016ae:	4619      	mov	r1, r3
 80016b0:	4822      	ldr	r0, [pc, #136]	; (800173c <HAL_ADC_MspInit+0x12c>)
 80016b2:	f002 fbdb 	bl	8003e6c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80016b6:	4b22      	ldr	r3, [pc, #136]	; (8001740 <HAL_ADC_MspInit+0x130>)
 80016b8:	4a22      	ldr	r2, [pc, #136]	; (8001744 <HAL_ADC_MspInit+0x134>)
 80016ba:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80016bc:	4b20      	ldr	r3, [pc, #128]	; (8001740 <HAL_ADC_MspInit+0x130>)
 80016be:	2200      	movs	r2, #0
 80016c0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016c2:	4b1f      	ldr	r3, [pc, #124]	; (8001740 <HAL_ADC_MspInit+0x130>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80016c8:	4b1d      	ldr	r3, [pc, #116]	; (8001740 <HAL_ADC_MspInit+0x130>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80016ce:	4b1c      	ldr	r3, [pc, #112]	; (8001740 <HAL_ADC_MspInit+0x130>)
 80016d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016d4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80016d6:	4b1a      	ldr	r3, [pc, #104]	; (8001740 <HAL_ADC_MspInit+0x130>)
 80016d8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80016dc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80016de:	4b18      	ldr	r3, [pc, #96]	; (8001740 <HAL_ADC_MspInit+0x130>)
 80016e0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80016e4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80016e6:	4b16      	ldr	r3, [pc, #88]	; (8001740 <HAL_ADC_MspInit+0x130>)
 80016e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016ec:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80016ee:	4b14      	ldr	r3, [pc, #80]	; (8001740 <HAL_ADC_MspInit+0x130>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80016f4:	4b12      	ldr	r3, [pc, #72]	; (8001740 <HAL_ADC_MspInit+0x130>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80016fa:	4811      	ldr	r0, [pc, #68]	; (8001740 <HAL_ADC_MspInit+0x130>)
 80016fc:	f001 fd12 	bl	8003124 <HAL_DMA_Init>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8001706:	f000 fa37 	bl	8001b78 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4a0c      	ldr	r2, [pc, #48]	; (8001740 <HAL_ADC_MspInit+0x130>)
 800170e:	639a      	str	r2, [r3, #56]	; 0x38
 8001710:	4a0b      	ldr	r2, [pc, #44]	; (8001740 <HAL_ADC_MspInit+0x130>)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001716:	2200      	movs	r2, #0
 8001718:	2100      	movs	r1, #0
 800171a:	2012      	movs	r0, #18
 800171c:	f001 fccb 	bl	80030b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001720:	2012      	movs	r0, #18
 8001722:	f001 fce4 	bl	80030ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001726:	bf00      	nop
 8001728:	3728      	adds	r7, #40	; 0x28
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	40012000 	.word	0x40012000
 8001734:	40023800 	.word	0x40023800
 8001738:	40020800 	.word	0x40020800
 800173c:	40020000 	.word	0x40020000
 8001740:	20000564 	.word	0x20000564
 8001744:	40026410 	.word	0x40026410

08001748 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	607b      	str	r3, [r7, #4]
 8001752:	4b17      	ldr	r3, [pc, #92]	; (80017b0 <MX_DMA_Init+0x68>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001756:	4a16      	ldr	r2, [pc, #88]	; (80017b0 <MX_DMA_Init+0x68>)
 8001758:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800175c:	6313      	str	r3, [r2, #48]	; 0x30
 800175e:	4b14      	ldr	r3, [pc, #80]	; (80017b0 <MX_DMA_Init+0x68>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001762:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001766:	607b      	str	r3, [r7, #4]
 8001768:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	603b      	str	r3, [r7, #0]
 800176e:	4b10      	ldr	r3, [pc, #64]	; (80017b0 <MX_DMA_Init+0x68>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001772:	4a0f      	ldr	r2, [pc, #60]	; (80017b0 <MX_DMA_Init+0x68>)
 8001774:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001778:	6313      	str	r3, [r2, #48]	; 0x30
 800177a:	4b0d      	ldr	r3, [pc, #52]	; (80017b0 <MX_DMA_Init+0x68>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001782:	603b      	str	r3, [r7, #0]
 8001784:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001786:	2200      	movs	r2, #0
 8001788:	2100      	movs	r1, #0
 800178a:	200c      	movs	r0, #12
 800178c:	f001 fc93 	bl	80030b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001790:	200c      	movs	r0, #12
 8001792:	f001 fcac 	bl	80030ee <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001796:	2200      	movs	r2, #0
 8001798:	2100      	movs	r1, #0
 800179a:	2038      	movs	r0, #56	; 0x38
 800179c:	f001 fc8b 	bl	80030b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80017a0:	2038      	movs	r0, #56	; 0x38
 80017a2:	f001 fca4 	bl	80030ee <HAL_NVIC_EnableIRQ>

}
 80017a6:	bf00      	nop
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	40023800 	.word	0x40023800

080017b4 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b088      	sub	sp, #32
 80017b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80017ba:	1d3b      	adds	r3, r7, #4
 80017bc:	2200      	movs	r2, #0
 80017be:	601a      	str	r2, [r3, #0]
 80017c0:	605a      	str	r2, [r3, #4]
 80017c2:	609a      	str	r2, [r3, #8]
 80017c4:	60da      	str	r2, [r3, #12]
 80017c6:	611a      	str	r2, [r3, #16]
 80017c8:	615a      	str	r2, [r3, #20]
 80017ca:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80017cc:	4b25      	ldr	r3, [pc, #148]	; (8001864 <MX_FSMC_Init+0xb0>)
 80017ce:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80017d2:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80017d4:	4b23      	ldr	r3, [pc, #140]	; (8001864 <MX_FSMC_Init+0xb0>)
 80017d6:	4a24      	ldr	r2, [pc, #144]	; (8001868 <MX_FSMC_Init+0xb4>)
 80017d8:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80017da:	4b22      	ldr	r3, [pc, #136]	; (8001864 <MX_FSMC_Init+0xb0>)
 80017dc:	2200      	movs	r2, #0
 80017de:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80017e0:	4b20      	ldr	r3, [pc, #128]	; (8001864 <MX_FSMC_Init+0xb0>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80017e6:	4b1f      	ldr	r3, [pc, #124]	; (8001864 <MX_FSMC_Init+0xb0>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80017ec:	4b1d      	ldr	r3, [pc, #116]	; (8001864 <MX_FSMC_Init+0xb0>)
 80017ee:	2210      	movs	r2, #16
 80017f0:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80017f2:	4b1c      	ldr	r3, [pc, #112]	; (8001864 <MX_FSMC_Init+0xb0>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80017f8:	4b1a      	ldr	r3, [pc, #104]	; (8001864 <MX_FSMC_Init+0xb0>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80017fe:	4b19      	ldr	r3, [pc, #100]	; (8001864 <MX_FSMC_Init+0xb0>)
 8001800:	2200      	movs	r2, #0
 8001802:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001804:	4b17      	ldr	r3, [pc, #92]	; (8001864 <MX_FSMC_Init+0xb0>)
 8001806:	2200      	movs	r2, #0
 8001808:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800180a:	4b16      	ldr	r3, [pc, #88]	; (8001864 <MX_FSMC_Init+0xb0>)
 800180c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001810:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001812:	4b14      	ldr	r3, [pc, #80]	; (8001864 <MX_FSMC_Init+0xb0>)
 8001814:	2200      	movs	r2, #0
 8001816:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8001818:	4b12      	ldr	r3, [pc, #72]	; (8001864 <MX_FSMC_Init+0xb0>)
 800181a:	2200      	movs	r2, #0
 800181c:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800181e:	4b11      	ldr	r3, [pc, #68]	; (8001864 <MX_FSMC_Init+0xb0>)
 8001820:	2200      	movs	r2, #0
 8001822:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001824:	4b0f      	ldr	r3, [pc, #60]	; (8001864 <MX_FSMC_Init+0xb0>)
 8001826:	2200      	movs	r2, #0
 8001828:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 800182a:	230f      	movs	r3, #15
 800182c:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 800182e:	230f      	movs	r3, #15
 8001830:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 35;
 8001832:	2323      	movs	r3, #35	; 0x23
 8001834:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8001836:	230f      	movs	r3, #15
 8001838:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 800183a:	2310      	movs	r3, #16
 800183c:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 800183e:	2311      	movs	r3, #17
 8001840:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001842:	2300      	movs	r3, #0
 8001844:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001846:	1d3b      	adds	r3, r7, #4
 8001848:	2200      	movs	r2, #0
 800184a:	4619      	mov	r1, r3
 800184c:	4805      	ldr	r0, [pc, #20]	; (8001864 <MX_FSMC_Init+0xb0>)
 800184e:	f004 fbf3 	bl	8006038 <HAL_SRAM_Init>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 8001858:	f000 f98e 	bl	8001b78 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800185c:	bf00      	nop
 800185e:	3720      	adds	r7, #32
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	200005c4 	.word	0x200005c4
 8001868:	a0000104 	.word	0xa0000104

0800186c <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 800186c:	b580      	push	{r7, lr}
 800186e:	b086      	sub	sp, #24
 8001870:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001872:	1d3b      	adds	r3, r7, #4
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	605a      	str	r2, [r3, #4]
 800187a:	609a      	str	r2, [r3, #8]
 800187c:	60da      	str	r2, [r3, #12]
 800187e:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001880:	4b1c      	ldr	r3, [pc, #112]	; (80018f4 <HAL_FSMC_MspInit+0x88>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d131      	bne.n	80018ec <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8001888:	4b1a      	ldr	r3, [pc, #104]	; (80018f4 <HAL_FSMC_MspInit+0x88>)
 800188a:	2201      	movs	r2, #1
 800188c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800188e:	2300      	movs	r3, #0
 8001890:	603b      	str	r3, [r7, #0]
 8001892:	4b19      	ldr	r3, [pc, #100]	; (80018f8 <HAL_FSMC_MspInit+0x8c>)
 8001894:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001896:	4a18      	ldr	r2, [pc, #96]	; (80018f8 <HAL_FSMC_MspInit+0x8c>)
 8001898:	f043 0301 	orr.w	r3, r3, #1
 800189c:	6393      	str	r3, [r2, #56]	; 0x38
 800189e:	4b16      	ldr	r3, [pc, #88]	; (80018f8 <HAL_FSMC_MspInit+0x8c>)
 80018a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018a2:	f003 0301 	and.w	r3, r3, #1
 80018a6:	603b      	str	r3, [r7, #0]
 80018a8:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = M_FSMC_LCD_DB4_Pin|M_FSMC_LCD_DB5_Pin|M_FSMC_LCD_DB6_Pin|M_FSMC_LCD_DB7_Pin
 80018aa:	f64f 7380 	movw	r3, #65408	; 0xff80
 80018ae:	607b      	str	r3, [r7, #4]
                          |M_FSMC_LCD_DB8_Pin|M_FSMC_LCD_DB9_Pin|M_FSMC_LCD_DB10_Pin|M_FSMC_LCD_DB11_Pin
                          |M_FSMC_LCD_DB12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b0:	2302      	movs	r3, #2
 80018b2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b4:	2300      	movs	r3, #0
 80018b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018b8:	2303      	movs	r3, #3
 80018ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80018bc:	230c      	movs	r3, #12
 80018be:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80018c0:	1d3b      	adds	r3, r7, #4
 80018c2:	4619      	mov	r1, r3
 80018c4:	480d      	ldr	r0, [pc, #52]	; (80018fc <HAL_FSMC_MspInit+0x90>)
 80018c6:	f002 fad1 	bl	8003e6c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = M_FSMC_LCD_DB13_Pin|M_FSMC_LCD_DB14_Pin|M_FSMC_LCD_DB15_Pin|M_FSMC_LCD_RS_Pin
 80018ca:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 80018ce:	607b      	str	r3, [r7, #4]
                          |M_FSMC_LCD_DB0_Pin|M_FSMC_LCD_DB1_Pin|M_FSMC_LCD_DB2_Pin|M_FSMC_LCD_DB3_Pin
                          |M_FSMC_LCD_NRD_Pin|M_FSMC_LCD_NWR_Pin|M_FSMC_LCD_NCS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d0:	2302      	movs	r3, #2
 80018d2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d4:	2300      	movs	r3, #0
 80018d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d8:	2303      	movs	r3, #3
 80018da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80018dc:	230c      	movs	r3, #12
 80018de:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018e0:	1d3b      	adds	r3, r7, #4
 80018e2:	4619      	mov	r1, r3
 80018e4:	4806      	ldr	r0, [pc, #24]	; (8001900 <HAL_FSMC_MspInit+0x94>)
 80018e6:	f002 fac1 	bl	8003e6c <HAL_GPIO_Init>
 80018ea:	e000      	b.n	80018ee <HAL_FSMC_MspInit+0x82>
    return;
 80018ec:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80018ee:	3718      	adds	r7, #24
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	20000608 	.word	0x20000608
 80018f8:	40023800 	.word	0x40023800
 80018fc:	40021000 	.word	0x40021000
 8001900:	40020c00 	.word	0x40020c00

08001904 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 800190c:	f7ff ffae 	bl	800186c <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001910:	bf00      	nop
 8001912:	3708      	adds	r7, #8
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}

08001918 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b08a      	sub	sp, #40	; 0x28
 800191c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800191e:	f107 0314 	add.w	r3, r7, #20
 8001922:	2200      	movs	r2, #0
 8001924:	601a      	str	r2, [r3, #0]
 8001926:	605a      	str	r2, [r3, #4]
 8001928:	609a      	str	r2, [r3, #8]
 800192a:	60da      	str	r2, [r3, #12]
 800192c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800192e:	2300      	movs	r3, #0
 8001930:	613b      	str	r3, [r7, #16]
 8001932:	4b59      	ldr	r3, [pc, #356]	; (8001a98 <MX_GPIO_Init+0x180>)
 8001934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001936:	4a58      	ldr	r2, [pc, #352]	; (8001a98 <MX_GPIO_Init+0x180>)
 8001938:	f043 0304 	orr.w	r3, r3, #4
 800193c:	6313      	str	r3, [r2, #48]	; 0x30
 800193e:	4b56      	ldr	r3, [pc, #344]	; (8001a98 <MX_GPIO_Init+0x180>)
 8001940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001942:	f003 0304 	and.w	r3, r3, #4
 8001946:	613b      	str	r3, [r7, #16]
 8001948:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800194a:	2300      	movs	r3, #0
 800194c:	60fb      	str	r3, [r7, #12]
 800194e:	4b52      	ldr	r3, [pc, #328]	; (8001a98 <MX_GPIO_Init+0x180>)
 8001950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001952:	4a51      	ldr	r2, [pc, #324]	; (8001a98 <MX_GPIO_Init+0x180>)
 8001954:	f043 0301 	orr.w	r3, r3, #1
 8001958:	6313      	str	r3, [r2, #48]	; 0x30
 800195a:	4b4f      	ldr	r3, [pc, #316]	; (8001a98 <MX_GPIO_Init+0x180>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195e:	f003 0301 	and.w	r3, r3, #1
 8001962:	60fb      	str	r3, [r7, #12]
 8001964:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001966:	2300      	movs	r3, #0
 8001968:	60bb      	str	r3, [r7, #8]
 800196a:	4b4b      	ldr	r3, [pc, #300]	; (8001a98 <MX_GPIO_Init+0x180>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196e:	4a4a      	ldr	r2, [pc, #296]	; (8001a98 <MX_GPIO_Init+0x180>)
 8001970:	f043 0302 	orr.w	r3, r3, #2
 8001974:	6313      	str	r3, [r2, #48]	; 0x30
 8001976:	4b48      	ldr	r3, [pc, #288]	; (8001a98 <MX_GPIO_Init+0x180>)
 8001978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197a:	f003 0302 	and.w	r3, r3, #2
 800197e:	60bb      	str	r3, [r7, #8]
 8001980:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	607b      	str	r3, [r7, #4]
 8001986:	4b44      	ldr	r3, [pc, #272]	; (8001a98 <MX_GPIO_Init+0x180>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198a:	4a43      	ldr	r2, [pc, #268]	; (8001a98 <MX_GPIO_Init+0x180>)
 800198c:	f043 0310 	orr.w	r3, r3, #16
 8001990:	6313      	str	r3, [r2, #48]	; 0x30
 8001992:	4b41      	ldr	r3, [pc, #260]	; (8001a98 <MX_GPIO_Init+0x180>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001996:	f003 0310 	and.w	r3, r3, #16
 800199a:	607b      	str	r3, [r7, #4]
 800199c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	603b      	str	r3, [r7, #0]
 80019a2:	4b3d      	ldr	r3, [pc, #244]	; (8001a98 <MX_GPIO_Init+0x180>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a6:	4a3c      	ldr	r2, [pc, #240]	; (8001a98 <MX_GPIO_Init+0x180>)
 80019a8:	f043 0308 	orr.w	r3, r3, #8
 80019ac:	6313      	str	r3, [r2, #48]	; 0x30
 80019ae:	4b3a      	ldr	r3, [pc, #232]	; (8001a98 <MX_GPIO_Init+0x180>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b2:	f003 0308 	and.w	r3, r3, #8
 80019b6:	603b      	str	r3, [r7, #0]
 80019b8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M_GPIO_LED_3_Pin|M_GPIO_LCD_BL_Pin|M_GPIO_LED_1_Pin, GPIO_PIN_RESET);
 80019ba:	2200      	movs	r2, #0
 80019bc:	f242 1104 	movw	r1, #8452	; 0x2104
 80019c0:	4836      	ldr	r0, [pc, #216]	; (8001a9c <MX_GPIO_Init+0x184>)
 80019c2:	f002 fd06 	bl	80043d2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(M_GPIO_LCD_NRESET_GPIO_Port, M_GPIO_LCD_NRESET_Pin, GPIO_PIN_RESET);
 80019c6:	2200      	movs	r2, #0
 80019c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019cc:	4834      	ldr	r0, [pc, #208]	; (8001aa0 <MX_GPIO_Init+0x188>)
 80019ce:	f002 fd00 	bl	80043d2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(M_GPIO_LED_2_GPIO_Port, M_GPIO_LED_2_Pin, GPIO_PIN_RESET);
 80019d2:	2200      	movs	r2, #0
 80019d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019d8:	4832      	ldr	r0, [pc, #200]	; (8001aa4 <MX_GPIO_Init+0x18c>)
 80019da:	f002 fcfa 	bl	80043d2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = M_GPIO_LED_3_Pin|M_GPIO_LCD_BL_Pin|M_GPIO_LED_1_Pin;
 80019de:	f242 1304 	movw	r3, #8452	; 0x2104
 80019e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019e4:	2301      	movs	r3, #1
 80019e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e8:	2300      	movs	r3, #0
 80019ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ec:	2300      	movs	r3, #0
 80019ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019f0:	f107 0314 	add.w	r3, r7, #20
 80019f4:	4619      	mov	r1, r3
 80019f6:	4829      	ldr	r0, [pc, #164]	; (8001a9c <MX_GPIO_Init+0x184>)
 80019f8:	f002 fa38 	bl	8003e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = M_GPIO_LCD_NRESET_Pin;
 80019fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a02:	2301      	movs	r3, #1
 8001a04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a06:	2300      	movs	r3, #0
 8001a08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(M_GPIO_LCD_NRESET_GPIO_Port, &GPIO_InitStruct);
 8001a0e:	f107 0314 	add.w	r3, r7, #20
 8001a12:	4619      	mov	r1, r3
 8001a14:	4822      	ldr	r0, [pc, #136]	; (8001aa0 <MX_GPIO_Init+0x188>)
 8001a16:	f002 fa29 	bl	8003e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = M_GPIO_KEY_2_Pin;
 8001a1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001a20:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001a24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a26:	2300      	movs	r3, #0
 8001a28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(M_GPIO_KEY_2_GPIO_Port, &GPIO_InitStruct);
 8001a2a:	f107 0314 	add.w	r3, r7, #20
 8001a2e:	4619      	mov	r1, r3
 8001a30:	481d      	ldr	r0, [pc, #116]	; (8001aa8 <MX_GPIO_Init+0x190>)
 8001a32:	f002 fa1b 	bl	8003e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = M_GPIO_LED_2_Pin;
 8001a36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a40:	2300      	movs	r3, #0
 8001a42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a44:	2300      	movs	r3, #0
 8001a46:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(M_GPIO_LED_2_GPIO_Port, &GPIO_InitStruct);
 8001a48:	f107 0314 	add.w	r3, r7, #20
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	4815      	ldr	r0, [pc, #84]	; (8001aa4 <MX_GPIO_Init+0x18c>)
 8001a50:	f002 fa0c 	bl	8003e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = M_GPIO_KEY_1_Pin;
 8001a54:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001a5a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001a5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a60:	2300      	movs	r3, #0
 8001a62:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(M_GPIO_KEY_1_GPIO_Port, &GPIO_InitStruct);
 8001a64:	f107 0314 	add.w	r3, r7, #20
 8001a68:	4619      	mov	r1, r3
 8001a6a:	480c      	ldr	r0, [pc, #48]	; (8001a9c <MX_GPIO_Init+0x184>)
 8001a6c:	f002 f9fe 	bl	8003e6c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001a70:	2200      	movs	r2, #0
 8001a72:	2100      	movs	r1, #0
 8001a74:	2017      	movs	r0, #23
 8001a76:	f001 fb1e 	bl	80030b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001a7a:	2017      	movs	r0, #23
 8001a7c:	f001 fb37 	bl	80030ee <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001a80:	2200      	movs	r2, #0
 8001a82:	2100      	movs	r1, #0
 8001a84:	2028      	movs	r0, #40	; 0x28
 8001a86:	f001 fb16 	bl	80030b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001a8a:	2028      	movs	r0, #40	; 0x28
 8001a8c:	f001 fb2f 	bl	80030ee <HAL_NVIC_EnableIRQ>

}
 8001a90:	bf00      	nop
 8001a92:	3728      	adds	r7, #40	; 0x28
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	40023800 	.word	0x40023800
 8001a9c:	40020400 	.word	0x40020400
 8001aa0:	40020c00 	.word	0x40020c00
 8001aa4:	40020800 	.word	0x40020800
 8001aa8:	40020000 	.word	0x40020000

08001aac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ab0:	f000 fc68 	bl	8002384 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ab4:	f000 f819 	bl	8001aea <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ab8:	f7ff ff2e 	bl	8001918 <MX_GPIO_Init>
  MX_DMA_Init();
 8001abc:	f7ff fe44 	bl	8001748 <MX_DMA_Init>
  MX_FSMC_Init();
 8001ac0:	f7ff fe78 	bl	80017b4 <MX_FSMC_Init>
  MX_USB_DEVICE_Init();
 8001ac4:	f009 f90a 	bl	800acdc <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 8001ac8:	f000 fa28 	bl	8001f1c <MX_TIM3_Init>
  MX_USART3_UART_Init();
 8001acc:	f000 fb66 	bl	800219c <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8001ad0:	f7ff fd2e 	bl	8001530 <MX_ADC1_Init>
  MX_TIM14_Init();
 8001ad4:	f000 fab2 	bl	800203c <MX_TIM14_Init>
  MX_TIM2_Init();
 8001ad8:	f000 f9aa 	bl	8001e30 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  /***** skkim Code Begin *****/
  userInit();
 8001adc:	f00e f882 	bl	800fbe4 <userInit>
  apInit();
 8001ae0:	f00c ffea 	bl	800eab8 <apInit>

  apMain();
 8001ae4:	f00c fff1 	bl	800eaca <apMain>
  /***** skkim Code End *****/
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001ae8:	e7fe      	b.n	8001ae8 <main+0x3c>

08001aea <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001aea:	b580      	push	{r7, lr}
 8001aec:	b092      	sub	sp, #72	; 0x48
 8001aee:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001af0:	f107 0318 	add.w	r3, r7, #24
 8001af4:	2230      	movs	r2, #48	; 0x30
 8001af6:	2100      	movs	r1, #0
 8001af8:	4618      	mov	r0, r3
 8001afa:	f010 fae1 	bl	80120c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001afe:	1d3b      	adds	r3, r7, #4
 8001b00:	2200      	movs	r2, #0
 8001b02:	601a      	str	r2, [r3, #0]
 8001b04:	605a      	str	r2, [r3, #4]
 8001b06:	609a      	str	r2, [r3, #8]
 8001b08:	60da      	str	r2, [r3, #12]
 8001b0a:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b10:	2301      	movs	r3, #1
 8001b12:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b14:	2310      	movs	r3, #16
 8001b16:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b18:	2302      	movs	r3, #2
 8001b1a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001b20:	2310      	movs	r3, #16
 8001b22:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 240;
 8001b24:	23f0      	movs	r3, #240	; 0xf0
 8001b26:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b28:	2302      	movs	r3, #2
 8001b2a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8001b2c:	2305      	movs	r3, #5
 8001b2e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b30:	f107 0318 	add.w	r3, r7, #24
 8001b34:	4618      	mov	r0, r3
 8001b36:	f003 fdeb 	bl	8005710 <HAL_RCC_OscConfig>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <SystemClock_Config+0x5a>
  {
    Error_Handler();
 8001b40:	f000 f81a 	bl	8001b78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b44:	230f      	movs	r3, #15
 8001b46:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b48:	2302      	movs	r3, #2
 8001b4a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001b50:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001b54:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b56:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b5a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001b5c:	1d3b      	adds	r3, r7, #4
 8001b5e:	2103      	movs	r1, #3
 8001b60:	4618      	mov	r0, r3
 8001b62:	f004 f823 	bl	8005bac <HAL_RCC_ClockConfig>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8001b6c:	f000 f804 	bl	8001b78 <Error_Handler>
  }
}
 8001b70:	bf00      	nop
 8001b72:	3748      	adds	r7, #72	; 0x48
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}

08001b78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b7c:	b672      	cpsid	i
}
 8001b7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001b80:	e7fe      	b.n	8001b80 <Error_Handler+0x8>
	...

08001b84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	607b      	str	r3, [r7, #4]
 8001b8e:	4b0f      	ldr	r3, [pc, #60]	; (8001bcc <HAL_MspInit+0x48>)
 8001b90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b92:	4a0e      	ldr	r2, [pc, #56]	; (8001bcc <HAL_MspInit+0x48>)
 8001b94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b98:	6453      	str	r3, [r2, #68]	; 0x44
 8001b9a:	4b0c      	ldr	r3, [pc, #48]	; (8001bcc <HAL_MspInit+0x48>)
 8001b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ba2:	607b      	str	r3, [r7, #4]
 8001ba4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	603b      	str	r3, [r7, #0]
 8001baa:	4b08      	ldr	r3, [pc, #32]	; (8001bcc <HAL_MspInit+0x48>)
 8001bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bae:	4a07      	ldr	r2, [pc, #28]	; (8001bcc <HAL_MspInit+0x48>)
 8001bb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bb4:	6413      	str	r3, [r2, #64]	; 0x40
 8001bb6:	4b05      	ldr	r3, [pc, #20]	; (8001bcc <HAL_MspInit+0x48>)
 8001bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bbe:	603b      	str	r3, [r7, #0]
 8001bc0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bc2:	bf00      	nop
 8001bc4:	370c      	adds	r7, #12
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bc80      	pop	{r7}
 8001bca:	4770      	bx	lr
 8001bcc:	40023800 	.word	0x40023800

08001bd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001bd4:	e7fe      	b.n	8001bd4 <NMI_Handler+0x4>

08001bd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bda:	e7fe      	b.n	8001bda <HardFault_Handler+0x4>

08001bdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001be0:	e7fe      	b.n	8001be0 <MemManage_Handler+0x4>

08001be2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001be2:	b480      	push	{r7}
 8001be4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001be6:	e7fe      	b.n	8001be6 <BusFault_Handler+0x4>

08001be8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bec:	e7fe      	b.n	8001bec <UsageFault_Handler+0x4>

08001bee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bee:	b480      	push	{r7}
 8001bf0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bf2:	bf00      	nop
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bc80      	pop	{r7}
 8001bf8:	4770      	bx	lr

08001bfa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bfe:	bf00      	nop
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bc80      	pop	{r7}
 8001c04:	4770      	bx	lr

08001c06 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c06:	b480      	push	{r7}
 8001c08:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c0a:	bf00      	nop
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bc80      	pop	{r7}
 8001c10:	4770      	bx	lr

08001c12 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c12:	b580      	push	{r7, lr}
 8001c14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c16:	f000 fc07 	bl	8002428 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c1a:	bf00      	nop
 8001c1c:	bd80      	pop	{r7, pc}
	...

08001c20 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001c24:	4802      	ldr	r0, [pc, #8]	; (8001c30 <DMA1_Stream1_IRQHandler+0x10>)
 8001c26:	f001 fbe1 	bl	80033ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001c2a:	bf00      	nop
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	2000072c 	.word	0x2000072c

08001c34 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001c38:	4802      	ldr	r0, [pc, #8]	; (8001c44 <ADC_IRQHandler+0x10>)
 8001c3a:	f000 fc78 	bl	800252e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001c3e:	bf00      	nop
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	2000051c 	.word	0x2000051c

08001c48 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(M_GPIO_KEY_1_Pin);
 8001c4c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001c50:	f002 fbf0 	bl	8004434 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001c54:	bf00      	nop
 8001c56:	bd80      	pop	{r7, pc}

08001c58 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(M_GPIO_KEY_2_Pin);
 8001c5c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001c60:	f002 fbe8 	bl	8004434 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001c64:	bf00      	nop
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001c6c:	4802      	ldr	r0, [pc, #8]	; (8001c78 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8001c6e:	f004 fd2d 	bl	80066cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001c72:	bf00      	nop
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	200006a0 	.word	0x200006a0

08001c7c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c80:	4802      	ldr	r0, [pc, #8]	; (8001c8c <DMA2_Stream0_IRQHandler+0x10>)
 8001c82:	f001 fbb3 	bl	80033ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001c86:	bf00      	nop
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	20000564 	.word	0x20000564

08001c90 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001c94:	4802      	ldr	r0, [pc, #8]	; (8001ca0 <OTG_FS_IRQHandler+0x10>)
 8001c96:	f002 fd24 	bl	80046e2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001c9a:	bf00      	nop
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	20001c78 	.word	0x20001c78

08001ca4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
	return 1;
 8001ca8:	2301      	movs	r3, #1
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bc80      	pop	{r7}
 8001cb0:	4770      	bx	lr

08001cb2 <_kill>:

int _kill(int pid, int sig)
{
 8001cb2:	b580      	push	{r7, lr}
 8001cb4:	b082      	sub	sp, #8
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	6078      	str	r0, [r7, #4]
 8001cba:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001cbc:	f010 f9b8 	bl	8012030 <__errno>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2216      	movs	r2, #22
 8001cc4:	601a      	str	r2, [r3, #0]
	return -1;
 8001cc6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3708      	adds	r7, #8
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}

08001cd2 <_exit>:

void _exit (int status)
{
 8001cd2:	b580      	push	{r7, lr}
 8001cd4:	b082      	sub	sp, #8
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001cda:	f04f 31ff 	mov.w	r1, #4294967295
 8001cde:	6878      	ldr	r0, [r7, #4]
 8001ce0:	f7ff ffe7 	bl	8001cb2 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001ce4:	e7fe      	b.n	8001ce4 <_exit+0x12>

08001ce6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ce6:	b580      	push	{r7, lr}
 8001ce8:	b086      	sub	sp, #24
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	60f8      	str	r0, [r7, #12]
 8001cee:	60b9      	str	r1, [r7, #8]
 8001cf0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	617b      	str	r3, [r7, #20]
 8001cf6:	e00a      	b.n	8001d0e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001cf8:	f3af 8000 	nop.w
 8001cfc:	4601      	mov	r1, r0
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	1c5a      	adds	r2, r3, #1
 8001d02:	60ba      	str	r2, [r7, #8]
 8001d04:	b2ca      	uxtb	r2, r1
 8001d06:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	617b      	str	r3, [r7, #20]
 8001d0e:	697a      	ldr	r2, [r7, #20]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	429a      	cmp	r2, r3
 8001d14:	dbf0      	blt.n	8001cf8 <_read+0x12>
	}

return len;
 8001d16:	687b      	ldr	r3, [r7, #4]
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3718      	adds	r7, #24
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	60f8      	str	r0, [r7, #12]
 8001d28:	60b9      	str	r1, [r7, #8]
 8001d2a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	617b      	str	r3, [r7, #20]
 8001d30:	e009      	b.n	8001d46 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	1c5a      	adds	r2, r3, #1
 8001d36:	60ba      	str	r2, [r7, #8]
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f00d f8da 	bl	800eef4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	3301      	adds	r3, #1
 8001d44:	617b      	str	r3, [r7, #20]
 8001d46:	697a      	ldr	r2, [r7, #20]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	dbf1      	blt.n	8001d32 <_write+0x12>
	}
	return len;
 8001d4e:	687b      	ldr	r3, [r7, #4]
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	3718      	adds	r7, #24
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <_close>:

int _close(int file)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
	return -1;
 8001d60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	370c      	adds	r7, #12
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bc80      	pop	{r7}
 8001d6c:	4770      	bx	lr

08001d6e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d6e:	b480      	push	{r7}
 8001d70:	b083      	sub	sp, #12
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	6078      	str	r0, [r7, #4]
 8001d76:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d7e:	605a      	str	r2, [r3, #4]
	return 0;
 8001d80:	2300      	movs	r3, #0
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	370c      	adds	r7, #12
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bc80      	pop	{r7}
 8001d8a:	4770      	bx	lr

08001d8c <_isatty>:

int _isatty(int file)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
	return 1;
 8001d94:	2301      	movs	r3, #1
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bc80      	pop	{r7}
 8001d9e:	4770      	bx	lr

08001da0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b085      	sub	sp, #20
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	60f8      	str	r0, [r7, #12]
 8001da8:	60b9      	str	r1, [r7, #8]
 8001daa:	607a      	str	r2, [r7, #4]
	return 0;
 8001dac:	2300      	movs	r3, #0
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3714      	adds	r7, #20
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bc80      	pop	{r7}
 8001db6:	4770      	bx	lr

08001db8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b086      	sub	sp, #24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dc0:	4a14      	ldr	r2, [pc, #80]	; (8001e14 <_sbrk+0x5c>)
 8001dc2:	4b15      	ldr	r3, [pc, #84]	; (8001e18 <_sbrk+0x60>)
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dcc:	4b13      	ldr	r3, [pc, #76]	; (8001e1c <_sbrk+0x64>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d102      	bne.n	8001dda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dd4:	4b11      	ldr	r3, [pc, #68]	; (8001e1c <_sbrk+0x64>)
 8001dd6:	4a12      	ldr	r2, [pc, #72]	; (8001e20 <_sbrk+0x68>)
 8001dd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dda:	4b10      	ldr	r3, [pc, #64]	; (8001e1c <_sbrk+0x64>)
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	4413      	add	r3, r2
 8001de2:	693a      	ldr	r2, [r7, #16]
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d207      	bcs.n	8001df8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001de8:	f010 f922 	bl	8012030 <__errno>
 8001dec:	4603      	mov	r3, r0
 8001dee:	220c      	movs	r2, #12
 8001df0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001df2:	f04f 33ff 	mov.w	r3, #4294967295
 8001df6:	e009      	b.n	8001e0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001df8:	4b08      	ldr	r3, [pc, #32]	; (8001e1c <_sbrk+0x64>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dfe:	4b07      	ldr	r3, [pc, #28]	; (8001e1c <_sbrk+0x64>)
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	4413      	add	r3, r2
 8001e06:	4a05      	ldr	r2, [pc, #20]	; (8001e1c <_sbrk+0x64>)
 8001e08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3718      	adds	r7, #24
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	20020000 	.word	0x20020000
 8001e18:	00000400 	.word	0x00000400
 8001e1c:	2000060c 	.word	0x2000060c
 8001e20:	2000e7a0 	.word	0x2000e7a0

08001e24 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e28:	bf00      	nop
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bc80      	pop	{r7}
 8001e2e:	4770      	bx	lr

08001e30 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim14;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b08e      	sub	sp, #56	; 0x38
 8001e34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001e36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	601a      	str	r2, [r3, #0]
 8001e3e:	605a      	str	r2, [r3, #4]
 8001e40:	609a      	str	r2, [r3, #8]
 8001e42:	60da      	str	r2, [r3, #12]
 8001e44:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e46:	f107 031c 	add.w	r3, r7, #28
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	601a      	str	r2, [r3, #0]
 8001e4e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e50:	463b      	mov	r3, r7
 8001e52:	2200      	movs	r2, #0
 8001e54:	601a      	str	r2, [r3, #0]
 8001e56:	605a      	str	r2, [r3, #4]
 8001e58:	609a      	str	r2, [r3, #8]
 8001e5a:	60da      	str	r2, [r3, #12]
 8001e5c:	611a      	str	r2, [r3, #16]
 8001e5e:	615a      	str	r2, [r3, #20]
 8001e60:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e62:	4b2d      	ldr	r3, [pc, #180]	; (8001f18 <MX_TIM2_Init+0xe8>)
 8001e64:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e68:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 12000-1;
 8001e6a:	4b2b      	ldr	r3, [pc, #172]	; (8001f18 <MX_TIM2_Init+0xe8>)
 8001e6c:	f642 62df 	movw	r2, #11999	; 0x2edf
 8001e70:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e72:	4b29      	ldr	r3, [pc, #164]	; (8001f18 <MX_TIM2_Init+0xe8>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001e78:	4b27      	ldr	r3, [pc, #156]	; (8001f18 <MX_TIM2_Init+0xe8>)
 8001e7a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001e7e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e80:	4b25      	ldr	r3, [pc, #148]	; (8001f18 <MX_TIM2_Init+0xe8>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e86:	4b24      	ldr	r3, [pc, #144]	; (8001f18 <MX_TIM2_Init+0xe8>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e8c:	4822      	ldr	r0, [pc, #136]	; (8001f18 <MX_TIM2_Init+0xe8>)
 8001e8e:	f004 f920 	bl	80060d2 <HAL_TIM_Base_Init>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8001e98:	f7ff fe6e 	bl	8001b78 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001e9c:	481e      	ldr	r0, [pc, #120]	; (8001f18 <MX_TIM2_Init+0xe8>)
 8001e9e:	f004 faf5 	bl	800648c <HAL_TIM_PWM_Init>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d001      	beq.n	8001eac <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8001ea8:	f7ff fe66 	bl	8001b78 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001eac:	2304      	movs	r3, #4
 8001eae:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 8001eb0:	2320      	movs	r3, #32
 8001eb2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001eb4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001eb8:	4619      	mov	r1, r3
 8001eba:	4817      	ldr	r0, [pc, #92]	; (8001f18 <MX_TIM2_Init+0xe8>)
 8001ebc:	f004 fee8 	bl	8006c90 <HAL_TIM_SlaveConfigSynchro>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d001      	beq.n	8001eca <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001ec6:	f7ff fe57 	bl	8001b78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ed2:	f107 031c 	add.w	r3, r7, #28
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	480f      	ldr	r0, [pc, #60]	; (8001f18 <MX_TIM2_Init+0xe8>)
 8001eda:	f005 fac9 	bl	8007470 <HAL_TIMEx_MasterConfigSynchronization>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d001      	beq.n	8001ee8 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8001ee4:	f7ff fe48 	bl	8001b78 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ee8:	2360      	movs	r3, #96	; 0x60
 8001eea:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 700-1;
 8001eec:	f240 23bb 	movw	r3, #699	; 0x2bb
 8001ef0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001efa:	463b      	mov	r3, r7
 8001efc:	2204      	movs	r2, #4
 8001efe:	4619      	mov	r1, r3
 8001f00:	4805      	ldr	r0, [pc, #20]	; (8001f18 <MX_TIM2_Init+0xe8>)
 8001f02:	f004 fd43 	bl	800698c <HAL_TIM_PWM_ConfigChannel>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <MX_TIM2_Init+0xe0>
  {
    Error_Handler();
 8001f0c:	f7ff fe34 	bl	8001b78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001f10:	bf00      	nop
 8001f12:	3738      	adds	r7, #56	; 0x38
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	20000610 	.word	0x20000610

08001f1c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b08e      	sub	sp, #56	; 0x38
 8001f20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f22:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f26:	2200      	movs	r2, #0
 8001f28:	601a      	str	r2, [r3, #0]
 8001f2a:	605a      	str	r2, [r3, #4]
 8001f2c:	609a      	str	r2, [r3, #8]
 8001f2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f30:	f107 0320 	add.w	r3, r7, #32
 8001f34:	2200      	movs	r2, #0
 8001f36:	601a      	str	r2, [r3, #0]
 8001f38:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f3a:	1d3b      	adds	r3, r7, #4
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	601a      	str	r2, [r3, #0]
 8001f40:	605a      	str	r2, [r3, #4]
 8001f42:	609a      	str	r2, [r3, #8]
 8001f44:	60da      	str	r2, [r3, #12]
 8001f46:	611a      	str	r2, [r3, #16]
 8001f48:	615a      	str	r2, [r3, #20]
 8001f4a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001f4c:	4b39      	ldr	r3, [pc, #228]	; (8002034 <MX_TIM3_Init+0x118>)
 8001f4e:	4a3a      	ldr	r2, [pc, #232]	; (8002038 <MX_TIM3_Init+0x11c>)
 8001f50:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 12000-1;
 8001f52:	4b38      	ldr	r3, [pc, #224]	; (8002034 <MX_TIM3_Init+0x118>)
 8001f54:	f642 62df 	movw	r2, #11999	; 0x2edf
 8001f58:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f5a:	4b36      	ldr	r3, [pc, #216]	; (8002034 <MX_TIM3_Init+0x118>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001f60:	4b34      	ldr	r3, [pc, #208]	; (8002034 <MX_TIM3_Init+0x118>)
 8001f62:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001f66:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f68:	4b32      	ldr	r3, [pc, #200]	; (8002034 <MX_TIM3_Init+0x118>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f6e:	4b31      	ldr	r3, [pc, #196]	; (8002034 <MX_TIM3_Init+0x118>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001f74:	482f      	ldr	r0, [pc, #188]	; (8002034 <MX_TIM3_Init+0x118>)
 8001f76:	f004 f8ac 	bl	80060d2 <HAL_TIM_Base_Init>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d001      	beq.n	8001f84 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001f80:	f7ff fdfa 	bl	8001b78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f88:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f8a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f8e:	4619      	mov	r1, r3
 8001f90:	4828      	ldr	r0, [pc, #160]	; (8002034 <MX_TIM3_Init+0x118>)
 8001f92:	f004 fdb9 	bl	8006b08 <HAL_TIM_ConfigClockSource>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001f9c:	f7ff fdec 	bl	8001b78 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8001fa0:	4824      	ldr	r0, [pc, #144]	; (8002034 <MX_TIM3_Init+0x118>)
 8001fa2:	f004 f953 	bl	800624c <HAL_TIM_OC_Init>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d001      	beq.n	8001fb0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001fac:	f7ff fde4 	bl	8001b78 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001fb0:	4820      	ldr	r0, [pc, #128]	; (8002034 <MX_TIM3_Init+0x118>)
 8001fb2:	f004 fa6b 	bl	800648c <HAL_TIM_PWM_Init>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d001      	beq.n	8001fc0 <MX_TIM3_Init+0xa4>
  {
    Error_Handler();
 8001fbc:	f7ff fddc 	bl	8001b78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 8001fc0:	2330      	movs	r3, #48	; 0x30
 8001fc2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001fc4:	2380      	movs	r3, #128	; 0x80
 8001fc6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001fc8:	f107 0320 	add.w	r3, r7, #32
 8001fcc:	4619      	mov	r1, r3
 8001fce:	4819      	ldr	r0, [pc, #100]	; (8002034 <MX_TIM3_Init+0x118>)
 8001fd0:	f005 fa4e 	bl	8007470 <HAL_TIMEx_MasterConfigSynchronization>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <MX_TIM3_Init+0xc2>
  {
    Error_Handler();
 8001fda:	f7ff fdcd 	bl	8001b78 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 690-1;
 8001fe2:	f240 23b1 	movw	r3, #689	; 0x2b1
 8001fe6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fec:	2300      	movs	r3, #0
 8001fee:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ff0:	1d3b      	adds	r3, r7, #4
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	480f      	ldr	r0, [pc, #60]	; (8002034 <MX_TIM3_Init+0x118>)
 8001ff8:	f004 fc70 	bl	80068dc <HAL_TIM_OC_ConfigChannel>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <MX_TIM3_Init+0xea>
  {
    Error_Handler();
 8002002:	f7ff fdb9 	bl	8001b78 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002006:	2360      	movs	r3, #96	; 0x60
 8002008:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 700-1;
 800200a:	f240 23bb 	movw	r3, #699	; 0x2bb
 800200e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002010:	1d3b      	adds	r3, r7, #4
 8002012:	2204      	movs	r2, #4
 8002014:	4619      	mov	r1, r3
 8002016:	4807      	ldr	r0, [pc, #28]	; (8002034 <MX_TIM3_Init+0x118>)
 8002018:	f004 fcb8 	bl	800698c <HAL_TIM_PWM_ConfigChannel>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <MX_TIM3_Init+0x10a>
  {
    Error_Handler();
 8002022:	f7ff fda9 	bl	8001b78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002026:	4803      	ldr	r0, [pc, #12]	; (8002034 <MX_TIM3_Init+0x118>)
 8002028:	f000 f87e 	bl	8002128 <HAL_TIM_MspPostInit>

}
 800202c:	bf00      	nop
 800202e:	3738      	adds	r7, #56	; 0x38
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}
 8002034:	20000658 	.word	0x20000658
 8002038:	40000400 	.word	0x40000400

0800203c <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002040:	4b0e      	ldr	r3, [pc, #56]	; (800207c <MX_TIM14_Init+0x40>)
 8002042:	4a0f      	ldr	r2, [pc, #60]	; (8002080 <MX_TIM14_Init+0x44>)
 8002044:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 1-1;
 8002046:	4b0d      	ldr	r3, [pc, #52]	; (800207c <MX_TIM14_Init+0x40>)
 8002048:	2200      	movs	r2, #0
 800204a:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800204c:	4b0b      	ldr	r3, [pc, #44]	; (800207c <MX_TIM14_Init+0x40>)
 800204e:	2200      	movs	r2, #0
 8002050:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 6000-1;
 8002052:	4b0a      	ldr	r3, [pc, #40]	; (800207c <MX_TIM14_Init+0x40>)
 8002054:	f241 726f 	movw	r2, #5999	; 0x176f
 8002058:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800205a:	4b08      	ldr	r3, [pc, #32]	; (800207c <MX_TIM14_Init+0x40>)
 800205c:	2200      	movs	r2, #0
 800205e:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002060:	4b06      	ldr	r3, [pc, #24]	; (800207c <MX_TIM14_Init+0x40>)
 8002062:	2200      	movs	r2, #0
 8002064:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8002066:	4805      	ldr	r0, [pc, #20]	; (800207c <MX_TIM14_Init+0x40>)
 8002068:	f004 f833 	bl	80060d2 <HAL_TIM_Base_Init>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8002072:	f7ff fd81 	bl	8001b78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8002076:	bf00      	nop
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	200006a0 	.word	0x200006a0
 8002080:	40002000 	.word	0x40002000

08002084 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b086      	sub	sp, #24
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002094:	d10e      	bne.n	80020b4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002096:	2300      	movs	r3, #0
 8002098:	617b      	str	r3, [r7, #20]
 800209a:	4b20      	ldr	r3, [pc, #128]	; (800211c <HAL_TIM_Base_MspInit+0x98>)
 800209c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800209e:	4a1f      	ldr	r2, [pc, #124]	; (800211c <HAL_TIM_Base_MspInit+0x98>)
 80020a0:	f043 0301 	orr.w	r3, r3, #1
 80020a4:	6413      	str	r3, [r2, #64]	; 0x40
 80020a6:	4b1d      	ldr	r3, [pc, #116]	; (800211c <HAL_TIM_Base_MspInit+0x98>)
 80020a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020aa:	f003 0301 	and.w	r3, r3, #1
 80020ae:	617b      	str	r3, [r7, #20]
 80020b0:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 80020b2:	e02e      	b.n	8002112 <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM3)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a19      	ldr	r2, [pc, #100]	; (8002120 <HAL_TIM_Base_MspInit+0x9c>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d10e      	bne.n	80020dc <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020be:	2300      	movs	r3, #0
 80020c0:	613b      	str	r3, [r7, #16]
 80020c2:	4b16      	ldr	r3, [pc, #88]	; (800211c <HAL_TIM_Base_MspInit+0x98>)
 80020c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c6:	4a15      	ldr	r2, [pc, #84]	; (800211c <HAL_TIM_Base_MspInit+0x98>)
 80020c8:	f043 0302 	orr.w	r3, r3, #2
 80020cc:	6413      	str	r3, [r2, #64]	; 0x40
 80020ce:	4b13      	ldr	r3, [pc, #76]	; (800211c <HAL_TIM_Base_MspInit+0x98>)
 80020d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d2:	f003 0302 	and.w	r3, r3, #2
 80020d6:	613b      	str	r3, [r7, #16]
 80020d8:	693b      	ldr	r3, [r7, #16]
}
 80020da:	e01a      	b.n	8002112 <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM14)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a10      	ldr	r2, [pc, #64]	; (8002124 <HAL_TIM_Base_MspInit+0xa0>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d115      	bne.n	8002112 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80020e6:	2300      	movs	r3, #0
 80020e8:	60fb      	str	r3, [r7, #12]
 80020ea:	4b0c      	ldr	r3, [pc, #48]	; (800211c <HAL_TIM_Base_MspInit+0x98>)
 80020ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ee:	4a0b      	ldr	r2, [pc, #44]	; (800211c <HAL_TIM_Base_MspInit+0x98>)
 80020f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020f4:	6413      	str	r3, [r2, #64]	; 0x40
 80020f6:	4b09      	ldr	r3, [pc, #36]	; (800211c <HAL_TIM_Base_MspInit+0x98>)
 80020f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020fe:	60fb      	str	r3, [r7, #12]
 8002100:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8002102:	2200      	movs	r2, #0
 8002104:	2100      	movs	r1, #0
 8002106:	202d      	movs	r0, #45	; 0x2d
 8002108:	f000 ffd5 	bl	80030b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800210c:	202d      	movs	r0, #45	; 0x2d
 800210e:	f000 ffee 	bl	80030ee <HAL_NVIC_EnableIRQ>
}
 8002112:	bf00      	nop
 8002114:	3718      	adds	r7, #24
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	40023800 	.word	0x40023800
 8002120:	40000400 	.word	0x40000400
 8002124:	40002000 	.word	0x40002000

08002128 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b088      	sub	sp, #32
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002130:	f107 030c 	add.w	r3, r7, #12
 8002134:	2200      	movs	r2, #0
 8002136:	601a      	str	r2, [r3, #0]
 8002138:	605a      	str	r2, [r3, #4]
 800213a:	609a      	str	r2, [r3, #8]
 800213c:	60da      	str	r2, [r3, #12]
 800213e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a12      	ldr	r2, [pc, #72]	; (8002190 <HAL_TIM_MspPostInit+0x68>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d11d      	bne.n	8002186 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800214a:	2300      	movs	r3, #0
 800214c:	60bb      	str	r3, [r7, #8]
 800214e:	4b11      	ldr	r3, [pc, #68]	; (8002194 <HAL_TIM_MspPostInit+0x6c>)
 8002150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002152:	4a10      	ldr	r2, [pc, #64]	; (8002194 <HAL_TIM_MspPostInit+0x6c>)
 8002154:	f043 0302 	orr.w	r3, r3, #2
 8002158:	6313      	str	r3, [r2, #48]	; 0x30
 800215a:	4b0e      	ldr	r3, [pc, #56]	; (8002194 <HAL_TIM_MspPostInit+0x6c>)
 800215c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215e:	f003 0302 	and.w	r3, r3, #2
 8002162:	60bb      	str	r3, [r7, #8]
 8002164:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = M_TIM_MOSFET_CTRL_Pin;
 8002166:	2320      	movs	r3, #32
 8002168:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800216a:	2302      	movs	r3, #2
 800216c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216e:	2300      	movs	r3, #0
 8002170:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002172:	2300      	movs	r3, #0
 8002174:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002176:	2302      	movs	r3, #2
 8002178:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(M_TIM_MOSFET_CTRL_GPIO_Port, &GPIO_InitStruct);
 800217a:	f107 030c 	add.w	r3, r7, #12
 800217e:	4619      	mov	r1, r3
 8002180:	4805      	ldr	r0, [pc, #20]	; (8002198 <HAL_TIM_MspPostInit+0x70>)
 8002182:	f001 fe73 	bl	8003e6c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002186:	bf00      	nop
 8002188:	3720      	adds	r7, #32
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	40000400 	.word	0x40000400
 8002194:	40023800 	.word	0x40023800
 8002198:	40020400 	.word	0x40020400

0800219c <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80021a0:	4b11      	ldr	r3, [pc, #68]	; (80021e8 <MX_USART3_UART_Init+0x4c>)
 80021a2:	4a12      	ldr	r2, [pc, #72]	; (80021ec <MX_USART3_UART_Init+0x50>)
 80021a4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80021a6:	4b10      	ldr	r3, [pc, #64]	; (80021e8 <MX_USART3_UART_Init+0x4c>)
 80021a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80021ac:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80021ae:	4b0e      	ldr	r3, [pc, #56]	; (80021e8 <MX_USART3_UART_Init+0x4c>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80021b4:	4b0c      	ldr	r3, [pc, #48]	; (80021e8 <MX_USART3_UART_Init+0x4c>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80021ba:	4b0b      	ldr	r3, [pc, #44]	; (80021e8 <MX_USART3_UART_Init+0x4c>)
 80021bc:	2200      	movs	r2, #0
 80021be:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80021c0:	4b09      	ldr	r3, [pc, #36]	; (80021e8 <MX_USART3_UART_Init+0x4c>)
 80021c2:	220c      	movs	r2, #12
 80021c4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021c6:	4b08      	ldr	r3, [pc, #32]	; (80021e8 <MX_USART3_UART_Init+0x4c>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80021cc:	4b06      	ldr	r3, [pc, #24]	; (80021e8 <MX_USART3_UART_Init+0x4c>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80021d2:	4805      	ldr	r0, [pc, #20]	; (80021e8 <MX_USART3_UART_Init+0x4c>)
 80021d4:	f005 f9d8 	bl	8007588 <HAL_UART_Init>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d001      	beq.n	80021e2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80021de:	f7ff fccb 	bl	8001b78 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80021e2:	bf00      	nop
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	200006e8 	.word	0x200006e8
 80021ec:	40004800 	.word	0x40004800

080021f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b08a      	sub	sp, #40	; 0x28
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021f8:	f107 0314 	add.w	r3, r7, #20
 80021fc:	2200      	movs	r2, #0
 80021fe:	601a      	str	r2, [r3, #0]
 8002200:	605a      	str	r2, [r3, #4]
 8002202:	609a      	str	r2, [r3, #8]
 8002204:	60da      	str	r2, [r3, #12]
 8002206:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a31      	ldr	r2, [pc, #196]	; (80022d4 <HAL_UART_MspInit+0xe4>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d15b      	bne.n	80022ca <HAL_UART_MspInit+0xda>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002212:	2300      	movs	r3, #0
 8002214:	613b      	str	r3, [r7, #16]
 8002216:	4b30      	ldr	r3, [pc, #192]	; (80022d8 <HAL_UART_MspInit+0xe8>)
 8002218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221a:	4a2f      	ldr	r2, [pc, #188]	; (80022d8 <HAL_UART_MspInit+0xe8>)
 800221c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002220:	6413      	str	r3, [r2, #64]	; 0x40
 8002222:	4b2d      	ldr	r3, [pc, #180]	; (80022d8 <HAL_UART_MspInit+0xe8>)
 8002224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002226:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800222a:	613b      	str	r3, [r7, #16]
 800222c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800222e:	2300      	movs	r3, #0
 8002230:	60fb      	str	r3, [r7, #12]
 8002232:	4b29      	ldr	r3, [pc, #164]	; (80022d8 <HAL_UART_MspInit+0xe8>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002236:	4a28      	ldr	r2, [pc, #160]	; (80022d8 <HAL_UART_MspInit+0xe8>)
 8002238:	f043 0304 	orr.w	r3, r3, #4
 800223c:	6313      	str	r3, [r2, #48]	; 0x30
 800223e:	4b26      	ldr	r3, [pc, #152]	; (80022d8 <HAL_UART_MspInit+0xe8>)
 8002240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002242:	f003 0304 	and.w	r3, r3, #4
 8002246:	60fb      	str	r3, [r7, #12]
 8002248:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = M_UART_DBG_TX_Pin|M_UART_DBG_RX_Pin;
 800224a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800224e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002250:	2302      	movs	r3, #2
 8002252:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002254:	2300      	movs	r3, #0
 8002256:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002258:	2303      	movs	r3, #3
 800225a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800225c:	2307      	movs	r3, #7
 800225e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002260:	f107 0314 	add.w	r3, r7, #20
 8002264:	4619      	mov	r1, r3
 8002266:	481d      	ldr	r0, [pc, #116]	; (80022dc <HAL_UART_MspInit+0xec>)
 8002268:	f001 fe00 	bl	8003e6c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 800226c:	4b1c      	ldr	r3, [pc, #112]	; (80022e0 <HAL_UART_MspInit+0xf0>)
 800226e:	4a1d      	ldr	r2, [pc, #116]	; (80022e4 <HAL_UART_MspInit+0xf4>)
 8002270:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8002272:	4b1b      	ldr	r3, [pc, #108]	; (80022e0 <HAL_UART_MspInit+0xf0>)
 8002274:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002278:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800227a:	4b19      	ldr	r3, [pc, #100]	; (80022e0 <HAL_UART_MspInit+0xf0>)
 800227c:	2200      	movs	r2, #0
 800227e:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002280:	4b17      	ldr	r3, [pc, #92]	; (80022e0 <HAL_UART_MspInit+0xf0>)
 8002282:	2200      	movs	r2, #0
 8002284:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002286:	4b16      	ldr	r3, [pc, #88]	; (80022e0 <HAL_UART_MspInit+0xf0>)
 8002288:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800228c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800228e:	4b14      	ldr	r3, [pc, #80]	; (80022e0 <HAL_UART_MspInit+0xf0>)
 8002290:	2200      	movs	r2, #0
 8002292:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002294:	4b12      	ldr	r3, [pc, #72]	; (80022e0 <HAL_UART_MspInit+0xf0>)
 8002296:	2200      	movs	r2, #0
 8002298:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800229a:	4b11      	ldr	r3, [pc, #68]	; (80022e0 <HAL_UART_MspInit+0xf0>)
 800229c:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022a0:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80022a2:	4b0f      	ldr	r3, [pc, #60]	; (80022e0 <HAL_UART_MspInit+0xf0>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022a8:	4b0d      	ldr	r3, [pc, #52]	; (80022e0 <HAL_UART_MspInit+0xf0>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80022ae:	480c      	ldr	r0, [pc, #48]	; (80022e0 <HAL_UART_MspInit+0xf0>)
 80022b0:	f000 ff38 	bl	8003124 <HAL_DMA_Init>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d001      	beq.n	80022be <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80022ba:	f7ff fc5d 	bl	8001b78 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4a07      	ldr	r2, [pc, #28]	; (80022e0 <HAL_UART_MspInit+0xf0>)
 80022c2:	639a      	str	r2, [r3, #56]	; 0x38
 80022c4:	4a06      	ldr	r2, [pc, #24]	; (80022e0 <HAL_UART_MspInit+0xf0>)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80022ca:	bf00      	nop
 80022cc:	3728      	adds	r7, #40	; 0x28
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	40004800 	.word	0x40004800
 80022d8:	40023800 	.word	0x40023800
 80022dc:	40020800 	.word	0x40020800
 80022e0:	2000072c 	.word	0x2000072c
 80022e4:	40026028 	.word	0x40026028

080022e8 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART3)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a0b      	ldr	r2, [pc, #44]	; (8002324 <HAL_UART_MspDeInit+0x3c>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d10f      	bne.n	800231a <HAL_UART_MspDeInit+0x32>
  {
  /* USER CODE BEGIN USART3_MspDeInit 0 */

  /* USER CODE END USART3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART3_CLK_DISABLE();
 80022fa:	4b0b      	ldr	r3, [pc, #44]	; (8002328 <HAL_UART_MspDeInit+0x40>)
 80022fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fe:	4a0a      	ldr	r2, [pc, #40]	; (8002328 <HAL_UART_MspDeInit+0x40>)
 8002300:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002304:	6413      	str	r3, [r2, #64]	; 0x40

    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    HAL_GPIO_DeInit(GPIOC, M_UART_DBG_TX_Pin|M_UART_DBG_RX_Pin);
 8002306:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800230a:	4808      	ldr	r0, [pc, #32]	; (800232c <HAL_UART_MspDeInit+0x44>)
 800230c:	f001 ff4c 	bl	80041a8 <HAL_GPIO_DeInit>

    /* USART3 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002314:	4618      	mov	r0, r3
 8002316:	f000 ffb3 	bl	8003280 <HAL_DMA_DeInit>
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }
}
 800231a:	bf00      	nop
 800231c:	3708      	adds	r7, #8
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	40004800 	.word	0x40004800
 8002328:	40023800 	.word	0x40023800
 800232c:	40020800 	.word	0x40020800

08002330 <Reset_Handler>:
 8002330:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002368 <LoopFillZerobss+0x12>
 8002334:	480d      	ldr	r0, [pc, #52]	; (800236c <LoopFillZerobss+0x16>)
 8002336:	490e      	ldr	r1, [pc, #56]	; (8002370 <LoopFillZerobss+0x1a>)
 8002338:	4a0e      	ldr	r2, [pc, #56]	; (8002374 <LoopFillZerobss+0x1e>)
 800233a:	2300      	movs	r3, #0
 800233c:	e002      	b.n	8002344 <LoopCopyDataInit>

0800233e <CopyDataInit>:
 800233e:	58d4      	ldr	r4, [r2, r3]
 8002340:	50c4      	str	r4, [r0, r3]
 8002342:	3304      	adds	r3, #4

08002344 <LoopCopyDataInit>:
 8002344:	18c4      	adds	r4, r0, r3
 8002346:	428c      	cmp	r4, r1
 8002348:	d3f9      	bcc.n	800233e <CopyDataInit>
 800234a:	4a0b      	ldr	r2, [pc, #44]	; (8002378 <LoopFillZerobss+0x22>)
 800234c:	4c0b      	ldr	r4, [pc, #44]	; (800237c <LoopFillZerobss+0x26>)
 800234e:	2300      	movs	r3, #0
 8002350:	e001      	b.n	8002356 <LoopFillZerobss>

08002352 <FillZerobss>:
 8002352:	6013      	str	r3, [r2, #0]
 8002354:	3204      	adds	r2, #4

08002356 <LoopFillZerobss>:
 8002356:	42a2      	cmp	r2, r4
 8002358:	d3fb      	bcc.n	8002352 <FillZerobss>
 800235a:	f7ff fd63 	bl	8001e24 <SystemInit>
 800235e:	f00f fe6d 	bl	801203c <__libc_init_array>
 8002362:	f7ff fba3 	bl	8001aac <main>
 8002366:	4770      	bx	lr
 8002368:	20020000 	.word	0x20020000
 800236c:	20000000 	.word	0x20000000
 8002370:	200004e0 	.word	0x200004e0
 8002374:	08031434 	.word	0x08031434
 8002378:	20000500 	.word	0x20000500
 800237c:	2000e79c 	.word	0x2000e79c

08002380 <CAN1_RX0_IRQHandler>:
 8002380:	e7fe      	b.n	8002380 <CAN1_RX0_IRQHandler>
	...

08002384 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002388:	4b0e      	ldr	r3, [pc, #56]	; (80023c4 <HAL_Init+0x40>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a0d      	ldr	r2, [pc, #52]	; (80023c4 <HAL_Init+0x40>)
 800238e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002392:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8002394:	4b0b      	ldr	r3, [pc, #44]	; (80023c4 <HAL_Init+0x40>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a0a      	ldr	r2, [pc, #40]	; (80023c4 <HAL_Init+0x40>)
 800239a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800239e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023a0:	4b08      	ldr	r3, [pc, #32]	; (80023c4 <HAL_Init+0x40>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a07      	ldr	r2, [pc, #28]	; (80023c4 <HAL_Init+0x40>)
 80023a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023ac:	2003      	movs	r0, #3
 80023ae:	f000 fe77 	bl	80030a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023b2:	200f      	movs	r0, #15
 80023b4:	f000 f808 	bl	80023c8 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80023b8:	f7ff fbe4 	bl	8001b84 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80023bc:	2300      	movs	r3, #0
}
 80023be:	4618      	mov	r0, r3
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	40023c00 	.word	0x40023c00

080023c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023d0:	4b12      	ldr	r3, [pc, #72]	; (800241c <HAL_InitTick+0x54>)
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	4b12      	ldr	r3, [pc, #72]	; (8002420 <HAL_InitTick+0x58>)
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	4619      	mov	r1, r3
 80023da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023de:	fbb3 f3f1 	udiv	r3, r3, r1
 80023e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023e6:	4618      	mov	r0, r3
 80023e8:	f000 fe8f 	bl	800310a <HAL_SYSTICK_Config>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e00e      	b.n	8002414 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2b0f      	cmp	r3, #15
 80023fa:	d80a      	bhi.n	8002412 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023fc:	2200      	movs	r2, #0
 80023fe:	6879      	ldr	r1, [r7, #4]
 8002400:	f04f 30ff 	mov.w	r0, #4294967295
 8002404:	f000 fe57 	bl	80030b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002408:	4a06      	ldr	r2, [pc, #24]	; (8002424 <HAL_InitTick+0x5c>)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800240e:	2300      	movs	r3, #0
 8002410:	e000      	b.n	8002414 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
}
 8002414:	4618      	mov	r0, r3
 8002416:	3708      	adds	r7, #8
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	20000000 	.word	0x20000000
 8002420:	20000008 	.word	0x20000008
 8002424:	20000004 	.word	0x20000004

08002428 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800242c:	4b05      	ldr	r3, [pc, #20]	; (8002444 <HAL_IncTick+0x1c>)
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	461a      	mov	r2, r3
 8002432:	4b05      	ldr	r3, [pc, #20]	; (8002448 <HAL_IncTick+0x20>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4413      	add	r3, r2
 8002438:	4a03      	ldr	r2, [pc, #12]	; (8002448 <HAL_IncTick+0x20>)
 800243a:	6013      	str	r3, [r2, #0]
}
 800243c:	bf00      	nop
 800243e:	46bd      	mov	sp, r7
 8002440:	bc80      	pop	{r7}
 8002442:	4770      	bx	lr
 8002444:	20000008 	.word	0x20000008
 8002448:	2000078c 	.word	0x2000078c

0800244c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  return uwTick;
 8002450:	4b02      	ldr	r3, [pc, #8]	; (800245c <HAL_GetTick+0x10>)
 8002452:	681b      	ldr	r3, [r3, #0]
}
 8002454:	4618      	mov	r0, r3
 8002456:	46bd      	mov	sp, r7
 8002458:	bc80      	pop	{r7}
 800245a:	4770      	bx	lr
 800245c:	2000078c 	.word	0x2000078c

08002460 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002468:	f7ff fff0 	bl	800244c <HAL_GetTick>
 800246c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002478:	d005      	beq.n	8002486 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800247a:	4b0a      	ldr	r3, [pc, #40]	; (80024a4 <HAL_Delay+0x44>)
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	461a      	mov	r2, r3
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	4413      	add	r3, r2
 8002484:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002486:	bf00      	nop
 8002488:	f7ff ffe0 	bl	800244c <HAL_GetTick>
 800248c:	4602      	mov	r2, r0
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	68fa      	ldr	r2, [r7, #12]
 8002494:	429a      	cmp	r2, r3
 8002496:	d8f7      	bhi.n	8002488 <HAL_Delay+0x28>
  {
  }
}
 8002498:	bf00      	nop
 800249a:	bf00      	nop
 800249c:	3710      	adds	r7, #16
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	20000008 	.word	0x20000008

080024a8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024b0:	2300      	movs	r3, #0
 80024b2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d101      	bne.n	80024be <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e033      	b.n	8002526 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d109      	bne.n	80024da <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80024c6:	6878      	ldr	r0, [r7, #4]
 80024c8:	f7ff f8a2 	bl	8001610 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2200      	movs	r2, #0
 80024d0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2200      	movs	r2, #0
 80024d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024de:	f003 0310 	and.w	r3, r3, #16
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d118      	bne.n	8002518 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ea:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80024ee:	f023 0302 	bic.w	r3, r3, #2
 80024f2:	f043 0202 	orr.w	r2, r3, #2
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f000 fb72 	bl	8002be4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2200      	movs	r2, #0
 8002504:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800250a:	f023 0303 	bic.w	r3, r3, #3
 800250e:	f043 0201 	orr.w	r2, r3, #1
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	641a      	str	r2, [r3, #64]	; 0x40
 8002516:	e001      	b.n	800251c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002518:	2301      	movs	r3, #1
 800251a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2200      	movs	r2, #0
 8002520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002524:	7bfb      	ldrb	r3, [r7, #15]
}
 8002526:	4618      	mov	r0, r3
 8002528:	3710      	adds	r7, #16
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}

0800252e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800252e:	b580      	push	{r7, lr}
 8002530:	b084      	sub	sp, #16
 8002532:	af00      	add	r7, sp, #0
 8002534:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002536:	2300      	movs	r3, #0
 8002538:	60fb      	str	r3, [r7, #12]
 800253a:	2300      	movs	r3, #0
 800253c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f003 0302 	and.w	r3, r3, #2
 8002548:	2b02      	cmp	r3, #2
 800254a:	bf0c      	ite	eq
 800254c:	2301      	moveq	r3, #1
 800254e:	2300      	movne	r3, #0
 8002550:	b2db      	uxtb	r3, r3
 8002552:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	f003 0320 	and.w	r3, r3, #32
 800255e:	2b20      	cmp	r3, #32
 8002560:	bf0c      	ite	eq
 8002562:	2301      	moveq	r3, #1
 8002564:	2300      	movne	r3, #0
 8002566:	b2db      	uxtb	r3, r3
 8002568:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d049      	beq.n	8002604 <HAL_ADC_IRQHandler+0xd6>
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d046      	beq.n	8002604 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800257a:	f003 0310 	and.w	r3, r3, #16
 800257e:	2b00      	cmp	r3, #0
 8002580:	d105      	bne.n	800258e <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002586:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002598:	2b00      	cmp	r3, #0
 800259a:	d12b      	bne.n	80025f4 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d127      	bne.n	80025f4 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025aa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d006      	beq.n	80025c0 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d119      	bne.n	80025f4 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	685a      	ldr	r2, [r3, #4]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f022 0220 	bic.w	r2, r2, #32
 80025ce:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d105      	bne.n	80025f4 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ec:	f043 0201 	orr.w	r2, r3, #1
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80025f4:	6878      	ldr	r0, [r7, #4]
 80025f6:	f009 fa45 	bl	800ba84 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f06f 0212 	mvn.w	r2, #18
 8002602:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 0304 	and.w	r3, r3, #4
 800260e:	2b04      	cmp	r3, #4
 8002610:	bf0c      	ite	eq
 8002612:	2301      	moveq	r3, #1
 8002614:	2300      	movne	r3, #0
 8002616:	b2db      	uxtb	r3, r3
 8002618:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002624:	2b80      	cmp	r3, #128	; 0x80
 8002626:	bf0c      	ite	eq
 8002628:	2301      	moveq	r3, #1
 800262a:	2300      	movne	r3, #0
 800262c:	b2db      	uxtb	r3, r3
 800262e:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d057      	beq.n	80026e6 <HAL_ADC_IRQHandler+0x1b8>
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d054      	beq.n	80026e6 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002640:	f003 0310 	and.w	r3, r3, #16
 8002644:	2b00      	cmp	r3, #0
 8002646:	d105      	bne.n	8002654 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800264c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d139      	bne.n	80026d6 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002668:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800266c:	2b00      	cmp	r3, #0
 800266e:	d006      	beq.n	800267e <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800267a:	2b00      	cmp	r3, #0
 800267c:	d12b      	bne.n	80026d6 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002688:	2b00      	cmp	r3, #0
 800268a:	d124      	bne.n	80026d6 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002696:	2b00      	cmp	r3, #0
 8002698:	d11d      	bne.n	80026d6 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d119      	bne.n	80026d6 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	685a      	ldr	r2, [r3, #4]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80026b0:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d105      	bne.n	80026d6 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ce:	f043 0201 	orr.w	r2, r3, #1
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	f000 fc0c 	bl	8002ef4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f06f 020c 	mvn.w	r2, #12
 80026e4:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 0301 	and.w	r3, r3, #1
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	bf0c      	ite	eq
 80026f4:	2301      	moveq	r3, #1
 80026f6:	2300      	movne	r3, #0
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002706:	2b40      	cmp	r3, #64	; 0x40
 8002708:	bf0c      	ite	eq
 800270a:	2301      	moveq	r3, #1
 800270c:	2300      	movne	r3, #0
 800270e:	b2db      	uxtb	r3, r3
 8002710:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d017      	beq.n	8002748 <HAL_ADC_IRQHandler+0x21a>
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d014      	beq.n	8002748 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 0301 	and.w	r3, r3, #1
 8002728:	2b01      	cmp	r3, #1
 800272a:	d10d      	bne.n	8002748 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002730:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	f000 f920 	bl	800297e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f06f 0201 	mvn.w	r2, #1
 8002746:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0320 	and.w	r3, r3, #32
 8002752:	2b20      	cmp	r3, #32
 8002754:	bf0c      	ite	eq
 8002756:	2301      	moveq	r3, #1
 8002758:	2300      	movne	r3, #0
 800275a:	b2db      	uxtb	r3, r3
 800275c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002768:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800276c:	bf0c      	ite	eq
 800276e:	2301      	moveq	r3, #1
 8002770:	2300      	movne	r3, #0
 8002772:	b2db      	uxtb	r3, r3
 8002774:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d015      	beq.n	80027a8 <HAL_ADC_IRQHandler+0x27a>
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d012      	beq.n	80027a8 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F2, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002786:	f043 0202 	orr.w	r2, r3, #2
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f06f 0220 	mvn.w	r2, #32
 8002796:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f000 f8f9 	bl	8002990 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f06f 0220 	mvn.w	r2, #32
 80027a6:	601a      	str	r2, [r3, #0]
  }
}
 80027a8:	bf00      	nop
 80027aa:	3710      	adds	r7, #16
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}

080027b0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b086      	sub	sp, #24
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	60b9      	str	r1, [r7, #8]
 80027ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80027bc:	2300      	movs	r3, #0
 80027be:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d101      	bne.n	80027ce <HAL_ADC_Start_DMA+0x1e>
 80027ca:	2302      	movs	r3, #2
 80027cc:	e0bc      	b.n	8002948 <HAL_ADC_Start_DMA+0x198>
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2201      	movs	r2, #1
 80027d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	f003 0301 	and.w	r3, r3, #1
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	d018      	beq.n	8002816 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	689a      	ldr	r2, [r3, #8]
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f042 0201 	orr.w	r2, r2, #1
 80027f2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80027f4:	4b56      	ldr	r3, [pc, #344]	; (8002950 <HAL_ADC_Start_DMA+0x1a0>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a56      	ldr	r2, [pc, #344]	; (8002954 <HAL_ADC_Start_DMA+0x1a4>)
 80027fa:	fba2 2303 	umull	r2, r3, r2, r3
 80027fe:	0c9a      	lsrs	r2, r3, #18
 8002800:	4613      	mov	r3, r2
 8002802:	005b      	lsls	r3, r3, #1
 8002804:	4413      	add	r3, r2
 8002806:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 8002808:	e002      	b.n	8002810 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	3b01      	subs	r3, #1
 800280e:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d1f9      	bne.n	800280a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	f003 0301 	and.w	r3, r3, #1
 8002820:	2b01      	cmp	r3, #1
 8002822:	f040 8084 	bne.w	800292e <HAL_ADC_Start_DMA+0x17e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800282a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800282e:	f023 0301 	bic.w	r3, r3, #1
 8002832:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002844:	2b00      	cmp	r3, #0
 8002846:	d007      	beq.n	8002858 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800284c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002850:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800285c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002860:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002864:	d106      	bne.n	8002874 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800286a:	f023 0206 	bic.w	r2, r3, #6
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	645a      	str	r2, [r3, #68]	; 0x44
 8002872:	e002      	b.n	800287a <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2200      	movs	r2, #0
 8002878:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2200      	movs	r2, #0
 800287e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002886:	4a34      	ldr	r2, [pc, #208]	; (8002958 <HAL_ADC_Start_DMA+0x1a8>)
 8002888:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800288e:	4a33      	ldr	r2, [pc, #204]	; (800295c <HAL_ADC_Start_DMA+0x1ac>)
 8002890:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002896:	4a32      	ldr	r2, [pc, #200]	; (8002960 <HAL_ADC_Start_DMA+0x1b0>)
 8002898:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80028a2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	685a      	ldr	r2, [r3, #4]
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80028b2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	689a      	ldr	r2, [r3, #8]
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80028c2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	334c      	adds	r3, #76	; 0x4c
 80028ce:	4619      	mov	r1, r3
 80028d0:	68ba      	ldr	r2, [r7, #8]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	f000 fd32 	bl	800333c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80028d8:	4b22      	ldr	r3, [pc, #136]	; (8002964 <HAL_ADC_Start_DMA+0x1b4>)
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	f003 031f 	and.w	r3, r3, #31
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d10f      	bne.n	8002904 <HAL_ADC_Start_DMA+0x154>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d129      	bne.n	8002946 <HAL_ADC_Start_DMA+0x196>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	689a      	ldr	r2, [r3, #8]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002900:	609a      	str	r2, [r3, #8]
 8002902:	e020      	b.n	8002946 <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a17      	ldr	r2, [pc, #92]	; (8002968 <HAL_ADC_Start_DMA+0x1b8>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d11b      	bne.n	8002946 <HAL_ADC_Start_DMA+0x196>
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002918:	2b00      	cmp	r3, #0
 800291a:	d114      	bne.n	8002946 <HAL_ADC_Start_DMA+0x196>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	689a      	ldr	r2, [r3, #8]
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800292a:	609a      	str	r2, [r3, #8]
 800292c:	e00b      	b.n	8002946 <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002932:	f043 0210 	orr.w	r2, r3, #16
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800293e:	f043 0201 	orr.w	r2, r3, #1
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002946:	2300      	movs	r3, #0
}
 8002948:	4618      	mov	r0, r3
 800294a:	3718      	adds	r7, #24
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}
 8002950:	20000000 	.word	0x20000000
 8002954:	431bde83 	.word	0x431bde83
 8002958:	08002df1 	.word	0x08002df1
 800295c:	08002eab 	.word	0x08002eab
 8002960:	08002ec7 	.word	0x08002ec7
 8002964:	40012300 	.word	0x40012300
 8002968:	40012000 	.word	0x40012000

0800296c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002974:	bf00      	nop
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	bc80      	pop	{r7}
 800297c:	4770      	bx	lr

0800297e <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800297e:	b480      	push	{r7}
 8002980:	b083      	sub	sp, #12
 8002982:	af00      	add	r7, sp, #0
 8002984:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002986:	bf00      	nop
 8002988:	370c      	adds	r7, #12
 800298a:	46bd      	mov	sp, r7
 800298c:	bc80      	pop	{r7}
 800298e:	4770      	bx	lr

08002990 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002998:	bf00      	nop
 800299a:	370c      	adds	r7, #12
 800299c:	46bd      	mov	sp, r7
 800299e:	bc80      	pop	{r7}
 80029a0:	4770      	bx	lr
	...

080029a4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b085      	sub	sp, #20
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
 80029ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80029ae:	2300      	movs	r3, #0
 80029b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029b8:	2b01      	cmp	r3, #1
 80029ba:	d101      	bne.n	80029c0 <HAL_ADC_ConfigChannel+0x1c>
 80029bc:	2302      	movs	r3, #2
 80029be:	e103      	b.n	8002bc8 <HAL_ADC_ConfigChannel+0x224>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2201      	movs	r2, #1
 80029c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	2b09      	cmp	r3, #9
 80029ce:	d925      	bls.n	8002a1c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	68d9      	ldr	r1, [r3, #12]
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	b29b      	uxth	r3, r3
 80029dc:	461a      	mov	r2, r3
 80029de:	4613      	mov	r3, r2
 80029e0:	005b      	lsls	r3, r3, #1
 80029e2:	4413      	add	r3, r2
 80029e4:	3b1e      	subs	r3, #30
 80029e6:	2207      	movs	r2, #7
 80029e8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ec:	43da      	mvns	r2, r3
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	400a      	ands	r2, r1
 80029f4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	68d9      	ldr	r1, [r3, #12]
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	689a      	ldr	r2, [r3, #8]
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	b29b      	uxth	r3, r3
 8002a06:	4618      	mov	r0, r3
 8002a08:	4603      	mov	r3, r0
 8002a0a:	005b      	lsls	r3, r3, #1
 8002a0c:	4403      	add	r3, r0
 8002a0e:	3b1e      	subs	r3, #30
 8002a10:	409a      	lsls	r2, r3
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	430a      	orrs	r2, r1
 8002a18:	60da      	str	r2, [r3, #12]
 8002a1a:	e022      	b.n	8002a62 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	6919      	ldr	r1, [r3, #16]
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	b29b      	uxth	r3, r3
 8002a28:	461a      	mov	r2, r3
 8002a2a:	4613      	mov	r3, r2
 8002a2c:	005b      	lsls	r3, r3, #1
 8002a2e:	4413      	add	r3, r2
 8002a30:	2207      	movs	r2, #7
 8002a32:	fa02 f303 	lsl.w	r3, r2, r3
 8002a36:	43da      	mvns	r2, r3
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	400a      	ands	r2, r1
 8002a3e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	6919      	ldr	r1, [r3, #16]
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	689a      	ldr	r2, [r3, #8]
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	b29b      	uxth	r3, r3
 8002a50:	4618      	mov	r0, r3
 8002a52:	4603      	mov	r3, r0
 8002a54:	005b      	lsls	r3, r3, #1
 8002a56:	4403      	add	r3, r0
 8002a58:	409a      	lsls	r2, r3
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	430a      	orrs	r2, r1
 8002a60:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	2b06      	cmp	r3, #6
 8002a68:	d824      	bhi.n	8002ab4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	685a      	ldr	r2, [r3, #4]
 8002a74:	4613      	mov	r3, r2
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	4413      	add	r3, r2
 8002a7a:	3b05      	subs	r3, #5
 8002a7c:	221f      	movs	r2, #31
 8002a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a82:	43da      	mvns	r2, r3
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	400a      	ands	r2, r1
 8002a8a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	b29b      	uxth	r3, r3
 8002a98:	4618      	mov	r0, r3
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	685a      	ldr	r2, [r3, #4]
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	009b      	lsls	r3, r3, #2
 8002aa2:	4413      	add	r3, r2
 8002aa4:	3b05      	subs	r3, #5
 8002aa6:	fa00 f203 	lsl.w	r2, r0, r3
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	430a      	orrs	r2, r1
 8002ab0:	635a      	str	r2, [r3, #52]	; 0x34
 8002ab2:	e04c      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	2b0c      	cmp	r3, #12
 8002aba:	d824      	bhi.n	8002b06 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	685a      	ldr	r2, [r3, #4]
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	4413      	add	r3, r2
 8002acc:	3b23      	subs	r3, #35	; 0x23
 8002ace:	221f      	movs	r2, #31
 8002ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad4:	43da      	mvns	r2, r3
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	400a      	ands	r2, r1
 8002adc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	b29b      	uxth	r3, r3
 8002aea:	4618      	mov	r0, r3
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	685a      	ldr	r2, [r3, #4]
 8002af0:	4613      	mov	r3, r2
 8002af2:	009b      	lsls	r3, r3, #2
 8002af4:	4413      	add	r3, r2
 8002af6:	3b23      	subs	r3, #35	; 0x23
 8002af8:	fa00 f203 	lsl.w	r2, r0, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	430a      	orrs	r2, r1
 8002b02:	631a      	str	r2, [r3, #48]	; 0x30
 8002b04:	e023      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	685a      	ldr	r2, [r3, #4]
 8002b10:	4613      	mov	r3, r2
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	4413      	add	r3, r2
 8002b16:	3b41      	subs	r3, #65	; 0x41
 8002b18:	221f      	movs	r2, #31
 8002b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1e:	43da      	mvns	r2, r3
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	400a      	ands	r2, r1
 8002b26:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	b29b      	uxth	r3, r3
 8002b34:	4618      	mov	r0, r3
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	685a      	ldr	r2, [r3, #4]
 8002b3a:	4613      	mov	r3, r2
 8002b3c:	009b      	lsls	r3, r3, #2
 8002b3e:	4413      	add	r3, r2
 8002b40:	3b41      	subs	r3, #65	; 0x41
 8002b42:	fa00 f203 	lsl.w	r2, r0, r3
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	430a      	orrs	r2, r1
 8002b4c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a20      	ldr	r2, [pc, #128]	; (8002bd4 <HAL_ADC_ConfigChannel+0x230>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d109      	bne.n	8002b6c <HAL_ADC_ConfigChannel+0x1c8>
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	2b12      	cmp	r3, #18
 8002b5e:	d105      	bne.n	8002b6c <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002b60:	4b1d      	ldr	r3, [pc, #116]	; (8002bd8 <HAL_ADC_ConfigChannel+0x234>)
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	4a1c      	ldr	r2, [pc, #112]	; (8002bd8 <HAL_ADC_ConfigChannel+0x234>)
 8002b66:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002b6a:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a18      	ldr	r2, [pc, #96]	; (8002bd4 <HAL_ADC_ConfigChannel+0x230>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d123      	bne.n	8002bbe <HAL_ADC_ConfigChannel+0x21a>
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	2b10      	cmp	r3, #16
 8002b7c:	d003      	beq.n	8002b86 <HAL_ADC_ConfigChannel+0x1e2>
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	2b11      	cmp	r3, #17
 8002b84:	d11b      	bne.n	8002bbe <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002b86:	4b14      	ldr	r3, [pc, #80]	; (8002bd8 <HAL_ADC_ConfigChannel+0x234>)
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	4a13      	ldr	r2, [pc, #76]	; (8002bd8 <HAL_ADC_ConfigChannel+0x234>)
 8002b8c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002b90:	6053      	str	r3, [r2, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	2b10      	cmp	r3, #16
 8002b98:	d111      	bne.n	8002bbe <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002b9a:	4b10      	ldr	r3, [pc, #64]	; (8002bdc <HAL_ADC_ConfigChannel+0x238>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a10      	ldr	r2, [pc, #64]	; (8002be0 <HAL_ADC_ConfigChannel+0x23c>)
 8002ba0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ba4:	0c9a      	lsrs	r2, r3, #18
 8002ba6:	4613      	mov	r3, r2
 8002ba8:	009b      	lsls	r3, r3, #2
 8002baa:	4413      	add	r3, r2
 8002bac:	005b      	lsls	r3, r3, #1
 8002bae:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8002bb0:	e002      	b.n	8002bb8 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	3b01      	subs	r3, #1
 8002bb6:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d1f9      	bne.n	8002bb2 <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002bc6:	2300      	movs	r3, #0
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3714      	adds	r7, #20
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bc80      	pop	{r7}
 8002bd0:	4770      	bx	lr
 8002bd2:	bf00      	nop
 8002bd4:	40012000 	.word	0x40012000
 8002bd8:	40012300 	.word	0x40012300
 8002bdc:	20000000 	.word	0x20000000
 8002be0:	431bde83 	.word	0x431bde83

08002be4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b085      	sub	sp, #20
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002bec:	4b7e      	ldr	r3, [pc, #504]	; (8002de8 <ADC_Init+0x204>)
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	4a7d      	ldr	r2, [pc, #500]	; (8002de8 <ADC_Init+0x204>)
 8002bf2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002bf6:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002bf8:	4b7b      	ldr	r3, [pc, #492]	; (8002de8 <ADC_Init+0x204>)
 8002bfa:	685a      	ldr	r2, [r3, #4]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	4979      	ldr	r1, [pc, #484]	; (8002de8 <ADC_Init+0x204>)
 8002c02:	4313      	orrs	r3, r2
 8002c04:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	685a      	ldr	r2, [r3, #4]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c14:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	6859      	ldr	r1, [r3, #4]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	691b      	ldr	r3, [r3, #16]
 8002c20:	021a      	lsls	r2, r3, #8
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	430a      	orrs	r2, r1
 8002c28:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	685a      	ldr	r2, [r3, #4]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002c38:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	6859      	ldr	r1, [r3, #4]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	689a      	ldr	r2, [r3, #8]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	430a      	orrs	r2, r1
 8002c4a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	689a      	ldr	r2, [r3, #8]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c5a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	6899      	ldr	r1, [r3, #8]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	68da      	ldr	r2, [r3, #12]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	430a      	orrs	r2, r1
 8002c6c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c72:	4a5e      	ldr	r2, [pc, #376]	; (8002dec <ADC_Init+0x208>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d022      	beq.n	8002cbe <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	689a      	ldr	r2, [r3, #8]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002c86:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	6899      	ldr	r1, [r3, #8]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	430a      	orrs	r2, r1
 8002c98:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	689a      	ldr	r2, [r3, #8]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002ca8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	6899      	ldr	r1, [r3, #8]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	609a      	str	r2, [r3, #8]
 8002cbc:	e00f      	b.n	8002cde <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	689a      	ldr	r2, [r3, #8]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002ccc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	689a      	ldr	r2, [r3, #8]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002cdc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	689a      	ldr	r2, [r3, #8]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f022 0202 	bic.w	r2, r2, #2
 8002cec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	6899      	ldr	r1, [r3, #8]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	7e1b      	ldrb	r3, [r3, #24]
 8002cf8:	005a      	lsls	r2, r3, #1
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	430a      	orrs	r2, r1
 8002d00:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d027      	beq.n	8002d5c <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	685a      	ldr	r2, [r3, #4]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d1a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	685a      	ldr	r2, [r3, #4]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002d2a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d30:	3b01      	subs	r3, #1
 8002d32:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8002d36:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d38:	68fa      	ldr	r2, [r7, #12]
 8002d3a:	fa92 f2a2 	rbit	r2, r2
 8002d3e:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002d40:	68ba      	ldr	r2, [r7, #8]
 8002d42:	fab2 f282 	clz	r2, r2
 8002d46:	b2d2      	uxtb	r2, r2
 8002d48:	fa03 f102 	lsl.w	r1, r3, r2
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	685a      	ldr	r2, [r3, #4]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	430a      	orrs	r2, r1
 8002d58:	605a      	str	r2, [r3, #4]
 8002d5a:	e007      	b.n	8002d6c <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	685a      	ldr	r2, [r3, #4]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d6a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002d7a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	69db      	ldr	r3, [r3, #28]
 8002d86:	3b01      	subs	r3, #1
 8002d88:	051a      	lsls	r2, r3, #20
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	430a      	orrs	r2, r1
 8002d90:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	689a      	ldr	r2, [r3, #8]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002da0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	6899      	ldr	r1, [r3, #8]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002dae:	025a      	lsls	r2, r3, #9
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	430a      	orrs	r2, r1
 8002db6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	689a      	ldr	r2, [r3, #8]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002dc6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	6899      	ldr	r1, [r3, #8]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	695b      	ldr	r3, [r3, #20]
 8002dd2:	029a      	lsls	r2, r3, #10
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	430a      	orrs	r2, r1
 8002dda:	609a      	str	r2, [r3, #8]
}
 8002ddc:	bf00      	nop
 8002dde:	3714      	adds	r7, #20
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bc80      	pop	{r7}
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	40012300 	.word	0x40012300
 8002dec:	0f000001 	.word	0x0f000001

08002df0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b084      	sub	sp, #16
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dfc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e02:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d13c      	bne.n	8002e84 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d12b      	bne.n	8002e7c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d127      	bne.n	8002e7c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e32:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d006      	beq.n	8002e48 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d119      	bne.n	8002e7c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	685a      	ldr	r2, [r3, #4]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f022 0220 	bic.w	r2, r2, #32
 8002e56:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e68:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d105      	bne.n	8002e7c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e74:	f043 0201 	orr.w	r2, r3, #1
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002e7c:	68f8      	ldr	r0, [r7, #12]
 8002e7e:	f008 fe01 	bl	800ba84 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002e82:	e00e      	b.n	8002ea2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e88:	f003 0310 	and.w	r3, r3, #16
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d003      	beq.n	8002e98 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002e90:	68f8      	ldr	r0, [r7, #12]
 8002e92:	f7ff fd7d 	bl	8002990 <HAL_ADC_ErrorCallback>
}
 8002e96:	e004      	b.n	8002ea2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e9e:	6878      	ldr	r0, [r7, #4]
 8002ea0:	4798      	blx	r3
}
 8002ea2:	bf00      	nop
 8002ea4:	3710      	adds	r7, #16
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}

08002eaa <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002eaa:	b580      	push	{r7, lr}
 8002eac:	b084      	sub	sp, #16
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eb6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002eb8:	68f8      	ldr	r0, [r7, #12]
 8002eba:	f7ff fd57 	bl	800296c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ebe:	bf00      	nop
 8002ec0:	3710      	adds	r7, #16
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}

08002ec6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002ec6:	b580      	push	{r7, lr}
 8002ec8:	b084      	sub	sp, #16
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ed2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	2240      	movs	r2, #64	; 0x40
 8002ed8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ede:	f043 0204 	orr.w	r2, r3, #4
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002ee6:	68f8      	ldr	r0, [r7, #12]
 8002ee8:	f7ff fd52 	bl	8002990 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002eec:	bf00      	nop
 8002eee:	3710      	adds	r7, #16
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}

08002ef4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002efc:	bf00      	nop
 8002efe:	370c      	adds	r7, #12
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bc80      	pop	{r7}
 8002f04:	4770      	bx	lr
	...

08002f08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b085      	sub	sp, #20
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f003 0307 	and.w	r3, r3, #7
 8002f16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f18:	4b0c      	ldr	r3, [pc, #48]	; (8002f4c <__NVIC_SetPriorityGrouping+0x44>)
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f1e:	68ba      	ldr	r2, [r7, #8]
 8002f20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f24:	4013      	ands	r3, r2
 8002f26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f30:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f3a:	4a04      	ldr	r2, [pc, #16]	; (8002f4c <__NVIC_SetPriorityGrouping+0x44>)
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	60d3      	str	r3, [r2, #12]
}
 8002f40:	bf00      	nop
 8002f42:	3714      	adds	r7, #20
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bc80      	pop	{r7}
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop
 8002f4c:	e000ed00 	.word	0xe000ed00

08002f50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f50:	b480      	push	{r7}
 8002f52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f54:	4b04      	ldr	r3, [pc, #16]	; (8002f68 <__NVIC_GetPriorityGrouping+0x18>)
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	0a1b      	lsrs	r3, r3, #8
 8002f5a:	f003 0307 	and.w	r3, r3, #7
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bc80      	pop	{r7}
 8002f64:	4770      	bx	lr
 8002f66:	bf00      	nop
 8002f68:	e000ed00 	.word	0xe000ed00

08002f6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	4603      	mov	r3, r0
 8002f74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	db0b      	blt.n	8002f96 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f7e:	79fb      	ldrb	r3, [r7, #7]
 8002f80:	f003 021f 	and.w	r2, r3, #31
 8002f84:	4906      	ldr	r1, [pc, #24]	; (8002fa0 <__NVIC_EnableIRQ+0x34>)
 8002f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f8a:	095b      	lsrs	r3, r3, #5
 8002f8c:	2001      	movs	r0, #1
 8002f8e:	fa00 f202 	lsl.w	r2, r0, r2
 8002f92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f96:	bf00      	nop
 8002f98:	370c      	adds	r7, #12
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bc80      	pop	{r7}
 8002f9e:	4770      	bx	lr
 8002fa0:	e000e100 	.word	0xe000e100

08002fa4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b083      	sub	sp, #12
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	4603      	mov	r3, r0
 8002fac:	6039      	str	r1, [r7, #0]
 8002fae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	db0a      	blt.n	8002fce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	b2da      	uxtb	r2, r3
 8002fbc:	490c      	ldr	r1, [pc, #48]	; (8002ff0 <__NVIC_SetPriority+0x4c>)
 8002fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fc2:	0112      	lsls	r2, r2, #4
 8002fc4:	b2d2      	uxtb	r2, r2
 8002fc6:	440b      	add	r3, r1
 8002fc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fcc:	e00a      	b.n	8002fe4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	b2da      	uxtb	r2, r3
 8002fd2:	4908      	ldr	r1, [pc, #32]	; (8002ff4 <__NVIC_SetPriority+0x50>)
 8002fd4:	79fb      	ldrb	r3, [r7, #7]
 8002fd6:	f003 030f 	and.w	r3, r3, #15
 8002fda:	3b04      	subs	r3, #4
 8002fdc:	0112      	lsls	r2, r2, #4
 8002fde:	b2d2      	uxtb	r2, r2
 8002fe0:	440b      	add	r3, r1
 8002fe2:	761a      	strb	r2, [r3, #24]
}
 8002fe4:	bf00      	nop
 8002fe6:	370c      	adds	r7, #12
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bc80      	pop	{r7}
 8002fec:	4770      	bx	lr
 8002fee:	bf00      	nop
 8002ff0:	e000e100 	.word	0xe000e100
 8002ff4:	e000ed00 	.word	0xe000ed00

08002ff8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b089      	sub	sp, #36	; 0x24
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	60f8      	str	r0, [r7, #12]
 8003000:	60b9      	str	r1, [r7, #8]
 8003002:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	f003 0307 	and.w	r3, r3, #7
 800300a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	f1c3 0307 	rsb	r3, r3, #7
 8003012:	2b04      	cmp	r3, #4
 8003014:	bf28      	it	cs
 8003016:	2304      	movcs	r3, #4
 8003018:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	3304      	adds	r3, #4
 800301e:	2b06      	cmp	r3, #6
 8003020:	d902      	bls.n	8003028 <NVIC_EncodePriority+0x30>
 8003022:	69fb      	ldr	r3, [r7, #28]
 8003024:	3b03      	subs	r3, #3
 8003026:	e000      	b.n	800302a <NVIC_EncodePriority+0x32>
 8003028:	2300      	movs	r3, #0
 800302a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800302c:	f04f 32ff 	mov.w	r2, #4294967295
 8003030:	69bb      	ldr	r3, [r7, #24]
 8003032:	fa02 f303 	lsl.w	r3, r2, r3
 8003036:	43da      	mvns	r2, r3
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	401a      	ands	r2, r3
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003040:	f04f 31ff 	mov.w	r1, #4294967295
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	fa01 f303 	lsl.w	r3, r1, r3
 800304a:	43d9      	mvns	r1, r3
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003050:	4313      	orrs	r3, r2
         );
}
 8003052:	4618      	mov	r0, r3
 8003054:	3724      	adds	r7, #36	; 0x24
 8003056:	46bd      	mov	sp, r7
 8003058:	bc80      	pop	{r7}
 800305a:	4770      	bx	lr

0800305c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	3b01      	subs	r3, #1
 8003068:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800306c:	d301      	bcc.n	8003072 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800306e:	2301      	movs	r3, #1
 8003070:	e00f      	b.n	8003092 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003072:	4a0a      	ldr	r2, [pc, #40]	; (800309c <SysTick_Config+0x40>)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	3b01      	subs	r3, #1
 8003078:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800307a:	210f      	movs	r1, #15
 800307c:	f04f 30ff 	mov.w	r0, #4294967295
 8003080:	f7ff ff90 	bl	8002fa4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003084:	4b05      	ldr	r3, [pc, #20]	; (800309c <SysTick_Config+0x40>)
 8003086:	2200      	movs	r2, #0
 8003088:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800308a:	4b04      	ldr	r3, [pc, #16]	; (800309c <SysTick_Config+0x40>)
 800308c:	2207      	movs	r2, #7
 800308e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003090:	2300      	movs	r3, #0
}
 8003092:	4618      	mov	r0, r3
 8003094:	3708      	adds	r7, #8
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	e000e010 	.word	0xe000e010

080030a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030a8:	6878      	ldr	r0, [r7, #4]
 80030aa:	f7ff ff2d 	bl	8002f08 <__NVIC_SetPriorityGrouping>
}
 80030ae:	bf00      	nop
 80030b0:	3708      	adds	r7, #8
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}

080030b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030b6:	b580      	push	{r7, lr}
 80030b8:	b086      	sub	sp, #24
 80030ba:	af00      	add	r7, sp, #0
 80030bc:	4603      	mov	r3, r0
 80030be:	60b9      	str	r1, [r7, #8]
 80030c0:	607a      	str	r2, [r7, #4]
 80030c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030c4:	2300      	movs	r3, #0
 80030c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030c8:	f7ff ff42 	bl	8002f50 <__NVIC_GetPriorityGrouping>
 80030cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	68b9      	ldr	r1, [r7, #8]
 80030d2:	6978      	ldr	r0, [r7, #20]
 80030d4:	f7ff ff90 	bl	8002ff8 <NVIC_EncodePriority>
 80030d8:	4602      	mov	r2, r0
 80030da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030de:	4611      	mov	r1, r2
 80030e0:	4618      	mov	r0, r3
 80030e2:	f7ff ff5f 	bl	8002fa4 <__NVIC_SetPriority>
}
 80030e6:	bf00      	nop
 80030e8:	3718      	adds	r7, #24
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}

080030ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030ee:	b580      	push	{r7, lr}
 80030f0:	b082      	sub	sp, #8
 80030f2:	af00      	add	r7, sp, #0
 80030f4:	4603      	mov	r3, r0
 80030f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030fc:	4618      	mov	r0, r3
 80030fe:	f7ff ff35 	bl	8002f6c <__NVIC_EnableIRQ>
}
 8003102:	bf00      	nop
 8003104:	3708      	adds	r7, #8
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}

0800310a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800310a:	b580      	push	{r7, lr}
 800310c:	b082      	sub	sp, #8
 800310e:	af00      	add	r7, sp, #0
 8003110:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	f7ff ffa2 	bl	800305c <SysTick_Config>
 8003118:	4603      	mov	r3, r0
}
 800311a:	4618      	mov	r0, r3
 800311c:	3708      	adds	r7, #8
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
	...

08003124 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b086      	sub	sp, #24
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800312c:	2300      	movs	r3, #0
 800312e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003130:	f7ff f98c 	bl	800244c <HAL_GetTick>
 8003134:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d101      	bne.n	8003140 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e099      	b.n	8003274 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2202      	movs	r2, #2
 8003144:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2200      	movs	r2, #0
 800314c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f022 0201 	bic.w	r2, r2, #1
 800315e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003160:	e00f      	b.n	8003182 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003162:	f7ff f973 	bl	800244c <HAL_GetTick>
 8003166:	4602      	mov	r2, r0
 8003168:	693b      	ldr	r3, [r7, #16]
 800316a:	1ad3      	subs	r3, r2, r3
 800316c:	2b05      	cmp	r3, #5
 800316e:	d908      	bls.n	8003182 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2220      	movs	r2, #32
 8003174:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2203      	movs	r2, #3
 800317a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800317e:	2303      	movs	r3, #3
 8003180:	e078      	b.n	8003274 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f003 0301 	and.w	r3, r3, #1
 800318c:	2b00      	cmp	r3, #0
 800318e:	d1e8      	bne.n	8003162 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003198:	697a      	ldr	r2, [r7, #20]
 800319a:	4b38      	ldr	r3, [pc, #224]	; (800327c <HAL_DMA_Init+0x158>)
 800319c:	4013      	ands	r3, r2
 800319e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	685a      	ldr	r2, [r3, #4]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	691b      	ldr	r3, [r3, #16]
 80031b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	699b      	ldr	r3, [r3, #24]
 80031c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031c6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6a1b      	ldr	r3, [r3, #32]
 80031cc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031ce:	697a      	ldr	r2, [r7, #20]
 80031d0:	4313      	orrs	r3, r2
 80031d2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d8:	2b04      	cmp	r3, #4
 80031da:	d107      	bne.n	80031ec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e4:	4313      	orrs	r3, r2
 80031e6:	697a      	ldr	r2, [r7, #20]
 80031e8:	4313      	orrs	r3, r2
 80031ea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	697a      	ldr	r2, [r7, #20]
 80031f2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	695b      	ldr	r3, [r3, #20]
 80031fa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	f023 0307 	bic.w	r3, r3, #7
 8003202:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003208:	697a      	ldr	r2, [r7, #20]
 800320a:	4313      	orrs	r3, r2
 800320c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003212:	2b04      	cmp	r3, #4
 8003214:	d117      	bne.n	8003246 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800321a:	697a      	ldr	r2, [r7, #20]
 800321c:	4313      	orrs	r3, r2
 800321e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003224:	2b00      	cmp	r3, #0
 8003226:	d00e      	beq.n	8003246 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003228:	6878      	ldr	r0, [r7, #4]
 800322a:	f000 facb 	bl	80037c4 <DMA_CheckFifoParam>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d008      	beq.n	8003246 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2240      	movs	r2, #64	; 0x40
 8003238:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2201      	movs	r2, #1
 800323e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003242:	2301      	movs	r3, #1
 8003244:	e016      	b.n	8003274 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	697a      	ldr	r2, [r7, #20]
 800324c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f000 fa84 	bl	800375c <DMA_CalcBaseAndBitshift>
 8003254:	4603      	mov	r3, r0
 8003256:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800325c:	223f      	movs	r2, #63	; 0x3f
 800325e:	409a      	lsls	r2, r3
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2200      	movs	r2, #0
 8003268:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2201      	movs	r2, #1
 800326e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003272:	2300      	movs	r3, #0
}
 8003274:	4618      	mov	r0, r3
 8003276:	3718      	adds	r7, #24
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}
 800327c:	f010803f 	.word	0xf010803f

08003280 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b084      	sub	sp, #16
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d101      	bne.n	8003292 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e050      	b.n	8003334 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003298:	b2db      	uxtb	r3, r3
 800329a:	2b02      	cmp	r3, #2
 800329c:	d101      	bne.n	80032a2 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800329e:	2302      	movs	r3, #2
 80032a0:	e048      	b.n	8003334 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f022 0201 	bic.w	r2, r2, #1
 80032b0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	2200      	movs	r2, #0
 80032b8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	2200      	movs	r2, #0
 80032c0:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	2200      	movs	r2, #0
 80032c8:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	2200      	movs	r2, #0
 80032d0:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	2200      	movs	r2, #0
 80032d8:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	2221      	movs	r2, #33	; 0x21
 80032e0:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f000 fa3a 	bl	800375c <DMA_CalcBaseAndBitshift>
 80032e8:	4603      	mov	r3, r0
 80032ea:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2200      	movs	r2, #0
 80032f6:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2200      	movs	r2, #0
 80032fc:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2200      	movs	r2, #0
 8003302:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2200      	movs	r2, #0
 8003308:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003314:	223f      	movs	r2, #63	; 0x3f
 8003316:	409a      	lsls	r2, r3
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2200      	movs	r2, #0
 8003320:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003332:	2300      	movs	r3, #0
}
 8003334:	4618      	mov	r0, r3
 8003336:	3710      	adds	r7, #16
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}

0800333c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b086      	sub	sp, #24
 8003340:	af00      	add	r7, sp, #0
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	607a      	str	r2, [r7, #4]
 8003348:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800334a:	2300      	movs	r3, #0
 800334c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003352:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800335a:	2b01      	cmp	r3, #1
 800335c:	d101      	bne.n	8003362 <HAL_DMA_Start_IT+0x26>
 800335e:	2302      	movs	r3, #2
 8003360:	e040      	b.n	80033e4 <HAL_DMA_Start_IT+0xa8>
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2201      	movs	r2, #1
 8003366:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b01      	cmp	r3, #1
 8003374:	d12f      	bne.n	80033d6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2202      	movs	r2, #2
 800337a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2200      	movs	r2, #0
 8003382:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	68b9      	ldr	r1, [r7, #8]
 800338a:	68f8      	ldr	r0, [r7, #12]
 800338c:	f000 f9b8 	bl	8003700 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003394:	223f      	movs	r2, #63	; 0x3f
 8003396:	409a      	lsls	r2, r3
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f042 0216 	orr.w	r2, r2, #22
 80033aa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d007      	beq.n	80033c4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f042 0208 	orr.w	r2, r2, #8
 80033c2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f042 0201 	orr.w	r2, r2, #1
 80033d2:	601a      	str	r2, [r3, #0]
 80033d4:	e005      	b.n	80033e2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2200      	movs	r2, #0
 80033da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80033de:	2302      	movs	r3, #2
 80033e0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80033e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	3718      	adds	r7, #24
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}

080033ec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b086      	sub	sp, #24
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80033f4:	2300      	movs	r3, #0
 80033f6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80033f8:	4b8e      	ldr	r3, [pc, #568]	; (8003634 <HAL_DMA_IRQHandler+0x248>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a8e      	ldr	r2, [pc, #568]	; (8003638 <HAL_DMA_IRQHandler+0x24c>)
 80033fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003402:	0a9b      	lsrs	r3, r3, #10
 8003404:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800340a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003416:	2208      	movs	r2, #8
 8003418:	409a      	lsls	r2, r3
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	4013      	ands	r3, r2
 800341e:	2b00      	cmp	r3, #0
 8003420:	d01a      	beq.n	8003458 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0304 	and.w	r3, r3, #4
 800342c:	2b00      	cmp	r3, #0
 800342e:	d013      	beq.n	8003458 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f022 0204 	bic.w	r2, r2, #4
 800343e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003444:	2208      	movs	r2, #8
 8003446:	409a      	lsls	r2, r3
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003450:	f043 0201 	orr.w	r2, r3, #1
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800345c:	2201      	movs	r2, #1
 800345e:	409a      	lsls	r2, r3
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	4013      	ands	r3, r2
 8003464:	2b00      	cmp	r3, #0
 8003466:	d012      	beq.n	800348e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	695b      	ldr	r3, [r3, #20]
 800346e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003472:	2b00      	cmp	r3, #0
 8003474:	d00b      	beq.n	800348e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800347a:	2201      	movs	r2, #1
 800347c:	409a      	lsls	r2, r3
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003486:	f043 0202 	orr.w	r2, r3, #2
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003492:	2204      	movs	r2, #4
 8003494:	409a      	lsls	r2, r3
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	4013      	ands	r3, r2
 800349a:	2b00      	cmp	r3, #0
 800349c:	d012      	beq.n	80034c4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 0302 	and.w	r3, r3, #2
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d00b      	beq.n	80034c4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034b0:	2204      	movs	r2, #4
 80034b2:	409a      	lsls	r2, r3
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034bc:	f043 0204 	orr.w	r2, r3, #4
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034c8:	2210      	movs	r2, #16
 80034ca:	409a      	lsls	r2, r3
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	4013      	ands	r3, r2
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d043      	beq.n	800355c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 0308 	and.w	r3, r3, #8
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d03c      	beq.n	800355c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034e6:	2210      	movs	r2, #16
 80034e8:	409a      	lsls	r2, r3
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d018      	beq.n	800352e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d108      	bne.n	800351c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350e:	2b00      	cmp	r3, #0
 8003510:	d024      	beq.n	800355c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	4798      	blx	r3
 800351a:	e01f      	b.n	800355c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003520:	2b00      	cmp	r3, #0
 8003522:	d01b      	beq.n	800355c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	4798      	blx	r3
 800352c:	e016      	b.n	800355c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003538:	2b00      	cmp	r3, #0
 800353a:	d107      	bne.n	800354c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f022 0208 	bic.w	r2, r2, #8
 800354a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003550:	2b00      	cmp	r3, #0
 8003552:	d003      	beq.n	800355c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003558:	6878      	ldr	r0, [r7, #4]
 800355a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003560:	2220      	movs	r2, #32
 8003562:	409a      	lsls	r2, r3
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	4013      	ands	r3, r2
 8003568:	2b00      	cmp	r3, #0
 800356a:	f000 808f 	beq.w	800368c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f003 0310 	and.w	r3, r3, #16
 8003578:	2b00      	cmp	r3, #0
 800357a:	f000 8087 	beq.w	800368c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003582:	2220      	movs	r2, #32
 8003584:	409a      	lsls	r2, r3
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003590:	b2db      	uxtb	r3, r3
 8003592:	2b05      	cmp	r3, #5
 8003594:	d136      	bne.n	8003604 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f022 0216 	bic.w	r2, r2, #22
 80035a4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	695a      	ldr	r2, [r3, #20]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80035b4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d103      	bne.n	80035c6 <HAL_DMA_IRQHandler+0x1da>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d007      	beq.n	80035d6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f022 0208 	bic.w	r2, r2, #8
 80035d4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035da:	223f      	movs	r2, #63	; 0x3f
 80035dc:	409a      	lsls	r2, r3
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2201      	movs	r2, #1
 80035e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d07e      	beq.n	80036f8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	4798      	blx	r3
        }
        return;
 8003602:	e079      	b.n	80036f8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800360e:	2b00      	cmp	r3, #0
 8003610:	d01d      	beq.n	800364e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800361c:	2b00      	cmp	r3, #0
 800361e:	d10d      	bne.n	800363c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003624:	2b00      	cmp	r3, #0
 8003626:	d031      	beq.n	800368c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	4798      	blx	r3
 8003630:	e02c      	b.n	800368c <HAL_DMA_IRQHandler+0x2a0>
 8003632:	bf00      	nop
 8003634:	20000000 	.word	0x20000000
 8003638:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003640:	2b00      	cmp	r3, #0
 8003642:	d023      	beq.n	800368c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003648:	6878      	ldr	r0, [r7, #4]
 800364a:	4798      	blx	r3
 800364c:	e01e      	b.n	800368c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003658:	2b00      	cmp	r3, #0
 800365a:	d10f      	bne.n	800367c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f022 0210 	bic.w	r2, r2, #16
 800366a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2201      	movs	r2, #1
 8003670:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003680:	2b00      	cmp	r3, #0
 8003682:	d003      	beq.n	800368c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003690:	2b00      	cmp	r3, #0
 8003692:	d032      	beq.n	80036fa <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003698:	f003 0301 	and.w	r3, r3, #1
 800369c:	2b00      	cmp	r3, #0
 800369e:	d022      	beq.n	80036e6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2205      	movs	r2, #5
 80036a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f022 0201 	bic.w	r2, r2, #1
 80036b6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	3301      	adds	r3, #1
 80036bc:	60bb      	str	r3, [r7, #8]
 80036be:	697a      	ldr	r2, [r7, #20]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d307      	bcc.n	80036d4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0301 	and.w	r3, r3, #1
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d1f2      	bne.n	80036b8 <HAL_DMA_IRQHandler+0x2cc>
 80036d2:	e000      	b.n	80036d6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80036d4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2201      	movs	r2, #1
 80036da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d005      	beq.n	80036fa <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	4798      	blx	r3
 80036f6:	e000      	b.n	80036fa <HAL_DMA_IRQHandler+0x30e>
        return;
 80036f8:	bf00      	nop
    }
  }
}
 80036fa:	3718      	adds	r7, #24
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}

08003700 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003700:	b480      	push	{r7}
 8003702:	b085      	sub	sp, #20
 8003704:	af00      	add	r7, sp, #0
 8003706:	60f8      	str	r0, [r7, #12]
 8003708:	60b9      	str	r1, [r7, #8]
 800370a:	607a      	str	r2, [r7, #4]
 800370c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800371c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	683a      	ldr	r2, [r7, #0]
 8003724:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	2b40      	cmp	r3, #64	; 0x40
 800372c:	d108      	bne.n	8003740 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	68ba      	ldr	r2, [r7, #8]
 800373c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800373e:	e007      	b.n	8003750 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	68ba      	ldr	r2, [r7, #8]
 8003746:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	687a      	ldr	r2, [r7, #4]
 800374e:	60da      	str	r2, [r3, #12]
}
 8003750:	bf00      	nop
 8003752:	3714      	adds	r7, #20
 8003754:	46bd      	mov	sp, r7
 8003756:	bc80      	pop	{r7}
 8003758:	4770      	bx	lr
	...

0800375c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800375c:	b480      	push	{r7}
 800375e:	b085      	sub	sp, #20
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	b2db      	uxtb	r3, r3
 800376a:	3b10      	subs	r3, #16
 800376c:	4a13      	ldr	r2, [pc, #76]	; (80037bc <DMA_CalcBaseAndBitshift+0x60>)
 800376e:	fba2 2303 	umull	r2, r3, r2, r3
 8003772:	091b      	lsrs	r3, r3, #4
 8003774:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003776:	4a12      	ldr	r2, [pc, #72]	; (80037c0 <DMA_CalcBaseAndBitshift+0x64>)
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	4413      	add	r3, r2
 800377c:	781b      	ldrb	r3, [r3, #0]
 800377e:	461a      	mov	r2, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2b03      	cmp	r3, #3
 8003788:	d909      	bls.n	800379e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003792:	f023 0303 	bic.w	r3, r3, #3
 8003796:	1d1a      	adds	r2, r3, #4
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	659a      	str	r2, [r3, #88]	; 0x58
 800379c:	e007      	b.n	80037ae <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80037a6:	f023 0303 	bic.w	r3, r3, #3
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3714      	adds	r7, #20
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bc80      	pop	{r7}
 80037ba:	4770      	bx	lr
 80037bc:	aaaaaaab 	.word	0xaaaaaaab
 80037c0:	08016074 	.word	0x08016074

080037c4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b085      	sub	sp, #20
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037cc:	2300      	movs	r3, #0
 80037ce:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037d4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	699b      	ldr	r3, [r3, #24]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d11f      	bne.n	800381e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	2b03      	cmp	r3, #3
 80037e2:	d856      	bhi.n	8003892 <DMA_CheckFifoParam+0xce>
 80037e4:	a201      	add	r2, pc, #4	; (adr r2, 80037ec <DMA_CheckFifoParam+0x28>)
 80037e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037ea:	bf00      	nop
 80037ec:	080037fd 	.word	0x080037fd
 80037f0:	0800380f 	.word	0x0800380f
 80037f4:	080037fd 	.word	0x080037fd
 80037f8:	08003893 	.word	0x08003893
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003800:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d046      	beq.n	8003896 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800380c:	e043      	b.n	8003896 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003812:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003816:	d140      	bne.n	800389a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800381c:	e03d      	b.n	800389a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	699b      	ldr	r3, [r3, #24]
 8003822:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003826:	d121      	bne.n	800386c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	2b03      	cmp	r3, #3
 800382c:	d837      	bhi.n	800389e <DMA_CheckFifoParam+0xda>
 800382e:	a201      	add	r2, pc, #4	; (adr r2, 8003834 <DMA_CheckFifoParam+0x70>)
 8003830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003834:	08003845 	.word	0x08003845
 8003838:	0800384b 	.word	0x0800384b
 800383c:	08003845 	.word	0x08003845
 8003840:	0800385d 	.word	0x0800385d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	73fb      	strb	r3, [r7, #15]
      break;
 8003848:	e030      	b.n	80038ac <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800384e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003852:	2b00      	cmp	r3, #0
 8003854:	d025      	beq.n	80038a2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800385a:	e022      	b.n	80038a2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003860:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003864:	d11f      	bne.n	80038a6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800386a:	e01c      	b.n	80038a6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	2b02      	cmp	r3, #2
 8003870:	d903      	bls.n	800387a <DMA_CheckFifoParam+0xb6>
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	2b03      	cmp	r3, #3
 8003876:	d003      	beq.n	8003880 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003878:	e018      	b.n	80038ac <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	73fb      	strb	r3, [r7, #15]
      break;
 800387e:	e015      	b.n	80038ac <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003884:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003888:	2b00      	cmp	r3, #0
 800388a:	d00e      	beq.n	80038aa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	73fb      	strb	r3, [r7, #15]
      break;
 8003890:	e00b      	b.n	80038aa <DMA_CheckFifoParam+0xe6>
      break;
 8003892:	bf00      	nop
 8003894:	e00a      	b.n	80038ac <DMA_CheckFifoParam+0xe8>
      break;
 8003896:	bf00      	nop
 8003898:	e008      	b.n	80038ac <DMA_CheckFifoParam+0xe8>
      break;
 800389a:	bf00      	nop
 800389c:	e006      	b.n	80038ac <DMA_CheckFifoParam+0xe8>
      break;
 800389e:	bf00      	nop
 80038a0:	e004      	b.n	80038ac <DMA_CheckFifoParam+0xe8>
      break;
 80038a2:	bf00      	nop
 80038a4:	e002      	b.n	80038ac <DMA_CheckFifoParam+0xe8>
      break;   
 80038a6:	bf00      	nop
 80038a8:	e000      	b.n	80038ac <DMA_CheckFifoParam+0xe8>
      break;
 80038aa:	bf00      	nop
    }
  } 
  
  return status; 
 80038ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3714      	adds	r7, #20
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bc80      	pop	{r7}
 80038b6:	4770      	bx	lr

080038b8 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b086      	sub	sp, #24
 80038bc:	af00      	add	r7, sp, #0
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	60b9      	str	r1, [r7, #8]
 80038c2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80038ca:	4b23      	ldr	r3, [pc, #140]	; (8003958 <HAL_FLASH_Program+0xa0>)
 80038cc:	7e1b      	ldrb	r3, [r3, #24]
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d101      	bne.n	80038d6 <HAL_FLASH_Program+0x1e>
 80038d2:	2302      	movs	r3, #2
 80038d4:	e03b      	b.n	800394e <HAL_FLASH_Program+0x96>
 80038d6:	4b20      	ldr	r3, [pc, #128]	; (8003958 <HAL_FLASH_Program+0xa0>)
 80038d8:	2201      	movs	r2, #1
 80038da:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80038dc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80038e0:	f000 f870 	bl	80039c4 <FLASH_WaitForLastOperation>
 80038e4:	4603      	mov	r3, r0
 80038e6:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80038e8:	7dfb      	ldrb	r3, [r7, #23]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d12b      	bne.n	8003946 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d105      	bne.n	8003900 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80038f4:	783b      	ldrb	r3, [r7, #0]
 80038f6:	4619      	mov	r1, r3
 80038f8:	68b8      	ldr	r0, [r7, #8]
 80038fa:	f000 f919 	bl	8003b30 <FLASH_Program_Byte>
 80038fe:	e016      	b.n	800392e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	2b01      	cmp	r3, #1
 8003904:	d105      	bne.n	8003912 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8003906:	883b      	ldrh	r3, [r7, #0]
 8003908:	4619      	mov	r1, r3
 800390a:	68b8      	ldr	r0, [r7, #8]
 800390c:	f000 f8ee 	bl	8003aec <FLASH_Program_HalfWord>
 8003910:	e00d      	b.n	800392e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2b02      	cmp	r3, #2
 8003916:	d105      	bne.n	8003924 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	4619      	mov	r1, r3
 800391c:	68b8      	ldr	r0, [r7, #8]
 800391e:	f000 f8c3 	bl	8003aa8 <FLASH_Program_Word>
 8003922:	e004      	b.n	800392e <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8003924:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003928:	68b8      	ldr	r0, [r7, #8]
 800392a:	f000 f88b 	bl	8003a44 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800392e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003932:	f000 f847 	bl	80039c4 <FLASH_WaitForLastOperation>
 8003936:	4603      	mov	r3, r0
 8003938:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 800393a:	4b08      	ldr	r3, [pc, #32]	; (800395c <HAL_FLASH_Program+0xa4>)
 800393c:	691b      	ldr	r3, [r3, #16]
 800393e:	4a07      	ldr	r2, [pc, #28]	; (800395c <HAL_FLASH_Program+0xa4>)
 8003940:	f023 0301 	bic.w	r3, r3, #1
 8003944:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003946:	4b04      	ldr	r3, [pc, #16]	; (8003958 <HAL_FLASH_Program+0xa0>)
 8003948:	2200      	movs	r2, #0
 800394a:	761a      	strb	r2, [r3, #24]
  
  return status;
 800394c:	7dfb      	ldrb	r3, [r7, #23]
}
 800394e:	4618      	mov	r0, r3
 8003950:	3718      	adds	r7, #24
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	20000790 	.word	0x20000790
 800395c:	40023c00 	.word	0x40023c00

08003960 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003960:	b480      	push	{r7}
 8003962:	b083      	sub	sp, #12
 8003964:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003966:	2300      	movs	r3, #0
 8003968:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800396a:	4b0b      	ldr	r3, [pc, #44]	; (8003998 <HAL_FLASH_Unlock+0x38>)
 800396c:	691b      	ldr	r3, [r3, #16]
 800396e:	2b00      	cmp	r3, #0
 8003970:	da0b      	bge.n	800398a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003972:	4b09      	ldr	r3, [pc, #36]	; (8003998 <HAL_FLASH_Unlock+0x38>)
 8003974:	4a09      	ldr	r2, [pc, #36]	; (800399c <HAL_FLASH_Unlock+0x3c>)
 8003976:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003978:	4b07      	ldr	r3, [pc, #28]	; (8003998 <HAL_FLASH_Unlock+0x38>)
 800397a:	4a09      	ldr	r2, [pc, #36]	; (80039a0 <HAL_FLASH_Unlock+0x40>)
 800397c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800397e:	4b06      	ldr	r3, [pc, #24]	; (8003998 <HAL_FLASH_Unlock+0x38>)
 8003980:	691b      	ldr	r3, [r3, #16]
 8003982:	2b00      	cmp	r3, #0
 8003984:	da01      	bge.n	800398a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800398a:	79fb      	ldrb	r3, [r7, #7]
}
 800398c:	4618      	mov	r0, r3
 800398e:	370c      	adds	r7, #12
 8003990:	46bd      	mov	sp, r7
 8003992:	bc80      	pop	{r7}
 8003994:	4770      	bx	lr
 8003996:	bf00      	nop
 8003998:	40023c00 	.word	0x40023c00
 800399c:	45670123 	.word	0x45670123
 80039a0:	cdef89ab 	.word	0xcdef89ab

080039a4 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80039a4:	b480      	push	{r7}
 80039a6:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80039a8:	4b05      	ldr	r3, [pc, #20]	; (80039c0 <HAL_FLASH_Lock+0x1c>)
 80039aa:	691b      	ldr	r3, [r3, #16]
 80039ac:	4a04      	ldr	r2, [pc, #16]	; (80039c0 <HAL_FLASH_Lock+0x1c>)
 80039ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80039b2:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 80039b4:	2300      	movs	r3, #0
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bc80      	pop	{r7}
 80039bc:	4770      	bx	lr
 80039be:	bf00      	nop
 80039c0:	40023c00 	.word	0x40023c00

080039c4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b084      	sub	sp, #16
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80039cc:	2300      	movs	r3, #0
 80039ce:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80039d0:	4b1a      	ldr	r3, [pc, #104]	; (8003a3c <FLASH_WaitForLastOperation+0x78>)
 80039d2:	2200      	movs	r2, #0
 80039d4:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80039d6:	f7fe fd39 	bl	800244c <HAL_GetTick>
 80039da:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80039dc:	e010      	b.n	8003a00 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039e4:	d00c      	beq.n	8003a00 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d007      	beq.n	80039fc <FLASH_WaitForLastOperation+0x38>
 80039ec:	f7fe fd2e 	bl	800244c <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	687a      	ldr	r2, [r7, #4]
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d201      	bcs.n	8003a00 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80039fc:	2303      	movs	r3, #3
 80039fe:	e019      	b.n	8003a34 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003a00:	4b0f      	ldr	r3, [pc, #60]	; (8003a40 <FLASH_WaitForLastOperation+0x7c>)
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d1e8      	bne.n	80039de <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8003a0c:	4b0c      	ldr	r3, [pc, #48]	; (8003a40 <FLASH_WaitForLastOperation+0x7c>)
 8003a0e:	68db      	ldr	r3, [r3, #12]
 8003a10:	f003 0301 	and.w	r3, r3, #1
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d002      	beq.n	8003a1e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003a18:	4b09      	ldr	r3, [pc, #36]	; (8003a40 <FLASH_WaitForLastOperation+0x7c>)
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8003a1e:	4b08      	ldr	r3, [pc, #32]	; (8003a40 <FLASH_WaitForLastOperation+0x7c>)
 8003a20:	68db      	ldr	r3, [r3, #12]
 8003a22:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d003      	beq.n	8003a32 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003a2a:	f000 f8a1 	bl	8003b70 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e000      	b.n	8003a34 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8003a32:	2300      	movs	r3, #0
  
}  
 8003a34:	4618      	mov	r0, r3
 8003a36:	3710      	adds	r7, #16
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	20000790 	.word	0x20000790
 8003a40:	40023c00 	.word	0x40023c00

08003a44 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b085      	sub	sp, #20
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003a50:	4b14      	ldr	r3, [pc, #80]	; (8003aa4 <FLASH_Program_DoubleWord+0x60>)
 8003a52:	691b      	ldr	r3, [r3, #16]
 8003a54:	4a13      	ldr	r2, [pc, #76]	; (8003aa4 <FLASH_Program_DoubleWord+0x60>)
 8003a56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a5a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8003a5c:	4b11      	ldr	r3, [pc, #68]	; (8003aa4 <FLASH_Program_DoubleWord+0x60>)
 8003a5e:	691b      	ldr	r3, [r3, #16]
 8003a60:	4a10      	ldr	r2, [pc, #64]	; (8003aa4 <FLASH_Program_DoubleWord+0x60>)
 8003a62:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003a66:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003a68:	4b0e      	ldr	r3, [pc, #56]	; (8003aa4 <FLASH_Program_DoubleWord+0x60>)
 8003a6a:	691b      	ldr	r3, [r3, #16]
 8003a6c:	4a0d      	ldr	r2, [pc, #52]	; (8003aa4 <FLASH_Program_DoubleWord+0x60>)
 8003a6e:	f043 0301 	orr.w	r3, r3, #1
 8003a72:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	683a      	ldr	r2, [r7, #0]
 8003a78:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8003a7a:	f3bf 8f6f 	isb	sy
}
 8003a7e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8003a80:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003a84:	f04f 0200 	mov.w	r2, #0
 8003a88:	f04f 0300 	mov.w	r3, #0
 8003a8c:	000a      	movs	r2, r1
 8003a8e:	2300      	movs	r3, #0
 8003a90:	68f9      	ldr	r1, [r7, #12]
 8003a92:	3104      	adds	r1, #4
 8003a94:	4613      	mov	r3, r2
 8003a96:	600b      	str	r3, [r1, #0]
}
 8003a98:	bf00      	nop
 8003a9a:	3714      	adds	r7, #20
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bc80      	pop	{r7}
 8003aa0:	4770      	bx	lr
 8003aa2:	bf00      	nop
 8003aa4:	40023c00 	.word	0x40023c00

08003aa8 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
 8003ab0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003ab2:	4b0d      	ldr	r3, [pc, #52]	; (8003ae8 <FLASH_Program_Word+0x40>)
 8003ab4:	691b      	ldr	r3, [r3, #16]
 8003ab6:	4a0c      	ldr	r2, [pc, #48]	; (8003ae8 <FLASH_Program_Word+0x40>)
 8003ab8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003abc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8003abe:	4b0a      	ldr	r3, [pc, #40]	; (8003ae8 <FLASH_Program_Word+0x40>)
 8003ac0:	691b      	ldr	r3, [r3, #16]
 8003ac2:	4a09      	ldr	r2, [pc, #36]	; (8003ae8 <FLASH_Program_Word+0x40>)
 8003ac4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ac8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003aca:	4b07      	ldr	r3, [pc, #28]	; (8003ae8 <FLASH_Program_Word+0x40>)
 8003acc:	691b      	ldr	r3, [r3, #16]
 8003ace:	4a06      	ldr	r2, [pc, #24]	; (8003ae8 <FLASH_Program_Word+0x40>)
 8003ad0:	f043 0301 	orr.w	r3, r3, #1
 8003ad4:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	683a      	ldr	r2, [r7, #0]
 8003ada:	601a      	str	r2, [r3, #0]
}
 8003adc:	bf00      	nop
 8003ade:	370c      	adds	r7, #12
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bc80      	pop	{r7}
 8003ae4:	4770      	bx	lr
 8003ae6:	bf00      	nop
 8003ae8:	40023c00 	.word	0x40023c00

08003aec <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
 8003af4:	460b      	mov	r3, r1
 8003af6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003af8:	4b0c      	ldr	r3, [pc, #48]	; (8003b2c <FLASH_Program_HalfWord+0x40>)
 8003afa:	691b      	ldr	r3, [r3, #16]
 8003afc:	4a0b      	ldr	r2, [pc, #44]	; (8003b2c <FLASH_Program_HalfWord+0x40>)
 8003afe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b02:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8003b04:	4b09      	ldr	r3, [pc, #36]	; (8003b2c <FLASH_Program_HalfWord+0x40>)
 8003b06:	691b      	ldr	r3, [r3, #16]
 8003b08:	4a08      	ldr	r2, [pc, #32]	; (8003b2c <FLASH_Program_HalfWord+0x40>)
 8003b0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b0e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003b10:	4b06      	ldr	r3, [pc, #24]	; (8003b2c <FLASH_Program_HalfWord+0x40>)
 8003b12:	691b      	ldr	r3, [r3, #16]
 8003b14:	4a05      	ldr	r2, [pc, #20]	; (8003b2c <FLASH_Program_HalfWord+0x40>)
 8003b16:	f043 0301 	orr.w	r3, r3, #1
 8003b1a:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	887a      	ldrh	r2, [r7, #2]
 8003b20:	801a      	strh	r2, [r3, #0]
}
 8003b22:	bf00      	nop
 8003b24:	370c      	adds	r7, #12
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bc80      	pop	{r7}
 8003b2a:	4770      	bx	lr
 8003b2c:	40023c00 	.word	0x40023c00

08003b30 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b083      	sub	sp, #12
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
 8003b38:	460b      	mov	r3, r1
 8003b3a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003b3c:	4b0b      	ldr	r3, [pc, #44]	; (8003b6c <FLASH_Program_Byte+0x3c>)
 8003b3e:	691b      	ldr	r3, [r3, #16]
 8003b40:	4a0a      	ldr	r2, [pc, #40]	; (8003b6c <FLASH_Program_Byte+0x3c>)
 8003b42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b46:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8003b48:	4b08      	ldr	r3, [pc, #32]	; (8003b6c <FLASH_Program_Byte+0x3c>)
 8003b4a:	4a08      	ldr	r2, [pc, #32]	; (8003b6c <FLASH_Program_Byte+0x3c>)
 8003b4c:	691b      	ldr	r3, [r3, #16]
 8003b4e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003b50:	4b06      	ldr	r3, [pc, #24]	; (8003b6c <FLASH_Program_Byte+0x3c>)
 8003b52:	691b      	ldr	r3, [r3, #16]
 8003b54:	4a05      	ldr	r2, [pc, #20]	; (8003b6c <FLASH_Program_Byte+0x3c>)
 8003b56:	f043 0301 	orr.w	r3, r3, #1
 8003b5a:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	78fa      	ldrb	r2, [r7, #3]
 8003b60:	701a      	strb	r2, [r3, #0]
}
 8003b62:	bf00      	nop
 8003b64:	370c      	adds	r7, #12
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bc80      	pop	{r7}
 8003b6a:	4770      	bx	lr
 8003b6c:	40023c00 	.word	0x40023c00

08003b70 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8003b70:	b480      	push	{r7}
 8003b72:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8003b74:	4b27      	ldr	r3, [pc, #156]	; (8003c14 <FLASH_SetErrorCode+0xa4>)
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	f003 0310 	and.w	r3, r3, #16
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d008      	beq.n	8003b92 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003b80:	4b25      	ldr	r3, [pc, #148]	; (8003c18 <FLASH_SetErrorCode+0xa8>)
 8003b82:	69db      	ldr	r3, [r3, #28]
 8003b84:	f043 0308 	orr.w	r3, r3, #8
 8003b88:	4a23      	ldr	r2, [pc, #140]	; (8003c18 <FLASH_SetErrorCode+0xa8>)
 8003b8a:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8003b8c:	4b21      	ldr	r3, [pc, #132]	; (8003c14 <FLASH_SetErrorCode+0xa4>)
 8003b8e:	2210      	movs	r2, #16
 8003b90:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8003b92:	4b20      	ldr	r3, [pc, #128]	; (8003c14 <FLASH_SetErrorCode+0xa4>)
 8003b94:	68db      	ldr	r3, [r3, #12]
 8003b96:	f003 0320 	and.w	r3, r3, #32
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d008      	beq.n	8003bb0 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8003b9e:	4b1e      	ldr	r3, [pc, #120]	; (8003c18 <FLASH_SetErrorCode+0xa8>)
 8003ba0:	69db      	ldr	r3, [r3, #28]
 8003ba2:	f043 0304 	orr.w	r3, r3, #4
 8003ba6:	4a1c      	ldr	r2, [pc, #112]	; (8003c18 <FLASH_SetErrorCode+0xa8>)
 8003ba8:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8003baa:	4b1a      	ldr	r3, [pc, #104]	; (8003c14 <FLASH_SetErrorCode+0xa4>)
 8003bac:	2220      	movs	r2, #32
 8003bae:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8003bb0:	4b18      	ldr	r3, [pc, #96]	; (8003c14 <FLASH_SetErrorCode+0xa4>)
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d008      	beq.n	8003bce <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8003bbc:	4b16      	ldr	r3, [pc, #88]	; (8003c18 <FLASH_SetErrorCode+0xa8>)
 8003bbe:	69db      	ldr	r3, [r3, #28]
 8003bc0:	f043 0302 	orr.w	r3, r3, #2
 8003bc4:	4a14      	ldr	r2, [pc, #80]	; (8003c18 <FLASH_SetErrorCode+0xa8>)
 8003bc6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8003bc8:	4b12      	ldr	r3, [pc, #72]	; (8003c14 <FLASH_SetErrorCode+0xa4>)
 8003bca:	2240      	movs	r2, #64	; 0x40
 8003bcc:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8003bce:	4b11      	ldr	r3, [pc, #68]	; (8003c14 <FLASH_SetErrorCode+0xa4>)
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d008      	beq.n	8003bec <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8003bda:	4b0f      	ldr	r3, [pc, #60]	; (8003c18 <FLASH_SetErrorCode+0xa8>)
 8003bdc:	69db      	ldr	r3, [r3, #28]
 8003bde:	f043 0301 	orr.w	r3, r3, #1
 8003be2:	4a0d      	ldr	r2, [pc, #52]	; (8003c18 <FLASH_SetErrorCode+0xa8>)
 8003be4:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8003be6:	4b0b      	ldr	r3, [pc, #44]	; (8003c14 <FLASH_SetErrorCode+0xa4>)
 8003be8:	2280      	movs	r2, #128	; 0x80
 8003bea:	60da      	str	r2, [r3, #12]
  }
    
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8003bec:	4b09      	ldr	r3, [pc, #36]	; (8003c14 <FLASH_SetErrorCode+0xa4>)
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	f003 0302 	and.w	r3, r3, #2
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d008      	beq.n	8003c0a <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8003bf8:	4b07      	ldr	r3, [pc, #28]	; (8003c18 <FLASH_SetErrorCode+0xa8>)
 8003bfa:	69db      	ldr	r3, [r3, #28]
 8003bfc:	f043 0310 	orr.w	r3, r3, #16
 8003c00:	4a05      	ldr	r2, [pc, #20]	; (8003c18 <FLASH_SetErrorCode+0xa8>)
 8003c02:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8003c04:	4b03      	ldr	r3, [pc, #12]	; (8003c14 <FLASH_SetErrorCode+0xa4>)
 8003c06:	2202      	movs	r2, #2
 8003c08:	60da      	str	r2, [r3, #12]
  }
}
 8003c0a:	bf00      	nop
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bc80      	pop	{r7}
 8003c10:	4770      	bx	lr
 8003c12:	bf00      	nop
 8003c14:	40023c00 	.word	0x40023c00
 8003c18:	20000790 	.word	0x20000790

08003c1c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b084      	sub	sp, #16
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
 8003c24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003c2e:	4b31      	ldr	r3, [pc, #196]	; (8003cf4 <HAL_FLASHEx_Erase+0xd8>)
 8003c30:	7e1b      	ldrb	r3, [r3, #24]
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d101      	bne.n	8003c3a <HAL_FLASHEx_Erase+0x1e>
 8003c36:	2302      	movs	r3, #2
 8003c38:	e058      	b.n	8003cec <HAL_FLASHEx_Erase+0xd0>
 8003c3a:	4b2e      	ldr	r3, [pc, #184]	; (8003cf4 <HAL_FLASHEx_Erase+0xd8>)
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003c40:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003c44:	f7ff febe 	bl	80039c4 <FLASH_WaitForLastOperation>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8003c4c:	7bfb      	ldrb	r3, [r7, #15]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d148      	bne.n	8003ce4 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	f04f 32ff 	mov.w	r2, #4294967295
 8003c58:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d115      	bne.n	8003c8e <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	691b      	ldr	r3, [r3, #16]
 8003c66:	b2da      	uxtb	r2, r3
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	4619      	mov	r1, r3
 8003c6e:	4610      	mov	r0, r2
 8003c70:	f000 f8da 	bl	8003e28 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003c74:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003c78:	f7ff fea4 	bl	80039c4 <FLASH_WaitForLastOperation>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8003c80:	4b1d      	ldr	r3, [pc, #116]	; (8003cf8 <HAL_FLASHEx_Erase+0xdc>)
 8003c82:	691b      	ldr	r3, [r3, #16]
 8003c84:	4a1c      	ldr	r2, [pc, #112]	; (8003cf8 <HAL_FLASHEx_Erase+0xdc>)
 8003c86:	f023 0304 	bic.w	r3, r3, #4
 8003c8a:	6113      	str	r3, [r2, #16]
 8003c8c:	e028      	b.n	8003ce0 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	60bb      	str	r3, [r7, #8]
 8003c94:	e01c      	b.n	8003cd0 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	691b      	ldr	r3, [r3, #16]
 8003c9a:	b2db      	uxtb	r3, r3
 8003c9c:	4619      	mov	r1, r3
 8003c9e:	68b8      	ldr	r0, [r7, #8]
 8003ca0:	f000 f82c 	bl	8003cfc <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003ca4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003ca8:	f7ff fe8c 	bl	80039c4 <FLASH_WaitForLastOperation>
 8003cac:	4603      	mov	r3, r0
 8003cae:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8003cb0:	4b11      	ldr	r3, [pc, #68]	; (8003cf8 <HAL_FLASHEx_Erase+0xdc>)
 8003cb2:	691b      	ldr	r3, [r3, #16]
 8003cb4:	4a10      	ldr	r2, [pc, #64]	; (8003cf8 <HAL_FLASHEx_Erase+0xdc>)
 8003cb6:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8003cba:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8003cbc:	7bfb      	ldrb	r3, [r7, #15]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d003      	beq.n	8003cca <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	68ba      	ldr	r2, [r7, #8]
 8003cc6:	601a      	str	r2, [r3, #0]
          break;
 8003cc8:	e00a      	b.n	8003ce0 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	3301      	adds	r3, #1
 8003cce:	60bb      	str	r3, [r7, #8]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	68da      	ldr	r2, [r3, #12]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	4413      	add	r3, r2
 8003cda:	68ba      	ldr	r2, [r7, #8]
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d3da      	bcc.n	8003c96 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8003ce0:	f000 f85e 	bl	8003da0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003ce4:	4b03      	ldr	r3, [pc, #12]	; (8003cf4 <HAL_FLASHEx_Erase+0xd8>)
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	761a      	strb	r2, [r3, #24]

  return status;
 8003cea:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3710      	adds	r7, #16
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	20000790 	.word	0x20000790
 8003cf8:	40023c00 	.word	0x40023c00

08003cfc <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b087      	sub	sp, #28
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
 8003d04:	460b      	mov	r3, r1
 8003d06:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8003d0c:	78fb      	ldrb	r3, [r7, #3]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d102      	bne.n	8003d18 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8003d12:	2300      	movs	r3, #0
 8003d14:	617b      	str	r3, [r7, #20]
 8003d16:	e010      	b.n	8003d3a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8003d18:	78fb      	ldrb	r3, [r7, #3]
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	d103      	bne.n	8003d26 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8003d1e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d22:	617b      	str	r3, [r7, #20]
 8003d24:	e009      	b.n	8003d3a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8003d26:	78fb      	ldrb	r3, [r7, #3]
 8003d28:	2b02      	cmp	r3, #2
 8003d2a:	d103      	bne.n	8003d34 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8003d2c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d30:	617b      	str	r3, [r7, #20]
 8003d32:	e002      	b.n	8003d3a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8003d34:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003d38:	617b      	str	r3, [r7, #20]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003d3a:	4b18      	ldr	r3, [pc, #96]	; (8003d9c <FLASH_Erase_Sector+0xa0>)
 8003d3c:	691b      	ldr	r3, [r3, #16]
 8003d3e:	4a17      	ldr	r2, [pc, #92]	; (8003d9c <FLASH_Erase_Sector+0xa0>)
 8003d40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d44:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8003d46:	4b15      	ldr	r3, [pc, #84]	; (8003d9c <FLASH_Erase_Sector+0xa0>)
 8003d48:	691a      	ldr	r2, [r3, #16]
 8003d4a:	4914      	ldr	r1, [pc, #80]	; (8003d9c <FLASH_Erase_Sector+0xa0>)
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8003d52:	4b12      	ldr	r3, [pc, #72]	; (8003d9c <FLASH_Erase_Sector+0xa0>)
 8003d54:	691b      	ldr	r3, [r3, #16]
 8003d56:	4a11      	ldr	r2, [pc, #68]	; (8003d9c <FLASH_Erase_Sector+0xa0>)
 8003d58:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003d5c:	6113      	str	r3, [r2, #16]
 8003d5e:	23f8      	movs	r3, #248	; 0xf8
 8003d60:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	fa93 f3a3 	rbit	r3, r3
 8003d68:	60fb      	str	r3, [r7, #12]
  return result;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
  FLASH->CR |= FLASH_CR_SER | (Sector << POSITION_VAL(FLASH_CR_SNB));
 8003d6c:	fab3 f383 	clz	r3, r3
 8003d70:	b2db      	uxtb	r3, r3
 8003d72:	461a      	mov	r2, r3
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	4093      	lsls	r3, r2
 8003d78:	f043 0202 	orr.w	r2, r3, #2
 8003d7c:	4b07      	ldr	r3, [pc, #28]	; (8003d9c <FLASH_Erase_Sector+0xa0>)
 8003d7e:	691b      	ldr	r3, [r3, #16]
 8003d80:	4906      	ldr	r1, [pc, #24]	; (8003d9c <FLASH_Erase_Sector+0xa0>)
 8003d82:	4313      	orrs	r3, r2
 8003d84:	610b      	str	r3, [r1, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8003d86:	4b05      	ldr	r3, [pc, #20]	; (8003d9c <FLASH_Erase_Sector+0xa0>)
 8003d88:	691b      	ldr	r3, [r3, #16]
 8003d8a:	4a04      	ldr	r2, [pc, #16]	; (8003d9c <FLASH_Erase_Sector+0xa0>)
 8003d8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d90:	6113      	str	r3, [r2, #16]
}
 8003d92:	bf00      	nop
 8003d94:	371c      	adds	r7, #28
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bc80      	pop	{r7}
 8003d9a:	4770      	bx	lr
 8003d9c:	40023c00 	.word	0x40023c00

08003da0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8003da0:	b480      	push	{r7}
 8003da2:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8003da4:	4b1f      	ldr	r3, [pc, #124]	; (8003e24 <FLASH_FlushCaches+0x84>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d017      	beq.n	8003de0 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8003db0:	4b1c      	ldr	r3, [pc, #112]	; (8003e24 <FLASH_FlushCaches+0x84>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a1b      	ldr	r2, [pc, #108]	; (8003e24 <FLASH_FlushCaches+0x84>)
 8003db6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003dba:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8003dbc:	4b19      	ldr	r3, [pc, #100]	; (8003e24 <FLASH_FlushCaches+0x84>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a18      	ldr	r2, [pc, #96]	; (8003e24 <FLASH_FlushCaches+0x84>)
 8003dc2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003dc6:	6013      	str	r3, [r2, #0]
 8003dc8:	4b16      	ldr	r3, [pc, #88]	; (8003e24 <FLASH_FlushCaches+0x84>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a15      	ldr	r2, [pc, #84]	; (8003e24 <FLASH_FlushCaches+0x84>)
 8003dce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003dd2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003dd4:	4b13      	ldr	r3, [pc, #76]	; (8003e24 <FLASH_FlushCaches+0x84>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a12      	ldr	r2, [pc, #72]	; (8003e24 <FLASH_FlushCaches+0x84>)
 8003dda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003dde:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8003de0:	4b10      	ldr	r3, [pc, #64]	; (8003e24 <FLASH_FlushCaches+0x84>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d017      	beq.n	8003e1c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8003dec:	4b0d      	ldr	r3, [pc, #52]	; (8003e24 <FLASH_FlushCaches+0x84>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a0c      	ldr	r2, [pc, #48]	; (8003e24 <FLASH_FlushCaches+0x84>)
 8003df2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003df6:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8003df8:	4b0a      	ldr	r3, [pc, #40]	; (8003e24 <FLASH_FlushCaches+0x84>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a09      	ldr	r2, [pc, #36]	; (8003e24 <FLASH_FlushCaches+0x84>)
 8003dfe:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003e02:	6013      	str	r3, [r2, #0]
 8003e04:	4b07      	ldr	r3, [pc, #28]	; (8003e24 <FLASH_FlushCaches+0x84>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a06      	ldr	r2, [pc, #24]	; (8003e24 <FLASH_FlushCaches+0x84>)
 8003e0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003e0e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8003e10:	4b04      	ldr	r3, [pc, #16]	; (8003e24 <FLASH_FlushCaches+0x84>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a03      	ldr	r2, [pc, #12]	; (8003e24 <FLASH_FlushCaches+0x84>)
 8003e16:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003e1a:	6013      	str	r3, [r2, #0]
  }
}
 8003e1c:	bf00      	nop
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bc80      	pop	{r7}
 8003e22:	4770      	bx	lr
 8003e24:	40023c00 	.word	0x40023c00

08003e28 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{ 
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	4603      	mov	r3, r0
 8003e30:	6039      	str	r1, [r7, #0]
 8003e32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003e34:	4b0c      	ldr	r3, [pc, #48]	; (8003e68 <FLASH_MassErase+0x40>)
 8003e36:	691b      	ldr	r3, [r3, #16]
 8003e38:	4a0b      	ldr	r2, [pc, #44]	; (8003e68 <FLASH_MassErase+0x40>)
 8003e3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e3e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8003e40:	4b09      	ldr	r3, [pc, #36]	; (8003e68 <FLASH_MassErase+0x40>)
 8003e42:	691b      	ldr	r3, [r3, #16]
 8003e44:	4a08      	ldr	r2, [pc, #32]	; (8003e68 <FLASH_MassErase+0x40>)
 8003e46:	f043 0304 	orr.w	r3, r3, #4
 8003e4a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8003e4c:	4b06      	ldr	r3, [pc, #24]	; (8003e68 <FLASH_MassErase+0x40>)
 8003e4e:	691a      	ldr	r2, [r3, #16]
 8003e50:	79fb      	ldrb	r3, [r7, #7]
 8003e52:	021b      	lsls	r3, r3, #8
 8003e54:	4313      	orrs	r3, r2
 8003e56:	4a04      	ldr	r2, [pc, #16]	; (8003e68 <FLASH_MassErase+0x40>)
 8003e58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e5c:	6113      	str	r3, [r2, #16]
}
 8003e5e:	bf00      	nop
 8003e60:	370c      	adds	r7, #12
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bc80      	pop	{r7}
 8003e66:	4770      	bx	lr
 8003e68:	40023c00 	.word	0x40023c00

08003e6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b087      	sub	sp, #28
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003e76:	2300      	movs	r3, #0
 8003e78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e7a:	e16f      	b.n	800415c <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	2101      	movs	r1, #1
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	fa01 f303 	lsl.w	r3, r1, r3
 8003e88:	4013      	ands	r3, r2
 8003e8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	f000 8161 	beq.w	8004156 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	f003 0303 	and.w	r3, r3, #3
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d005      	beq.n	8003eac <HAL_GPIO_Init+0x40>
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	f003 0303 	and.w	r3, r3, #3
 8003ea8:	2b02      	cmp	r3, #2
 8003eaa:	d130      	bne.n	8003f0e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	005b      	lsls	r3, r3, #1
 8003eb6:	2203      	movs	r2, #3
 8003eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ebc:	43db      	mvns	r3, r3
 8003ebe:	693a      	ldr	r2, [r7, #16]
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	68da      	ldr	r2, [r3, #12]
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	005b      	lsls	r3, r3, #1
 8003ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed0:	693a      	ldr	r2, [r7, #16]
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	693a      	ldr	r2, [r7, #16]
 8003eda:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eea:	43db      	mvns	r3, r3
 8003eec:	693a      	ldr	r2, [r7, #16]
 8003eee:	4013      	ands	r3, r2
 8003ef0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	091b      	lsrs	r3, r3, #4
 8003ef8:	f003 0201 	and.w	r2, r3, #1
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	fa02 f303 	lsl.w	r3, r2, r3
 8003f02:	693a      	ldr	r2, [r7, #16]
 8003f04:	4313      	orrs	r3, r2
 8003f06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	693a      	ldr	r2, [r7, #16]
 8003f0c:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	f003 0303 	and.w	r3, r3, #3
 8003f16:	2b03      	cmp	r3, #3
 8003f18:	d017      	beq.n	8003f4a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	68db      	ldr	r3, [r3, #12]
 8003f1e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	005b      	lsls	r3, r3, #1
 8003f24:	2203      	movs	r2, #3
 8003f26:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2a:	43db      	mvns	r3, r3
 8003f2c:	693a      	ldr	r2, [r7, #16]
 8003f2e:	4013      	ands	r3, r2
 8003f30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	689a      	ldr	r2, [r3, #8]
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	005b      	lsls	r3, r3, #1
 8003f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3e:	693a      	ldr	r2, [r7, #16]
 8003f40:	4313      	orrs	r3, r2
 8003f42:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	693a      	ldr	r2, [r7, #16]
 8003f48:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	f003 0303 	and.w	r3, r3, #3
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d123      	bne.n	8003f9e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	08da      	lsrs	r2, r3, #3
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	3208      	adds	r2, #8
 8003f5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f62:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	f003 0307 	and.w	r3, r3, #7
 8003f6a:	009b      	lsls	r3, r3, #2
 8003f6c:	220f      	movs	r2, #15
 8003f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f72:	43db      	mvns	r3, r3
 8003f74:	693a      	ldr	r2, [r7, #16]
 8003f76:	4013      	ands	r3, r2
 8003f78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	691a      	ldr	r2, [r3, #16]
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	f003 0307 	and.w	r3, r3, #7
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	fa02 f303 	lsl.w	r3, r2, r3
 8003f8a:	693a      	ldr	r2, [r7, #16]
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	08da      	lsrs	r2, r3, #3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	3208      	adds	r2, #8
 8003f98:	6939      	ldr	r1, [r7, #16]
 8003f9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	005b      	lsls	r3, r3, #1
 8003fa8:	2203      	movs	r2, #3
 8003faa:	fa02 f303 	lsl.w	r3, r2, r3
 8003fae:	43db      	mvns	r3, r3
 8003fb0:	693a      	ldr	r2, [r7, #16]
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f003 0203 	and.w	r2, r3, #3
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	005b      	lsls	r3, r3, #1
 8003fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc6:	693a      	ldr	r2, [r7, #16]
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	693a      	ldr	r2, [r7, #16]
 8003fd0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	f000 80bb 	beq.w	8004156 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	60bb      	str	r3, [r7, #8]
 8003fe4:	4b64      	ldr	r3, [pc, #400]	; (8004178 <HAL_GPIO_Init+0x30c>)
 8003fe6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fe8:	4a63      	ldr	r2, [pc, #396]	; (8004178 <HAL_GPIO_Init+0x30c>)
 8003fea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003fee:	6453      	str	r3, [r2, #68]	; 0x44
 8003ff0:	4b61      	ldr	r3, [pc, #388]	; (8004178 <HAL_GPIO_Init+0x30c>)
 8003ff2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ff4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ff8:	60bb      	str	r3, [r7, #8]
 8003ffa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003ffc:	4a5f      	ldr	r2, [pc, #380]	; (800417c <HAL_GPIO_Init+0x310>)
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	089b      	lsrs	r3, r3, #2
 8004002:	3302      	adds	r3, #2
 8004004:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004008:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	f003 0303 	and.w	r3, r3, #3
 8004010:	009b      	lsls	r3, r3, #2
 8004012:	220f      	movs	r2, #15
 8004014:	fa02 f303 	lsl.w	r3, r2, r3
 8004018:	43db      	mvns	r3, r3
 800401a:	693a      	ldr	r2, [r7, #16]
 800401c:	4013      	ands	r3, r2
 800401e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	4a57      	ldr	r2, [pc, #348]	; (8004180 <HAL_GPIO_Init+0x314>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d031      	beq.n	800408c <HAL_GPIO_Init+0x220>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	4a56      	ldr	r2, [pc, #344]	; (8004184 <HAL_GPIO_Init+0x318>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d02b      	beq.n	8004088 <HAL_GPIO_Init+0x21c>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	4a55      	ldr	r2, [pc, #340]	; (8004188 <HAL_GPIO_Init+0x31c>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d025      	beq.n	8004084 <HAL_GPIO_Init+0x218>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	4a54      	ldr	r2, [pc, #336]	; (800418c <HAL_GPIO_Init+0x320>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d01f      	beq.n	8004080 <HAL_GPIO_Init+0x214>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	4a53      	ldr	r2, [pc, #332]	; (8004190 <HAL_GPIO_Init+0x324>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d019      	beq.n	800407c <HAL_GPIO_Init+0x210>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	4a52      	ldr	r2, [pc, #328]	; (8004194 <HAL_GPIO_Init+0x328>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d013      	beq.n	8004078 <HAL_GPIO_Init+0x20c>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	4a51      	ldr	r2, [pc, #324]	; (8004198 <HAL_GPIO_Init+0x32c>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d00d      	beq.n	8004074 <HAL_GPIO_Init+0x208>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	4a50      	ldr	r2, [pc, #320]	; (800419c <HAL_GPIO_Init+0x330>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d007      	beq.n	8004070 <HAL_GPIO_Init+0x204>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	4a4f      	ldr	r2, [pc, #316]	; (80041a0 <HAL_GPIO_Init+0x334>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d101      	bne.n	800406c <HAL_GPIO_Init+0x200>
 8004068:	2308      	movs	r3, #8
 800406a:	e010      	b.n	800408e <HAL_GPIO_Init+0x222>
 800406c:	2309      	movs	r3, #9
 800406e:	e00e      	b.n	800408e <HAL_GPIO_Init+0x222>
 8004070:	2307      	movs	r3, #7
 8004072:	e00c      	b.n	800408e <HAL_GPIO_Init+0x222>
 8004074:	2306      	movs	r3, #6
 8004076:	e00a      	b.n	800408e <HAL_GPIO_Init+0x222>
 8004078:	2305      	movs	r3, #5
 800407a:	e008      	b.n	800408e <HAL_GPIO_Init+0x222>
 800407c:	2304      	movs	r3, #4
 800407e:	e006      	b.n	800408e <HAL_GPIO_Init+0x222>
 8004080:	2303      	movs	r3, #3
 8004082:	e004      	b.n	800408e <HAL_GPIO_Init+0x222>
 8004084:	2302      	movs	r3, #2
 8004086:	e002      	b.n	800408e <HAL_GPIO_Init+0x222>
 8004088:	2301      	movs	r3, #1
 800408a:	e000      	b.n	800408e <HAL_GPIO_Init+0x222>
 800408c:	2300      	movs	r3, #0
 800408e:	697a      	ldr	r2, [r7, #20]
 8004090:	f002 0203 	and.w	r2, r2, #3
 8004094:	0092      	lsls	r2, r2, #2
 8004096:	4093      	lsls	r3, r2
 8004098:	461a      	mov	r2, r3
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	4313      	orrs	r3, r2
 800409e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80040a0:	4936      	ldr	r1, [pc, #216]	; (800417c <HAL_GPIO_Init+0x310>)
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	089b      	lsrs	r3, r3, #2
 80040a6:	3302      	adds	r3, #2
 80040a8:	693a      	ldr	r2, [r7, #16]
 80040aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040ae:	4b3d      	ldr	r3, [pc, #244]	; (80041a4 <HAL_GPIO_Init+0x338>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	43db      	mvns	r3, r3
 80040b8:	693a      	ldr	r2, [r7, #16]
 80040ba:	4013      	ands	r3, r2
 80040bc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d003      	beq.n	80040d2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80040ca:	693a      	ldr	r2, [r7, #16]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80040d2:	4a34      	ldr	r2, [pc, #208]	; (80041a4 <HAL_GPIO_Init+0x338>)
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80040d8:	4b32      	ldr	r3, [pc, #200]	; (80041a4 <HAL_GPIO_Init+0x338>)
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	43db      	mvns	r3, r3
 80040e2:	693a      	ldr	r2, [r7, #16]
 80040e4:	4013      	ands	r3, r2
 80040e6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d003      	beq.n	80040fc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80040f4:	693a      	ldr	r2, [r7, #16]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	4313      	orrs	r3, r2
 80040fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80040fc:	4a29      	ldr	r2, [pc, #164]	; (80041a4 <HAL_GPIO_Init+0x338>)
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004102:	4b28      	ldr	r3, [pc, #160]	; (80041a4 <HAL_GPIO_Init+0x338>)
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	43db      	mvns	r3, r3
 800410c:	693a      	ldr	r2, [r7, #16]
 800410e:	4013      	ands	r3, r2
 8004110:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800411a:	2b00      	cmp	r3, #0
 800411c:	d003      	beq.n	8004126 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800411e:	693a      	ldr	r2, [r7, #16]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	4313      	orrs	r3, r2
 8004124:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004126:	4a1f      	ldr	r2, [pc, #124]	; (80041a4 <HAL_GPIO_Init+0x338>)
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800412c:	4b1d      	ldr	r3, [pc, #116]	; (80041a4 <HAL_GPIO_Init+0x338>)
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	43db      	mvns	r3, r3
 8004136:	693a      	ldr	r2, [r7, #16]
 8004138:	4013      	ands	r3, r2
 800413a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004144:	2b00      	cmp	r3, #0
 8004146:	d003      	beq.n	8004150 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8004148:	693a      	ldr	r2, [r7, #16]
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	4313      	orrs	r3, r2
 800414e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004150:	4a14      	ldr	r2, [pc, #80]	; (80041a4 <HAL_GPIO_Init+0x338>)
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	3301      	adds	r3, #1
 800415a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	fa22 f303 	lsr.w	r3, r2, r3
 8004166:	2b00      	cmp	r3, #0
 8004168:	f47f ae88 	bne.w	8003e7c <HAL_GPIO_Init+0x10>
  }
}
 800416c:	bf00      	nop
 800416e:	bf00      	nop
 8004170:	371c      	adds	r7, #28
 8004172:	46bd      	mov	sp, r7
 8004174:	bc80      	pop	{r7}
 8004176:	4770      	bx	lr
 8004178:	40023800 	.word	0x40023800
 800417c:	40013800 	.word	0x40013800
 8004180:	40020000 	.word	0x40020000
 8004184:	40020400 	.word	0x40020400
 8004188:	40020800 	.word	0x40020800
 800418c:	40020c00 	.word	0x40020c00
 8004190:	40021000 	.word	0x40021000
 8004194:	40021400 	.word	0x40021400
 8004198:	40021800 	.word	0x40021800
 800419c:	40021c00 	.word	0x40021c00
 80041a0:	40022000 	.word	0x40022000
 80041a4:	40013c00 	.word	0x40013c00

080041a8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80041a8:	b480      	push	{r7}
 80041aa:	b087      	sub	sp, #28
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
 80041b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80041b2:	2300      	movs	r3, #0
 80041b4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80041b6:	e0d1      	b.n	800435c <HAL_GPIO_DeInit+0x1b4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80041b8:	2201      	movs	r2, #1
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	fa02 f303 	lsl.w	r3, r2, r3
 80041c0:	683a      	ldr	r2, [r7, #0]
 80041c2:	4013      	ands	r3, r2
 80041c4:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	f000 80c4 	beq.w	8004356 <HAL_GPIO_DeInit+0x1ae>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80041ce:	4a6a      	ldr	r2, [pc, #424]	; (8004378 <HAL_GPIO_DeInit+0x1d0>)
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	089b      	lsrs	r3, r3, #2
 80041d4:	3302      	adds	r3, #2
 80041d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041da:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	f003 0303 	and.w	r3, r3, #3
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	220f      	movs	r2, #15
 80041e6:	fa02 f303 	lsl.w	r3, r2, r3
 80041ea:	68fa      	ldr	r2, [r7, #12]
 80041ec:	4013      	ands	r3, r2
 80041ee:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	4a62      	ldr	r2, [pc, #392]	; (800437c <HAL_GPIO_DeInit+0x1d4>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d031      	beq.n	800425c <HAL_GPIO_DeInit+0xb4>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	4a61      	ldr	r2, [pc, #388]	; (8004380 <HAL_GPIO_DeInit+0x1d8>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d02b      	beq.n	8004258 <HAL_GPIO_DeInit+0xb0>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	4a60      	ldr	r2, [pc, #384]	; (8004384 <HAL_GPIO_DeInit+0x1dc>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d025      	beq.n	8004254 <HAL_GPIO_DeInit+0xac>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	4a5f      	ldr	r2, [pc, #380]	; (8004388 <HAL_GPIO_DeInit+0x1e0>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d01f      	beq.n	8004250 <HAL_GPIO_DeInit+0xa8>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	4a5e      	ldr	r2, [pc, #376]	; (800438c <HAL_GPIO_DeInit+0x1e4>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d019      	beq.n	800424c <HAL_GPIO_DeInit+0xa4>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	4a5d      	ldr	r2, [pc, #372]	; (8004390 <HAL_GPIO_DeInit+0x1e8>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d013      	beq.n	8004248 <HAL_GPIO_DeInit+0xa0>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	4a5c      	ldr	r2, [pc, #368]	; (8004394 <HAL_GPIO_DeInit+0x1ec>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d00d      	beq.n	8004244 <HAL_GPIO_DeInit+0x9c>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	4a5b      	ldr	r2, [pc, #364]	; (8004398 <HAL_GPIO_DeInit+0x1f0>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d007      	beq.n	8004240 <HAL_GPIO_DeInit+0x98>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	4a5a      	ldr	r2, [pc, #360]	; (800439c <HAL_GPIO_DeInit+0x1f4>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d101      	bne.n	800423c <HAL_GPIO_DeInit+0x94>
 8004238:	2308      	movs	r3, #8
 800423a:	e010      	b.n	800425e <HAL_GPIO_DeInit+0xb6>
 800423c:	2309      	movs	r3, #9
 800423e:	e00e      	b.n	800425e <HAL_GPIO_DeInit+0xb6>
 8004240:	2307      	movs	r3, #7
 8004242:	e00c      	b.n	800425e <HAL_GPIO_DeInit+0xb6>
 8004244:	2306      	movs	r3, #6
 8004246:	e00a      	b.n	800425e <HAL_GPIO_DeInit+0xb6>
 8004248:	2305      	movs	r3, #5
 800424a:	e008      	b.n	800425e <HAL_GPIO_DeInit+0xb6>
 800424c:	2304      	movs	r3, #4
 800424e:	e006      	b.n	800425e <HAL_GPIO_DeInit+0xb6>
 8004250:	2303      	movs	r3, #3
 8004252:	e004      	b.n	800425e <HAL_GPIO_DeInit+0xb6>
 8004254:	2302      	movs	r3, #2
 8004256:	e002      	b.n	800425e <HAL_GPIO_DeInit+0xb6>
 8004258:	2301      	movs	r3, #1
 800425a:	e000      	b.n	800425e <HAL_GPIO_DeInit+0xb6>
 800425c:	2300      	movs	r3, #0
 800425e:	697a      	ldr	r2, [r7, #20]
 8004260:	f002 0203 	and.w	r2, r2, #3
 8004264:	0092      	lsls	r2, r2, #2
 8004266:	fa03 f202 	lsl.w	r2, r3, r2
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	429a      	cmp	r2, r3
 800426e:	d132      	bne.n	80042d6 <HAL_GPIO_DeInit+0x12e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004270:	4b4b      	ldr	r3, [pc, #300]	; (80043a0 <HAL_GPIO_DeInit+0x1f8>)
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	43db      	mvns	r3, r3
 8004278:	4949      	ldr	r1, [pc, #292]	; (80043a0 <HAL_GPIO_DeInit+0x1f8>)
 800427a:	4013      	ands	r3, r2
 800427c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800427e:	4b48      	ldr	r3, [pc, #288]	; (80043a0 <HAL_GPIO_DeInit+0x1f8>)
 8004280:	685a      	ldr	r2, [r3, #4]
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	43db      	mvns	r3, r3
 8004286:	4946      	ldr	r1, [pc, #280]	; (80043a0 <HAL_GPIO_DeInit+0x1f8>)
 8004288:	4013      	ands	r3, r2
 800428a:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800428c:	4b44      	ldr	r3, [pc, #272]	; (80043a0 <HAL_GPIO_DeInit+0x1f8>)
 800428e:	689a      	ldr	r2, [r3, #8]
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	43db      	mvns	r3, r3
 8004294:	4942      	ldr	r1, [pc, #264]	; (80043a0 <HAL_GPIO_DeInit+0x1f8>)
 8004296:	4013      	ands	r3, r2
 8004298:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800429a:	4b41      	ldr	r3, [pc, #260]	; (80043a0 <HAL_GPIO_DeInit+0x1f8>)
 800429c:	68da      	ldr	r2, [r3, #12]
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	43db      	mvns	r3, r3
 80042a2:	493f      	ldr	r1, [pc, #252]	; (80043a0 <HAL_GPIO_DeInit+0x1f8>)
 80042a4:	4013      	ands	r3, r2
 80042a6:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	f003 0303 	and.w	r3, r3, #3
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	220f      	movs	r2, #15
 80042b2:	fa02 f303 	lsl.w	r3, r2, r3
 80042b6:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80042b8:	4a2f      	ldr	r2, [pc, #188]	; (8004378 <HAL_GPIO_DeInit+0x1d0>)
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	089b      	lsrs	r3, r3, #2
 80042be:	3302      	adds	r3, #2
 80042c0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	43da      	mvns	r2, r3
 80042c8:	482b      	ldr	r0, [pc, #172]	; (8004378 <HAL_GPIO_DeInit+0x1d0>)
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	089b      	lsrs	r3, r3, #2
 80042ce:	400a      	ands	r2, r1
 80042d0:	3302      	adds	r3, #2
 80042d2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	005b      	lsls	r3, r3, #1
 80042de:	2103      	movs	r1, #3
 80042e0:	fa01 f303 	lsl.w	r3, r1, r3
 80042e4:	43db      	mvns	r3, r3
 80042e6:	401a      	ands	r2, r3
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u));
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	08da      	lsrs	r2, r3, #3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	3208      	adds	r2, #8
 80042f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	f003 0307 	and.w	r3, r3, #7
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	220f      	movs	r2, #15
 8004302:	fa02 f303 	lsl.w	r3, r2, r3
 8004306:	43db      	mvns	r3, r3
 8004308:	697a      	ldr	r2, [r7, #20]
 800430a:	08d2      	lsrs	r2, r2, #3
 800430c:	4019      	ands	r1, r3
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	3208      	adds	r2, #8
 8004312:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	68da      	ldr	r2, [r3, #12]
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	005b      	lsls	r3, r3, #1
 800431e:	2103      	movs	r1, #3
 8004320:	fa01 f303 	lsl.w	r3, r1, r3
 8004324:	43db      	mvns	r3, r3
 8004326:	401a      	ands	r2, r3
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	685a      	ldr	r2, [r3, #4]
 8004330:	2101      	movs	r1, #1
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	fa01 f303 	lsl.w	r3, r1, r3
 8004338:	43db      	mvns	r3, r3
 800433a:	401a      	ands	r2, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	689a      	ldr	r2, [r3, #8]
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	005b      	lsls	r3, r3, #1
 8004348:	2103      	movs	r1, #3
 800434a:	fa01 f303 	lsl.w	r3, r1, r3
 800434e:	43db      	mvns	r3, r3
 8004350:	401a      	ands	r2, r3
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	609a      	str	r2, [r3, #8]
    }

    position++;
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	3301      	adds	r3, #1
 800435a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800435c:	683a      	ldr	r2, [r7, #0]
 800435e:	697b      	ldr	r3, [r7, #20]
 8004360:	fa22 f303 	lsr.w	r3, r2, r3
 8004364:	2b00      	cmp	r3, #0
 8004366:	f47f af27 	bne.w	80041b8 <HAL_GPIO_DeInit+0x10>
  }
}
 800436a:	bf00      	nop
 800436c:	bf00      	nop
 800436e:	371c      	adds	r7, #28
 8004370:	46bd      	mov	sp, r7
 8004372:	bc80      	pop	{r7}
 8004374:	4770      	bx	lr
 8004376:	bf00      	nop
 8004378:	40013800 	.word	0x40013800
 800437c:	40020000 	.word	0x40020000
 8004380:	40020400 	.word	0x40020400
 8004384:	40020800 	.word	0x40020800
 8004388:	40020c00 	.word	0x40020c00
 800438c:	40021000 	.word	0x40021000
 8004390:	40021400 	.word	0x40021400
 8004394:	40021800 	.word	0x40021800
 8004398:	40021c00 	.word	0x40021c00
 800439c:	40022000 	.word	0x40022000
 80043a0:	40013c00 	.word	0x40013c00

080043a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80043a4:	b480      	push	{r7}
 80043a6:	b085      	sub	sp, #20
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
 80043ac:	460b      	mov	r3, r1
 80043ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	691a      	ldr	r2, [r3, #16]
 80043b4:	887b      	ldrh	r3, [r7, #2]
 80043b6:	4013      	ands	r3, r2
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d002      	beq.n	80043c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80043bc:	2301      	movs	r3, #1
 80043be:	73fb      	strb	r3, [r7, #15]
 80043c0:	e001      	b.n	80043c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80043c2:	2300      	movs	r3, #0
 80043c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80043c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3714      	adds	r7, #20
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bc80      	pop	{r7}
 80043d0:	4770      	bx	lr

080043d2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80043d2:	b480      	push	{r7}
 80043d4:	b083      	sub	sp, #12
 80043d6:	af00      	add	r7, sp, #0
 80043d8:	6078      	str	r0, [r7, #4]
 80043da:	460b      	mov	r3, r1
 80043dc:	807b      	strh	r3, [r7, #2]
 80043de:	4613      	mov	r3, r2
 80043e0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80043e2:	787b      	ldrb	r3, [r7, #1]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d003      	beq.n	80043f0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80043e8:	887a      	ldrh	r2, [r7, #2]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80043ee:	e003      	b.n	80043f8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80043f0:	887b      	ldrh	r3, [r7, #2]
 80043f2:	041a      	lsls	r2, r3, #16
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	619a      	str	r2, [r3, #24]
}
 80043f8:	bf00      	nop
 80043fa:	370c      	adds	r7, #12
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bc80      	pop	{r7}
 8004400:	4770      	bx	lr

08004402 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004402:	b480      	push	{r7}
 8004404:	b085      	sub	sp, #20
 8004406:	af00      	add	r7, sp, #0
 8004408:	6078      	str	r0, [r7, #4]
 800440a:	460b      	mov	r3, r1
 800440c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	695b      	ldr	r3, [r3, #20]
 8004412:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004414:	887a      	ldrh	r2, [r7, #2]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	4013      	ands	r3, r2
 800441a:	041a      	lsls	r2, r3, #16
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	43d9      	mvns	r1, r3
 8004420:	887b      	ldrh	r3, [r7, #2]
 8004422:	400b      	ands	r3, r1
 8004424:	431a      	orrs	r2, r3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	619a      	str	r2, [r3, #24]
}
 800442a:	bf00      	nop
 800442c:	3714      	adds	r7, #20
 800442e:	46bd      	mov	sp, r7
 8004430:	bc80      	pop	{r7}
 8004432:	4770      	bx	lr

08004434 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b082      	sub	sp, #8
 8004438:	af00      	add	r7, sp, #0
 800443a:	4603      	mov	r3, r0
 800443c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800443e:	4b08      	ldr	r3, [pc, #32]	; (8004460 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004440:	695a      	ldr	r2, [r3, #20]
 8004442:	88fb      	ldrh	r3, [r7, #6]
 8004444:	4013      	ands	r3, r2
 8004446:	2b00      	cmp	r3, #0
 8004448:	d006      	beq.n	8004458 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800444a:	4a05      	ldr	r2, [pc, #20]	; (8004460 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800444c:	88fb      	ldrh	r3, [r7, #6]
 800444e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004450:	88fb      	ldrh	r3, [r7, #6]
 8004452:	4618      	mov	r0, r3
 8004454:	f007 fd74 	bl	800bf40 <HAL_GPIO_EXTI_Callback>
  }
}
 8004458:	bf00      	nop
 800445a:	3708      	adds	r7, #8
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}
 8004460:	40013c00 	.word	0x40013c00

08004464 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004464:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004466:	b08f      	sub	sp, #60	; 0x3c
 8004468:	af0a      	add	r7, sp, #40	; 0x28
 800446a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d101      	bne.n	8004476 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e10f      	b.n	8004696 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8004482:	b2db      	uxtb	r3, r3
 8004484:	2b00      	cmp	r3, #0
 8004486:	d106      	bne.n	8004496 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2200      	movs	r2, #0
 800448c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	f006 fe89 	bl	800b1a8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2203      	movs	r2, #3
 800449a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d102      	bne.n	80044b0 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2200      	movs	r2, #0
 80044ae:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4618      	mov	r0, r3
 80044b6:	f003 fe19 	bl	80080ec <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	603b      	str	r3, [r7, #0]
 80044c0:	687e      	ldr	r6, [r7, #4]
 80044c2:	466d      	mov	r5, sp
 80044c4:	f106 0410 	add.w	r4, r6, #16
 80044c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80044ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80044cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80044ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80044d0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80044d4:	e885 0003 	stmia.w	r5, {r0, r1}
 80044d8:	1d33      	adds	r3, r6, #4
 80044da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80044dc:	6838      	ldr	r0, [r7, #0]
 80044de:	f003 fcfb 	bl	8007ed8 <USB_CoreInit>
 80044e2:	4603      	mov	r3, r0
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d005      	beq.n	80044f4 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2202      	movs	r2, #2
 80044ec:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e0d0      	b.n	8004696 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	2100      	movs	r1, #0
 80044fa:	4618      	mov	r0, r3
 80044fc:	f003 fe06 	bl	800810c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004500:	2300      	movs	r3, #0
 8004502:	73fb      	strb	r3, [r7, #15]
 8004504:	e04a      	b.n	800459c <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004506:	7bfa      	ldrb	r2, [r7, #15]
 8004508:	6879      	ldr	r1, [r7, #4]
 800450a:	4613      	mov	r3, r2
 800450c:	00db      	lsls	r3, r3, #3
 800450e:	1a9b      	subs	r3, r3, r2
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	440b      	add	r3, r1
 8004514:	333d      	adds	r3, #61	; 0x3d
 8004516:	2201      	movs	r2, #1
 8004518:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800451a:	7bfa      	ldrb	r2, [r7, #15]
 800451c:	6879      	ldr	r1, [r7, #4]
 800451e:	4613      	mov	r3, r2
 8004520:	00db      	lsls	r3, r3, #3
 8004522:	1a9b      	subs	r3, r3, r2
 8004524:	009b      	lsls	r3, r3, #2
 8004526:	440b      	add	r3, r1
 8004528:	333c      	adds	r3, #60	; 0x3c
 800452a:	7bfa      	ldrb	r2, [r7, #15]
 800452c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800452e:	7bfa      	ldrb	r2, [r7, #15]
 8004530:	7bfb      	ldrb	r3, [r7, #15]
 8004532:	b298      	uxth	r0, r3
 8004534:	6879      	ldr	r1, [r7, #4]
 8004536:	4613      	mov	r3, r2
 8004538:	00db      	lsls	r3, r3, #3
 800453a:	1a9b      	subs	r3, r3, r2
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	440b      	add	r3, r1
 8004540:	3342      	adds	r3, #66	; 0x42
 8004542:	4602      	mov	r2, r0
 8004544:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004546:	7bfa      	ldrb	r2, [r7, #15]
 8004548:	6879      	ldr	r1, [r7, #4]
 800454a:	4613      	mov	r3, r2
 800454c:	00db      	lsls	r3, r3, #3
 800454e:	1a9b      	subs	r3, r3, r2
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	440b      	add	r3, r1
 8004554:	333f      	adds	r3, #63	; 0x3f
 8004556:	2200      	movs	r2, #0
 8004558:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800455a:	7bfa      	ldrb	r2, [r7, #15]
 800455c:	6879      	ldr	r1, [r7, #4]
 800455e:	4613      	mov	r3, r2
 8004560:	00db      	lsls	r3, r3, #3
 8004562:	1a9b      	subs	r3, r3, r2
 8004564:	009b      	lsls	r3, r3, #2
 8004566:	440b      	add	r3, r1
 8004568:	3344      	adds	r3, #68	; 0x44
 800456a:	2200      	movs	r2, #0
 800456c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800456e:	7bfa      	ldrb	r2, [r7, #15]
 8004570:	6879      	ldr	r1, [r7, #4]
 8004572:	4613      	mov	r3, r2
 8004574:	00db      	lsls	r3, r3, #3
 8004576:	1a9b      	subs	r3, r3, r2
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	440b      	add	r3, r1
 800457c:	3348      	adds	r3, #72	; 0x48
 800457e:	2200      	movs	r2, #0
 8004580:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004582:	7bfa      	ldrb	r2, [r7, #15]
 8004584:	6879      	ldr	r1, [r7, #4]
 8004586:	4613      	mov	r3, r2
 8004588:	00db      	lsls	r3, r3, #3
 800458a:	1a9b      	subs	r3, r3, r2
 800458c:	009b      	lsls	r3, r3, #2
 800458e:	440b      	add	r3, r1
 8004590:	3350      	adds	r3, #80	; 0x50
 8004592:	2200      	movs	r2, #0
 8004594:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004596:	7bfb      	ldrb	r3, [r7, #15]
 8004598:	3301      	adds	r3, #1
 800459a:	73fb      	strb	r3, [r7, #15]
 800459c:	7bfa      	ldrb	r2, [r7, #15]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	429a      	cmp	r2, r3
 80045a4:	d3af      	bcc.n	8004506 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80045a6:	2300      	movs	r3, #0
 80045a8:	73fb      	strb	r3, [r7, #15]
 80045aa:	e044      	b.n	8004636 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80045ac:	7bfa      	ldrb	r2, [r7, #15]
 80045ae:	6879      	ldr	r1, [r7, #4]
 80045b0:	4613      	mov	r3, r2
 80045b2:	00db      	lsls	r3, r3, #3
 80045b4:	1a9b      	subs	r3, r3, r2
 80045b6:	009b      	lsls	r3, r3, #2
 80045b8:	440b      	add	r3, r1
 80045ba:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80045be:	2200      	movs	r2, #0
 80045c0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80045c2:	7bfa      	ldrb	r2, [r7, #15]
 80045c4:	6879      	ldr	r1, [r7, #4]
 80045c6:	4613      	mov	r3, r2
 80045c8:	00db      	lsls	r3, r3, #3
 80045ca:	1a9b      	subs	r3, r3, r2
 80045cc:	009b      	lsls	r3, r3, #2
 80045ce:	440b      	add	r3, r1
 80045d0:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80045d4:	7bfa      	ldrb	r2, [r7, #15]
 80045d6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80045d8:	7bfa      	ldrb	r2, [r7, #15]
 80045da:	6879      	ldr	r1, [r7, #4]
 80045dc:	4613      	mov	r3, r2
 80045de:	00db      	lsls	r3, r3, #3
 80045e0:	1a9b      	subs	r3, r3, r2
 80045e2:	009b      	lsls	r3, r3, #2
 80045e4:	440b      	add	r3, r1
 80045e6:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80045ea:	2200      	movs	r2, #0
 80045ec:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80045ee:	7bfa      	ldrb	r2, [r7, #15]
 80045f0:	6879      	ldr	r1, [r7, #4]
 80045f2:	4613      	mov	r3, r2
 80045f4:	00db      	lsls	r3, r3, #3
 80045f6:	1a9b      	subs	r3, r3, r2
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	440b      	add	r3, r1
 80045fc:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004600:	2200      	movs	r2, #0
 8004602:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004604:	7bfa      	ldrb	r2, [r7, #15]
 8004606:	6879      	ldr	r1, [r7, #4]
 8004608:	4613      	mov	r3, r2
 800460a:	00db      	lsls	r3, r3, #3
 800460c:	1a9b      	subs	r3, r3, r2
 800460e:	009b      	lsls	r3, r3, #2
 8004610:	440b      	add	r3, r1
 8004612:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004616:	2200      	movs	r2, #0
 8004618:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800461a:	7bfa      	ldrb	r2, [r7, #15]
 800461c:	6879      	ldr	r1, [r7, #4]
 800461e:	4613      	mov	r3, r2
 8004620:	00db      	lsls	r3, r3, #3
 8004622:	1a9b      	subs	r3, r3, r2
 8004624:	009b      	lsls	r3, r3, #2
 8004626:	440b      	add	r3, r1
 8004628:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800462c:	2200      	movs	r2, #0
 800462e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004630:	7bfb      	ldrb	r3, [r7, #15]
 8004632:	3301      	adds	r3, #1
 8004634:	73fb      	strb	r3, [r7, #15]
 8004636:	7bfa      	ldrb	r2, [r7, #15]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	429a      	cmp	r2, r3
 800463e:	d3b5      	bcc.n	80045ac <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	603b      	str	r3, [r7, #0]
 8004646:	687e      	ldr	r6, [r7, #4]
 8004648:	466d      	mov	r5, sp
 800464a:	f106 0410 	add.w	r4, r6, #16
 800464e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004650:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004652:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004654:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004656:	e894 0003 	ldmia.w	r4, {r0, r1}
 800465a:	e885 0003 	stmia.w	r5, {r0, r1}
 800465e:	1d33      	adds	r3, r6, #4
 8004660:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004662:	6838      	ldr	r0, [r7, #0]
 8004664:	f003 fd9e 	bl	80081a4 <USB_DevInit>
 8004668:	4603      	mov	r3, r0
 800466a:	2b00      	cmp	r3, #0
 800466c:	d005      	beq.n	800467a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2202      	movs	r2, #2
 8004672:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e00d      	b.n	8004696 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2201      	movs	r2, #1
 8004686:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  (void)USB_DevDisconnect(hpcd->Instance);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4618      	mov	r0, r3
 8004690:	f004 fe0f 	bl	80092b2 <USB_DevDisconnect>

  return HAL_OK;
 8004694:	2300      	movs	r3, #0
}
 8004696:	4618      	mov	r0, r3
 8004698:	3714      	adds	r7, #20
 800469a:	46bd      	mov	sp, r7
 800469c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800469e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800469e:	b580      	push	{r7, lr}
 80046a0:	b082      	sub	sp, #8
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80046ac:	2b01      	cmp	r3, #1
 80046ae:	d101      	bne.n	80046b4 <HAL_PCD_Start+0x16>
 80046b0:	2302      	movs	r3, #2
 80046b2:	e012      	b.n	80046da <HAL_PCD_Start+0x3c>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  __HAL_PCD_ENABLE(hpcd);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4618      	mov	r0, r3
 80046c2:	f003 fd03 	bl	80080cc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4618      	mov	r0, r3
 80046cc:	f004 fdd1 	bl	8009272 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2200      	movs	r2, #0
 80046d4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80046d8:	2300      	movs	r3, #0
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3708      	adds	r7, #8
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}

080046e2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80046e2:	b590      	push	{r4, r7, lr}
 80046e4:	b08d      	sub	sp, #52	; 0x34
 80046e6:	af00      	add	r7, sp, #0
 80046e8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046f0:	6a3b      	ldr	r3, [r7, #32]
 80046f2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4618      	mov	r0, r3
 80046fa:	f004 fe88 	bl	800940e <USB_GetMode>
 80046fe:	4603      	mov	r3, r0
 8004700:	2b00      	cmp	r3, #0
 8004702:	f040 838f 	bne.w	8004e24 <HAL_PCD_IRQHandler+0x742>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4618      	mov	r0, r3
 800470c:	f004 fdf1 	bl	80092f2 <USB_ReadInterrupts>
 8004710:	4603      	mov	r3, r0
 8004712:	2b00      	cmp	r3, #0
 8004714:	f000 8385 	beq.w	8004e22 <HAL_PCD_IRQHandler+0x740>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4618      	mov	r0, r3
 800471e:	f004 fde8 	bl	80092f2 <USB_ReadInterrupts>
 8004722:	4603      	mov	r3, r0
 8004724:	f003 0302 	and.w	r3, r3, #2
 8004728:	2b02      	cmp	r3, #2
 800472a:	d107      	bne.n	800473c <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	695a      	ldr	r2, [r3, #20]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f002 0202 	and.w	r2, r2, #2
 800473a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4618      	mov	r0, r3
 8004742:	f004 fdd6 	bl	80092f2 <USB_ReadInterrupts>
 8004746:	4603      	mov	r3, r0
 8004748:	f003 0310 	and.w	r3, r3, #16
 800474c:	2b10      	cmp	r3, #16
 800474e:	d161      	bne.n	8004814 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	699a      	ldr	r2, [r3, #24]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f022 0210 	bic.w	r2, r2, #16
 800475e:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8004760:	6a3b      	ldr	r3, [r7, #32]
 8004762:	6a1b      	ldr	r3, [r3, #32]
 8004764:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8004766:	69bb      	ldr	r3, [r7, #24]
 8004768:	f003 020f 	and.w	r2, r3, #15
 800476c:	4613      	mov	r3, r2
 800476e:	00db      	lsls	r3, r3, #3
 8004770:	1a9b      	subs	r3, r3, r2
 8004772:	009b      	lsls	r3, r3, #2
 8004774:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004778:	687a      	ldr	r2, [r7, #4]
 800477a:	4413      	add	r3, r2
 800477c:	3304      	adds	r3, #4
 800477e:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004780:	69bb      	ldr	r3, [r7, #24]
 8004782:	0c5b      	lsrs	r3, r3, #17
 8004784:	f003 030f 	and.w	r3, r3, #15
 8004788:	2b02      	cmp	r3, #2
 800478a:	d124      	bne.n	80047d6 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800478c:	69ba      	ldr	r2, [r7, #24]
 800478e:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004792:	4013      	ands	r3, r2
 8004794:	2b00      	cmp	r3, #0
 8004796:	d035      	beq.n	8004804 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 800479c:	69bb      	ldr	r3, [r7, #24]
 800479e:	091b      	lsrs	r3, r3, #4
 80047a0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80047a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80047a6:	b29b      	uxth	r3, r3
 80047a8:	461a      	mov	r2, r3
 80047aa:	6a38      	ldr	r0, [r7, #32]
 80047ac:	f004 fc13 	bl	8008fd6 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	68da      	ldr	r2, [r3, #12]
 80047b4:	69bb      	ldr	r3, [r7, #24]
 80047b6:	091b      	lsrs	r3, r3, #4
 80047b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80047bc:	441a      	add	r2, r3
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	699a      	ldr	r2, [r3, #24]
 80047c6:	69bb      	ldr	r3, [r7, #24]
 80047c8:	091b      	lsrs	r3, r3, #4
 80047ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80047ce:	441a      	add	r2, r3
 80047d0:	697b      	ldr	r3, [r7, #20]
 80047d2:	619a      	str	r2, [r3, #24]
 80047d4:	e016      	b.n	8004804 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80047d6:	69bb      	ldr	r3, [r7, #24]
 80047d8:	0c5b      	lsrs	r3, r3, #17
 80047da:	f003 030f 	and.w	r3, r3, #15
 80047de:	2b06      	cmp	r3, #6
 80047e0:	d110      	bne.n	8004804 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80047e8:	2208      	movs	r2, #8
 80047ea:	4619      	mov	r1, r3
 80047ec:	6a38      	ldr	r0, [r7, #32]
 80047ee:	f004 fbf2 	bl	8008fd6 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80047f2:	697b      	ldr	r3, [r7, #20]
 80047f4:	699a      	ldr	r2, [r3, #24]
 80047f6:	69bb      	ldr	r3, [r7, #24]
 80047f8:	091b      	lsrs	r3, r3, #4
 80047fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80047fe:	441a      	add	r2, r3
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	699a      	ldr	r2, [r3, #24]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f042 0210 	orr.w	r2, r2, #16
 8004812:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4618      	mov	r0, r3
 800481a:	f004 fd6a 	bl	80092f2 <USB_ReadInterrupts>
 800481e:	4603      	mov	r3, r0
 8004820:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004824:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004828:	d16e      	bne.n	8004908 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 800482a:	2300      	movs	r3, #0
 800482c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4618      	mov	r0, r3
 8004834:	f004 fd6f 	bl	8009316 <USB_ReadDevAllOutEpInterrupt>
 8004838:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800483a:	e062      	b.n	8004902 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800483c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800483e:	f003 0301 	and.w	r3, r3, #1
 8004842:	2b00      	cmp	r3, #0
 8004844:	d057      	beq.n	80048f6 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800484c:	b2d2      	uxtb	r2, r2
 800484e:	4611      	mov	r1, r2
 8004850:	4618      	mov	r0, r3
 8004852:	f004 fd92 	bl	800937a <USB_ReadDevOutEPInterrupt>
 8004856:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004858:	693b      	ldr	r3, [r7, #16]
 800485a:	f003 0301 	and.w	r3, r3, #1
 800485e:	2b00      	cmp	r3, #0
 8004860:	d00c      	beq.n	800487c <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004864:	015a      	lsls	r2, r3, #5
 8004866:	69fb      	ldr	r3, [r7, #28]
 8004868:	4413      	add	r3, r2
 800486a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800486e:	461a      	mov	r2, r3
 8004870:	2301      	movs	r3, #1
 8004872:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004874:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	f000 fda2 	bl	80053c0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	f003 0308 	and.w	r3, r3, #8
 8004882:	2b00      	cmp	r3, #0
 8004884:	d00c      	beq.n	80048a0 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004888:	015a      	lsls	r2, r3, #5
 800488a:	69fb      	ldr	r3, [r7, #28]
 800488c:	4413      	add	r3, r2
 800488e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004892:	461a      	mov	r2, r3
 8004894:	2308      	movs	r3, #8
 8004896:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004898:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f000 fe9c 	bl	80055d8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	f003 0310 	and.w	r3, r3, #16
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d008      	beq.n	80048bc <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80048aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ac:	015a      	lsls	r2, r3, #5
 80048ae:	69fb      	ldr	r3, [r7, #28]
 80048b0:	4413      	add	r3, r2
 80048b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048b6:	461a      	mov	r2, r3
 80048b8:	2310      	movs	r3, #16
 80048ba:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	f003 0320 	and.w	r3, r3, #32
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d008      	beq.n	80048d8 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80048c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048c8:	015a      	lsls	r2, r3, #5
 80048ca:	69fb      	ldr	r3, [r7, #28]
 80048cc:	4413      	add	r3, r2
 80048ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048d2:	461a      	mov	r2, r3
 80048d4:	2320      	movs	r3, #32
 80048d6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80048d8:	693b      	ldr	r3, [r7, #16]
 80048da:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d009      	beq.n	80048f6 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80048e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e4:	015a      	lsls	r2, r3, #5
 80048e6:	69fb      	ldr	r3, [r7, #28]
 80048e8:	4413      	add	r3, r2
 80048ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048ee:	461a      	mov	r2, r3
 80048f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80048f4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80048f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f8:	3301      	adds	r3, #1
 80048fa:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80048fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048fe:	085b      	lsrs	r3, r3, #1
 8004900:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004902:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004904:	2b00      	cmp	r3, #0
 8004906:	d199      	bne.n	800483c <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4618      	mov	r0, r3
 800490e:	f004 fcf0 	bl	80092f2 <USB_ReadInterrupts>
 8004912:	4603      	mov	r3, r0
 8004914:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004918:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800491c:	f040 80c0 	bne.w	8004aa0 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4618      	mov	r0, r3
 8004926:	f004 fd0f 	bl	8009348 <USB_ReadDevAllInEpInterrupt>
 800492a:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800492c:	2300      	movs	r3, #0
 800492e:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8004930:	e0b2      	b.n	8004a98 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004934:	f003 0301 	and.w	r3, r3, #1
 8004938:	2b00      	cmp	r3, #0
 800493a:	f000 80a7 	beq.w	8004a8c <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004944:	b2d2      	uxtb	r2, r2
 8004946:	4611      	mov	r1, r2
 8004948:	4618      	mov	r0, r3
 800494a:	f004 fd33 	bl	80093b4 <USB_ReadDevInEPInterrupt>
 800494e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	f003 0301 	and.w	r3, r3, #1
 8004956:	2b00      	cmp	r3, #0
 8004958:	d057      	beq.n	8004a0a <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800495a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800495c:	f003 030f 	and.w	r3, r3, #15
 8004960:	2201      	movs	r2, #1
 8004962:	fa02 f303 	lsl.w	r3, r2, r3
 8004966:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004968:	69fb      	ldr	r3, [r7, #28]
 800496a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800496e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	43db      	mvns	r3, r3
 8004974:	69f9      	ldr	r1, [r7, #28]
 8004976:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800497a:	4013      	ands	r3, r2
 800497c:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800497e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004980:	015a      	lsls	r2, r3, #5
 8004982:	69fb      	ldr	r3, [r7, #28]
 8004984:	4413      	add	r3, r2
 8004986:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800498a:	461a      	mov	r2, r3
 800498c:	2301      	movs	r3, #1
 800498e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	691b      	ldr	r3, [r3, #16]
 8004994:	2b01      	cmp	r3, #1
 8004996:	d132      	bne.n	80049fe <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004998:	6879      	ldr	r1, [r7, #4]
 800499a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800499c:	4613      	mov	r3, r2
 800499e:	00db      	lsls	r3, r3, #3
 80049a0:	1a9b      	subs	r3, r3, r2
 80049a2:	009b      	lsls	r3, r3, #2
 80049a4:	440b      	add	r3, r1
 80049a6:	3348      	adds	r3, #72	; 0x48
 80049a8:	6819      	ldr	r1, [r3, #0]
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049ae:	4613      	mov	r3, r2
 80049b0:	00db      	lsls	r3, r3, #3
 80049b2:	1a9b      	subs	r3, r3, r2
 80049b4:	009b      	lsls	r3, r3, #2
 80049b6:	4403      	add	r3, r0
 80049b8:	3344      	adds	r3, #68	; 0x44
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4419      	add	r1, r3
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049c2:	4613      	mov	r3, r2
 80049c4:	00db      	lsls	r3, r3, #3
 80049c6:	1a9b      	subs	r3, r3, r2
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	4403      	add	r3, r0
 80049cc:	3348      	adds	r3, #72	; 0x48
 80049ce:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80049d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d113      	bne.n	80049fe <HAL_PCD_IRQHandler+0x31c>
 80049d6:	6879      	ldr	r1, [r7, #4]
 80049d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049da:	4613      	mov	r3, r2
 80049dc:	00db      	lsls	r3, r3, #3
 80049de:	1a9b      	subs	r3, r3, r2
 80049e0:	009b      	lsls	r3, r3, #2
 80049e2:	440b      	add	r3, r1
 80049e4:	3350      	adds	r3, #80	; 0x50
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d108      	bne.n	80049fe <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6818      	ldr	r0, [r3, #0]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80049f6:	461a      	mov	r2, r3
 80049f8:	2101      	movs	r1, #1
 80049fa:	f004 fd37 	bl	800946c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80049fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a00:	b2db      	uxtb	r3, r3
 8004a02:	4619      	mov	r1, r3
 8004a04:	6878      	ldr	r0, [r7, #4]
 8004a06:	f006 fc50 	bl	800b2aa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	f003 0308 	and.w	r3, r3, #8
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d008      	beq.n	8004a26 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a16:	015a      	lsls	r2, r3, #5
 8004a18:	69fb      	ldr	r3, [r7, #28]
 8004a1a:	4413      	add	r3, r2
 8004a1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a20:	461a      	mov	r2, r3
 8004a22:	2308      	movs	r3, #8
 8004a24:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	f003 0310 	and.w	r3, r3, #16
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d008      	beq.n	8004a42 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a32:	015a      	lsls	r2, r3, #5
 8004a34:	69fb      	ldr	r3, [r7, #28]
 8004a36:	4413      	add	r3, r2
 8004a38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a3c:	461a      	mov	r2, r3
 8004a3e:	2310      	movs	r3, #16
 8004a40:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d008      	beq.n	8004a5e <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a4e:	015a      	lsls	r2, r3, #5
 8004a50:	69fb      	ldr	r3, [r7, #28]
 8004a52:	4413      	add	r3, r2
 8004a54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a58:	461a      	mov	r2, r3
 8004a5a:	2340      	movs	r3, #64	; 0x40
 8004a5c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	f003 0302 	and.w	r3, r3, #2
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d008      	beq.n	8004a7a <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a6a:	015a      	lsls	r2, r3, #5
 8004a6c:	69fb      	ldr	r3, [r7, #28]
 8004a6e:	4413      	add	r3, r2
 8004a70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a74:	461a      	mov	r2, r3
 8004a76:	2302      	movs	r3, #2
 8004a78:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d003      	beq.n	8004a8c <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004a84:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f000 fc0c 	bl	80052a4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a8e:	3301      	adds	r3, #1
 8004a90:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a94:	085b      	lsrs	r3, r3, #1
 8004a96:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	f47f af49 	bne.w	8004932 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f004 fc24 	bl	80092f2 <USB_ReadInterrupts>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004ab0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004ab4:	d114      	bne.n	8004ae0 <HAL_PCD_IRQHandler+0x3fe>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004ab6:	69fb      	ldr	r3, [r7, #28]
 8004ab8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	69fa      	ldr	r2, [r7, #28]
 8004ac0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004ac4:	f023 0301 	bic.w	r3, r3, #1
 8004ac8:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f006 fc64 	bl	800b398 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	695a      	ldr	r2, [r3, #20]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004ade:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f004 fc04 	bl	80092f2 <USB_ReadInterrupts>
 8004aea:	4603      	mov	r3, r0
 8004aec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004af0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004af4:	d112      	bne.n	8004b1c <HAL_PCD_IRQHandler+0x43a>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004af6:	69fb      	ldr	r3, [r7, #28]
 8004af8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	f003 0301 	and.w	r3, r3, #1
 8004b02:	2b01      	cmp	r3, #1
 8004b04:	d102      	bne.n	8004b0c <HAL_PCD_IRQHandler+0x42a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f006 fc20 	bl	800b34c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	695a      	ldr	r2, [r3, #20]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004b1a:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4618      	mov	r0, r3
 8004b22:	f004 fbe6 	bl	80092f2 <USB_ReadInterrupts>
 8004b26:	4603      	mov	r3, r0
 8004b28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b30:	f040 80c7 	bne.w	8004cc2 <HAL_PCD_IRQHandler+0x5e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004b34:	69fb      	ldr	r3, [r7, #28]
 8004b36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	69fa      	ldr	r2, [r7, #28]
 8004b3e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004b42:	f023 0301 	bic.w	r3, r3, #1
 8004b46:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	2110      	movs	r1, #16
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f003 fc8c 	bl	800846c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b54:	2300      	movs	r3, #0
 8004b56:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b58:	e056      	b.n	8004c08 <HAL_PCD_IRQHandler+0x526>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004b5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b5c:	015a      	lsls	r2, r3, #5
 8004b5e:	69fb      	ldr	r3, [r7, #28]
 8004b60:	4413      	add	r3, r2
 8004b62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b66:	461a      	mov	r2, r3
 8004b68:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004b6c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004b6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b70:	015a      	lsls	r2, r3, #5
 8004b72:	69fb      	ldr	r3, [r7, #28]
 8004b74:	4413      	add	r3, r2
 8004b76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b7e:	0151      	lsls	r1, r2, #5
 8004b80:	69fa      	ldr	r2, [r7, #28]
 8004b82:	440a      	add	r2, r1
 8004b84:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b88:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004b8c:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004b8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b90:	015a      	lsls	r2, r3, #5
 8004b92:	69fb      	ldr	r3, [r7, #28]
 8004b94:	4413      	add	r3, r2
 8004b96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b9e:	0151      	lsls	r1, r2, #5
 8004ba0:	69fa      	ldr	r2, [r7, #28]
 8004ba2:	440a      	add	r2, r1
 8004ba4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ba8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004bac:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004bae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bb0:	015a      	lsls	r2, r3, #5
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	4413      	add	r3, r2
 8004bb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004bba:	461a      	mov	r2, r3
 8004bbc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004bc0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bc4:	015a      	lsls	r2, r3, #5
 8004bc6:	69fb      	ldr	r3, [r7, #28]
 8004bc8:	4413      	add	r3, r2
 8004bca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004bd2:	0151      	lsls	r1, r2, #5
 8004bd4:	69fa      	ldr	r2, [r7, #28]
 8004bd6:	440a      	add	r2, r1
 8004bd8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004bdc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004be0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004be2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004be4:	015a      	lsls	r2, r3, #5
 8004be6:	69fb      	ldr	r3, [r7, #28]
 8004be8:	4413      	add	r3, r2
 8004bea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004bf2:	0151      	lsls	r1, r2, #5
 8004bf4:	69fa      	ldr	r2, [r7, #28]
 8004bf6:	440a      	add	r2, r1
 8004bf8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004bfc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004c00:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c04:	3301      	adds	r3, #1
 8004c06:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c0e:	429a      	cmp	r2, r3
 8004c10:	d3a3      	bcc.n	8004b5a <HAL_PCD_IRQHandler+0x478>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004c12:	69fb      	ldr	r3, [r7, #28]
 8004c14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c18:	69db      	ldr	r3, [r3, #28]
 8004c1a:	69fa      	ldr	r2, [r7, #28]
 8004c1c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004c20:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004c24:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d016      	beq.n	8004c5c <HAL_PCD_IRQHandler+0x57a>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004c2e:	69fb      	ldr	r3, [r7, #28]
 8004c30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c34:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c38:	69fa      	ldr	r2, [r7, #28]
 8004c3a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004c3e:	f043 030b 	orr.w	r3, r3, #11
 8004c42:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004c46:	69fb      	ldr	r3, [r7, #28]
 8004c48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c4e:	69fa      	ldr	r2, [r7, #28]
 8004c50:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004c54:	f043 030b 	orr.w	r3, r3, #11
 8004c58:	6453      	str	r3, [r2, #68]	; 0x44
 8004c5a:	e015      	b.n	8004c88 <HAL_PCD_IRQHandler+0x5a6>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004c5c:	69fb      	ldr	r3, [r7, #28]
 8004c5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c62:	695b      	ldr	r3, [r3, #20]
 8004c64:	69fa      	ldr	r2, [r7, #28]
 8004c66:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004c6a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004c6e:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8004c72:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004c74:	69fb      	ldr	r3, [r7, #28]
 8004c76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c7a:	691b      	ldr	r3, [r3, #16]
 8004c7c:	69fa      	ldr	r2, [r7, #28]
 8004c7e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004c82:	f043 030b 	orr.w	r3, r3, #11
 8004c86:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004c88:	69fb      	ldr	r3, [r7, #28]
 8004c8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	69fa      	ldr	r2, [r7, #28]
 8004c92:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004c96:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004c9a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6818      	ldr	r0, [r3, #0]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	691b      	ldr	r3, [r3, #16]
 8004ca4:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004cac:	461a      	mov	r2, r3
 8004cae:	f004 fbdd 	bl	800946c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	695a      	ldr	r2, [r3, #20]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004cc0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f004 fb13 	bl	80092f2 <USB_ReadInterrupts>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004cd2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cd6:	d124      	bne.n	8004d22 <HAL_PCD_IRQHandler+0x640>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4618      	mov	r0, r3
 8004cde:	f004 fba3 	bl	8009428 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	f003 fc1c 	bl	8008524 <USB_GetDevSpeed>
 8004cec:	4603      	mov	r3, r0
 8004cee:	461a      	mov	r2, r3
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681c      	ldr	r4, [r3, #0]
 8004cf8:	f001 f950 	bl	8005f9c <HAL_RCC_GetHCLKFreq>
 8004cfc:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	461a      	mov	r2, r3
 8004d06:	4620      	mov	r0, r4
 8004d08:	f003 f93e 	bl	8007f88 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004d0c:	6878      	ldr	r0, [r7, #4]
 8004d0e:	f006 faf4 	bl	800b2fa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	695a      	ldr	r2, [r3, #20]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004d20:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4618      	mov	r0, r3
 8004d28:	f004 fae3 	bl	80092f2 <USB_ReadInterrupts>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	f003 0308 	and.w	r3, r3, #8
 8004d32:	2b08      	cmp	r3, #8
 8004d34:	d10a      	bne.n	8004d4c <HAL_PCD_IRQHandler+0x66a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f006 fad1 	bl	800b2de <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	695a      	ldr	r2, [r3, #20]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f002 0208 	and.w	r2, r2, #8
 8004d4a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4618      	mov	r0, r3
 8004d52:	f004 face 	bl	80092f2 <USB_ReadInterrupts>
 8004d56:	4603      	mov	r3, r0
 8004d58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d5c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d60:	d10f      	bne.n	8004d82 <HAL_PCD_IRQHandler+0x6a0>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004d62:	2300      	movs	r3, #0
 8004d64:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d68:	b2db      	uxtb	r3, r3
 8004d6a:	4619      	mov	r1, r3
 8004d6c:	6878      	ldr	r0, [r7, #4]
 8004d6e:	f006 fb33 	bl	800b3d8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	695a      	ldr	r2, [r3, #20]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004d80:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4618      	mov	r0, r3
 8004d88:	f004 fab3 	bl	80092f2 <USB_ReadInterrupts>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d92:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004d96:	d10f      	bne.n	8004db8 <HAL_PCD_IRQHandler+0x6d6>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d9e:	b2db      	uxtb	r3, r3
 8004da0:	4619      	mov	r1, r3
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f006 fb06 	bl	800b3b4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	695a      	ldr	r2, [r3, #20]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004db6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f004 fa98 	bl	80092f2 <USB_ReadInterrupts>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dcc:	d10a      	bne.n	8004de4 <HAL_PCD_IRQHandler+0x702>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f006 fb14 	bl	800b3fc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	695a      	ldr	r2, [r3, #20]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004de2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4618      	mov	r0, r3
 8004dea:	f004 fa82 	bl	80092f2 <USB_ReadInterrupts>
 8004dee:	4603      	mov	r3, r0
 8004df0:	f003 0304 	and.w	r3, r3, #4
 8004df4:	2b04      	cmp	r3, #4
 8004df6:	d115      	bne.n	8004e24 <HAL_PCD_IRQHandler+0x742>
    {
      temp = hpcd->Instance->GOTGINT;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004e00:	69bb      	ldr	r3, [r7, #24]
 8004e02:	f003 0304 	and.w	r3, r3, #4
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d002      	beq.n	8004e10 <HAL_PCD_IRQHandler+0x72e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f006 fb04 	bl	800b418 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	6859      	ldr	r1, [r3, #4]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	69ba      	ldr	r2, [r7, #24]
 8004e1c:	430a      	orrs	r2, r1
 8004e1e:	605a      	str	r2, [r3, #4]
 8004e20:	e000      	b.n	8004e24 <HAL_PCD_IRQHandler+0x742>
      return;
 8004e22:	bf00      	nop
    }
  }
}
 8004e24:	3734      	adds	r7, #52	; 0x34
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd90      	pop	{r4, r7, pc}

08004e2a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004e2a:	b580      	push	{r7, lr}
 8004e2c:	b082      	sub	sp, #8
 8004e2e:	af00      	add	r7, sp, #0
 8004e30:	6078      	str	r0, [r7, #4]
 8004e32:	460b      	mov	r3, r1
 8004e34:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d101      	bne.n	8004e44 <HAL_PCD_SetAddress+0x1a>
 8004e40:	2302      	movs	r3, #2
 8004e42:	e013      	b.n	8004e6c <HAL_PCD_SetAddress+0x42>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	78fa      	ldrb	r2, [r7, #3]
 8004e50:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	78fa      	ldrb	r2, [r7, #3]
 8004e5a:	4611      	mov	r1, r2
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	f004 f9e3 	bl	8009228 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2200      	movs	r2, #0
 8004e66:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004e6a:	2300      	movs	r3, #0
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3708      	adds	r7, #8
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}

08004e74 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b084      	sub	sp, #16
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
 8004e7c:	4608      	mov	r0, r1
 8004e7e:	4611      	mov	r1, r2
 8004e80:	461a      	mov	r2, r3
 8004e82:	4603      	mov	r3, r0
 8004e84:	70fb      	strb	r3, [r7, #3]
 8004e86:	460b      	mov	r3, r1
 8004e88:	803b      	strh	r3, [r7, #0]
 8004e8a:	4613      	mov	r3, r2
 8004e8c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004e92:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	da0f      	bge.n	8004eba <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e9a:	78fb      	ldrb	r3, [r7, #3]
 8004e9c:	f003 020f 	and.w	r2, r3, #15
 8004ea0:	4613      	mov	r3, r2
 8004ea2:	00db      	lsls	r3, r3, #3
 8004ea4:	1a9b      	subs	r3, r3, r2
 8004ea6:	009b      	lsls	r3, r3, #2
 8004ea8:	3338      	adds	r3, #56	; 0x38
 8004eaa:	687a      	ldr	r2, [r7, #4]
 8004eac:	4413      	add	r3, r2
 8004eae:	3304      	adds	r3, #4
 8004eb0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	705a      	strb	r2, [r3, #1]
 8004eb8:	e00f      	b.n	8004eda <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004eba:	78fb      	ldrb	r3, [r7, #3]
 8004ebc:	f003 020f 	and.w	r2, r3, #15
 8004ec0:	4613      	mov	r3, r2
 8004ec2:	00db      	lsls	r3, r3, #3
 8004ec4:	1a9b      	subs	r3, r3, r2
 8004ec6:	009b      	lsls	r3, r3, #2
 8004ec8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004ecc:	687a      	ldr	r2, [r7, #4]
 8004ece:	4413      	add	r3, r2
 8004ed0:	3304      	adds	r3, #4
 8004ed2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004eda:	78fb      	ldrb	r3, [r7, #3]
 8004edc:	f003 030f 	and.w	r3, r3, #15
 8004ee0:	b2da      	uxtb	r2, r3
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004ee6:	883a      	ldrh	r2, [r7, #0]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	78ba      	ldrb	r2, [r7, #2]
 8004ef0:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	785b      	ldrb	r3, [r3, #1]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d004      	beq.n	8004f04 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	781b      	ldrb	r3, [r3, #0]
 8004efe:	b29a      	uxth	r2, r3
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004f04:	78bb      	ldrb	r3, [r7, #2]
 8004f06:	2b02      	cmp	r3, #2
 8004f08:	d102      	bne.n	8004f10 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004f16:	2b01      	cmp	r3, #1
 8004f18:	d101      	bne.n	8004f1e <HAL_PCD_EP_Open+0xaa>
 8004f1a:	2302      	movs	r3, #2
 8004f1c:	e00e      	b.n	8004f3c <HAL_PCD_EP_Open+0xc8>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2201      	movs	r2, #1
 8004f22:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	68f9      	ldr	r1, [r7, #12]
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	f003 fb1d 	bl	800856c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2200      	movs	r2, #0
 8004f36:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8004f3a:	7afb      	ldrb	r3, [r7, #11]
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	3710      	adds	r7, #16
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}

08004f44 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b084      	sub	sp, #16
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
 8004f4c:	460b      	mov	r3, r1
 8004f4e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004f50:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	da0f      	bge.n	8004f78 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f58:	78fb      	ldrb	r3, [r7, #3]
 8004f5a:	f003 020f 	and.w	r2, r3, #15
 8004f5e:	4613      	mov	r3, r2
 8004f60:	00db      	lsls	r3, r3, #3
 8004f62:	1a9b      	subs	r3, r3, r2
 8004f64:	009b      	lsls	r3, r3, #2
 8004f66:	3338      	adds	r3, #56	; 0x38
 8004f68:	687a      	ldr	r2, [r7, #4]
 8004f6a:	4413      	add	r3, r2
 8004f6c:	3304      	adds	r3, #4
 8004f6e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2201      	movs	r2, #1
 8004f74:	705a      	strb	r2, [r3, #1]
 8004f76:	e00f      	b.n	8004f98 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f78:	78fb      	ldrb	r3, [r7, #3]
 8004f7a:	f003 020f 	and.w	r2, r3, #15
 8004f7e:	4613      	mov	r3, r2
 8004f80:	00db      	lsls	r3, r3, #3
 8004f82:	1a9b      	subs	r3, r3, r2
 8004f84:	009b      	lsls	r3, r3, #2
 8004f86:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004f8a:	687a      	ldr	r2, [r7, #4]
 8004f8c:	4413      	add	r3, r2
 8004f8e:	3304      	adds	r3, #4
 8004f90:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2200      	movs	r2, #0
 8004f96:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004f98:	78fb      	ldrb	r3, [r7, #3]
 8004f9a:	f003 030f 	and.w	r3, r3, #15
 8004f9e:	b2da      	uxtb	r2, r3
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004faa:	2b01      	cmp	r3, #1
 8004fac:	d101      	bne.n	8004fb2 <HAL_PCD_EP_Close+0x6e>
 8004fae:	2302      	movs	r3, #2
 8004fb0:	e00e      	b.n	8004fd0 <HAL_PCD_EP_Close+0x8c>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	68f9      	ldr	r1, [r7, #12]
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	f003 fb59 	bl	8008678 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004fce:	2300      	movs	r3, #0
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3710      	adds	r7, #16
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}

08004fd8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b086      	sub	sp, #24
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	60f8      	str	r0, [r7, #12]
 8004fe0:	607a      	str	r2, [r7, #4]
 8004fe2:	603b      	str	r3, [r7, #0]
 8004fe4:	460b      	mov	r3, r1
 8004fe6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004fe8:	7afb      	ldrb	r3, [r7, #11]
 8004fea:	f003 020f 	and.w	r2, r3, #15
 8004fee:	4613      	mov	r3, r2
 8004ff0:	00db      	lsls	r3, r3, #3
 8004ff2:	1a9b      	subs	r3, r3, r2
 8004ff4:	009b      	lsls	r3, r3, #2
 8004ff6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004ffa:	68fa      	ldr	r2, [r7, #12]
 8004ffc:	4413      	add	r3, r2
 8004ffe:	3304      	adds	r3, #4
 8005000:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	687a      	ldr	r2, [r7, #4]
 8005006:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	683a      	ldr	r2, [r7, #0]
 800500c:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	2200      	movs	r2, #0
 8005012:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	2200      	movs	r2, #0
 8005018:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800501a:	7afb      	ldrb	r3, [r7, #11]
 800501c:	f003 030f 	and.w	r3, r3, #15
 8005020:	b2da      	uxtb	r2, r3
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	691b      	ldr	r3, [r3, #16]
 800502a:	2b01      	cmp	r3, #1
 800502c:	d102      	bne.n	8005034 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800502e:	687a      	ldr	r2, [r7, #4]
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005034:	7afb      	ldrb	r3, [r7, #11]
 8005036:	f003 030f 	and.w	r3, r3, #15
 800503a:	2b00      	cmp	r3, #0
 800503c:	d109      	bne.n	8005052 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	6818      	ldr	r0, [r3, #0]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	691b      	ldr	r3, [r3, #16]
 8005046:	b2db      	uxtb	r3, r3
 8005048:	461a      	mov	r2, r3
 800504a:	6979      	ldr	r1, [r7, #20]
 800504c:	f003 fe34 	bl	8008cb8 <USB_EP0StartXfer>
 8005050:	e008      	b.n	8005064 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	6818      	ldr	r0, [r3, #0]
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	691b      	ldr	r3, [r3, #16]
 800505a:	b2db      	uxtb	r3, r3
 800505c:	461a      	mov	r2, r3
 800505e:	6979      	ldr	r1, [r7, #20]
 8005060:	f003 fbe6 	bl	8008830 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005064:	2300      	movs	r3, #0
}
 8005066:	4618      	mov	r0, r3
 8005068:	3718      	adds	r7, #24
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}

0800506e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800506e:	b480      	push	{r7}
 8005070:	b083      	sub	sp, #12
 8005072:	af00      	add	r7, sp, #0
 8005074:	6078      	str	r0, [r7, #4]
 8005076:	460b      	mov	r3, r1
 8005078:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800507a:	78fb      	ldrb	r3, [r7, #3]
 800507c:	f003 020f 	and.w	r2, r3, #15
 8005080:	6879      	ldr	r1, [r7, #4]
 8005082:	4613      	mov	r3, r2
 8005084:	00db      	lsls	r3, r3, #3
 8005086:	1a9b      	subs	r3, r3, r2
 8005088:	009b      	lsls	r3, r3, #2
 800508a:	440b      	add	r3, r1
 800508c:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8005090:	681b      	ldr	r3, [r3, #0]
}
 8005092:	4618      	mov	r0, r3
 8005094:	370c      	adds	r7, #12
 8005096:	46bd      	mov	sp, r7
 8005098:	bc80      	pop	{r7}
 800509a:	4770      	bx	lr

0800509c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b086      	sub	sp, #24
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	60f8      	str	r0, [r7, #12]
 80050a4:	607a      	str	r2, [r7, #4]
 80050a6:	603b      	str	r3, [r7, #0]
 80050a8:	460b      	mov	r3, r1
 80050aa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80050ac:	7afb      	ldrb	r3, [r7, #11]
 80050ae:	f003 020f 	and.w	r2, r3, #15
 80050b2:	4613      	mov	r3, r2
 80050b4:	00db      	lsls	r3, r3, #3
 80050b6:	1a9b      	subs	r3, r3, r2
 80050b8:	009b      	lsls	r3, r3, #2
 80050ba:	3338      	adds	r3, #56	; 0x38
 80050bc:	68fa      	ldr	r2, [r7, #12]
 80050be:	4413      	add	r3, r2
 80050c0:	3304      	adds	r3, #4
 80050c2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	687a      	ldr	r2, [r7, #4]
 80050c8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	683a      	ldr	r2, [r7, #0]
 80050ce:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	2200      	movs	r2, #0
 80050d4:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	2201      	movs	r2, #1
 80050da:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80050dc:	7afb      	ldrb	r3, [r7, #11]
 80050de:	f003 030f 	and.w	r3, r3, #15
 80050e2:	b2da      	uxtb	r2, r3
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	691b      	ldr	r3, [r3, #16]
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d102      	bne.n	80050f6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80050f0:	687a      	ldr	r2, [r7, #4]
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80050f6:	7afb      	ldrb	r3, [r7, #11]
 80050f8:	f003 030f 	and.w	r3, r3, #15
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d109      	bne.n	8005114 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	6818      	ldr	r0, [r3, #0]
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	691b      	ldr	r3, [r3, #16]
 8005108:	b2db      	uxtb	r3, r3
 800510a:	461a      	mov	r2, r3
 800510c:	6979      	ldr	r1, [r7, #20]
 800510e:	f003 fdd3 	bl	8008cb8 <USB_EP0StartXfer>
 8005112:	e008      	b.n	8005126 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	6818      	ldr	r0, [r3, #0]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	691b      	ldr	r3, [r3, #16]
 800511c:	b2db      	uxtb	r3, r3
 800511e:	461a      	mov	r2, r3
 8005120:	6979      	ldr	r1, [r7, #20]
 8005122:	f003 fb85 	bl	8008830 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005126:	2300      	movs	r3, #0
}
 8005128:	4618      	mov	r0, r3
 800512a:	3718      	adds	r7, #24
 800512c:	46bd      	mov	sp, r7
 800512e:	bd80      	pop	{r7, pc}

08005130 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b084      	sub	sp, #16
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
 8005138:	460b      	mov	r3, r1
 800513a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800513c:	78fb      	ldrb	r3, [r7, #3]
 800513e:	f003 020f 	and.w	r2, r3, #15
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	429a      	cmp	r2, r3
 8005148:	d901      	bls.n	800514e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	e050      	b.n	80051f0 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800514e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005152:	2b00      	cmp	r3, #0
 8005154:	da0f      	bge.n	8005176 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005156:	78fb      	ldrb	r3, [r7, #3]
 8005158:	f003 020f 	and.w	r2, r3, #15
 800515c:	4613      	mov	r3, r2
 800515e:	00db      	lsls	r3, r3, #3
 8005160:	1a9b      	subs	r3, r3, r2
 8005162:	009b      	lsls	r3, r3, #2
 8005164:	3338      	adds	r3, #56	; 0x38
 8005166:	687a      	ldr	r2, [r7, #4]
 8005168:	4413      	add	r3, r2
 800516a:	3304      	adds	r3, #4
 800516c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2201      	movs	r2, #1
 8005172:	705a      	strb	r2, [r3, #1]
 8005174:	e00d      	b.n	8005192 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005176:	78fa      	ldrb	r2, [r7, #3]
 8005178:	4613      	mov	r3, r2
 800517a:	00db      	lsls	r3, r3, #3
 800517c:	1a9b      	subs	r3, r3, r2
 800517e:	009b      	lsls	r3, r3, #2
 8005180:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005184:	687a      	ldr	r2, [r7, #4]
 8005186:	4413      	add	r3, r2
 8005188:	3304      	adds	r3, #4
 800518a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2200      	movs	r2, #0
 8005190:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2201      	movs	r2, #1
 8005196:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005198:	78fb      	ldrb	r3, [r7, #3]
 800519a:	f003 030f 	and.w	r3, r3, #15
 800519e:	b2da      	uxtb	r2, r3
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80051aa:	2b01      	cmp	r3, #1
 80051ac:	d101      	bne.n	80051b2 <HAL_PCD_EP_SetStall+0x82>
 80051ae:	2302      	movs	r3, #2
 80051b0:	e01e      	b.n	80051f0 <HAL_PCD_EP_SetStall+0xc0>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2201      	movs	r2, #1
 80051b6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	68f9      	ldr	r1, [r7, #12]
 80051c0:	4618      	mov	r0, r3
 80051c2:	f003 ff5f 	bl	8009084 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80051c6:	78fb      	ldrb	r3, [r7, #3]
 80051c8:	f003 030f 	and.w	r3, r3, #15
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d10a      	bne.n	80051e6 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6818      	ldr	r0, [r3, #0]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	691b      	ldr	r3, [r3, #16]
 80051d8:	b2d9      	uxtb	r1, r3
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80051e0:	461a      	mov	r2, r3
 80051e2:	f004 f943 	bl	800946c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2200      	movs	r2, #0
 80051ea:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80051ee:	2300      	movs	r3, #0
}
 80051f0:	4618      	mov	r0, r3
 80051f2:	3710      	adds	r7, #16
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}

080051f8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b084      	sub	sp, #16
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
 8005200:	460b      	mov	r3, r1
 8005202:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005204:	78fb      	ldrb	r3, [r7, #3]
 8005206:	f003 020f 	and.w	r2, r3, #15
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	429a      	cmp	r2, r3
 8005210:	d901      	bls.n	8005216 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005212:	2301      	movs	r3, #1
 8005214:	e042      	b.n	800529c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005216:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800521a:	2b00      	cmp	r3, #0
 800521c:	da0f      	bge.n	800523e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800521e:	78fb      	ldrb	r3, [r7, #3]
 8005220:	f003 020f 	and.w	r2, r3, #15
 8005224:	4613      	mov	r3, r2
 8005226:	00db      	lsls	r3, r3, #3
 8005228:	1a9b      	subs	r3, r3, r2
 800522a:	009b      	lsls	r3, r3, #2
 800522c:	3338      	adds	r3, #56	; 0x38
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	4413      	add	r3, r2
 8005232:	3304      	adds	r3, #4
 8005234:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2201      	movs	r2, #1
 800523a:	705a      	strb	r2, [r3, #1]
 800523c:	e00f      	b.n	800525e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800523e:	78fb      	ldrb	r3, [r7, #3]
 8005240:	f003 020f 	and.w	r2, r3, #15
 8005244:	4613      	mov	r3, r2
 8005246:	00db      	lsls	r3, r3, #3
 8005248:	1a9b      	subs	r3, r3, r2
 800524a:	009b      	lsls	r3, r3, #2
 800524c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005250:	687a      	ldr	r2, [r7, #4]
 8005252:	4413      	add	r3, r2
 8005254:	3304      	adds	r3, #4
 8005256:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2200      	movs	r2, #0
 800525c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	2200      	movs	r2, #0
 8005262:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005264:	78fb      	ldrb	r3, [r7, #3]
 8005266:	f003 030f 	and.w	r3, r3, #15
 800526a:	b2da      	uxtb	r2, r3
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005276:	2b01      	cmp	r3, #1
 8005278:	d101      	bne.n	800527e <HAL_PCD_EP_ClrStall+0x86>
 800527a:	2302      	movs	r3, #2
 800527c:	e00e      	b.n	800529c <HAL_PCD_EP_ClrStall+0xa4>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2201      	movs	r2, #1
 8005282:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	68f9      	ldr	r1, [r7, #12]
 800528c:	4618      	mov	r0, r3
 800528e:	f003 ff66 	bl	800915e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2200      	movs	r2, #0
 8005296:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800529a:	2300      	movs	r3, #0
}
 800529c:	4618      	mov	r0, r3
 800529e:	3710      	adds	r7, #16
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bd80      	pop	{r7, pc}

080052a4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b08a      	sub	sp, #40	; 0x28
 80052a8:	af02      	add	r7, sp, #8
 80052aa:	6078      	str	r0, [r7, #4]
 80052ac:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80052b8:	683a      	ldr	r2, [r7, #0]
 80052ba:	4613      	mov	r3, r2
 80052bc:	00db      	lsls	r3, r3, #3
 80052be:	1a9b      	subs	r3, r3, r2
 80052c0:	009b      	lsls	r3, r3, #2
 80052c2:	3338      	adds	r3, #56	; 0x38
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	4413      	add	r3, r2
 80052c8:	3304      	adds	r3, #4
 80052ca:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	699a      	ldr	r2, [r3, #24]
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	695b      	ldr	r3, [r3, #20]
 80052d4:	429a      	cmp	r2, r3
 80052d6:	d901      	bls.n	80052dc <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	e06c      	b.n	80053b6 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	695a      	ldr	r2, [r3, #20]
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	699b      	ldr	r3, [r3, #24]
 80052e4:	1ad3      	subs	r3, r2, r3
 80052e6:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	69fa      	ldr	r2, [r7, #28]
 80052ee:	429a      	cmp	r2, r3
 80052f0:	d902      	bls.n	80052f8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	689b      	ldr	r3, [r3, #8]
 80052f6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80052f8:	69fb      	ldr	r3, [r7, #28]
 80052fa:	3303      	adds	r3, #3
 80052fc:	089b      	lsrs	r3, r3, #2
 80052fe:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005300:	e02b      	b.n	800535a <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	695a      	ldr	r2, [r3, #20]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	699b      	ldr	r3, [r3, #24]
 800530a:	1ad3      	subs	r3, r2, r3
 800530c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	69fa      	ldr	r2, [r7, #28]
 8005314:	429a      	cmp	r2, r3
 8005316:	d902      	bls.n	800531e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800531e:	69fb      	ldr	r3, [r7, #28]
 8005320:	3303      	adds	r3, #3
 8005322:	089b      	lsrs	r3, r3, #2
 8005324:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	68d9      	ldr	r1, [r3, #12]
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	b2da      	uxtb	r2, r3
 800532e:	69fb      	ldr	r3, [r7, #28]
 8005330:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005336:	b2db      	uxtb	r3, r3
 8005338:	9300      	str	r3, [sp, #0]
 800533a:	4603      	mov	r3, r0
 800533c:	6978      	ldr	r0, [r7, #20]
 800533e:	f003 fe0d 	bl	8008f5c <USB_WritePacket>

    ep->xfer_buff  += len;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	68da      	ldr	r2, [r3, #12]
 8005346:	69fb      	ldr	r3, [r7, #28]
 8005348:	441a      	add	r2, r3
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	699a      	ldr	r2, [r3, #24]
 8005352:	69fb      	ldr	r3, [r7, #28]
 8005354:	441a      	add	r2, r3
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	015a      	lsls	r2, r3, #5
 800535e:	693b      	ldr	r3, [r7, #16]
 8005360:	4413      	add	r3, r2
 8005362:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005366:	699b      	ldr	r3, [r3, #24]
 8005368:	b29b      	uxth	r3, r3
 800536a:	69ba      	ldr	r2, [r7, #24]
 800536c:	429a      	cmp	r2, r3
 800536e:	d809      	bhi.n	8005384 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	699a      	ldr	r2, [r3, #24]
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005378:	429a      	cmp	r2, r3
 800537a:	d203      	bcs.n	8005384 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	695b      	ldr	r3, [r3, #20]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d1be      	bne.n	8005302 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	695a      	ldr	r2, [r3, #20]
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	699b      	ldr	r3, [r3, #24]
 800538c:	429a      	cmp	r2, r3
 800538e:	d811      	bhi.n	80053b4 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	f003 030f 	and.w	r3, r3, #15
 8005396:	2201      	movs	r2, #1
 8005398:	fa02 f303 	lsl.w	r3, r2, r3
 800539c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	43db      	mvns	r3, r3
 80053aa:	6939      	ldr	r1, [r7, #16]
 80053ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80053b0:	4013      	ands	r3, r2
 80053b2:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80053b4:	2300      	movs	r3, #0
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3720      	adds	r7, #32
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}
	...

080053c0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b086      	sub	sp, #24
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
 80053c8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	333c      	adds	r3, #60	; 0x3c
 80053d8:	3304      	adds	r3, #4
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	015a      	lsls	r2, r3, #5
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	4413      	add	r3, r2
 80053e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	691b      	ldr	r3, [r3, #16]
 80053f2:	2b01      	cmp	r3, #1
 80053f4:	f040 80a0 	bne.w	8005538 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	f003 0308 	and.w	r3, r3, #8
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d015      	beq.n	800542e <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	4a72      	ldr	r2, [pc, #456]	; (80055d0 <PCD_EP_OutXfrComplete_int+0x210>)
 8005406:	4293      	cmp	r3, r2
 8005408:	f240 80dd 	bls.w	80055c6 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005412:	2b00      	cmp	r3, #0
 8005414:	f000 80d7 	beq.w	80055c6 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	015a      	lsls	r2, r3, #5
 800541c:	693b      	ldr	r3, [r7, #16]
 800541e:	4413      	add	r3, r2
 8005420:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005424:	461a      	mov	r2, r3
 8005426:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800542a:	6093      	str	r3, [r2, #8]
 800542c:	e0cb      	b.n	80055c6 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	f003 0320 	and.w	r3, r3, #32
 8005434:	2b00      	cmp	r3, #0
 8005436:	d009      	beq.n	800544c <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	015a      	lsls	r2, r3, #5
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	4413      	add	r3, r2
 8005440:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005444:	461a      	mov	r2, r3
 8005446:	2320      	movs	r3, #32
 8005448:	6093      	str	r3, [r2, #8]
 800544a:	e0bc      	b.n	80055c6 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005452:	2b00      	cmp	r3, #0
 8005454:	f040 80b7 	bne.w	80055c6 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	4a5d      	ldr	r2, [pc, #372]	; (80055d0 <PCD_EP_OutXfrComplete_int+0x210>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d90f      	bls.n	8005480 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005466:	2b00      	cmp	r3, #0
 8005468:	d00a      	beq.n	8005480 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	015a      	lsls	r2, r3, #5
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	4413      	add	r3, r2
 8005472:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005476:	461a      	mov	r2, r3
 8005478:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800547c:	6093      	str	r3, [r2, #8]
 800547e:	e0a2      	b.n	80055c6 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8005480:	6879      	ldr	r1, [r7, #4]
 8005482:	683a      	ldr	r2, [r7, #0]
 8005484:	4613      	mov	r3, r2
 8005486:	00db      	lsls	r3, r3, #3
 8005488:	1a9b      	subs	r3, r3, r2
 800548a:	009b      	lsls	r3, r3, #2
 800548c:	440b      	add	r3, r1
 800548e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005492:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	0159      	lsls	r1, r3, #5
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	440b      	add	r3, r1
 800549c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054a0:	691b      	ldr	r3, [r3, #16]
 80054a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80054a6:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80054a8:	6878      	ldr	r0, [r7, #4]
 80054aa:	683a      	ldr	r2, [r7, #0]
 80054ac:	4613      	mov	r3, r2
 80054ae:	00db      	lsls	r3, r3, #3
 80054b0:	1a9b      	subs	r3, r3, r2
 80054b2:	009b      	lsls	r3, r3, #2
 80054b4:	4403      	add	r3, r0
 80054b6:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80054ba:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80054bc:	6879      	ldr	r1, [r7, #4]
 80054be:	683a      	ldr	r2, [r7, #0]
 80054c0:	4613      	mov	r3, r2
 80054c2:	00db      	lsls	r3, r3, #3
 80054c4:	1a9b      	subs	r3, r3, r2
 80054c6:	009b      	lsls	r3, r3, #2
 80054c8:	440b      	add	r3, r1
 80054ca:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80054ce:	6819      	ldr	r1, [r3, #0]
 80054d0:	6878      	ldr	r0, [r7, #4]
 80054d2:	683a      	ldr	r2, [r7, #0]
 80054d4:	4613      	mov	r3, r2
 80054d6:	00db      	lsls	r3, r3, #3
 80054d8:	1a9b      	subs	r3, r3, r2
 80054da:	009b      	lsls	r3, r3, #2
 80054dc:	4403      	add	r3, r0
 80054de:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4419      	add	r1, r3
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	683a      	ldr	r2, [r7, #0]
 80054ea:	4613      	mov	r3, r2
 80054ec:	00db      	lsls	r3, r3, #3
 80054ee:	1a9b      	subs	r3, r3, r2
 80054f0:	009b      	lsls	r3, r3, #2
 80054f2:	4403      	add	r3, r0
 80054f4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80054f8:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d114      	bne.n	800552a <PCD_EP_OutXfrComplete_int+0x16a>
 8005500:	6879      	ldr	r1, [r7, #4]
 8005502:	683a      	ldr	r2, [r7, #0]
 8005504:	4613      	mov	r3, r2
 8005506:	00db      	lsls	r3, r3, #3
 8005508:	1a9b      	subs	r3, r3, r2
 800550a:	009b      	lsls	r3, r3, #2
 800550c:	440b      	add	r3, r1
 800550e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d108      	bne.n	800552a <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6818      	ldr	r0, [r3, #0]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005522:	461a      	mov	r2, r3
 8005524:	2101      	movs	r1, #1
 8005526:	f003 ffa1 	bl	800946c <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	b2db      	uxtb	r3, r3
 800552e:	4619      	mov	r1, r3
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	f005 fe9f 	bl	800b274 <HAL_PCD_DataOutStageCallback>
 8005536:	e046      	b.n	80055c6 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	4a26      	ldr	r2, [pc, #152]	; (80055d4 <PCD_EP_OutXfrComplete_int+0x214>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d124      	bne.n	800558a <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005546:	2b00      	cmp	r3, #0
 8005548:	d00a      	beq.n	8005560 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	015a      	lsls	r2, r3, #5
 800554e:	693b      	ldr	r3, [r7, #16]
 8005550:	4413      	add	r3, r2
 8005552:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005556:	461a      	mov	r2, r3
 8005558:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800555c:	6093      	str	r3, [r2, #8]
 800555e:	e032      	b.n	80055c6 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	f003 0320 	and.w	r3, r3, #32
 8005566:	2b00      	cmp	r3, #0
 8005568:	d008      	beq.n	800557c <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	015a      	lsls	r2, r3, #5
 800556e:	693b      	ldr	r3, [r7, #16]
 8005570:	4413      	add	r3, r2
 8005572:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005576:	461a      	mov	r2, r3
 8005578:	2320      	movs	r3, #32
 800557a:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	b2db      	uxtb	r3, r3
 8005580:	4619      	mov	r1, r3
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	f005 fe76 	bl	800b274 <HAL_PCD_DataOutStageCallback>
 8005588:	e01d      	b.n	80055c6 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d114      	bne.n	80055ba <PCD_EP_OutXfrComplete_int+0x1fa>
 8005590:	6879      	ldr	r1, [r7, #4]
 8005592:	683a      	ldr	r2, [r7, #0]
 8005594:	4613      	mov	r3, r2
 8005596:	00db      	lsls	r3, r3, #3
 8005598:	1a9b      	subs	r3, r3, r2
 800559a:	009b      	lsls	r3, r3, #2
 800559c:	440b      	add	r3, r1
 800559e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d108      	bne.n	80055ba <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6818      	ldr	r0, [r3, #0]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80055b2:	461a      	mov	r2, r3
 80055b4:	2100      	movs	r1, #0
 80055b6:	f003 ff59 	bl	800946c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	b2db      	uxtb	r3, r3
 80055be:	4619      	mov	r1, r3
 80055c0:	6878      	ldr	r0, [r7, #4]
 80055c2:	f005 fe57 	bl	800b274 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80055c6:	2300      	movs	r3, #0
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	3718      	adds	r7, #24
 80055cc:	46bd      	mov	sp, r7
 80055ce:	bd80      	pop	{r7, pc}
 80055d0:	4f54300a 	.word	0x4f54300a
 80055d4:	4f54310a 	.word	0x4f54310a

080055d8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b086      	sub	sp, #24
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
 80055e0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80055ec:	697b      	ldr	r3, [r7, #20]
 80055ee:	333c      	adds	r3, #60	; 0x3c
 80055f0:	3304      	adds	r3, #4
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	015a      	lsls	r2, r3, #5
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	4413      	add	r3, r2
 80055fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	4a15      	ldr	r2, [pc, #84]	; (8005660 <PCD_EP_OutSetupPacket_int+0x88>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d90e      	bls.n	800562c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005614:	2b00      	cmp	r3, #0
 8005616:	d009      	beq.n	800562c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	015a      	lsls	r2, r3, #5
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	4413      	add	r3, r2
 8005620:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005624:	461a      	mov	r2, r3
 8005626:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800562a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800562c:	6878      	ldr	r0, [r7, #4]
 800562e:	f005 fe0f 	bl	800b250 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	4a0a      	ldr	r2, [pc, #40]	; (8005660 <PCD_EP_OutSetupPacket_int+0x88>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d90c      	bls.n	8005654 <PCD_EP_OutSetupPacket_int+0x7c>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	691b      	ldr	r3, [r3, #16]
 800563e:	2b01      	cmp	r3, #1
 8005640:	d108      	bne.n	8005654 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6818      	ldr	r0, [r3, #0]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800564c:	461a      	mov	r2, r3
 800564e:	2101      	movs	r1, #1
 8005650:	f003 ff0c 	bl	800946c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005654:	2300      	movs	r3, #0
}
 8005656:	4618      	mov	r0, r3
 8005658:	3718      	adds	r7, #24
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}
 800565e:	bf00      	nop
 8005660:	4f54300a 	.word	0x4f54300a

08005664 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005664:	b480      	push	{r7}
 8005666:	b085      	sub	sp, #20
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
 800566c:	460b      	mov	r3, r1
 800566e:	70fb      	strb	r3, [r7, #3]
 8005670:	4613      	mov	r3, r2
 8005672:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800567a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800567c:	78fb      	ldrb	r3, [r7, #3]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d107      	bne.n	8005692 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005682:	883b      	ldrh	r3, [r7, #0]
 8005684:	0419      	lsls	r1, r3, #16
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	68ba      	ldr	r2, [r7, #8]
 800568c:	430a      	orrs	r2, r1
 800568e:	629a      	str	r2, [r3, #40]	; 0x28
 8005690:	e028      	b.n	80056e4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005698:	0c1b      	lsrs	r3, r3, #16
 800569a:	68ba      	ldr	r2, [r7, #8]
 800569c:	4413      	add	r3, r2
 800569e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80056a0:	2300      	movs	r3, #0
 80056a2:	73fb      	strb	r3, [r7, #15]
 80056a4:	e00d      	b.n	80056c2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681a      	ldr	r2, [r3, #0]
 80056aa:	7bfb      	ldrb	r3, [r7, #15]
 80056ac:	3340      	adds	r3, #64	; 0x40
 80056ae:	009b      	lsls	r3, r3, #2
 80056b0:	4413      	add	r3, r2
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	0c1b      	lsrs	r3, r3, #16
 80056b6:	68ba      	ldr	r2, [r7, #8]
 80056b8:	4413      	add	r3, r2
 80056ba:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80056bc:	7bfb      	ldrb	r3, [r7, #15]
 80056be:	3301      	adds	r3, #1
 80056c0:	73fb      	strb	r3, [r7, #15]
 80056c2:	7bfa      	ldrb	r2, [r7, #15]
 80056c4:	78fb      	ldrb	r3, [r7, #3]
 80056c6:	3b01      	subs	r3, #1
 80056c8:	429a      	cmp	r2, r3
 80056ca:	d3ec      	bcc.n	80056a6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80056cc:	883b      	ldrh	r3, [r7, #0]
 80056ce:	0418      	lsls	r0, r3, #16
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6819      	ldr	r1, [r3, #0]
 80056d4:	78fb      	ldrb	r3, [r7, #3]
 80056d6:	3b01      	subs	r3, #1
 80056d8:	68ba      	ldr	r2, [r7, #8]
 80056da:	4302      	orrs	r2, r0
 80056dc:	3340      	adds	r3, #64	; 0x40
 80056de:	009b      	lsls	r3, r3, #2
 80056e0:	440b      	add	r3, r1
 80056e2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80056e4:	2300      	movs	r3, #0
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3714      	adds	r7, #20
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bc80      	pop	{r7}
 80056ee:	4770      	bx	lr

080056f0 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b083      	sub	sp, #12
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
 80056f8:	460b      	mov	r3, r1
 80056fa:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	887a      	ldrh	r2, [r7, #2]
 8005702:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005704:	2300      	movs	r3, #0
}
 8005706:	4618      	mov	r0, r3
 8005708:	370c      	adds	r7, #12
 800570a:	46bd      	mov	sp, r7
 800570c:	bc80      	pop	{r7}
 800570e:	4770      	bx	lr

08005710 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b08a      	sub	sp, #40	; 0x28
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d101      	bne.n	8005722 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800571e:	2301      	movs	r3, #1
 8005720:	e236      	b.n	8005b90 <HAL_RCC_OscConfig+0x480>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f003 0301 	and.w	r3, r3, #1
 800572a:	2b00      	cmp	r3, #0
 800572c:	d050      	beq.n	80057d0 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800572e:	4b9e      	ldr	r3, [pc, #632]	; (80059a8 <HAL_RCC_OscConfig+0x298>)
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	f003 030c 	and.w	r3, r3, #12
 8005736:	2b04      	cmp	r3, #4
 8005738:	d00c      	beq.n	8005754 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800573a:	4b9b      	ldr	r3, [pc, #620]	; (80059a8 <HAL_RCC_OscConfig+0x298>)
 800573c:	689b      	ldr	r3, [r3, #8]
 800573e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005742:	2b08      	cmp	r3, #8
 8005744:	d112      	bne.n	800576c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005746:	4b98      	ldr	r3, [pc, #608]	; (80059a8 <HAL_RCC_OscConfig+0x298>)
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800574e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005752:	d10b      	bne.n	800576c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005754:	4b94      	ldr	r3, [pc, #592]	; (80059a8 <HAL_RCC_OscConfig+0x298>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800575c:	2b00      	cmp	r3, #0
 800575e:	d036      	beq.n	80057ce <HAL_RCC_OscConfig+0xbe>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d132      	bne.n	80057ce <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8005768:	2301      	movs	r3, #1
 800576a:	e211      	b.n	8005b90 <HAL_RCC_OscConfig+0x480>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	685a      	ldr	r2, [r3, #4]
 8005770:	4b8e      	ldr	r3, [pc, #568]	; (80059ac <HAL_RCC_OscConfig+0x29c>)
 8005772:	b2d2      	uxtb	r2, r2
 8005774:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d013      	beq.n	80057a6 <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800577e:	f7fc fe65 	bl	800244c <HAL_GetTick>
 8005782:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005784:	e008      	b.n	8005798 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005786:	f7fc fe61 	bl	800244c <HAL_GetTick>
 800578a:	4602      	mov	r2, r0
 800578c:	6a3b      	ldr	r3, [r7, #32]
 800578e:	1ad3      	subs	r3, r2, r3
 8005790:	2b64      	cmp	r3, #100	; 0x64
 8005792:	d901      	bls.n	8005798 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8005794:	2303      	movs	r3, #3
 8005796:	e1fb      	b.n	8005b90 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005798:	4b83      	ldr	r3, [pc, #524]	; (80059a8 <HAL_RCC_OscConfig+0x298>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d0f0      	beq.n	8005786 <HAL_RCC_OscConfig+0x76>
 80057a4:	e014      	b.n	80057d0 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057a6:	f7fc fe51 	bl	800244c <HAL_GetTick>
 80057aa:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057ac:	e008      	b.n	80057c0 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80057ae:	f7fc fe4d 	bl	800244c <HAL_GetTick>
 80057b2:	4602      	mov	r2, r0
 80057b4:	6a3b      	ldr	r3, [r7, #32]
 80057b6:	1ad3      	subs	r3, r2, r3
 80057b8:	2b64      	cmp	r3, #100	; 0x64
 80057ba:	d901      	bls.n	80057c0 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 80057bc:	2303      	movs	r3, #3
 80057be:	e1e7      	b.n	8005b90 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057c0:	4b79      	ldr	r3, [pc, #484]	; (80059a8 <HAL_RCC_OscConfig+0x298>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d1f0      	bne.n	80057ae <HAL_RCC_OscConfig+0x9e>
 80057cc:	e000      	b.n	80057d0 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057ce:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f003 0302 	and.w	r3, r3, #2
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d077      	beq.n	80058cc <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80057dc:	4b72      	ldr	r3, [pc, #456]	; (80059a8 <HAL_RCC_OscConfig+0x298>)
 80057de:	689b      	ldr	r3, [r3, #8]
 80057e0:	f003 030c 	and.w	r3, r3, #12
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d00b      	beq.n	8005800 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057e8:	4b6f      	ldr	r3, [pc, #444]	; (80059a8 <HAL_RCC_OscConfig+0x298>)
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80057f0:	2b08      	cmp	r3, #8
 80057f2:	d126      	bne.n	8005842 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057f4:	4b6c      	ldr	r3, [pc, #432]	; (80059a8 <HAL_RCC_OscConfig+0x298>)
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d120      	bne.n	8005842 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005800:	4b69      	ldr	r3, [pc, #420]	; (80059a8 <HAL_RCC_OscConfig+0x298>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f003 0302 	and.w	r3, r3, #2
 8005808:	2b00      	cmp	r3, #0
 800580a:	d005      	beq.n	8005818 <HAL_RCC_OscConfig+0x108>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	68db      	ldr	r3, [r3, #12]
 8005810:	2b01      	cmp	r3, #1
 8005812:	d001      	beq.n	8005818 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005814:	2301      	movs	r3, #1
 8005816:	e1bb      	b.n	8005b90 <HAL_RCC_OscConfig+0x480>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005818:	4b63      	ldr	r3, [pc, #396]	; (80059a8 <HAL_RCC_OscConfig+0x298>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	691b      	ldr	r3, [r3, #16]
 8005824:	21f8      	movs	r1, #248	; 0xf8
 8005826:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005828:	69b9      	ldr	r1, [r7, #24]
 800582a:	fa91 f1a1 	rbit	r1, r1
 800582e:	6179      	str	r1, [r7, #20]
  return result;
 8005830:	6979      	ldr	r1, [r7, #20]
 8005832:	fab1 f181 	clz	r1, r1
 8005836:	b2c9      	uxtb	r1, r1
 8005838:	408b      	lsls	r3, r1
 800583a:	495b      	ldr	r1, [pc, #364]	; (80059a8 <HAL_RCC_OscConfig+0x298>)
 800583c:	4313      	orrs	r3, r2
 800583e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005840:	e044      	b.n	80058cc <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	68db      	ldr	r3, [r3, #12]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d02a      	beq.n	80058a0 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800584a:	4b59      	ldr	r3, [pc, #356]	; (80059b0 <HAL_RCC_OscConfig+0x2a0>)
 800584c:	2201      	movs	r2, #1
 800584e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005850:	f7fc fdfc 	bl	800244c <HAL_GetTick>
 8005854:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005856:	e008      	b.n	800586a <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005858:	f7fc fdf8 	bl	800244c <HAL_GetTick>
 800585c:	4602      	mov	r2, r0
 800585e:	6a3b      	ldr	r3, [r7, #32]
 8005860:	1ad3      	subs	r3, r2, r3
 8005862:	2b02      	cmp	r3, #2
 8005864:	d901      	bls.n	800586a <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8005866:	2303      	movs	r3, #3
 8005868:	e192      	b.n	8005b90 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800586a:	4b4f      	ldr	r3, [pc, #316]	; (80059a8 <HAL_RCC_OscConfig+0x298>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f003 0302 	and.w	r3, r3, #2
 8005872:	2b00      	cmp	r3, #0
 8005874:	d0f0      	beq.n	8005858 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005876:	4b4c      	ldr	r3, [pc, #304]	; (80059a8 <HAL_RCC_OscConfig+0x298>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	691b      	ldr	r3, [r3, #16]
 8005882:	21f8      	movs	r1, #248	; 0xf8
 8005884:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005886:	6939      	ldr	r1, [r7, #16]
 8005888:	fa91 f1a1 	rbit	r1, r1
 800588c:	60f9      	str	r1, [r7, #12]
  return result;
 800588e:	68f9      	ldr	r1, [r7, #12]
 8005890:	fab1 f181 	clz	r1, r1
 8005894:	b2c9      	uxtb	r1, r1
 8005896:	408b      	lsls	r3, r1
 8005898:	4943      	ldr	r1, [pc, #268]	; (80059a8 <HAL_RCC_OscConfig+0x298>)
 800589a:	4313      	orrs	r3, r2
 800589c:	600b      	str	r3, [r1, #0]
 800589e:	e015      	b.n	80058cc <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80058a0:	4b43      	ldr	r3, [pc, #268]	; (80059b0 <HAL_RCC_OscConfig+0x2a0>)
 80058a2:	2200      	movs	r2, #0
 80058a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058a6:	f7fc fdd1 	bl	800244c <HAL_GetTick>
 80058aa:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058ac:	e008      	b.n	80058c0 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80058ae:	f7fc fdcd 	bl	800244c <HAL_GetTick>
 80058b2:	4602      	mov	r2, r0
 80058b4:	6a3b      	ldr	r3, [r7, #32]
 80058b6:	1ad3      	subs	r3, r2, r3
 80058b8:	2b02      	cmp	r3, #2
 80058ba:	d901      	bls.n	80058c0 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80058bc:	2303      	movs	r3, #3
 80058be:	e167      	b.n	8005b90 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058c0:	4b39      	ldr	r3, [pc, #228]	; (80059a8 <HAL_RCC_OscConfig+0x298>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f003 0302 	and.w	r3, r3, #2
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d1f0      	bne.n	80058ae <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f003 0308 	and.w	r3, r3, #8
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d030      	beq.n	800593a <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	695b      	ldr	r3, [r3, #20]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d016      	beq.n	800590e <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058e0:	4b34      	ldr	r3, [pc, #208]	; (80059b4 <HAL_RCC_OscConfig+0x2a4>)
 80058e2:	2201      	movs	r2, #1
 80058e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058e6:	f7fc fdb1 	bl	800244c <HAL_GetTick>
 80058ea:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058ec:	e008      	b.n	8005900 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80058ee:	f7fc fdad 	bl	800244c <HAL_GetTick>
 80058f2:	4602      	mov	r2, r0
 80058f4:	6a3b      	ldr	r3, [r7, #32]
 80058f6:	1ad3      	subs	r3, r2, r3
 80058f8:	2b02      	cmp	r3, #2
 80058fa:	d901      	bls.n	8005900 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 80058fc:	2303      	movs	r3, #3
 80058fe:	e147      	b.n	8005b90 <HAL_RCC_OscConfig+0x480>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005900:	4b29      	ldr	r3, [pc, #164]	; (80059a8 <HAL_RCC_OscConfig+0x298>)
 8005902:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005904:	f003 0302 	and.w	r3, r3, #2
 8005908:	2b00      	cmp	r3, #0
 800590a:	d0f0      	beq.n	80058ee <HAL_RCC_OscConfig+0x1de>
 800590c:	e015      	b.n	800593a <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800590e:	4b29      	ldr	r3, [pc, #164]	; (80059b4 <HAL_RCC_OscConfig+0x2a4>)
 8005910:	2200      	movs	r2, #0
 8005912:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005914:	f7fc fd9a 	bl	800244c <HAL_GetTick>
 8005918:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800591a:	e008      	b.n	800592e <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800591c:	f7fc fd96 	bl	800244c <HAL_GetTick>
 8005920:	4602      	mov	r2, r0
 8005922:	6a3b      	ldr	r3, [r7, #32]
 8005924:	1ad3      	subs	r3, r2, r3
 8005926:	2b02      	cmp	r3, #2
 8005928:	d901      	bls.n	800592e <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 800592a:	2303      	movs	r3, #3
 800592c:	e130      	b.n	8005b90 <HAL_RCC_OscConfig+0x480>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800592e:	4b1e      	ldr	r3, [pc, #120]	; (80059a8 <HAL_RCC_OscConfig+0x298>)
 8005930:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005932:	f003 0302 	and.w	r3, r3, #2
 8005936:	2b00      	cmp	r3, #0
 8005938:	d1f0      	bne.n	800591c <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f003 0304 	and.w	r3, r3, #4
 8005942:	2b00      	cmp	r3, #0
 8005944:	f000 8087 	beq.w	8005a56 <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005948:	2300      	movs	r3, #0
 800594a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800594e:	4b16      	ldr	r3, [pc, #88]	; (80059a8 <HAL_RCC_OscConfig+0x298>)
 8005950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005952:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005956:	2b00      	cmp	r3, #0
 8005958:	d110      	bne.n	800597c <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800595a:	2300      	movs	r3, #0
 800595c:	60bb      	str	r3, [r7, #8]
 800595e:	4b12      	ldr	r3, [pc, #72]	; (80059a8 <HAL_RCC_OscConfig+0x298>)
 8005960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005962:	4a11      	ldr	r2, [pc, #68]	; (80059a8 <HAL_RCC_OscConfig+0x298>)
 8005964:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005968:	6413      	str	r3, [r2, #64]	; 0x40
 800596a:	4b0f      	ldr	r3, [pc, #60]	; (80059a8 <HAL_RCC_OscConfig+0x298>)
 800596c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800596e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005972:	60bb      	str	r3, [r7, #8]
 8005974:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005976:	2301      	movs	r3, #1
 8005978:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800597c:	4b0e      	ldr	r3, [pc, #56]	; (80059b8 <HAL_RCC_OscConfig+0x2a8>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a0d      	ldr	r2, [pc, #52]	; (80059b8 <HAL_RCC_OscConfig+0x2a8>)
 8005982:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005986:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005988:	4b0b      	ldr	r3, [pc, #44]	; (80059b8 <HAL_RCC_OscConfig+0x2a8>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005990:	2b00      	cmp	r3, #0
 8005992:	d122      	bne.n	80059da <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005994:	4b08      	ldr	r3, [pc, #32]	; (80059b8 <HAL_RCC_OscConfig+0x2a8>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4a07      	ldr	r2, [pc, #28]	; (80059b8 <HAL_RCC_OscConfig+0x2a8>)
 800599a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800599e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80059a0:	f7fc fd54 	bl	800244c <HAL_GetTick>
 80059a4:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059a6:	e012      	b.n	80059ce <HAL_RCC_OscConfig+0x2be>
 80059a8:	40023800 	.word	0x40023800
 80059ac:	40023802 	.word	0x40023802
 80059b0:	42470000 	.word	0x42470000
 80059b4:	42470e80 	.word	0x42470e80
 80059b8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059bc:	f7fc fd46 	bl	800244c <HAL_GetTick>
 80059c0:	4602      	mov	r2, r0
 80059c2:	6a3b      	ldr	r3, [r7, #32]
 80059c4:	1ad3      	subs	r3, r2, r3
 80059c6:	2b02      	cmp	r3, #2
 80059c8:	d901      	bls.n	80059ce <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 80059ca:	2303      	movs	r3, #3
 80059cc:	e0e0      	b.n	8005b90 <HAL_RCC_OscConfig+0x480>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059ce:	4b72      	ldr	r3, [pc, #456]	; (8005b98 <HAL_RCC_OscConfig+0x488>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d0f0      	beq.n	80059bc <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	689a      	ldr	r2, [r3, #8]
 80059de:	4b6f      	ldr	r3, [pc, #444]	; (8005b9c <HAL_RCC_OscConfig+0x48c>)
 80059e0:	b2d2      	uxtb	r2, r2
 80059e2:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	689b      	ldr	r3, [r3, #8]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d015      	beq.n	8005a18 <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059ec:	f7fc fd2e 	bl	800244c <HAL_GetTick>
 80059f0:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059f2:	e00a      	b.n	8005a0a <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80059f4:	f7fc fd2a 	bl	800244c <HAL_GetTick>
 80059f8:	4602      	mov	r2, r0
 80059fa:	6a3b      	ldr	r3, [r7, #32]
 80059fc:	1ad3      	subs	r3, r2, r3
 80059fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d901      	bls.n	8005a0a <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 8005a06:	2303      	movs	r3, #3
 8005a08:	e0c2      	b.n	8005b90 <HAL_RCC_OscConfig+0x480>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a0a:	4b65      	ldr	r3, [pc, #404]	; (8005ba0 <HAL_RCC_OscConfig+0x490>)
 8005a0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a0e:	f003 0302 	and.w	r3, r3, #2
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d0ee      	beq.n	80059f4 <HAL_RCC_OscConfig+0x2e4>
 8005a16:	e014      	b.n	8005a42 <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a18:	f7fc fd18 	bl	800244c <HAL_GetTick>
 8005a1c:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a1e:	e00a      	b.n	8005a36 <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a20:	f7fc fd14 	bl	800244c <HAL_GetTick>
 8005a24:	4602      	mov	r2, r0
 8005a26:	6a3b      	ldr	r3, [r7, #32]
 8005a28:	1ad3      	subs	r3, r2, r3
 8005a2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d901      	bls.n	8005a36 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8005a32:	2303      	movs	r3, #3
 8005a34:	e0ac      	b.n	8005b90 <HAL_RCC_OscConfig+0x480>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a36:	4b5a      	ldr	r3, [pc, #360]	; (8005ba0 <HAL_RCC_OscConfig+0x490>)
 8005a38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a3a:	f003 0302 	and.w	r3, r3, #2
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d1ee      	bne.n	8005a20 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a42:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005a46:	2b01      	cmp	r3, #1
 8005a48:	d105      	bne.n	8005a56 <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a4a:	4b55      	ldr	r3, [pc, #340]	; (8005ba0 <HAL_RCC_OscConfig+0x490>)
 8005a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a4e:	4a54      	ldr	r2, [pc, #336]	; (8005ba0 <HAL_RCC_OscConfig+0x490>)
 8005a50:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a54:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	699b      	ldr	r3, [r3, #24]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	f000 8097 	beq.w	8005b8e <HAL_RCC_OscConfig+0x47e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a60:	4b4f      	ldr	r3, [pc, #316]	; (8005ba0 <HAL_RCC_OscConfig+0x490>)
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	f003 030c 	and.w	r3, r3, #12
 8005a68:	2b08      	cmp	r3, #8
 8005a6a:	d061      	beq.n	8005b30 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	699b      	ldr	r3, [r3, #24]
 8005a70:	2b02      	cmp	r3, #2
 8005a72:	d146      	bne.n	8005b02 <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a74:	4b4b      	ldr	r3, [pc, #300]	; (8005ba4 <HAL_RCC_OscConfig+0x494>)
 8005a76:	2200      	movs	r2, #0
 8005a78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a7a:	f7fc fce7 	bl	800244c <HAL_GetTick>
 8005a7e:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a80:	e008      	b.n	8005a94 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a82:	f7fc fce3 	bl	800244c <HAL_GetTick>
 8005a86:	4602      	mov	r2, r0
 8005a88:	6a3b      	ldr	r3, [r7, #32]
 8005a8a:	1ad3      	subs	r3, r2, r3
 8005a8c:	2b64      	cmp	r3, #100	; 0x64
 8005a8e:	d901      	bls.n	8005a94 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8005a90:	2303      	movs	r3, #3
 8005a92:	e07d      	b.n	8005b90 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a94:	4b42      	ldr	r3, [pc, #264]	; (8005ba0 <HAL_RCC_OscConfig+0x490>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d1f0      	bne.n	8005a82 <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005aa0:	4b3f      	ldr	r3, [pc, #252]	; (8005ba0 <HAL_RCC_OscConfig+0x490>)
 8005aa2:	685a      	ldr	r2, [r3, #4]
 8005aa4:	4b40      	ldr	r3, [pc, #256]	; (8005ba8 <HAL_RCC_OscConfig+0x498>)
 8005aa6:	4013      	ands	r3, r2
 8005aa8:	687a      	ldr	r2, [r7, #4]
 8005aaa:	69d1      	ldr	r1, [r2, #28]
 8005aac:	687a      	ldr	r2, [r7, #4]
 8005aae:	6a12      	ldr	r2, [r2, #32]
 8005ab0:	4311      	orrs	r1, r2
 8005ab2:	687a      	ldr	r2, [r7, #4]
 8005ab4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005ab6:	0192      	lsls	r2, r2, #6
 8005ab8:	4311      	orrs	r1, r2
 8005aba:	687a      	ldr	r2, [r7, #4]
 8005abc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005abe:	0612      	lsls	r2, r2, #24
 8005ac0:	4311      	orrs	r1, r2
 8005ac2:	687a      	ldr	r2, [r7, #4]
 8005ac4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005ac6:	0852      	lsrs	r2, r2, #1
 8005ac8:	3a01      	subs	r2, #1
 8005aca:	0412      	lsls	r2, r2, #16
 8005acc:	430a      	orrs	r2, r1
 8005ace:	4934      	ldr	r1, [pc, #208]	; (8005ba0 <HAL_RCC_OscConfig+0x490>)
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ad4:	4b33      	ldr	r3, [pc, #204]	; (8005ba4 <HAL_RCC_OscConfig+0x494>)
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ada:	f7fc fcb7 	bl	800244c <HAL_GetTick>
 8005ade:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ae0:	e008      	b.n	8005af4 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ae2:	f7fc fcb3 	bl	800244c <HAL_GetTick>
 8005ae6:	4602      	mov	r2, r0
 8005ae8:	6a3b      	ldr	r3, [r7, #32]
 8005aea:	1ad3      	subs	r3, r2, r3
 8005aec:	2b64      	cmp	r3, #100	; 0x64
 8005aee:	d901      	bls.n	8005af4 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 8005af0:	2303      	movs	r3, #3
 8005af2:	e04d      	b.n	8005b90 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005af4:	4b2a      	ldr	r3, [pc, #168]	; (8005ba0 <HAL_RCC_OscConfig+0x490>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d0f0      	beq.n	8005ae2 <HAL_RCC_OscConfig+0x3d2>
 8005b00:	e045      	b.n	8005b8e <HAL_RCC_OscConfig+0x47e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b02:	4b28      	ldr	r3, [pc, #160]	; (8005ba4 <HAL_RCC_OscConfig+0x494>)
 8005b04:	2200      	movs	r2, #0
 8005b06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b08:	f7fc fca0 	bl	800244c <HAL_GetTick>
 8005b0c:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b0e:	e008      	b.n	8005b22 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b10:	f7fc fc9c 	bl	800244c <HAL_GetTick>
 8005b14:	4602      	mov	r2, r0
 8005b16:	6a3b      	ldr	r3, [r7, #32]
 8005b18:	1ad3      	subs	r3, r2, r3
 8005b1a:	2b64      	cmp	r3, #100	; 0x64
 8005b1c:	d901      	bls.n	8005b22 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8005b1e:	2303      	movs	r3, #3
 8005b20:	e036      	b.n	8005b90 <HAL_RCC_OscConfig+0x480>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b22:	4b1f      	ldr	r3, [pc, #124]	; (8005ba0 <HAL_RCC_OscConfig+0x490>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d1f0      	bne.n	8005b10 <HAL_RCC_OscConfig+0x400>
 8005b2e:	e02e      	b.n	8005b8e <HAL_RCC_OscConfig+0x47e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	699b      	ldr	r3, [r3, #24]
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d101      	bne.n	8005b3c <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	e029      	b.n	8005b90 <HAL_RCC_OscConfig+0x480>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8005b3c:	4b18      	ldr	r3, [pc, #96]	; (8005ba0 <HAL_RCC_OscConfig+0x490>)
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b42:	69fb      	ldr	r3, [r7, #28]
 8005b44:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	69db      	ldr	r3, [r3, #28]
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d11c      	bne.n	8005b8a <HAL_RCC_OscConfig+0x47a>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005b50:	69fb      	ldr	r3, [r7, #28]
 8005b52:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d115      	bne.n	8005b8a <HAL_RCC_OscConfig+0x47a>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8005b5e:	69fb      	ldr	r3, [r7, #28]
 8005b60:	099b      	lsrs	r3, r3, #6
 8005b62:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d10d      	bne.n	8005b8a <HAL_RCC_OscConfig+0x47a>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005b6e:	69fb      	ldr	r3, [r7, #28]
 8005b70:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8005b78:	429a      	cmp	r2, r3
 8005b7a:	d106      	bne.n	8005b8a <HAL_RCC_OscConfig+0x47a>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8005b7c:	69fb      	ldr	r3, [r7, #28]
 8005b7e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005b86:	429a      	cmp	r2, r3
 8005b88:	d001      	beq.n	8005b8e <HAL_RCC_OscConfig+0x47e>
        {
          return HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e000      	b.n	8005b90 <HAL_RCC_OscConfig+0x480>
        }
      }
    }
  }
  return HAL_OK;
 8005b8e:	2300      	movs	r3, #0
}
 8005b90:	4618      	mov	r0, r3
 8005b92:	3728      	adds	r7, #40	; 0x28
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}
 8005b98:	40007000 	.word	0x40007000
 8005b9c:	40023870 	.word	0x40023870
 8005ba0:	40023800 	.word	0x40023800
 8005ba4:	42470060 	.word	0x42470060
 8005ba8:	f0bc8000 	.word	0xf0bc8000

08005bac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b086      	sub	sp, #24
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
 8005bb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d101      	bne.n	8005bc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	e0d2      	b.n	8005d66 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005bc0:	4b6b      	ldr	r3, [pc, #428]	; (8005d70 <HAL_RCC_ClockConfig+0x1c4>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f003 030f 	and.w	r3, r3, #15
 8005bc8:	683a      	ldr	r2, [r7, #0]
 8005bca:	429a      	cmp	r2, r3
 8005bcc:	d90c      	bls.n	8005be8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bce:	4b68      	ldr	r3, [pc, #416]	; (8005d70 <HAL_RCC_ClockConfig+0x1c4>)
 8005bd0:	683a      	ldr	r2, [r7, #0]
 8005bd2:	b2d2      	uxtb	r2, r2
 8005bd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bd6:	4b66      	ldr	r3, [pc, #408]	; (8005d70 <HAL_RCC_ClockConfig+0x1c4>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f003 030f 	and.w	r3, r3, #15
 8005bde:	683a      	ldr	r2, [r7, #0]
 8005be0:	429a      	cmp	r2, r3
 8005be2:	d001      	beq.n	8005be8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005be4:	2301      	movs	r3, #1
 8005be6:	e0be      	b.n	8005d66 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f003 0302 	and.w	r3, r3, #2
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d020      	beq.n	8005c36 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f003 0304 	and.w	r3, r3, #4
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d005      	beq.n	8005c0c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c00:	4b5c      	ldr	r3, [pc, #368]	; (8005d74 <HAL_RCC_ClockConfig+0x1c8>)
 8005c02:	689b      	ldr	r3, [r3, #8]
 8005c04:	4a5b      	ldr	r2, [pc, #364]	; (8005d74 <HAL_RCC_ClockConfig+0x1c8>)
 8005c06:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005c0a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f003 0308 	and.w	r3, r3, #8
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d005      	beq.n	8005c24 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8005c18:	4b56      	ldr	r3, [pc, #344]	; (8005d74 <HAL_RCC_ClockConfig+0x1c8>)
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	4a55      	ldr	r2, [pc, #340]	; (8005d74 <HAL_RCC_ClockConfig+0x1c8>)
 8005c1e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005c22:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c24:	4b53      	ldr	r3, [pc, #332]	; (8005d74 <HAL_RCC_ClockConfig+0x1c8>)
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	689b      	ldr	r3, [r3, #8]
 8005c30:	4950      	ldr	r1, [pc, #320]	; (8005d74 <HAL_RCC_ClockConfig+0x1c8>)
 8005c32:	4313      	orrs	r3, r2
 8005c34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f003 0301 	and.w	r3, r3, #1
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d040      	beq.n	8005cc4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	685b      	ldr	r3, [r3, #4]
 8005c46:	2b01      	cmp	r3, #1
 8005c48:	d107      	bne.n	8005c5a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c4a:	4b4a      	ldr	r3, [pc, #296]	; (8005d74 <HAL_RCC_ClockConfig+0x1c8>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d115      	bne.n	8005c82 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	e085      	b.n	8005d66 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	2b02      	cmp	r3, #2
 8005c60:	d107      	bne.n	8005c72 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c62:	4b44      	ldr	r3, [pc, #272]	; (8005d74 <HAL_RCC_ClockConfig+0x1c8>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d109      	bne.n	8005c82 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e079      	b.n	8005d66 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c72:	4b40      	ldr	r3, [pc, #256]	; (8005d74 <HAL_RCC_ClockConfig+0x1c8>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f003 0302 	and.w	r3, r3, #2
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d101      	bne.n	8005c82 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	e071      	b.n	8005d66 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c82:	4b3c      	ldr	r3, [pc, #240]	; (8005d74 <HAL_RCC_ClockConfig+0x1c8>)
 8005c84:	689b      	ldr	r3, [r3, #8]
 8005c86:	f023 0203 	bic.w	r2, r3, #3
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	4939      	ldr	r1, [pc, #228]	; (8005d74 <HAL_RCC_ClockConfig+0x1c8>)
 8005c90:	4313      	orrs	r3, r2
 8005c92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005c94:	f7fc fbda 	bl	800244c <HAL_GetTick>
 8005c98:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c9a:	e00a      	b.n	8005cb2 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c9c:	f7fc fbd6 	bl	800244c <HAL_GetTick>
 8005ca0:	4602      	mov	r2, r0
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	1ad3      	subs	r3, r2, r3
 8005ca6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d901      	bls.n	8005cb2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005cae:	2303      	movs	r3, #3
 8005cb0:	e059      	b.n	8005d66 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cb2:	4b30      	ldr	r3, [pc, #192]	; (8005d74 <HAL_RCC_ClockConfig+0x1c8>)
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	f003 020c 	and.w	r2, r3, #12
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	009b      	lsls	r3, r3, #2
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d1eb      	bne.n	8005c9c <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005cc4:	4b2a      	ldr	r3, [pc, #168]	; (8005d70 <HAL_RCC_ClockConfig+0x1c4>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f003 030f 	and.w	r3, r3, #15
 8005ccc:	683a      	ldr	r2, [r7, #0]
 8005cce:	429a      	cmp	r2, r3
 8005cd0:	d20c      	bcs.n	8005cec <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cd2:	4b27      	ldr	r3, [pc, #156]	; (8005d70 <HAL_RCC_ClockConfig+0x1c4>)
 8005cd4:	683a      	ldr	r2, [r7, #0]
 8005cd6:	b2d2      	uxtb	r2, r2
 8005cd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cda:	4b25      	ldr	r3, [pc, #148]	; (8005d70 <HAL_RCC_ClockConfig+0x1c4>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f003 030f 	and.w	r3, r3, #15
 8005ce2:	683a      	ldr	r2, [r7, #0]
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d001      	beq.n	8005cec <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e03c      	b.n	8005d66 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f003 0304 	and.w	r3, r3, #4
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d008      	beq.n	8005d0a <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005cf8:	4b1e      	ldr	r3, [pc, #120]	; (8005d74 <HAL_RCC_ClockConfig+0x1c8>)
 8005cfa:	689b      	ldr	r3, [r3, #8]
 8005cfc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	491b      	ldr	r1, [pc, #108]	; (8005d74 <HAL_RCC_ClockConfig+0x1c8>)
 8005d06:	4313      	orrs	r3, r2
 8005d08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f003 0308 	and.w	r3, r3, #8
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d009      	beq.n	8005d2a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d16:	4b17      	ldr	r3, [pc, #92]	; (8005d74 <HAL_RCC_ClockConfig+0x1c8>)
 8005d18:	689b      	ldr	r3, [r3, #8]
 8005d1a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	691b      	ldr	r3, [r3, #16]
 8005d22:	00db      	lsls	r3, r3, #3
 8005d24:	4913      	ldr	r1, [pc, #76]	; (8005d74 <HAL_RCC_ClockConfig+0x1c8>)
 8005d26:	4313      	orrs	r3, r2
 8005d28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8005d2a:	f000 f82b 	bl	8005d84 <HAL_RCC_GetSysClockFreq>
 8005d2e:	4601      	mov	r1, r0
 8005d30:	4b10      	ldr	r3, [pc, #64]	; (8005d74 <HAL_RCC_ClockConfig+0x1c8>)
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d38:	22f0      	movs	r2, #240	; 0xf0
 8005d3a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d3c:	693a      	ldr	r2, [r7, #16]
 8005d3e:	fa92 f2a2 	rbit	r2, r2
 8005d42:	60fa      	str	r2, [r7, #12]
  return result;
 8005d44:	68fa      	ldr	r2, [r7, #12]
 8005d46:	fab2 f282 	clz	r2, r2
 8005d4a:	b2d2      	uxtb	r2, r2
 8005d4c:	40d3      	lsrs	r3, r2
 8005d4e:	4a0a      	ldr	r2, [pc, #40]	; (8005d78 <HAL_RCC_ClockConfig+0x1cc>)
 8005d50:	5cd3      	ldrb	r3, [r2, r3]
 8005d52:	fa21 f303 	lsr.w	r3, r1, r3
 8005d56:	4a09      	ldr	r2, [pc, #36]	; (8005d7c <HAL_RCC_ClockConfig+0x1d0>)
 8005d58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005d5a:	4b09      	ldr	r3, [pc, #36]	; (8005d80 <HAL_RCC_ClockConfig+0x1d4>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f7fc fb32 	bl	80023c8 <HAL_InitTick>

  return HAL_OK;
 8005d64:	2300      	movs	r3, #0
}
 8005d66:	4618      	mov	r0, r3
 8005d68:	3718      	adds	r7, #24
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bd80      	pop	{r7, pc}
 8005d6e:	bf00      	nop
 8005d70:	40023c00 	.word	0x40023c00
 8005d74:	40023800 	.word	0x40023800
 8005d78:	0801605c 	.word	0x0801605c
 8005d7c:	20000000 	.word	0x20000000
 8005d80:	20000004 	.word	0x20000004

08005d84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d88:	b094      	sub	sp, #80	; 0x50
 8005d8a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	647b      	str	r3, [r7, #68]	; 0x44
 8005d90:	2300      	movs	r3, #0
 8005d92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005d94:	2300      	movs	r3, #0
 8005d96:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005d98:	2300      	movs	r3, #0
 8005d9a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005d9c:	4b7c      	ldr	r3, [pc, #496]	; (8005f90 <HAL_RCC_GetSysClockFreq+0x20c>)
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	f003 030c 	and.w	r3, r3, #12
 8005da4:	2b08      	cmp	r3, #8
 8005da6:	d00d      	beq.n	8005dc4 <HAL_RCC_GetSysClockFreq+0x40>
 8005da8:	2b08      	cmp	r3, #8
 8005daa:	f200 80e7 	bhi.w	8005f7c <HAL_RCC_GetSysClockFreq+0x1f8>
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d002      	beq.n	8005db8 <HAL_RCC_GetSysClockFreq+0x34>
 8005db2:	2b04      	cmp	r3, #4
 8005db4:	d003      	beq.n	8005dbe <HAL_RCC_GetSysClockFreq+0x3a>
 8005db6:	e0e1      	b.n	8005f7c <HAL_RCC_GetSysClockFreq+0x1f8>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005db8:	4b76      	ldr	r3, [pc, #472]	; (8005f94 <HAL_RCC_GetSysClockFreq+0x210>)
 8005dba:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005dbc:	e0e1      	b.n	8005f82 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005dbe:	4b76      	ldr	r3, [pc, #472]	; (8005f98 <HAL_RCC_GetSysClockFreq+0x214>)
 8005dc0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005dc2:	e0de      	b.n	8005f82 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005dc4:	4b72      	ldr	r3, [pc, #456]	; (8005f90 <HAL_RCC_GetSysClockFreq+0x20c>)
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005dcc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005dce:	4b70      	ldr	r3, [pc, #448]	; (8005f90 <HAL_RCC_GetSysClockFreq+0x20c>)
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d065      	beq.n	8005ea6 <HAL_RCC_GetSysClockFreq+0x122>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005dda:	4b6d      	ldr	r3, [pc, #436]	; (8005f90 <HAL_RCC_GetSysClockFreq+0x20c>)
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	099b      	lsrs	r3, r3, #6
 8005de0:	2200      	movs	r2, #0
 8005de2:	63bb      	str	r3, [r7, #56]	; 0x38
 8005de4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005de6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005de8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005dec:	633b      	str	r3, [r7, #48]	; 0x30
 8005dee:	2300      	movs	r3, #0
 8005df0:	637b      	str	r3, [r7, #52]	; 0x34
 8005df2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005df6:	4622      	mov	r2, r4
 8005df8:	462b      	mov	r3, r5
 8005dfa:	f04f 0000 	mov.w	r0, #0
 8005dfe:	f04f 0100 	mov.w	r1, #0
 8005e02:	0159      	lsls	r1, r3, #5
 8005e04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e08:	0150      	lsls	r0, r2, #5
 8005e0a:	4602      	mov	r2, r0
 8005e0c:	460b      	mov	r3, r1
 8005e0e:	4621      	mov	r1, r4
 8005e10:	1a51      	subs	r1, r2, r1
 8005e12:	6139      	str	r1, [r7, #16]
 8005e14:	4629      	mov	r1, r5
 8005e16:	eb63 0301 	sbc.w	r3, r3, r1
 8005e1a:	617b      	str	r3, [r7, #20]
 8005e1c:	f04f 0200 	mov.w	r2, #0
 8005e20:	f04f 0300 	mov.w	r3, #0
 8005e24:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005e28:	4659      	mov	r1, fp
 8005e2a:	018b      	lsls	r3, r1, #6
 8005e2c:	4651      	mov	r1, sl
 8005e2e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005e32:	4651      	mov	r1, sl
 8005e34:	018a      	lsls	r2, r1, #6
 8005e36:	46d4      	mov	ip, sl
 8005e38:	ebb2 080c 	subs.w	r8, r2, ip
 8005e3c:	4659      	mov	r1, fp
 8005e3e:	eb63 0901 	sbc.w	r9, r3, r1
 8005e42:	f04f 0200 	mov.w	r2, #0
 8005e46:	f04f 0300 	mov.w	r3, #0
 8005e4a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005e4e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005e52:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005e56:	4690      	mov	r8, r2
 8005e58:	4699      	mov	r9, r3
 8005e5a:	4623      	mov	r3, r4
 8005e5c:	eb18 0303 	adds.w	r3, r8, r3
 8005e60:	60bb      	str	r3, [r7, #8]
 8005e62:	462b      	mov	r3, r5
 8005e64:	eb49 0303 	adc.w	r3, r9, r3
 8005e68:	60fb      	str	r3, [r7, #12]
 8005e6a:	f04f 0200 	mov.w	r2, #0
 8005e6e:	f04f 0300 	mov.w	r3, #0
 8005e72:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005e76:	4629      	mov	r1, r5
 8005e78:	024b      	lsls	r3, r1, #9
 8005e7a:	4620      	mov	r0, r4
 8005e7c:	4629      	mov	r1, r5
 8005e7e:	4604      	mov	r4, r0
 8005e80:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8005e84:	4601      	mov	r1, r0
 8005e86:	024a      	lsls	r2, r1, #9
 8005e88:	4610      	mov	r0, r2
 8005e8a:	4619      	mov	r1, r3
 8005e8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e8e:	2200      	movs	r2, #0
 8005e90:	62bb      	str	r3, [r7, #40]	; 0x28
 8005e92:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005e94:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005e98:	f7fb f98e 	bl	80011b8 <__aeabi_uldivmod>
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	460b      	mov	r3, r1
 8005ea0:	4613      	mov	r3, r2
 8005ea2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005ea4:	e05c      	b.n	8005f60 <HAL_RCC_GetSysClockFreq+0x1dc>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ea6:	4b3a      	ldr	r3, [pc, #232]	; (8005f90 <HAL_RCC_GetSysClockFreq+0x20c>)
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	099b      	lsrs	r3, r3, #6
 8005eac:	2200      	movs	r2, #0
 8005eae:	4618      	mov	r0, r3
 8005eb0:	4611      	mov	r1, r2
 8005eb2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005eb6:	623b      	str	r3, [r7, #32]
 8005eb8:	2300      	movs	r3, #0
 8005eba:	627b      	str	r3, [r7, #36]	; 0x24
 8005ebc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005ec0:	4642      	mov	r2, r8
 8005ec2:	464b      	mov	r3, r9
 8005ec4:	f04f 0000 	mov.w	r0, #0
 8005ec8:	f04f 0100 	mov.w	r1, #0
 8005ecc:	0159      	lsls	r1, r3, #5
 8005ece:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005ed2:	0150      	lsls	r0, r2, #5
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	460b      	mov	r3, r1
 8005ed8:	46c4      	mov	ip, r8
 8005eda:	ebb2 0a0c 	subs.w	sl, r2, ip
 8005ede:	4640      	mov	r0, r8
 8005ee0:	4649      	mov	r1, r9
 8005ee2:	468c      	mov	ip, r1
 8005ee4:	eb63 0b0c 	sbc.w	fp, r3, ip
 8005ee8:	f04f 0200 	mov.w	r2, #0
 8005eec:	f04f 0300 	mov.w	r3, #0
 8005ef0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005ef4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005ef8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005efc:	ebb2 040a 	subs.w	r4, r2, sl
 8005f00:	eb63 050b 	sbc.w	r5, r3, fp
 8005f04:	f04f 0200 	mov.w	r2, #0
 8005f08:	f04f 0300 	mov.w	r3, #0
 8005f0c:	00eb      	lsls	r3, r5, #3
 8005f0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005f12:	00e2      	lsls	r2, r4, #3
 8005f14:	4614      	mov	r4, r2
 8005f16:	461d      	mov	r5, r3
 8005f18:	4603      	mov	r3, r0
 8005f1a:	18e3      	adds	r3, r4, r3
 8005f1c:	603b      	str	r3, [r7, #0]
 8005f1e:	460b      	mov	r3, r1
 8005f20:	eb45 0303 	adc.w	r3, r5, r3
 8005f24:	607b      	str	r3, [r7, #4]
 8005f26:	f04f 0200 	mov.w	r2, #0
 8005f2a:	f04f 0300 	mov.w	r3, #0
 8005f2e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005f32:	4629      	mov	r1, r5
 8005f34:	028b      	lsls	r3, r1, #10
 8005f36:	4620      	mov	r0, r4
 8005f38:	4629      	mov	r1, r5
 8005f3a:	4604      	mov	r4, r0
 8005f3c:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8005f40:	4601      	mov	r1, r0
 8005f42:	028a      	lsls	r2, r1, #10
 8005f44:	4610      	mov	r0, r2
 8005f46:	4619      	mov	r1, r3
 8005f48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	61bb      	str	r3, [r7, #24]
 8005f4e:	61fa      	str	r2, [r7, #28]
 8005f50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f54:	f7fb f930 	bl	80011b8 <__aeabi_uldivmod>
 8005f58:	4602      	mov	r2, r0
 8005f5a:	460b      	mov	r3, r1
 8005f5c:	4613      	mov	r3, r2
 8005f5e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005f60:	4b0b      	ldr	r3, [pc, #44]	; (8005f90 <HAL_RCC_GetSysClockFreq+0x20c>)
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	0c1b      	lsrs	r3, r3, #16
 8005f66:	f003 0303 	and.w	r3, r3, #3
 8005f6a:	3301      	adds	r3, #1
 8005f6c:	005b      	lsls	r3, r3, #1
 8005f6e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005f70:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005f72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f78:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005f7a:	e002      	b.n	8005f82 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005f7c:	4b05      	ldr	r3, [pc, #20]	; (8005f94 <HAL_RCC_GetSysClockFreq+0x210>)
 8005f7e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005f80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005f84:	4618      	mov	r0, r3
 8005f86:	3750      	adds	r7, #80	; 0x50
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f8e:	bf00      	nop
 8005f90:	40023800 	.word	0x40023800
 8005f94:	00f42400 	.word	0x00f42400
 8005f98:	007a1200 	.word	0x007a1200

08005f9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005fa0:	4b02      	ldr	r3, [pc, #8]	; (8005fac <HAL_RCC_GetHCLKFreq+0x10>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	bc80      	pop	{r7}
 8005faa:	4770      	bx	lr
 8005fac:	20000000 	.word	0x20000000

08005fb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b082      	sub	sp, #8
 8005fb4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8005fb6:	f7ff fff1 	bl	8005f9c <HAL_RCC_GetHCLKFreq>
 8005fba:	4601      	mov	r1, r0
 8005fbc:	4b0b      	ldr	r3, [pc, #44]	; (8005fec <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8005fc4:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8005fc8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fca:	687a      	ldr	r2, [r7, #4]
 8005fcc:	fa92 f2a2 	rbit	r2, r2
 8005fd0:	603a      	str	r2, [r7, #0]
  return result;
 8005fd2:	683a      	ldr	r2, [r7, #0]
 8005fd4:	fab2 f282 	clz	r2, r2
 8005fd8:	b2d2      	uxtb	r2, r2
 8005fda:	40d3      	lsrs	r3, r2
 8005fdc:	4a04      	ldr	r2, [pc, #16]	; (8005ff0 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005fde:	5cd3      	ldrb	r3, [r2, r3]
 8005fe0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	3708      	adds	r7, #8
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}
 8005fec:	40023800 	.word	0x40023800
 8005ff0:	0801606c 	.word	0x0801606c

08005ff4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b082      	sub	sp, #8
 8005ff8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8005ffa:	f7ff ffcf 	bl	8005f9c <HAL_RCC_GetHCLKFreq>
 8005ffe:	4601      	mov	r1, r0
 8006000:	4b0b      	ldr	r3, [pc, #44]	; (8006030 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8006008:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 800600c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800600e:	687a      	ldr	r2, [r7, #4]
 8006010:	fa92 f2a2 	rbit	r2, r2
 8006014:	603a      	str	r2, [r7, #0]
  return result;
 8006016:	683a      	ldr	r2, [r7, #0]
 8006018:	fab2 f282 	clz	r2, r2
 800601c:	b2d2      	uxtb	r2, r2
 800601e:	40d3      	lsrs	r3, r2
 8006020:	4a04      	ldr	r2, [pc, #16]	; (8006034 <HAL_RCC_GetPCLK2Freq+0x40>)
 8006022:	5cd3      	ldrb	r3, [r2, r3]
 8006024:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006028:	4618      	mov	r0, r3
 800602a:	3708      	adds	r7, #8
 800602c:	46bd      	mov	sp, r7
 800602e:	bd80      	pop	{r7, pc}
 8006030:	40023800 	.word	0x40023800
 8006034:	0801606c 	.word	0x0801606c

08006038 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b084      	sub	sp, #16
 800603c:	af00      	add	r7, sp, #0
 800603e:	60f8      	str	r0, [r7, #12]
 8006040:	60b9      	str	r1, [r7, #8]
 8006042:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d004      	beq.n	8006054 <HAL_SRAM_Init+0x1c>
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	699b      	ldr	r3, [r3, #24]
 800604e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006052:	d101      	bne.n	8006058 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 8006054:	2301      	movs	r3, #1
 8006056:	e038      	b.n	80060ca <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800605e:	b2db      	uxtb	r3, r3
 8006060:	2b00      	cmp	r3, #0
 8006062:	d106      	bne.n	8006072 <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2200      	movs	r2, #0
 8006068:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800606c:	68f8      	ldr	r0, [r7, #12]
 800606e:	f7fb fc49 	bl	8001904 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681a      	ldr	r2, [r3, #0]
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	3308      	adds	r3, #8
 800607a:	4619      	mov	r1, r3
 800607c:	4610      	mov	r0, r2
 800607e:	f001 fe5f 	bl	8007d40 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	6818      	ldr	r0, [r3, #0]
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	461a      	mov	r2, r3
 800608c:	68b9      	ldr	r1, [r7, #8]
 800608e:	f001 feb7 	bl	8007e00 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	6858      	ldr	r0, [r3, #4]
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	689a      	ldr	r2, [r3, #8]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800609e:	6879      	ldr	r1, [r7, #4]
 80060a0:	f001 fee2 	bl	8007e68 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	68fa      	ldr	r2, [r7, #12]
 80060aa:	6892      	ldr	r2, [r2, #8]
 80060ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	68fa      	ldr	r2, [r7, #12]
 80060b6:	6892      	ldr	r2, [r2, #8]
 80060b8:	f041 0101 	orr.w	r1, r1, #1
 80060bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	2201      	movs	r2, #1
 80060c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80060c8:	2300      	movs	r3, #0
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3710      	adds	r7, #16
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}

080060d2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80060d2:	b580      	push	{r7, lr}
 80060d4:	b082      	sub	sp, #8
 80060d6:	af00      	add	r7, sp, #0
 80060d8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d101      	bne.n	80060e4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80060e0:	2301      	movs	r3, #1
 80060e2:	e041      	b.n	8006168 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060ea:	b2db      	uxtb	r3, r3
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d106      	bne.n	80060fe <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2200      	movs	r2, #0
 80060f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80060f8:	6878      	ldr	r0, [r7, #4]
 80060fa:	f7fb ffc3 	bl	8002084 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2202      	movs	r2, #2
 8006102:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681a      	ldr	r2, [r3, #0]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	3304      	adds	r3, #4
 800610e:	4619      	mov	r1, r3
 8006110:	4610      	mov	r0, r2
 8006112:	f000 fe1b 	bl	8006d4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2201      	movs	r2, #1
 800611a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2201      	movs	r2, #1
 8006122:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2201      	movs	r2, #1
 800612a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2201      	movs	r2, #1
 8006132:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2201      	movs	r2, #1
 800613a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2201      	movs	r2, #1
 8006142:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2201      	movs	r2, #1
 800614a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2201      	movs	r2, #1
 8006152:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2201      	movs	r2, #1
 800615a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2201      	movs	r2, #1
 8006162:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006166:	2300      	movs	r3, #0
}
 8006168:	4618      	mov	r0, r3
 800616a:	3708      	adds	r7, #8
 800616c:	46bd      	mov	sp, r7
 800616e:	bd80      	pop	{r7, pc}

08006170 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006170:	b480      	push	{r7}
 8006172:	b085      	sub	sp, #20
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800617e:	b2db      	uxtb	r3, r3
 8006180:	2b01      	cmp	r3, #1
 8006182:	d001      	beq.n	8006188 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006184:	2301      	movs	r3, #1
 8006186:	e04e      	b.n	8006226 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2202      	movs	r2, #2
 800618c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	68da      	ldr	r2, [r3, #12]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f042 0201 	orr.w	r2, r2, #1
 800619e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4a22      	ldr	r2, [pc, #136]	; (8006230 <HAL_TIM_Base_Start_IT+0xc0>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d022      	beq.n	80061f0 <HAL_TIM_Base_Start_IT+0x80>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061b2:	d01d      	beq.n	80061f0 <HAL_TIM_Base_Start_IT+0x80>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	4a1e      	ldr	r2, [pc, #120]	; (8006234 <HAL_TIM_Base_Start_IT+0xc4>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d018      	beq.n	80061f0 <HAL_TIM_Base_Start_IT+0x80>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	4a1d      	ldr	r2, [pc, #116]	; (8006238 <HAL_TIM_Base_Start_IT+0xc8>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d013      	beq.n	80061f0 <HAL_TIM_Base_Start_IT+0x80>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4a1b      	ldr	r2, [pc, #108]	; (800623c <HAL_TIM_Base_Start_IT+0xcc>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d00e      	beq.n	80061f0 <HAL_TIM_Base_Start_IT+0x80>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4a1a      	ldr	r2, [pc, #104]	; (8006240 <HAL_TIM_Base_Start_IT+0xd0>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d009      	beq.n	80061f0 <HAL_TIM_Base_Start_IT+0x80>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	4a18      	ldr	r2, [pc, #96]	; (8006244 <HAL_TIM_Base_Start_IT+0xd4>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d004      	beq.n	80061f0 <HAL_TIM_Base_Start_IT+0x80>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4a17      	ldr	r2, [pc, #92]	; (8006248 <HAL_TIM_Base_Start_IT+0xd8>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d111      	bne.n	8006214 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	f003 0307 	and.w	r3, r3, #7
 80061fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	2b06      	cmp	r3, #6
 8006200:	d010      	beq.n	8006224 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	681a      	ldr	r2, [r3, #0]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f042 0201 	orr.w	r2, r2, #1
 8006210:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006212:	e007      	b.n	8006224 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	681a      	ldr	r2, [r3, #0]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f042 0201 	orr.w	r2, r2, #1
 8006222:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006224:	2300      	movs	r3, #0
}
 8006226:	4618      	mov	r0, r3
 8006228:	3714      	adds	r7, #20
 800622a:	46bd      	mov	sp, r7
 800622c:	bc80      	pop	{r7}
 800622e:	4770      	bx	lr
 8006230:	40010000 	.word	0x40010000
 8006234:	40000400 	.word	0x40000400
 8006238:	40000800 	.word	0x40000800
 800623c:	40000c00 	.word	0x40000c00
 8006240:	40010400 	.word	0x40010400
 8006244:	40014000 	.word	0x40014000
 8006248:	40001800 	.word	0x40001800

0800624c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b082      	sub	sp, #8
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d101      	bne.n	800625e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800625a:	2301      	movs	r3, #1
 800625c:	e041      	b.n	80062e2 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006264:	b2db      	uxtb	r3, r3
 8006266:	2b00      	cmp	r3, #0
 8006268:	d106      	bne.n	8006278 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2200      	movs	r2, #0
 800626e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f000 f839 	bl	80062ea <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2202      	movs	r2, #2
 800627c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	3304      	adds	r3, #4
 8006288:	4619      	mov	r1, r3
 800628a:	4610      	mov	r0, r2
 800628c:	f000 fd5e 	bl	8006d4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2201      	movs	r2, #1
 800629c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2201      	movs	r2, #1
 80062a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2201      	movs	r2, #1
 80062ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2201      	movs	r2, #1
 80062bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2201      	movs	r2, #1
 80062cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2201      	movs	r2, #1
 80062d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2201      	movs	r2, #1
 80062dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80062e0:	2300      	movs	r3, #0
}
 80062e2:	4618      	mov	r0, r3
 80062e4:	3708      	adds	r7, #8
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bd80      	pop	{r7, pc}

080062ea <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80062ea:	b480      	push	{r7}
 80062ec:	b083      	sub	sp, #12
 80062ee:	af00      	add	r7, sp, #0
 80062f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80062f2:	bf00      	nop
 80062f4:	370c      	adds	r7, #12
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bc80      	pop	{r7}
 80062fa:	4770      	bx	lr

080062fc <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b084      	sub	sp, #16
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
 8006304:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d109      	bne.n	8006320 <HAL_TIM_OC_Start+0x24>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006312:	b2db      	uxtb	r3, r3
 8006314:	2b01      	cmp	r3, #1
 8006316:	bf14      	ite	ne
 8006318:	2301      	movne	r3, #1
 800631a:	2300      	moveq	r3, #0
 800631c:	b2db      	uxtb	r3, r3
 800631e:	e022      	b.n	8006366 <HAL_TIM_OC_Start+0x6a>
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	2b04      	cmp	r3, #4
 8006324:	d109      	bne.n	800633a <HAL_TIM_OC_Start+0x3e>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800632c:	b2db      	uxtb	r3, r3
 800632e:	2b01      	cmp	r3, #1
 8006330:	bf14      	ite	ne
 8006332:	2301      	movne	r3, #1
 8006334:	2300      	moveq	r3, #0
 8006336:	b2db      	uxtb	r3, r3
 8006338:	e015      	b.n	8006366 <HAL_TIM_OC_Start+0x6a>
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	2b08      	cmp	r3, #8
 800633e:	d109      	bne.n	8006354 <HAL_TIM_OC_Start+0x58>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006346:	b2db      	uxtb	r3, r3
 8006348:	2b01      	cmp	r3, #1
 800634a:	bf14      	ite	ne
 800634c:	2301      	movne	r3, #1
 800634e:	2300      	moveq	r3, #0
 8006350:	b2db      	uxtb	r3, r3
 8006352:	e008      	b.n	8006366 <HAL_TIM_OC_Start+0x6a>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800635a:	b2db      	uxtb	r3, r3
 800635c:	2b01      	cmp	r3, #1
 800635e:	bf14      	ite	ne
 8006360:	2301      	movne	r3, #1
 8006362:	2300      	moveq	r3, #0
 8006364:	b2db      	uxtb	r3, r3
 8006366:	2b00      	cmp	r3, #0
 8006368:	d001      	beq.n	800636e <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 800636a:	2301      	movs	r3, #1
 800636c:	e07c      	b.n	8006468 <HAL_TIM_OC_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d104      	bne.n	800637e <HAL_TIM_OC_Start+0x82>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2202      	movs	r2, #2
 8006378:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800637c:	e013      	b.n	80063a6 <HAL_TIM_OC_Start+0xaa>
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	2b04      	cmp	r3, #4
 8006382:	d104      	bne.n	800638e <HAL_TIM_OC_Start+0x92>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2202      	movs	r2, #2
 8006388:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800638c:	e00b      	b.n	80063a6 <HAL_TIM_OC_Start+0xaa>
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	2b08      	cmp	r3, #8
 8006392:	d104      	bne.n	800639e <HAL_TIM_OC_Start+0xa2>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2202      	movs	r2, #2
 8006398:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800639c:	e003      	b.n	80063a6 <HAL_TIM_OC_Start+0xaa>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2202      	movs	r2, #2
 80063a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	2201      	movs	r2, #1
 80063ac:	6839      	ldr	r1, [r7, #0]
 80063ae:	4618      	mov	r0, r3
 80063b0:	f001 f83a 	bl	8007428 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a2d      	ldr	r2, [pc, #180]	; (8006470 <HAL_TIM_OC_Start+0x174>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d004      	beq.n	80063c8 <HAL_TIM_OC_Start+0xcc>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a2c      	ldr	r2, [pc, #176]	; (8006474 <HAL_TIM_OC_Start+0x178>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d101      	bne.n	80063cc <HAL_TIM_OC_Start+0xd0>
 80063c8:	2301      	movs	r3, #1
 80063ca:	e000      	b.n	80063ce <HAL_TIM_OC_Start+0xd2>
 80063cc:	2300      	movs	r3, #0
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d007      	beq.n	80063e2 <HAL_TIM_OC_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80063e0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a22      	ldr	r2, [pc, #136]	; (8006470 <HAL_TIM_OC_Start+0x174>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d022      	beq.n	8006432 <HAL_TIM_OC_Start+0x136>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063f4:	d01d      	beq.n	8006432 <HAL_TIM_OC_Start+0x136>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a1f      	ldr	r2, [pc, #124]	; (8006478 <HAL_TIM_OC_Start+0x17c>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d018      	beq.n	8006432 <HAL_TIM_OC_Start+0x136>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4a1d      	ldr	r2, [pc, #116]	; (800647c <HAL_TIM_OC_Start+0x180>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d013      	beq.n	8006432 <HAL_TIM_OC_Start+0x136>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a1c      	ldr	r2, [pc, #112]	; (8006480 <HAL_TIM_OC_Start+0x184>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d00e      	beq.n	8006432 <HAL_TIM_OC_Start+0x136>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4a16      	ldr	r2, [pc, #88]	; (8006474 <HAL_TIM_OC_Start+0x178>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d009      	beq.n	8006432 <HAL_TIM_OC_Start+0x136>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4a18      	ldr	r2, [pc, #96]	; (8006484 <HAL_TIM_OC_Start+0x188>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d004      	beq.n	8006432 <HAL_TIM_OC_Start+0x136>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a16      	ldr	r2, [pc, #88]	; (8006488 <HAL_TIM_OC_Start+0x18c>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d111      	bne.n	8006456 <HAL_TIM_OC_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	f003 0307 	and.w	r3, r3, #7
 800643c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2b06      	cmp	r3, #6
 8006442:	d010      	beq.n	8006466 <HAL_TIM_OC_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f042 0201 	orr.w	r2, r2, #1
 8006452:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006454:	e007      	b.n	8006466 <HAL_TIM_OC_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f042 0201 	orr.w	r2, r2, #1
 8006464:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006466:	2300      	movs	r3, #0
}
 8006468:	4618      	mov	r0, r3
 800646a:	3710      	adds	r7, #16
 800646c:	46bd      	mov	sp, r7
 800646e:	bd80      	pop	{r7, pc}
 8006470:	40010000 	.word	0x40010000
 8006474:	40010400 	.word	0x40010400
 8006478:	40000400 	.word	0x40000400
 800647c:	40000800 	.word	0x40000800
 8006480:	40000c00 	.word	0x40000c00
 8006484:	40014000 	.word	0x40014000
 8006488:	40001800 	.word	0x40001800

0800648c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b082      	sub	sp, #8
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d101      	bne.n	800649e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800649a:	2301      	movs	r3, #1
 800649c:	e041      	b.n	8006522 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064a4:	b2db      	uxtb	r3, r3
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d106      	bne.n	80064b8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2200      	movs	r2, #0
 80064ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f000 f839 	bl	800652a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2202      	movs	r2, #2
 80064bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681a      	ldr	r2, [r3, #0]
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	3304      	adds	r3, #4
 80064c8:	4619      	mov	r1, r3
 80064ca:	4610      	mov	r0, r2
 80064cc:	f000 fc3e 	bl	8006d4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2201      	movs	r2, #1
 80064d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2201      	movs	r2, #1
 80064dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2201      	movs	r2, #1
 80064e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2201      	movs	r2, #1
 80064ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2201      	movs	r2, #1
 80064f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2201      	movs	r2, #1
 80064fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2201      	movs	r2, #1
 8006504:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2201      	movs	r2, #1
 800650c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2201      	movs	r2, #1
 8006514:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2201      	movs	r2, #1
 800651c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006520:	2300      	movs	r3, #0
}
 8006522:	4618      	mov	r0, r3
 8006524:	3708      	adds	r7, #8
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}

0800652a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800652a:	b480      	push	{r7}
 800652c:	b083      	sub	sp, #12
 800652e:	af00      	add	r7, sp, #0
 8006530:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006532:	bf00      	nop
 8006534:	370c      	adds	r7, #12
 8006536:	46bd      	mov	sp, r7
 8006538:	bc80      	pop	{r7}
 800653a:	4770      	bx	lr

0800653c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b084      	sub	sp, #16
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
 8006544:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d109      	bne.n	8006560 <HAL_TIM_PWM_Start+0x24>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006552:	b2db      	uxtb	r3, r3
 8006554:	2b01      	cmp	r3, #1
 8006556:	bf14      	ite	ne
 8006558:	2301      	movne	r3, #1
 800655a:	2300      	moveq	r3, #0
 800655c:	b2db      	uxtb	r3, r3
 800655e:	e022      	b.n	80065a6 <HAL_TIM_PWM_Start+0x6a>
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	2b04      	cmp	r3, #4
 8006564:	d109      	bne.n	800657a <HAL_TIM_PWM_Start+0x3e>
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800656c:	b2db      	uxtb	r3, r3
 800656e:	2b01      	cmp	r3, #1
 8006570:	bf14      	ite	ne
 8006572:	2301      	movne	r3, #1
 8006574:	2300      	moveq	r3, #0
 8006576:	b2db      	uxtb	r3, r3
 8006578:	e015      	b.n	80065a6 <HAL_TIM_PWM_Start+0x6a>
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	2b08      	cmp	r3, #8
 800657e:	d109      	bne.n	8006594 <HAL_TIM_PWM_Start+0x58>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006586:	b2db      	uxtb	r3, r3
 8006588:	2b01      	cmp	r3, #1
 800658a:	bf14      	ite	ne
 800658c:	2301      	movne	r3, #1
 800658e:	2300      	moveq	r3, #0
 8006590:	b2db      	uxtb	r3, r3
 8006592:	e008      	b.n	80065a6 <HAL_TIM_PWM_Start+0x6a>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800659a:	b2db      	uxtb	r3, r3
 800659c:	2b01      	cmp	r3, #1
 800659e:	bf14      	ite	ne
 80065a0:	2301      	movne	r3, #1
 80065a2:	2300      	moveq	r3, #0
 80065a4:	b2db      	uxtb	r3, r3
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d001      	beq.n	80065ae <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80065aa:	2301      	movs	r3, #1
 80065ac:	e07c      	b.n	80066a8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d104      	bne.n	80065be <HAL_TIM_PWM_Start+0x82>
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2202      	movs	r2, #2
 80065b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80065bc:	e013      	b.n	80065e6 <HAL_TIM_PWM_Start+0xaa>
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	2b04      	cmp	r3, #4
 80065c2:	d104      	bne.n	80065ce <HAL_TIM_PWM_Start+0x92>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2202      	movs	r2, #2
 80065c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80065cc:	e00b      	b.n	80065e6 <HAL_TIM_PWM_Start+0xaa>
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	2b08      	cmp	r3, #8
 80065d2:	d104      	bne.n	80065de <HAL_TIM_PWM_Start+0xa2>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2202      	movs	r2, #2
 80065d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80065dc:	e003      	b.n	80065e6 <HAL_TIM_PWM_Start+0xaa>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2202      	movs	r2, #2
 80065e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	2201      	movs	r2, #1
 80065ec:	6839      	ldr	r1, [r7, #0]
 80065ee:	4618      	mov	r0, r3
 80065f0:	f000 ff1a 	bl	8007428 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	4a2d      	ldr	r2, [pc, #180]	; (80066b0 <HAL_TIM_PWM_Start+0x174>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d004      	beq.n	8006608 <HAL_TIM_PWM_Start+0xcc>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	4a2c      	ldr	r2, [pc, #176]	; (80066b4 <HAL_TIM_PWM_Start+0x178>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d101      	bne.n	800660c <HAL_TIM_PWM_Start+0xd0>
 8006608:	2301      	movs	r3, #1
 800660a:	e000      	b.n	800660e <HAL_TIM_PWM_Start+0xd2>
 800660c:	2300      	movs	r3, #0
 800660e:	2b00      	cmp	r3, #0
 8006610:	d007      	beq.n	8006622 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006620:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a22      	ldr	r2, [pc, #136]	; (80066b0 <HAL_TIM_PWM_Start+0x174>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d022      	beq.n	8006672 <HAL_TIM_PWM_Start+0x136>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006634:	d01d      	beq.n	8006672 <HAL_TIM_PWM_Start+0x136>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a1f      	ldr	r2, [pc, #124]	; (80066b8 <HAL_TIM_PWM_Start+0x17c>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d018      	beq.n	8006672 <HAL_TIM_PWM_Start+0x136>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a1d      	ldr	r2, [pc, #116]	; (80066bc <HAL_TIM_PWM_Start+0x180>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d013      	beq.n	8006672 <HAL_TIM_PWM_Start+0x136>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a1c      	ldr	r2, [pc, #112]	; (80066c0 <HAL_TIM_PWM_Start+0x184>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d00e      	beq.n	8006672 <HAL_TIM_PWM_Start+0x136>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a16      	ldr	r2, [pc, #88]	; (80066b4 <HAL_TIM_PWM_Start+0x178>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d009      	beq.n	8006672 <HAL_TIM_PWM_Start+0x136>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4a18      	ldr	r2, [pc, #96]	; (80066c4 <HAL_TIM_PWM_Start+0x188>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d004      	beq.n	8006672 <HAL_TIM_PWM_Start+0x136>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a16      	ldr	r2, [pc, #88]	; (80066c8 <HAL_TIM_PWM_Start+0x18c>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d111      	bne.n	8006696 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	689b      	ldr	r3, [r3, #8]
 8006678:	f003 0307 	and.w	r3, r3, #7
 800667c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	2b06      	cmp	r3, #6
 8006682:	d010      	beq.n	80066a6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	681a      	ldr	r2, [r3, #0]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f042 0201 	orr.w	r2, r2, #1
 8006692:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006694:	e007      	b.n	80066a6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	681a      	ldr	r2, [r3, #0]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f042 0201 	orr.w	r2, r2, #1
 80066a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80066a6:	2300      	movs	r3, #0
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	3710      	adds	r7, #16
 80066ac:	46bd      	mov	sp, r7
 80066ae:	bd80      	pop	{r7, pc}
 80066b0:	40010000 	.word	0x40010000
 80066b4:	40010400 	.word	0x40010400
 80066b8:	40000400 	.word	0x40000400
 80066bc:	40000800 	.word	0x40000800
 80066c0:	40000c00 	.word	0x40000c00
 80066c4:	40014000 	.word	0x40014000
 80066c8:	40001800 	.word	0x40001800

080066cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b082      	sub	sp, #8
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	691b      	ldr	r3, [r3, #16]
 80066da:	f003 0302 	and.w	r3, r3, #2
 80066de:	2b02      	cmp	r3, #2
 80066e0:	d122      	bne.n	8006728 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	68db      	ldr	r3, [r3, #12]
 80066e8:	f003 0302 	and.w	r3, r3, #2
 80066ec:	2b02      	cmp	r3, #2
 80066ee:	d11b      	bne.n	8006728 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f06f 0202 	mvn.w	r2, #2
 80066f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2201      	movs	r2, #1
 80066fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	699b      	ldr	r3, [r3, #24]
 8006706:	f003 0303 	and.w	r3, r3, #3
 800670a:	2b00      	cmp	r3, #0
 800670c:	d003      	beq.n	8006716 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f000 fb00 	bl	8006d14 <HAL_TIM_IC_CaptureCallback>
 8006714:	e005      	b.n	8006722 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	f008 ff8a 	bl	800f630 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800671c:	6878      	ldr	r0, [r7, #4]
 800671e:	f000 fb02 	bl	8006d26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2200      	movs	r2, #0
 8006726:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	691b      	ldr	r3, [r3, #16]
 800672e:	f003 0304 	and.w	r3, r3, #4
 8006732:	2b04      	cmp	r3, #4
 8006734:	d122      	bne.n	800677c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	68db      	ldr	r3, [r3, #12]
 800673c:	f003 0304 	and.w	r3, r3, #4
 8006740:	2b04      	cmp	r3, #4
 8006742:	d11b      	bne.n	800677c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f06f 0204 	mvn.w	r2, #4
 800674c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2202      	movs	r2, #2
 8006752:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	699b      	ldr	r3, [r3, #24]
 800675a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800675e:	2b00      	cmp	r3, #0
 8006760:	d003      	beq.n	800676a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006762:	6878      	ldr	r0, [r7, #4]
 8006764:	f000 fad6 	bl	8006d14 <HAL_TIM_IC_CaptureCallback>
 8006768:	e005      	b.n	8006776 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f008 ff60 	bl	800f630 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006770:	6878      	ldr	r0, [r7, #4]
 8006772:	f000 fad8 	bl	8006d26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2200      	movs	r2, #0
 800677a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	691b      	ldr	r3, [r3, #16]
 8006782:	f003 0308 	and.w	r3, r3, #8
 8006786:	2b08      	cmp	r3, #8
 8006788:	d122      	bne.n	80067d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	68db      	ldr	r3, [r3, #12]
 8006790:	f003 0308 	and.w	r3, r3, #8
 8006794:	2b08      	cmp	r3, #8
 8006796:	d11b      	bne.n	80067d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f06f 0208 	mvn.w	r2, #8
 80067a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2204      	movs	r2, #4
 80067a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	69db      	ldr	r3, [r3, #28]
 80067ae:	f003 0303 	and.w	r3, r3, #3
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d003      	beq.n	80067be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067b6:	6878      	ldr	r0, [r7, #4]
 80067b8:	f000 faac 	bl	8006d14 <HAL_TIM_IC_CaptureCallback>
 80067bc:	e005      	b.n	80067ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	f008 ff36 	bl	800f630 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	f000 faae 	bl	8006d26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2200      	movs	r2, #0
 80067ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	691b      	ldr	r3, [r3, #16]
 80067d6:	f003 0310 	and.w	r3, r3, #16
 80067da:	2b10      	cmp	r3, #16
 80067dc:	d122      	bne.n	8006824 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	68db      	ldr	r3, [r3, #12]
 80067e4:	f003 0310 	and.w	r3, r3, #16
 80067e8:	2b10      	cmp	r3, #16
 80067ea:	d11b      	bne.n	8006824 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f06f 0210 	mvn.w	r2, #16
 80067f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2208      	movs	r2, #8
 80067fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	69db      	ldr	r3, [r3, #28]
 8006802:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006806:	2b00      	cmp	r3, #0
 8006808:	d003      	beq.n	8006812 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f000 fa82 	bl	8006d14 <HAL_TIM_IC_CaptureCallback>
 8006810:	e005      	b.n	800681e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f008 ff0c 	bl	800f630 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006818:	6878      	ldr	r0, [r7, #4]
 800681a:	f000 fa84 	bl	8006d26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2200      	movs	r2, #0
 8006822:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	691b      	ldr	r3, [r3, #16]
 800682a:	f003 0301 	and.w	r3, r3, #1
 800682e:	2b01      	cmp	r3, #1
 8006830:	d10e      	bne.n	8006850 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	68db      	ldr	r3, [r3, #12]
 8006838:	f003 0301 	and.w	r3, r3, #1
 800683c:	2b01      	cmp	r3, #1
 800683e:	d107      	bne.n	8006850 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f06f 0201 	mvn.w	r2, #1
 8006848:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	f008 fe66 	bl	800f51c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	691b      	ldr	r3, [r3, #16]
 8006856:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800685a:	2b80      	cmp	r3, #128	; 0x80
 800685c:	d10e      	bne.n	800687c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	68db      	ldr	r3, [r3, #12]
 8006864:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006868:	2b80      	cmp	r3, #128	; 0x80
 800686a:	d107      	bne.n	800687c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006874:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006876:	6878      	ldr	r0, [r7, #4]
 8006878:	f000 fe7d 	bl	8007576 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	691b      	ldr	r3, [r3, #16]
 8006882:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006886:	2b40      	cmp	r3, #64	; 0x40
 8006888:	d10e      	bne.n	80068a8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	68db      	ldr	r3, [r3, #12]
 8006890:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006894:	2b40      	cmp	r3, #64	; 0x40
 8006896:	d107      	bne.n	80068a8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80068a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	f000 fa48 	bl	8006d38 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	691b      	ldr	r3, [r3, #16]
 80068ae:	f003 0320 	and.w	r3, r3, #32
 80068b2:	2b20      	cmp	r3, #32
 80068b4:	d10e      	bne.n	80068d4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	68db      	ldr	r3, [r3, #12]
 80068bc:	f003 0320 	and.w	r3, r3, #32
 80068c0:	2b20      	cmp	r3, #32
 80068c2:	d107      	bne.n	80068d4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f06f 0220 	mvn.w	r2, #32
 80068cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80068ce:	6878      	ldr	r0, [r7, #4]
 80068d0:	f000 fe48 	bl	8007564 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80068d4:	bf00      	nop
 80068d6:	3708      	adds	r7, #8
 80068d8:	46bd      	mov	sp, r7
 80068da:	bd80      	pop	{r7, pc}

080068dc <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b084      	sub	sp, #16
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	60f8      	str	r0, [r7, #12]
 80068e4:	60b9      	str	r1, [r7, #8]
 80068e6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068ee:	2b01      	cmp	r3, #1
 80068f0:	d101      	bne.n	80068f6 <HAL_TIM_OC_ConfigChannel+0x1a>
 80068f2:	2302      	movs	r3, #2
 80068f4:	e046      	b.n	8006984 <HAL_TIM_OC_ConfigChannel+0xa8>
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2201      	movs	r2, #1
 80068fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2b0c      	cmp	r3, #12
 8006902:	d839      	bhi.n	8006978 <HAL_TIM_OC_ConfigChannel+0x9c>
 8006904:	a201      	add	r2, pc, #4	; (adr r2, 800690c <HAL_TIM_OC_ConfigChannel+0x30>)
 8006906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800690a:	bf00      	nop
 800690c:	08006941 	.word	0x08006941
 8006910:	08006979 	.word	0x08006979
 8006914:	08006979 	.word	0x08006979
 8006918:	08006979 	.word	0x08006979
 800691c:	0800694f 	.word	0x0800694f
 8006920:	08006979 	.word	0x08006979
 8006924:	08006979 	.word	0x08006979
 8006928:	08006979 	.word	0x08006979
 800692c:	0800695d 	.word	0x0800695d
 8006930:	08006979 	.word	0x08006979
 8006934:	08006979 	.word	0x08006979
 8006938:	08006979 	.word	0x08006979
 800693c:	0800696b 	.word	0x0800696b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	68b9      	ldr	r1, [r7, #8]
 8006946:	4618      	mov	r0, r3
 8006948:	f000 fa9e 	bl	8006e88 <TIM_OC1_SetConfig>
      break;
 800694c:	e015      	b.n	800697a <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	68b9      	ldr	r1, [r7, #8]
 8006954:	4618      	mov	r0, r3
 8006956:	f000 fb07 	bl	8006f68 <TIM_OC2_SetConfig>
      break;
 800695a:	e00e      	b.n	800697a <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	68b9      	ldr	r1, [r7, #8]
 8006962:	4618      	mov	r0, r3
 8006964:	f000 fb74 	bl	8007050 <TIM_OC3_SetConfig>
      break;
 8006968:	e007      	b.n	800697a <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	68b9      	ldr	r1, [r7, #8]
 8006970:	4618      	mov	r0, r3
 8006972:	f000 fbe1 	bl	8007138 <TIM_OC4_SetConfig>
      break;
 8006976:	e000      	b.n	800697a <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 8006978:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	2200      	movs	r2, #0
 800697e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006982:	2300      	movs	r3, #0
}
 8006984:	4618      	mov	r0, r3
 8006986:	3710      	adds	r7, #16
 8006988:	46bd      	mov	sp, r7
 800698a:	bd80      	pop	{r7, pc}

0800698c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b084      	sub	sp, #16
 8006990:	af00      	add	r7, sp, #0
 8006992:	60f8      	str	r0, [r7, #12]
 8006994:	60b9      	str	r1, [r7, #8]
 8006996:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800699e:	2b01      	cmp	r3, #1
 80069a0:	d101      	bne.n	80069a6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80069a2:	2302      	movs	r3, #2
 80069a4:	e0ac      	b.n	8006b00 <HAL_TIM_PWM_ConfigChannel+0x174>
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	2201      	movs	r2, #1
 80069aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2b0c      	cmp	r3, #12
 80069b2:	f200 809f 	bhi.w	8006af4 <HAL_TIM_PWM_ConfigChannel+0x168>
 80069b6:	a201      	add	r2, pc, #4	; (adr r2, 80069bc <HAL_TIM_PWM_ConfigChannel+0x30>)
 80069b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069bc:	080069f1 	.word	0x080069f1
 80069c0:	08006af5 	.word	0x08006af5
 80069c4:	08006af5 	.word	0x08006af5
 80069c8:	08006af5 	.word	0x08006af5
 80069cc:	08006a31 	.word	0x08006a31
 80069d0:	08006af5 	.word	0x08006af5
 80069d4:	08006af5 	.word	0x08006af5
 80069d8:	08006af5 	.word	0x08006af5
 80069dc:	08006a73 	.word	0x08006a73
 80069e0:	08006af5 	.word	0x08006af5
 80069e4:	08006af5 	.word	0x08006af5
 80069e8:	08006af5 	.word	0x08006af5
 80069ec:	08006ab3 	.word	0x08006ab3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	68b9      	ldr	r1, [r7, #8]
 80069f6:	4618      	mov	r0, r3
 80069f8:	f000 fa46 	bl	8006e88 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	699a      	ldr	r2, [r3, #24]
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f042 0208 	orr.w	r2, r2, #8
 8006a0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	699a      	ldr	r2, [r3, #24]
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f022 0204 	bic.w	r2, r2, #4
 8006a1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	6999      	ldr	r1, [r3, #24]
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	691a      	ldr	r2, [r3, #16]
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	430a      	orrs	r2, r1
 8006a2c:	619a      	str	r2, [r3, #24]
      break;
 8006a2e:	e062      	b.n	8006af6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	68b9      	ldr	r1, [r7, #8]
 8006a36:	4618      	mov	r0, r3
 8006a38:	f000 fa96 	bl	8006f68 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	699a      	ldr	r2, [r3, #24]
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	699a      	ldr	r2, [r3, #24]
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	6999      	ldr	r1, [r3, #24]
 8006a62:	68bb      	ldr	r3, [r7, #8]
 8006a64:	691b      	ldr	r3, [r3, #16]
 8006a66:	021a      	lsls	r2, r3, #8
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	430a      	orrs	r2, r1
 8006a6e:	619a      	str	r2, [r3, #24]
      break;
 8006a70:	e041      	b.n	8006af6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	68b9      	ldr	r1, [r7, #8]
 8006a78:	4618      	mov	r0, r3
 8006a7a:	f000 fae9 	bl	8007050 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	69da      	ldr	r2, [r3, #28]
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f042 0208 	orr.w	r2, r2, #8
 8006a8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	69da      	ldr	r2, [r3, #28]
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f022 0204 	bic.w	r2, r2, #4
 8006a9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	69d9      	ldr	r1, [r3, #28]
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	691a      	ldr	r2, [r3, #16]
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	430a      	orrs	r2, r1
 8006aae:	61da      	str	r2, [r3, #28]
      break;
 8006ab0:	e021      	b.n	8006af6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	68b9      	ldr	r1, [r7, #8]
 8006ab8:	4618      	mov	r0, r3
 8006aba:	f000 fb3d 	bl	8007138 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	69da      	ldr	r2, [r3, #28]
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006acc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	69da      	ldr	r2, [r3, #28]
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006adc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	69d9      	ldr	r1, [r3, #28]
 8006ae4:	68bb      	ldr	r3, [r7, #8]
 8006ae6:	691b      	ldr	r3, [r3, #16]
 8006ae8:	021a      	lsls	r2, r3, #8
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	430a      	orrs	r2, r1
 8006af0:	61da      	str	r2, [r3, #28]
      break;
 8006af2:	e000      	b.n	8006af6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8006af4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2200      	movs	r2, #0
 8006afa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006afe:	2300      	movs	r3, #0
}
 8006b00:	4618      	mov	r0, r3
 8006b02:	3710      	adds	r7, #16
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bd80      	pop	{r7, pc}

08006b08 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b084      	sub	sp, #16
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
 8006b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b18:	2b01      	cmp	r3, #1
 8006b1a:	d101      	bne.n	8006b20 <HAL_TIM_ConfigClockSource+0x18>
 8006b1c:	2302      	movs	r3, #2
 8006b1e:	e0b3      	b.n	8006c88 <HAL_TIM_ConfigClockSource+0x180>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2201      	movs	r2, #1
 8006b24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2202      	movs	r2, #2
 8006b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	689b      	ldr	r3, [r3, #8]
 8006b36:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006b3e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006b46:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	68fa      	ldr	r2, [r7, #12]
 8006b4e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b58:	d03e      	beq.n	8006bd8 <HAL_TIM_ConfigClockSource+0xd0>
 8006b5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b5e:	f200 8087 	bhi.w	8006c70 <HAL_TIM_ConfigClockSource+0x168>
 8006b62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b66:	f000 8085 	beq.w	8006c74 <HAL_TIM_ConfigClockSource+0x16c>
 8006b6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b6e:	d87f      	bhi.n	8006c70 <HAL_TIM_ConfigClockSource+0x168>
 8006b70:	2b70      	cmp	r3, #112	; 0x70
 8006b72:	d01a      	beq.n	8006baa <HAL_TIM_ConfigClockSource+0xa2>
 8006b74:	2b70      	cmp	r3, #112	; 0x70
 8006b76:	d87b      	bhi.n	8006c70 <HAL_TIM_ConfigClockSource+0x168>
 8006b78:	2b60      	cmp	r3, #96	; 0x60
 8006b7a:	d050      	beq.n	8006c1e <HAL_TIM_ConfigClockSource+0x116>
 8006b7c:	2b60      	cmp	r3, #96	; 0x60
 8006b7e:	d877      	bhi.n	8006c70 <HAL_TIM_ConfigClockSource+0x168>
 8006b80:	2b50      	cmp	r3, #80	; 0x50
 8006b82:	d03c      	beq.n	8006bfe <HAL_TIM_ConfigClockSource+0xf6>
 8006b84:	2b50      	cmp	r3, #80	; 0x50
 8006b86:	d873      	bhi.n	8006c70 <HAL_TIM_ConfigClockSource+0x168>
 8006b88:	2b40      	cmp	r3, #64	; 0x40
 8006b8a:	d058      	beq.n	8006c3e <HAL_TIM_ConfigClockSource+0x136>
 8006b8c:	2b40      	cmp	r3, #64	; 0x40
 8006b8e:	d86f      	bhi.n	8006c70 <HAL_TIM_ConfigClockSource+0x168>
 8006b90:	2b30      	cmp	r3, #48	; 0x30
 8006b92:	d064      	beq.n	8006c5e <HAL_TIM_ConfigClockSource+0x156>
 8006b94:	2b30      	cmp	r3, #48	; 0x30
 8006b96:	d86b      	bhi.n	8006c70 <HAL_TIM_ConfigClockSource+0x168>
 8006b98:	2b20      	cmp	r3, #32
 8006b9a:	d060      	beq.n	8006c5e <HAL_TIM_ConfigClockSource+0x156>
 8006b9c:	2b20      	cmp	r3, #32
 8006b9e:	d867      	bhi.n	8006c70 <HAL_TIM_ConfigClockSource+0x168>
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d05c      	beq.n	8006c5e <HAL_TIM_ConfigClockSource+0x156>
 8006ba4:	2b10      	cmp	r3, #16
 8006ba6:	d05a      	beq.n	8006c5e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006ba8:	e062      	b.n	8006c70 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6818      	ldr	r0, [r3, #0]
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	6899      	ldr	r1, [r3, #8]
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	685a      	ldr	r2, [r3, #4]
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	68db      	ldr	r3, [r3, #12]
 8006bba:	f000 fc16 	bl	80073ea <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	689b      	ldr	r3, [r3, #8]
 8006bc4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006bcc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	68fa      	ldr	r2, [r7, #12]
 8006bd4:	609a      	str	r2, [r3, #8]
      break;
 8006bd6:	e04e      	b.n	8006c76 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	6818      	ldr	r0, [r3, #0]
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	6899      	ldr	r1, [r3, #8]
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	685a      	ldr	r2, [r3, #4]
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	68db      	ldr	r3, [r3, #12]
 8006be8:	f000 fbff 	bl	80073ea <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	689a      	ldr	r2, [r3, #8]
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006bfa:	609a      	str	r2, [r3, #8]
      break;
 8006bfc:	e03b      	b.n	8006c76 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6818      	ldr	r0, [r3, #0]
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	6859      	ldr	r1, [r3, #4]
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	68db      	ldr	r3, [r3, #12]
 8006c0a:	461a      	mov	r2, r3
 8006c0c:	f000 fb76 	bl	80072fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	2150      	movs	r1, #80	; 0x50
 8006c16:	4618      	mov	r0, r3
 8006c18:	f000 fbcd 	bl	80073b6 <TIM_ITRx_SetConfig>
      break;
 8006c1c:	e02b      	b.n	8006c76 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6818      	ldr	r0, [r3, #0]
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	6859      	ldr	r1, [r3, #4]
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	68db      	ldr	r3, [r3, #12]
 8006c2a:	461a      	mov	r2, r3
 8006c2c:	f000 fb94 	bl	8007358 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	2160      	movs	r1, #96	; 0x60
 8006c36:	4618      	mov	r0, r3
 8006c38:	f000 fbbd 	bl	80073b6 <TIM_ITRx_SetConfig>
      break;
 8006c3c:	e01b      	b.n	8006c76 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6818      	ldr	r0, [r3, #0]
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	6859      	ldr	r1, [r3, #4]
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	68db      	ldr	r3, [r3, #12]
 8006c4a:	461a      	mov	r2, r3
 8006c4c:	f000 fb56 	bl	80072fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	2140      	movs	r1, #64	; 0x40
 8006c56:	4618      	mov	r0, r3
 8006c58:	f000 fbad 	bl	80073b6 <TIM_ITRx_SetConfig>
      break;
 8006c5c:	e00b      	b.n	8006c76 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681a      	ldr	r2, [r3, #0]
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4619      	mov	r1, r3
 8006c68:	4610      	mov	r0, r2
 8006c6a:	f000 fba4 	bl	80073b6 <TIM_ITRx_SetConfig>
        break;
 8006c6e:	e002      	b.n	8006c76 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006c70:	bf00      	nop
 8006c72:	e000      	b.n	8006c76 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006c74:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2201      	movs	r2, #1
 8006c7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2200      	movs	r2, #0
 8006c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c86:	2300      	movs	r3, #0
}
 8006c88:	4618      	mov	r0, r3
 8006c8a:	3710      	adds	r7, #16
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}

08006c90 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b082      	sub	sp, #8
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
 8006c98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ca0:	2b01      	cmp	r3, #1
 8006ca2:	d101      	bne.n	8006ca8 <HAL_TIM_SlaveConfigSynchro+0x18>
 8006ca4:	2302      	movs	r3, #2
 8006ca6:	e031      	b.n	8006d0c <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2201      	movs	r2, #1
 8006cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2202      	movs	r2, #2
 8006cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006cb8:	6839      	ldr	r1, [r7, #0]
 8006cba:	6878      	ldr	r0, [r7, #4]
 8006cbc:	f000 fa90 	bl	80071e0 <TIM_SlaveTimer_SetConfig>
 8006cc0:	4603      	mov	r3, r0
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d009      	beq.n	8006cda <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	2201      	movs	r2, #1
 8006cca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	e018      	b.n	8006d0c <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	68da      	ldr	r2, [r3, #12]
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ce8:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	68da      	ldr	r2, [r3, #12]
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006cf8:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2201      	movs	r2, #1
 8006cfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2200      	movs	r2, #0
 8006d06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d0a:	2300      	movs	r3, #0
}
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	3708      	adds	r7, #8
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bd80      	pop	{r7, pc}

08006d14 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006d14:	b480      	push	{r7}
 8006d16:	b083      	sub	sp, #12
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006d1c:	bf00      	nop
 8006d1e:	370c      	adds	r7, #12
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bc80      	pop	{r7}
 8006d24:	4770      	bx	lr

08006d26 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006d26:	b480      	push	{r7}
 8006d28:	b083      	sub	sp, #12
 8006d2a:	af00      	add	r7, sp, #0
 8006d2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006d2e:	bf00      	nop
 8006d30:	370c      	adds	r7, #12
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bc80      	pop	{r7}
 8006d36:	4770      	bx	lr

08006d38 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b083      	sub	sp, #12
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006d40:	bf00      	nop
 8006d42:	370c      	adds	r7, #12
 8006d44:	46bd      	mov	sp, r7
 8006d46:	bc80      	pop	{r7}
 8006d48:	4770      	bx	lr
	...

08006d4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b085      	sub	sp, #20
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
 8006d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	4a3f      	ldr	r2, [pc, #252]	; (8006e5c <TIM_Base_SetConfig+0x110>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d013      	beq.n	8006d8c <TIM_Base_SetConfig+0x40>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d6a:	d00f      	beq.n	8006d8c <TIM_Base_SetConfig+0x40>
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	4a3c      	ldr	r2, [pc, #240]	; (8006e60 <TIM_Base_SetConfig+0x114>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d00b      	beq.n	8006d8c <TIM_Base_SetConfig+0x40>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	4a3b      	ldr	r2, [pc, #236]	; (8006e64 <TIM_Base_SetConfig+0x118>)
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d007      	beq.n	8006d8c <TIM_Base_SetConfig+0x40>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	4a3a      	ldr	r2, [pc, #232]	; (8006e68 <TIM_Base_SetConfig+0x11c>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d003      	beq.n	8006d8c <TIM_Base_SetConfig+0x40>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	4a39      	ldr	r2, [pc, #228]	; (8006e6c <TIM_Base_SetConfig+0x120>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d108      	bne.n	8006d9e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	685b      	ldr	r3, [r3, #4]
 8006d98:	68fa      	ldr	r2, [r7, #12]
 8006d9a:	4313      	orrs	r3, r2
 8006d9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	4a2e      	ldr	r2, [pc, #184]	; (8006e5c <TIM_Base_SetConfig+0x110>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d02b      	beq.n	8006dfe <TIM_Base_SetConfig+0xb2>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dac:	d027      	beq.n	8006dfe <TIM_Base_SetConfig+0xb2>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	4a2b      	ldr	r2, [pc, #172]	; (8006e60 <TIM_Base_SetConfig+0x114>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d023      	beq.n	8006dfe <TIM_Base_SetConfig+0xb2>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	4a2a      	ldr	r2, [pc, #168]	; (8006e64 <TIM_Base_SetConfig+0x118>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d01f      	beq.n	8006dfe <TIM_Base_SetConfig+0xb2>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	4a29      	ldr	r2, [pc, #164]	; (8006e68 <TIM_Base_SetConfig+0x11c>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d01b      	beq.n	8006dfe <TIM_Base_SetConfig+0xb2>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	4a28      	ldr	r2, [pc, #160]	; (8006e6c <TIM_Base_SetConfig+0x120>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d017      	beq.n	8006dfe <TIM_Base_SetConfig+0xb2>
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	4a27      	ldr	r2, [pc, #156]	; (8006e70 <TIM_Base_SetConfig+0x124>)
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d013      	beq.n	8006dfe <TIM_Base_SetConfig+0xb2>
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	4a26      	ldr	r2, [pc, #152]	; (8006e74 <TIM_Base_SetConfig+0x128>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d00f      	beq.n	8006dfe <TIM_Base_SetConfig+0xb2>
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	4a25      	ldr	r2, [pc, #148]	; (8006e78 <TIM_Base_SetConfig+0x12c>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d00b      	beq.n	8006dfe <TIM_Base_SetConfig+0xb2>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	4a24      	ldr	r2, [pc, #144]	; (8006e7c <TIM_Base_SetConfig+0x130>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d007      	beq.n	8006dfe <TIM_Base_SetConfig+0xb2>
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	4a23      	ldr	r2, [pc, #140]	; (8006e80 <TIM_Base_SetConfig+0x134>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d003      	beq.n	8006dfe <TIM_Base_SetConfig+0xb2>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	4a22      	ldr	r2, [pc, #136]	; (8006e84 <TIM_Base_SetConfig+0x138>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d108      	bne.n	8006e10 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	68db      	ldr	r3, [r3, #12]
 8006e0a:	68fa      	ldr	r2, [r7, #12]
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	695b      	ldr	r3, [r3, #20]
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	68fa      	ldr	r2, [r7, #12]
 8006e22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	689a      	ldr	r2, [r3, #8]
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	681a      	ldr	r2, [r3, #0]
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	4a09      	ldr	r2, [pc, #36]	; (8006e5c <TIM_Base_SetConfig+0x110>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d003      	beq.n	8006e44 <TIM_Base_SetConfig+0xf8>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	4a0b      	ldr	r2, [pc, #44]	; (8006e6c <TIM_Base_SetConfig+0x120>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d103      	bne.n	8006e4c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	691a      	ldr	r2, [r3, #16]
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2201      	movs	r2, #1
 8006e50:	615a      	str	r2, [r3, #20]
}
 8006e52:	bf00      	nop
 8006e54:	3714      	adds	r7, #20
 8006e56:	46bd      	mov	sp, r7
 8006e58:	bc80      	pop	{r7}
 8006e5a:	4770      	bx	lr
 8006e5c:	40010000 	.word	0x40010000
 8006e60:	40000400 	.word	0x40000400
 8006e64:	40000800 	.word	0x40000800
 8006e68:	40000c00 	.word	0x40000c00
 8006e6c:	40010400 	.word	0x40010400
 8006e70:	40014000 	.word	0x40014000
 8006e74:	40014400 	.word	0x40014400
 8006e78:	40014800 	.word	0x40014800
 8006e7c:	40001800 	.word	0x40001800
 8006e80:	40001c00 	.word	0x40001c00
 8006e84:	40002000 	.word	0x40002000

08006e88 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006e88:	b480      	push	{r7}
 8006e8a:	b087      	sub	sp, #28
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
 8006e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6a1b      	ldr	r3, [r3, #32]
 8006e96:	f023 0201 	bic.w	r2, r3, #1
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6a1b      	ldr	r3, [r3, #32]
 8006ea2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	685b      	ldr	r3, [r3, #4]
 8006ea8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	699b      	ldr	r3, [r3, #24]
 8006eae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006eb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	f023 0303 	bic.w	r3, r3, #3
 8006ebe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	68fa      	ldr	r2, [r7, #12]
 8006ec6:	4313      	orrs	r3, r2
 8006ec8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	f023 0302 	bic.w	r3, r3, #2
 8006ed0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	689b      	ldr	r3, [r3, #8]
 8006ed6:	697a      	ldr	r2, [r7, #20]
 8006ed8:	4313      	orrs	r3, r2
 8006eda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	4a20      	ldr	r2, [pc, #128]	; (8006f60 <TIM_OC1_SetConfig+0xd8>)
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d003      	beq.n	8006eec <TIM_OC1_SetConfig+0x64>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	4a1f      	ldr	r2, [pc, #124]	; (8006f64 <TIM_OC1_SetConfig+0xdc>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d10c      	bne.n	8006f06 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	f023 0308 	bic.w	r3, r3, #8
 8006ef2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	68db      	ldr	r3, [r3, #12]
 8006ef8:	697a      	ldr	r2, [r7, #20]
 8006efa:	4313      	orrs	r3, r2
 8006efc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	f023 0304 	bic.w	r3, r3, #4
 8006f04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	4a15      	ldr	r2, [pc, #84]	; (8006f60 <TIM_OC1_SetConfig+0xd8>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d003      	beq.n	8006f16 <TIM_OC1_SetConfig+0x8e>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	4a14      	ldr	r2, [pc, #80]	; (8006f64 <TIM_OC1_SetConfig+0xdc>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d111      	bne.n	8006f3a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006f16:	693b      	ldr	r3, [r7, #16]
 8006f18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006f24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	695b      	ldr	r3, [r3, #20]
 8006f2a:	693a      	ldr	r2, [r7, #16]
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	699b      	ldr	r3, [r3, #24]
 8006f34:	693a      	ldr	r2, [r7, #16]
 8006f36:	4313      	orrs	r3, r2
 8006f38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	693a      	ldr	r2, [r7, #16]
 8006f3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	68fa      	ldr	r2, [r7, #12]
 8006f44:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	685a      	ldr	r2, [r3, #4]
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	697a      	ldr	r2, [r7, #20]
 8006f52:	621a      	str	r2, [r3, #32]
}
 8006f54:	bf00      	nop
 8006f56:	371c      	adds	r7, #28
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	bc80      	pop	{r7}
 8006f5c:	4770      	bx	lr
 8006f5e:	bf00      	nop
 8006f60:	40010000 	.word	0x40010000
 8006f64:	40010400 	.word	0x40010400

08006f68 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006f68:	b480      	push	{r7}
 8006f6a:	b087      	sub	sp, #28
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
 8006f70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6a1b      	ldr	r3, [r3, #32]
 8006f76:	f023 0210 	bic.w	r2, r3, #16
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6a1b      	ldr	r3, [r3, #32]
 8006f82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	685b      	ldr	r3, [r3, #4]
 8006f88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	699b      	ldr	r3, [r3, #24]
 8006f8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f9e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	021b      	lsls	r3, r3, #8
 8006fa6:	68fa      	ldr	r2, [r7, #12]
 8006fa8:	4313      	orrs	r3, r2
 8006faa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006fac:	697b      	ldr	r3, [r7, #20]
 8006fae:	f023 0320 	bic.w	r3, r3, #32
 8006fb2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	689b      	ldr	r3, [r3, #8]
 8006fb8:	011b      	lsls	r3, r3, #4
 8006fba:	697a      	ldr	r2, [r7, #20]
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	4a21      	ldr	r2, [pc, #132]	; (8007048 <TIM_OC2_SetConfig+0xe0>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d003      	beq.n	8006fd0 <TIM_OC2_SetConfig+0x68>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	4a20      	ldr	r2, [pc, #128]	; (800704c <TIM_OC2_SetConfig+0xe4>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d10d      	bne.n	8006fec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006fd0:	697b      	ldr	r3, [r7, #20]
 8006fd2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006fd6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	68db      	ldr	r3, [r3, #12]
 8006fdc:	011b      	lsls	r3, r3, #4
 8006fde:	697a      	ldr	r2, [r7, #20]
 8006fe0:	4313      	orrs	r3, r2
 8006fe2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006fea:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	4a16      	ldr	r2, [pc, #88]	; (8007048 <TIM_OC2_SetConfig+0xe0>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d003      	beq.n	8006ffc <TIM_OC2_SetConfig+0x94>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	4a15      	ldr	r2, [pc, #84]	; (800704c <TIM_OC2_SetConfig+0xe4>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d113      	bne.n	8007024 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007002:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007004:	693b      	ldr	r3, [r7, #16]
 8007006:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800700a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	695b      	ldr	r3, [r3, #20]
 8007010:	009b      	lsls	r3, r3, #2
 8007012:	693a      	ldr	r2, [r7, #16]
 8007014:	4313      	orrs	r3, r2
 8007016:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	699b      	ldr	r3, [r3, #24]
 800701c:	009b      	lsls	r3, r3, #2
 800701e:	693a      	ldr	r2, [r7, #16]
 8007020:	4313      	orrs	r3, r2
 8007022:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	693a      	ldr	r2, [r7, #16]
 8007028:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	68fa      	ldr	r2, [r7, #12]
 800702e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	685a      	ldr	r2, [r3, #4]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	697a      	ldr	r2, [r7, #20]
 800703c:	621a      	str	r2, [r3, #32]
}
 800703e:	bf00      	nop
 8007040:	371c      	adds	r7, #28
 8007042:	46bd      	mov	sp, r7
 8007044:	bc80      	pop	{r7}
 8007046:	4770      	bx	lr
 8007048:	40010000 	.word	0x40010000
 800704c:	40010400 	.word	0x40010400

08007050 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007050:	b480      	push	{r7}
 8007052:	b087      	sub	sp, #28
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
 8007058:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6a1b      	ldr	r3, [r3, #32]
 800705e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6a1b      	ldr	r3, [r3, #32]
 800706a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	685b      	ldr	r3, [r3, #4]
 8007070:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	69db      	ldr	r3, [r3, #28]
 8007076:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800707e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	f023 0303 	bic.w	r3, r3, #3
 8007086:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	68fa      	ldr	r2, [r7, #12]
 800708e:	4313      	orrs	r3, r2
 8007090:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007092:	697b      	ldr	r3, [r7, #20]
 8007094:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007098:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	689b      	ldr	r3, [r3, #8]
 800709e:	021b      	lsls	r3, r3, #8
 80070a0:	697a      	ldr	r2, [r7, #20]
 80070a2:	4313      	orrs	r3, r2
 80070a4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	4a21      	ldr	r2, [pc, #132]	; (8007130 <TIM_OC3_SetConfig+0xe0>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d003      	beq.n	80070b6 <TIM_OC3_SetConfig+0x66>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	4a20      	ldr	r2, [pc, #128]	; (8007134 <TIM_OC3_SetConfig+0xe4>)
 80070b2:	4293      	cmp	r3, r2
 80070b4:	d10d      	bne.n	80070d2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80070b6:	697b      	ldr	r3, [r7, #20]
 80070b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80070bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	68db      	ldr	r3, [r3, #12]
 80070c2:	021b      	lsls	r3, r3, #8
 80070c4:	697a      	ldr	r2, [r7, #20]
 80070c6:	4313      	orrs	r3, r2
 80070c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80070ca:	697b      	ldr	r3, [r7, #20]
 80070cc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80070d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	4a16      	ldr	r2, [pc, #88]	; (8007130 <TIM_OC3_SetConfig+0xe0>)
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d003      	beq.n	80070e2 <TIM_OC3_SetConfig+0x92>
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	4a15      	ldr	r2, [pc, #84]	; (8007134 <TIM_OC3_SetConfig+0xe4>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d113      	bne.n	800710a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80070e2:	693b      	ldr	r3, [r7, #16]
 80070e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80070e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80070ea:	693b      	ldr	r3, [r7, #16]
 80070ec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80070f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	695b      	ldr	r3, [r3, #20]
 80070f6:	011b      	lsls	r3, r3, #4
 80070f8:	693a      	ldr	r2, [r7, #16]
 80070fa:	4313      	orrs	r3, r2
 80070fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	699b      	ldr	r3, [r3, #24]
 8007102:	011b      	lsls	r3, r3, #4
 8007104:	693a      	ldr	r2, [r7, #16]
 8007106:	4313      	orrs	r3, r2
 8007108:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	693a      	ldr	r2, [r7, #16]
 800710e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	68fa      	ldr	r2, [r7, #12]
 8007114:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	685a      	ldr	r2, [r3, #4]
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	697a      	ldr	r2, [r7, #20]
 8007122:	621a      	str	r2, [r3, #32]
}
 8007124:	bf00      	nop
 8007126:	371c      	adds	r7, #28
 8007128:	46bd      	mov	sp, r7
 800712a:	bc80      	pop	{r7}
 800712c:	4770      	bx	lr
 800712e:	bf00      	nop
 8007130:	40010000 	.word	0x40010000
 8007134:	40010400 	.word	0x40010400

08007138 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007138:	b480      	push	{r7}
 800713a:	b087      	sub	sp, #28
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
 8007140:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6a1b      	ldr	r3, [r3, #32]
 8007146:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6a1b      	ldr	r3, [r3, #32]
 8007152:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	685b      	ldr	r3, [r3, #4]
 8007158:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	69db      	ldr	r3, [r3, #28]
 800715e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007166:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800716e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	021b      	lsls	r3, r3, #8
 8007176:	68fa      	ldr	r2, [r7, #12]
 8007178:	4313      	orrs	r3, r2
 800717a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800717c:	693b      	ldr	r3, [r7, #16]
 800717e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007182:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	689b      	ldr	r3, [r3, #8]
 8007188:	031b      	lsls	r3, r3, #12
 800718a:	693a      	ldr	r2, [r7, #16]
 800718c:	4313      	orrs	r3, r2
 800718e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	4a11      	ldr	r2, [pc, #68]	; (80071d8 <TIM_OC4_SetConfig+0xa0>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d003      	beq.n	80071a0 <TIM_OC4_SetConfig+0x68>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	4a10      	ldr	r2, [pc, #64]	; (80071dc <TIM_OC4_SetConfig+0xa4>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d109      	bne.n	80071b4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80071a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	695b      	ldr	r3, [r3, #20]
 80071ac:	019b      	lsls	r3, r3, #6
 80071ae:	697a      	ldr	r2, [r7, #20]
 80071b0:	4313      	orrs	r3, r2
 80071b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	697a      	ldr	r2, [r7, #20]
 80071b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	68fa      	ldr	r2, [r7, #12]
 80071be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	685a      	ldr	r2, [r3, #4]
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	693a      	ldr	r2, [r7, #16]
 80071cc:	621a      	str	r2, [r3, #32]
}
 80071ce:	bf00      	nop
 80071d0:	371c      	adds	r7, #28
 80071d2:	46bd      	mov	sp, r7
 80071d4:	bc80      	pop	{r7}
 80071d6:	4770      	bx	lr
 80071d8:	40010000 	.word	0x40010000
 80071dc:	40010400 	.word	0x40010400

080071e0 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b086      	sub	sp, #24
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
 80071e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	689b      	ldr	r3, [r3, #8]
 80071f0:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071f8:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	697a      	ldr	r2, [r7, #20]
 8007200:	4313      	orrs	r3, r2
 8007202:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	f023 0307 	bic.w	r3, r3, #7
 800720a:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	697a      	ldr	r2, [r7, #20]
 8007212:	4313      	orrs	r3, r2
 8007214:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	697a      	ldr	r2, [r7, #20]
 800721c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	685b      	ldr	r3, [r3, #4]
 8007222:	2b70      	cmp	r3, #112	; 0x70
 8007224:	d01a      	beq.n	800725c <TIM_SlaveTimer_SetConfig+0x7c>
 8007226:	2b70      	cmp	r3, #112	; 0x70
 8007228:	d860      	bhi.n	80072ec <TIM_SlaveTimer_SetConfig+0x10c>
 800722a:	2b60      	cmp	r3, #96	; 0x60
 800722c:	d054      	beq.n	80072d8 <TIM_SlaveTimer_SetConfig+0xf8>
 800722e:	2b60      	cmp	r3, #96	; 0x60
 8007230:	d85c      	bhi.n	80072ec <TIM_SlaveTimer_SetConfig+0x10c>
 8007232:	2b50      	cmp	r3, #80	; 0x50
 8007234:	d046      	beq.n	80072c4 <TIM_SlaveTimer_SetConfig+0xe4>
 8007236:	2b50      	cmp	r3, #80	; 0x50
 8007238:	d858      	bhi.n	80072ec <TIM_SlaveTimer_SetConfig+0x10c>
 800723a:	2b40      	cmp	r3, #64	; 0x40
 800723c:	d019      	beq.n	8007272 <TIM_SlaveTimer_SetConfig+0x92>
 800723e:	2b40      	cmp	r3, #64	; 0x40
 8007240:	d854      	bhi.n	80072ec <TIM_SlaveTimer_SetConfig+0x10c>
 8007242:	2b30      	cmp	r3, #48	; 0x30
 8007244:	d054      	beq.n	80072f0 <TIM_SlaveTimer_SetConfig+0x110>
 8007246:	2b30      	cmp	r3, #48	; 0x30
 8007248:	d850      	bhi.n	80072ec <TIM_SlaveTimer_SetConfig+0x10c>
 800724a:	2b20      	cmp	r3, #32
 800724c:	d050      	beq.n	80072f0 <TIM_SlaveTimer_SetConfig+0x110>
 800724e:	2b20      	cmp	r3, #32
 8007250:	d84c      	bhi.n	80072ec <TIM_SlaveTimer_SetConfig+0x10c>
 8007252:	2b00      	cmp	r3, #0
 8007254:	d04c      	beq.n	80072f0 <TIM_SlaveTimer_SetConfig+0x110>
 8007256:	2b10      	cmp	r3, #16
 8007258:	d04a      	beq.n	80072f0 <TIM_SlaveTimer_SetConfig+0x110>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 800725a:	e047      	b.n	80072ec <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6818      	ldr	r0, [r3, #0]
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	68d9      	ldr	r1, [r3, #12]
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	689a      	ldr	r2, [r3, #8]
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	691b      	ldr	r3, [r3, #16]
 800726c:	f000 f8bd 	bl	80073ea <TIM_ETR_SetConfig>
      break;
 8007270:	e03f      	b.n	80072f2 <TIM_SlaveTimer_SetConfig+0x112>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	2b05      	cmp	r3, #5
 8007278:	d101      	bne.n	800727e <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 800727a:	2301      	movs	r3, #1
 800727c:	e03a      	b.n	80072f4 <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	6a1b      	ldr	r3, [r3, #32]
 8007284:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	6a1a      	ldr	r2, [r3, #32]
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f022 0201 	bic.w	r2, r2, #1
 8007294:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	699b      	ldr	r3, [r3, #24]
 800729c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80072a4:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	691b      	ldr	r3, [r3, #16]
 80072aa:	011b      	lsls	r3, r3, #4
 80072ac:	68fa      	ldr	r2, [r7, #12]
 80072ae:	4313      	orrs	r3, r2
 80072b0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	68fa      	ldr	r2, [r7, #12]
 80072b8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	693a      	ldr	r2, [r7, #16]
 80072c0:	621a      	str	r2, [r3, #32]
      break;
 80072c2:	e016      	b.n	80072f2 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6818      	ldr	r0, [r3, #0]
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	6899      	ldr	r1, [r3, #8]
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	691b      	ldr	r3, [r3, #16]
 80072d0:	461a      	mov	r2, r3
 80072d2:	f000 f813 	bl	80072fc <TIM_TI1_ConfigInputStage>
      break;
 80072d6:	e00c      	b.n	80072f2 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6818      	ldr	r0, [r3, #0]
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	6899      	ldr	r1, [r3, #8]
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	691b      	ldr	r3, [r3, #16]
 80072e4:	461a      	mov	r2, r3
 80072e6:	f000 f837 	bl	8007358 <TIM_TI2_ConfigInputStage>
      break;
 80072ea:	e002      	b.n	80072f2 <TIM_SlaveTimer_SetConfig+0x112>
      break;
 80072ec:	bf00      	nop
 80072ee:	e000      	b.n	80072f2 <TIM_SlaveTimer_SetConfig+0x112>
        break;
 80072f0:	bf00      	nop
  }
  return HAL_OK;
 80072f2:	2300      	movs	r3, #0
}
 80072f4:	4618      	mov	r0, r3
 80072f6:	3718      	adds	r7, #24
 80072f8:	46bd      	mov	sp, r7
 80072fa:	bd80      	pop	{r7, pc}

080072fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80072fc:	b480      	push	{r7}
 80072fe:	b087      	sub	sp, #28
 8007300:	af00      	add	r7, sp, #0
 8007302:	60f8      	str	r0, [r7, #12]
 8007304:	60b9      	str	r1, [r7, #8]
 8007306:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	6a1b      	ldr	r3, [r3, #32]
 800730c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	6a1b      	ldr	r3, [r3, #32]
 8007312:	f023 0201 	bic.w	r2, r3, #1
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	699b      	ldr	r3, [r3, #24]
 800731e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007320:	693b      	ldr	r3, [r7, #16]
 8007322:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007326:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	011b      	lsls	r3, r3, #4
 800732c:	693a      	ldr	r2, [r7, #16]
 800732e:	4313      	orrs	r3, r2
 8007330:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007332:	697b      	ldr	r3, [r7, #20]
 8007334:	f023 030a 	bic.w	r3, r3, #10
 8007338:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800733a:	697a      	ldr	r2, [r7, #20]
 800733c:	68bb      	ldr	r3, [r7, #8]
 800733e:	4313      	orrs	r3, r2
 8007340:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	693a      	ldr	r2, [r7, #16]
 8007346:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	697a      	ldr	r2, [r7, #20]
 800734c:	621a      	str	r2, [r3, #32]
}
 800734e:	bf00      	nop
 8007350:	371c      	adds	r7, #28
 8007352:	46bd      	mov	sp, r7
 8007354:	bc80      	pop	{r7}
 8007356:	4770      	bx	lr

08007358 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007358:	b480      	push	{r7}
 800735a:	b087      	sub	sp, #28
 800735c:	af00      	add	r7, sp, #0
 800735e:	60f8      	str	r0, [r7, #12]
 8007360:	60b9      	str	r1, [r7, #8]
 8007362:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	6a1b      	ldr	r3, [r3, #32]
 8007368:	f023 0210 	bic.w	r2, r3, #16
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	699b      	ldr	r3, [r3, #24]
 8007374:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	6a1b      	ldr	r3, [r3, #32]
 800737a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007382:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	031b      	lsls	r3, r3, #12
 8007388:	697a      	ldr	r2, [r7, #20]
 800738a:	4313      	orrs	r3, r2
 800738c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800738e:	693b      	ldr	r3, [r7, #16]
 8007390:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007394:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	011b      	lsls	r3, r3, #4
 800739a:	693a      	ldr	r2, [r7, #16]
 800739c:	4313      	orrs	r3, r2
 800739e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	697a      	ldr	r2, [r7, #20]
 80073a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	693a      	ldr	r2, [r7, #16]
 80073aa:	621a      	str	r2, [r3, #32]
}
 80073ac:	bf00      	nop
 80073ae:	371c      	adds	r7, #28
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bc80      	pop	{r7}
 80073b4:	4770      	bx	lr

080073b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80073b6:	b480      	push	{r7}
 80073b8:	b085      	sub	sp, #20
 80073ba:	af00      	add	r7, sp, #0
 80073bc:	6078      	str	r0, [r7, #4]
 80073be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	689b      	ldr	r3, [r3, #8]
 80073c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80073ce:	683a      	ldr	r2, [r7, #0]
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	4313      	orrs	r3, r2
 80073d4:	f043 0307 	orr.w	r3, r3, #7
 80073d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	68fa      	ldr	r2, [r7, #12]
 80073de:	609a      	str	r2, [r3, #8]
}
 80073e0:	bf00      	nop
 80073e2:	3714      	adds	r7, #20
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bc80      	pop	{r7}
 80073e8:	4770      	bx	lr

080073ea <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80073ea:	b480      	push	{r7}
 80073ec:	b087      	sub	sp, #28
 80073ee:	af00      	add	r7, sp, #0
 80073f0:	60f8      	str	r0, [r7, #12]
 80073f2:	60b9      	str	r1, [r7, #8]
 80073f4:	607a      	str	r2, [r7, #4]
 80073f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	689b      	ldr	r3, [r3, #8]
 80073fc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80073fe:	697b      	ldr	r3, [r7, #20]
 8007400:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007404:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	021a      	lsls	r2, r3, #8
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	431a      	orrs	r2, r3
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	4313      	orrs	r3, r2
 8007412:	697a      	ldr	r2, [r7, #20]
 8007414:	4313      	orrs	r3, r2
 8007416:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	697a      	ldr	r2, [r7, #20]
 800741c:	609a      	str	r2, [r3, #8]
}
 800741e:	bf00      	nop
 8007420:	371c      	adds	r7, #28
 8007422:	46bd      	mov	sp, r7
 8007424:	bc80      	pop	{r7}
 8007426:	4770      	bx	lr

08007428 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007428:	b480      	push	{r7}
 800742a:	b087      	sub	sp, #28
 800742c:	af00      	add	r7, sp, #0
 800742e:	60f8      	str	r0, [r7, #12]
 8007430:	60b9      	str	r1, [r7, #8]
 8007432:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007434:	68bb      	ldr	r3, [r7, #8]
 8007436:	f003 031f 	and.w	r3, r3, #31
 800743a:	2201      	movs	r2, #1
 800743c:	fa02 f303 	lsl.w	r3, r2, r3
 8007440:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	6a1a      	ldr	r2, [r3, #32]
 8007446:	697b      	ldr	r3, [r7, #20]
 8007448:	43db      	mvns	r3, r3
 800744a:	401a      	ands	r2, r3
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	6a1a      	ldr	r2, [r3, #32]
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	f003 031f 	and.w	r3, r3, #31
 800745a:	6879      	ldr	r1, [r7, #4]
 800745c:	fa01 f303 	lsl.w	r3, r1, r3
 8007460:	431a      	orrs	r2, r3
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	621a      	str	r2, [r3, #32]
}
 8007466:	bf00      	nop
 8007468:	371c      	adds	r7, #28
 800746a:	46bd      	mov	sp, r7
 800746c:	bc80      	pop	{r7}
 800746e:	4770      	bx	lr

08007470 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007470:	b480      	push	{r7}
 8007472:	b085      	sub	sp, #20
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
 8007478:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007480:	2b01      	cmp	r3, #1
 8007482:	d101      	bne.n	8007488 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007484:	2302      	movs	r3, #2
 8007486:	e05a      	b.n	800753e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2201      	movs	r2, #1
 800748c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2202      	movs	r2, #2
 8007494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	685b      	ldr	r3, [r3, #4]
 800749e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	689b      	ldr	r3, [r3, #8]
 80074a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	68fa      	ldr	r2, [r7, #12]
 80074b6:	4313      	orrs	r3, r2
 80074b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	68fa      	ldr	r2, [r7, #12]
 80074c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	4a20      	ldr	r2, [pc, #128]	; (8007548 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80074c8:	4293      	cmp	r3, r2
 80074ca:	d022      	beq.n	8007512 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074d4:	d01d      	beq.n	8007512 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	4a1c      	ldr	r2, [pc, #112]	; (800754c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d018      	beq.n	8007512 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4a1a      	ldr	r2, [pc, #104]	; (8007550 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d013      	beq.n	8007512 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	4a19      	ldr	r2, [pc, #100]	; (8007554 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d00e      	beq.n	8007512 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4a17      	ldr	r2, [pc, #92]	; (8007558 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d009      	beq.n	8007512 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a16      	ldr	r2, [pc, #88]	; (800755c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d004      	beq.n	8007512 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4a14      	ldr	r2, [pc, #80]	; (8007560 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d10c      	bne.n	800752c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007518:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	685b      	ldr	r3, [r3, #4]
 800751e:	68ba      	ldr	r2, [r7, #8]
 8007520:	4313      	orrs	r3, r2
 8007522:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	68ba      	ldr	r2, [r7, #8]
 800752a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2201      	movs	r2, #1
 8007530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2200      	movs	r2, #0
 8007538:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800753c:	2300      	movs	r3, #0
}
 800753e:	4618      	mov	r0, r3
 8007540:	3714      	adds	r7, #20
 8007542:	46bd      	mov	sp, r7
 8007544:	bc80      	pop	{r7}
 8007546:	4770      	bx	lr
 8007548:	40010000 	.word	0x40010000
 800754c:	40000400 	.word	0x40000400
 8007550:	40000800 	.word	0x40000800
 8007554:	40000c00 	.word	0x40000c00
 8007558:	40010400 	.word	0x40010400
 800755c:	40014000 	.word	0x40014000
 8007560:	40001800 	.word	0x40001800

08007564 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007564:	b480      	push	{r7}
 8007566:	b083      	sub	sp, #12
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800756c:	bf00      	nop
 800756e:	370c      	adds	r7, #12
 8007570:	46bd      	mov	sp, r7
 8007572:	bc80      	pop	{r7}
 8007574:	4770      	bx	lr

08007576 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007576:	b480      	push	{r7}
 8007578:	b083      	sub	sp, #12
 800757a:	af00      	add	r7, sp, #0
 800757c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800757e:	bf00      	nop
 8007580:	370c      	adds	r7, #12
 8007582:	46bd      	mov	sp, r7
 8007584:	bc80      	pop	{r7}
 8007586:	4770      	bx	lr

08007588 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b082      	sub	sp, #8
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d101      	bne.n	800759a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007596:	2301      	movs	r3, #1
 8007598:	e03f      	b.n	800761a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075a0:	b2db      	uxtb	r3, r3
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d106      	bne.n	80075b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2200      	movs	r2, #0
 80075aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f7fa fe1e 	bl	80021f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2224      	movs	r2, #36	; 0x24
 80075b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	68da      	ldr	r2, [r3, #12]
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80075ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80075cc:	6878      	ldr	r0, [r7, #4]
 80075ce:	f000 facd 	bl	8007b6c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	691a      	ldr	r2, [r3, #16]
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80075e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	695a      	ldr	r2, [r3, #20]
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80075f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	68da      	ldr	r2, [r3, #12]
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007600:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2200      	movs	r2, #0
 8007606:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2220      	movs	r2, #32
 800760c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2220      	movs	r2, #32
 8007614:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007618:	2300      	movs	r3, #0
}
 800761a:	4618      	mov	r0, r3
 800761c:	3708      	adds	r7, #8
 800761e:	46bd      	mov	sp, r7
 8007620:	bd80      	pop	{r7, pc}

08007622 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8007622:	b580      	push	{r7, lr}
 8007624:	b082      	sub	sp, #8
 8007626:	af00      	add	r7, sp, #0
 8007628:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d101      	bne.n	8007634 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8007630:	2301      	movs	r3, #1
 8007632:	e021      	b.n	8007678 <HAL_UART_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2224      	movs	r2, #36	; 0x24
 8007638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	68da      	ldr	r2, [r3, #12]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800764a:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800764c:	6878      	ldr	r0, [r7, #4]
 800764e:	f7fa fe4b 	bl	80022e8 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2200      	movs	r2, #0
 8007656:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_RESET;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2200      	movs	r2, #0
 800765c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2200      	movs	r2, #0
 8007664:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2200      	movs	r2, #0
 800766c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2200      	movs	r2, #0
 8007672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007676:	2300      	movs	r3, #0
}
 8007678:	4618      	mov	r0, r3
 800767a:	3708      	adds	r7, #8
 800767c:	46bd      	mov	sp, r7
 800767e:	bd80      	pop	{r7, pc}

08007680 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b08a      	sub	sp, #40	; 0x28
 8007684:	af02      	add	r7, sp, #8
 8007686:	60f8      	str	r0, [r7, #12]
 8007688:	60b9      	str	r1, [r7, #8]
 800768a:	603b      	str	r3, [r7, #0]
 800768c:	4613      	mov	r3, r2
 800768e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007690:	2300      	movs	r3, #0
 8007692:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800769a:	b2db      	uxtb	r3, r3
 800769c:	2b20      	cmp	r3, #32
 800769e:	d17c      	bne.n	800779a <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d002      	beq.n	80076ac <HAL_UART_Transmit+0x2c>
 80076a6:	88fb      	ldrh	r3, [r7, #6]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d101      	bne.n	80076b0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80076ac:	2301      	movs	r3, #1
 80076ae:	e075      	b.n	800779c <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80076b6:	2b01      	cmp	r3, #1
 80076b8:	d101      	bne.n	80076be <HAL_UART_Transmit+0x3e>
 80076ba:	2302      	movs	r3, #2
 80076bc:	e06e      	b.n	800779c <HAL_UART_Transmit+0x11c>
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	2201      	movs	r2, #1
 80076c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2200      	movs	r2, #0
 80076ca:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	2221      	movs	r2, #33	; 0x21
 80076d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80076d4:	f7fa feba 	bl	800244c <HAL_GetTick>
 80076d8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	88fa      	ldrh	r2, [r7, #6]
 80076de:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	88fa      	ldrh	r2, [r7, #6]
 80076e4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	689b      	ldr	r3, [r3, #8]
 80076ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076ee:	d108      	bne.n	8007702 <HAL_UART_Transmit+0x82>
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	691b      	ldr	r3, [r3, #16]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d104      	bne.n	8007702 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80076f8:	2300      	movs	r3, #0
 80076fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	61bb      	str	r3, [r7, #24]
 8007700:	e003      	b.n	800770a <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007702:	68bb      	ldr	r3, [r7, #8]
 8007704:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007706:	2300      	movs	r3, #0
 8007708:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	2200      	movs	r2, #0
 800770e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007712:	e02a      	b.n	800776a <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	9300      	str	r3, [sp, #0]
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	2200      	movs	r2, #0
 800771c:	2180      	movs	r1, #128	; 0x80
 800771e:	68f8      	ldr	r0, [r7, #12]
 8007720:	f000 f934 	bl	800798c <UART_WaitOnFlagUntilTimeout>
 8007724:	4603      	mov	r3, r0
 8007726:	2b00      	cmp	r3, #0
 8007728:	d001      	beq.n	800772e <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800772a:	2303      	movs	r3, #3
 800772c:	e036      	b.n	800779c <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800772e:	69fb      	ldr	r3, [r7, #28]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d10b      	bne.n	800774c <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007734:	69bb      	ldr	r3, [r7, #24]
 8007736:	881b      	ldrh	r3, [r3, #0]
 8007738:	461a      	mov	r2, r3
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007742:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007744:	69bb      	ldr	r3, [r7, #24]
 8007746:	3302      	adds	r3, #2
 8007748:	61bb      	str	r3, [r7, #24]
 800774a:	e007      	b.n	800775c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800774c:	69fb      	ldr	r3, [r7, #28]
 800774e:	781a      	ldrb	r2, [r3, #0]
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007756:	69fb      	ldr	r3, [r7, #28]
 8007758:	3301      	adds	r3, #1
 800775a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007760:	b29b      	uxth	r3, r3
 8007762:	3b01      	subs	r3, #1
 8007764:	b29a      	uxth	r2, r3
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800776e:	b29b      	uxth	r3, r3
 8007770:	2b00      	cmp	r3, #0
 8007772:	d1cf      	bne.n	8007714 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	9300      	str	r3, [sp, #0]
 8007778:	697b      	ldr	r3, [r7, #20]
 800777a:	2200      	movs	r2, #0
 800777c:	2140      	movs	r1, #64	; 0x40
 800777e:	68f8      	ldr	r0, [r7, #12]
 8007780:	f000 f904 	bl	800798c <UART_WaitOnFlagUntilTimeout>
 8007784:	4603      	mov	r3, r0
 8007786:	2b00      	cmp	r3, #0
 8007788:	d001      	beq.n	800778e <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800778a:	2303      	movs	r3, #3
 800778c:	e006      	b.n	800779c <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	2220      	movs	r2, #32
 8007792:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007796:	2300      	movs	r3, #0
 8007798:	e000      	b.n	800779c <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800779a:	2302      	movs	r3, #2
  }
}
 800779c:	4618      	mov	r0, r3
 800779e:	3720      	adds	r7, #32
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bd80      	pop	{r7, pc}

080077a4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b084      	sub	sp, #16
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	60f8      	str	r0, [r7, #12]
 80077ac:	60b9      	str	r1, [r7, #8]
 80077ae:	4613      	mov	r3, r2
 80077b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80077b8:	b2db      	uxtb	r3, r3
 80077ba:	2b20      	cmp	r3, #32
 80077bc:	d11d      	bne.n	80077fa <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d002      	beq.n	80077ca <HAL_UART_Receive_DMA+0x26>
 80077c4:	88fb      	ldrh	r3, [r7, #6]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d101      	bne.n	80077ce <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80077ca:	2301      	movs	r3, #1
 80077cc:	e016      	b.n	80077fc <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80077d4:	2b01      	cmp	r3, #1
 80077d6:	d101      	bne.n	80077dc <HAL_UART_Receive_DMA+0x38>
 80077d8:	2302      	movs	r3, #2
 80077da:	e00f      	b.n	80077fc <HAL_UART_Receive_DMA+0x58>
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2201      	movs	r2, #1
 80077e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	2200      	movs	r2, #0
 80077e8:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 80077ea:	88fb      	ldrh	r3, [r7, #6]
 80077ec:	461a      	mov	r2, r3
 80077ee:	68b9      	ldr	r1, [r7, #8]
 80077f0:	68f8      	ldr	r0, [r7, #12]
 80077f2:	f000 f915 	bl	8007a20 <UART_Start_Receive_DMA>
 80077f6:	4603      	mov	r3, r0
 80077f8:	e000      	b.n	80077fc <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80077fa:	2302      	movs	r3, #2
  }
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3710      	adds	r7, #16
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}

08007804 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007804:	b480      	push	{r7}
 8007806:	b083      	sub	sp, #12
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800780c:	bf00      	nop
 800780e:	370c      	adds	r7, #12
 8007810:	46bd      	mov	sp, r7
 8007812:	bc80      	pop	{r7}
 8007814:	4770      	bx	lr

08007816 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007816:	b480      	push	{r7}
 8007818:	b083      	sub	sp, #12
 800781a:	af00      	add	r7, sp, #0
 800781c:	6078      	str	r0, [r7, #4]
 800781e:	460b      	mov	r3, r1
 8007820:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007822:	bf00      	nop
 8007824:	370c      	adds	r7, #12
 8007826:	46bd      	mov	sp, r7
 8007828:	bc80      	pop	{r7}
 800782a:	4770      	bx	lr

0800782c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800782c:	b580      	push	{r7, lr}
 800782e:	b084      	sub	sp, #16
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007838:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007844:	2b00      	cmp	r3, #0
 8007846:	d12a      	bne.n	800789e <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	2200      	movs	r2, #0
 800784c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	68da      	ldr	r2, [r3, #12]
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800785c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	695a      	ldr	r2, [r3, #20]
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f022 0201 	bic.w	r2, r2, #1
 800786c:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	695a      	ldr	r2, [r3, #20]
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800787c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	2220      	movs	r2, #32
 8007882:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800788a:	2b01      	cmp	r3, #1
 800788c:	d107      	bne.n	800789e <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	68da      	ldr	r2, [r3, #12]
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f022 0210 	bic.w	r2, r2, #16
 800789c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078a2:	2b01      	cmp	r3, #1
 80078a4:	d106      	bne.n	80078b4 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80078aa:	4619      	mov	r1, r3
 80078ac:	68f8      	ldr	r0, [r7, #12]
 80078ae:	f7ff ffb2 	bl	8007816 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80078b2:	e002      	b.n	80078ba <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 80078b4:	68f8      	ldr	r0, [r7, #12]
 80078b6:	f008 f919 	bl	800faec <HAL_UART_RxCpltCallback>
}
 80078ba:	bf00      	nop
 80078bc:	3710      	adds	r7, #16
 80078be:	46bd      	mov	sp, r7
 80078c0:	bd80      	pop	{r7, pc}

080078c2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80078c2:	b580      	push	{r7, lr}
 80078c4:	b084      	sub	sp, #16
 80078c6:	af00      	add	r7, sp, #0
 80078c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078ce:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078d4:	2b01      	cmp	r3, #1
 80078d6:	d108      	bne.n	80078ea <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80078dc:	085b      	lsrs	r3, r3, #1
 80078de:	b29b      	uxth	r3, r3
 80078e0:	4619      	mov	r1, r3
 80078e2:	68f8      	ldr	r0, [r7, #12]
 80078e4:	f7ff ff97 	bl	8007816 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80078e8:	e002      	b.n	80078f0 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80078ea:	68f8      	ldr	r0, [r7, #12]
 80078ec:	f7ff ff8a 	bl	8007804 <HAL_UART_RxHalfCpltCallback>
}
 80078f0:	bf00      	nop
 80078f2:	3710      	adds	r7, #16
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bd80      	pop	{r7, pc}

080078f8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b084      	sub	sp, #16
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007900:	2300      	movs	r3, #0
 8007902:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007908:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	695b      	ldr	r3, [r3, #20]
 8007910:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007914:	2b80      	cmp	r3, #128	; 0x80
 8007916:	bf0c      	ite	eq
 8007918:	2301      	moveq	r3, #1
 800791a:	2300      	movne	r3, #0
 800791c:	b2db      	uxtb	r3, r3
 800791e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007926:	b2db      	uxtb	r3, r3
 8007928:	2b21      	cmp	r3, #33	; 0x21
 800792a:	d108      	bne.n	800793e <UART_DMAError+0x46>
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d005      	beq.n	800793e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	2200      	movs	r2, #0
 8007936:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007938:	68b8      	ldr	r0, [r7, #8]
 800793a:	f000 f8d5 	bl	8007ae8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800793e:	68bb      	ldr	r3, [r7, #8]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	695b      	ldr	r3, [r3, #20]
 8007944:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007948:	2b40      	cmp	r3, #64	; 0x40
 800794a:	bf0c      	ite	eq
 800794c:	2301      	moveq	r3, #1
 800794e:	2300      	movne	r3, #0
 8007950:	b2db      	uxtb	r3, r3
 8007952:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800795a:	b2db      	uxtb	r3, r3
 800795c:	2b22      	cmp	r3, #34	; 0x22
 800795e:	d108      	bne.n	8007972 <UART_DMAError+0x7a>
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d005      	beq.n	8007972 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007966:	68bb      	ldr	r3, [r7, #8]
 8007968:	2200      	movs	r2, #0
 800796a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800796c:	68b8      	ldr	r0, [r7, #8]
 800796e:	f000 f8d0 	bl	8007b12 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007976:	f043 0210 	orr.w	r2, r3, #16
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800797e:	68b8      	ldr	r0, [r7, #8]
 8007980:	f008 f8bd 	bl	800fafe <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007984:	bf00      	nop
 8007986:	3710      	adds	r7, #16
 8007988:	46bd      	mov	sp, r7
 800798a:	bd80      	pop	{r7, pc}

0800798c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b084      	sub	sp, #16
 8007990:	af00      	add	r7, sp, #0
 8007992:	60f8      	str	r0, [r7, #12]
 8007994:	60b9      	str	r1, [r7, #8]
 8007996:	603b      	str	r3, [r7, #0]
 8007998:	4613      	mov	r3, r2
 800799a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800799c:	e02c      	b.n	80079f8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800799e:	69bb      	ldr	r3, [r7, #24]
 80079a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079a4:	d028      	beq.n	80079f8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80079a6:	69bb      	ldr	r3, [r7, #24]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d007      	beq.n	80079bc <UART_WaitOnFlagUntilTimeout+0x30>
 80079ac:	f7fa fd4e 	bl	800244c <HAL_GetTick>
 80079b0:	4602      	mov	r2, r0
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	1ad3      	subs	r3, r2, r3
 80079b6:	69ba      	ldr	r2, [r7, #24]
 80079b8:	429a      	cmp	r2, r3
 80079ba:	d21d      	bcs.n	80079f8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	68da      	ldr	r2, [r3, #12]
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80079ca:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	695a      	ldr	r2, [r3, #20]
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f022 0201 	bic.w	r2, r2, #1
 80079da:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	2220      	movs	r2, #32
 80079e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	2220      	movs	r2, #32
 80079e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	2200      	movs	r2, #0
 80079f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80079f4:	2303      	movs	r3, #3
 80079f6:	e00f      	b.n	8007a18 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	681a      	ldr	r2, [r3, #0]
 80079fe:	68bb      	ldr	r3, [r7, #8]
 8007a00:	4013      	ands	r3, r2
 8007a02:	68ba      	ldr	r2, [r7, #8]
 8007a04:	429a      	cmp	r2, r3
 8007a06:	bf0c      	ite	eq
 8007a08:	2301      	moveq	r3, #1
 8007a0a:	2300      	movne	r3, #0
 8007a0c:	b2db      	uxtb	r3, r3
 8007a0e:	461a      	mov	r2, r3
 8007a10:	79fb      	ldrb	r3, [r7, #7]
 8007a12:	429a      	cmp	r2, r3
 8007a14:	d0c3      	beq.n	800799e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007a16:	2300      	movs	r3, #0
}
 8007a18:	4618      	mov	r0, r3
 8007a1a:	3710      	adds	r7, #16
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	bd80      	pop	{r7, pc}

08007a20 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b086      	sub	sp, #24
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	60f8      	str	r0, [r7, #12]
 8007a28:	60b9      	str	r1, [r7, #8]
 8007a2a:	4613      	mov	r3, r2
 8007a2c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007a2e:	68ba      	ldr	r2, [r7, #8]
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	88fa      	ldrh	r2, [r7, #6]
 8007a38:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	2222      	movs	r2, #34	; 0x22
 8007a44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a4c:	4a23      	ldr	r2, [pc, #140]	; (8007adc <UART_Start_Receive_DMA+0xbc>)
 8007a4e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a54:	4a22      	ldr	r2, [pc, #136]	; (8007ae0 <UART_Start_Receive_DMA+0xc0>)
 8007a56:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a5c:	4a21      	ldr	r2, [pc, #132]	; (8007ae4 <UART_Start_Receive_DMA+0xc4>)
 8007a5e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a64:	2200      	movs	r2, #0
 8007a66:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007a68:	f107 0308 	add.w	r3, r7, #8
 8007a6c:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	3304      	adds	r3, #4
 8007a78:	4619      	mov	r1, r3
 8007a7a:	697b      	ldr	r3, [r7, #20]
 8007a7c:	681a      	ldr	r2, [r3, #0]
 8007a7e:	88fb      	ldrh	r3, [r7, #6]
 8007a80:	f7fb fc5c 	bl	800333c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007a84:	2300      	movs	r3, #0
 8007a86:	613b      	str	r3, [r7, #16]
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	613b      	str	r3, [r7, #16]
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	685b      	ldr	r3, [r3, #4]
 8007a96:	613b      	str	r3, [r7, #16]
 8007a98:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	68da      	ldr	r2, [r3, #12]
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007ab0:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	695a      	ldr	r2, [r3, #20]
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f042 0201 	orr.w	r2, r2, #1
 8007ac0:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	695a      	ldr	r2, [r3, #20]
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007ad0:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8007ad2:	2300      	movs	r3, #0
}
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	3718      	adds	r7, #24
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	bd80      	pop	{r7, pc}
 8007adc:	0800782d 	.word	0x0800782d
 8007ae0:	080078c3 	.word	0x080078c3
 8007ae4:	080078f9 	.word	0x080078f9

08007ae8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b083      	sub	sp, #12
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	68da      	ldr	r2, [r3, #12]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007afe:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2220      	movs	r2, #32
 8007b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8007b08:	bf00      	nop
 8007b0a:	370c      	adds	r7, #12
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	bc80      	pop	{r7}
 8007b10:	4770      	bx	lr

08007b12 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b12:	b480      	push	{r7}
 8007b14:	b083      	sub	sp, #12
 8007b16:	af00      	add	r7, sp, #0
 8007b18:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	68da      	ldr	r2, [r3, #12]
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007b28:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	695a      	ldr	r2, [r3, #20]
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f022 0201 	bic.w	r2, r2, #1
 8007b38:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b3e:	2b01      	cmp	r3, #1
 8007b40:	d107      	bne.n	8007b52 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	68da      	ldr	r2, [r3, #12]
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f022 0210 	bic.w	r2, r2, #16
 8007b50:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2220      	movs	r2, #32
 8007b56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007b60:	bf00      	nop
 8007b62:	370c      	adds	r7, #12
 8007b64:	46bd      	mov	sp, r7
 8007b66:	bc80      	pop	{r7}
 8007b68:	4770      	bx	lr
	...

08007b6c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b084      	sub	sp, #16
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	691b      	ldr	r3, [r3, #16]
 8007b7a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	68da      	ldr	r2, [r3, #12]
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	430a      	orrs	r2, r1
 8007b88:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	689a      	ldr	r2, [r3, #8]
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	691b      	ldr	r3, [r3, #16]
 8007b92:	431a      	orrs	r2, r3
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	695b      	ldr	r3, [r3, #20]
 8007b98:	431a      	orrs	r2, r3
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	69db      	ldr	r3, [r3, #28]
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	68db      	ldr	r3, [r3, #12]
 8007ba8:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007bac:	f023 030c 	bic.w	r3, r3, #12
 8007bb0:	687a      	ldr	r2, [r7, #4]
 8007bb2:	6812      	ldr	r2, [r2, #0]
 8007bb4:	68b9      	ldr	r1, [r7, #8]
 8007bb6:	430b      	orrs	r3, r1
 8007bb8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	695b      	ldr	r3, [r3, #20]
 8007bc0:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	699a      	ldr	r2, [r3, #24]
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	430a      	orrs	r2, r1
 8007bce:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4a57      	ldr	r2, [pc, #348]	; (8007d34 <UART_SetConfig+0x1c8>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d004      	beq.n	8007be4 <UART_SetConfig+0x78>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4a56      	ldr	r2, [pc, #344]	; (8007d38 <UART_SetConfig+0x1cc>)
 8007be0:	4293      	cmp	r3, r2
 8007be2:	d103      	bne.n	8007bec <UART_SetConfig+0x80>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007be4:	f7fe fa06 	bl	8005ff4 <HAL_RCC_GetPCLK2Freq>
 8007be8:	60f8      	str	r0, [r7, #12]
 8007bea:	e002      	b.n	8007bf2 <UART_SetConfig+0x86>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007bec:	f7fe f9e0 	bl	8005fb0 <HAL_RCC_GetPCLK1Freq>
 8007bf0:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	69db      	ldr	r3, [r3, #28]
 8007bf6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007bfa:	d14c      	bne.n	8007c96 <UART_SetConfig+0x12a>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007bfc:	68fa      	ldr	r2, [r7, #12]
 8007bfe:	4613      	mov	r3, r2
 8007c00:	009b      	lsls	r3, r3, #2
 8007c02:	4413      	add	r3, r2
 8007c04:	009a      	lsls	r2, r3, #2
 8007c06:	441a      	add	r2, r3
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	685b      	ldr	r3, [r3, #4]
 8007c0c:	005b      	lsls	r3, r3, #1
 8007c0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c12:	4a4a      	ldr	r2, [pc, #296]	; (8007d3c <UART_SetConfig+0x1d0>)
 8007c14:	fba2 2303 	umull	r2, r3, r2, r3
 8007c18:	095b      	lsrs	r3, r3, #5
 8007c1a:	0119      	lsls	r1, r3, #4
 8007c1c:	68fa      	ldr	r2, [r7, #12]
 8007c1e:	4613      	mov	r3, r2
 8007c20:	009b      	lsls	r3, r3, #2
 8007c22:	4413      	add	r3, r2
 8007c24:	009a      	lsls	r2, r3, #2
 8007c26:	441a      	add	r2, r3
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	685b      	ldr	r3, [r3, #4]
 8007c2c:	005b      	lsls	r3, r3, #1
 8007c2e:	fbb2 f2f3 	udiv	r2, r2, r3
 8007c32:	4b42      	ldr	r3, [pc, #264]	; (8007d3c <UART_SetConfig+0x1d0>)
 8007c34:	fba3 0302 	umull	r0, r3, r3, r2
 8007c38:	095b      	lsrs	r3, r3, #5
 8007c3a:	2064      	movs	r0, #100	; 0x64
 8007c3c:	fb00 f303 	mul.w	r3, r0, r3
 8007c40:	1ad3      	subs	r3, r2, r3
 8007c42:	00db      	lsls	r3, r3, #3
 8007c44:	3332      	adds	r3, #50	; 0x32
 8007c46:	4a3d      	ldr	r2, [pc, #244]	; (8007d3c <UART_SetConfig+0x1d0>)
 8007c48:	fba2 2303 	umull	r2, r3, r2, r3
 8007c4c:	095b      	lsrs	r3, r3, #5
 8007c4e:	005b      	lsls	r3, r3, #1
 8007c50:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007c54:	4419      	add	r1, r3
 8007c56:	68fa      	ldr	r2, [r7, #12]
 8007c58:	4613      	mov	r3, r2
 8007c5a:	009b      	lsls	r3, r3, #2
 8007c5c:	4413      	add	r3, r2
 8007c5e:	009a      	lsls	r2, r3, #2
 8007c60:	441a      	add	r2, r3
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	685b      	ldr	r3, [r3, #4]
 8007c66:	005b      	lsls	r3, r3, #1
 8007c68:	fbb2 f2f3 	udiv	r2, r2, r3
 8007c6c:	4b33      	ldr	r3, [pc, #204]	; (8007d3c <UART_SetConfig+0x1d0>)
 8007c6e:	fba3 0302 	umull	r0, r3, r3, r2
 8007c72:	095b      	lsrs	r3, r3, #5
 8007c74:	2064      	movs	r0, #100	; 0x64
 8007c76:	fb00 f303 	mul.w	r3, r0, r3
 8007c7a:	1ad3      	subs	r3, r2, r3
 8007c7c:	00db      	lsls	r3, r3, #3
 8007c7e:	3332      	adds	r3, #50	; 0x32
 8007c80:	4a2e      	ldr	r2, [pc, #184]	; (8007d3c <UART_SetConfig+0x1d0>)
 8007c82:	fba2 2303 	umull	r2, r3, r2, r3
 8007c86:	095b      	lsrs	r3, r3, #5
 8007c88:	f003 0207 	and.w	r2, r3, #7
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	440a      	add	r2, r1
 8007c92:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007c94:	e04a      	b.n	8007d2c <UART_SetConfig+0x1c0>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007c96:	68fa      	ldr	r2, [r7, #12]
 8007c98:	4613      	mov	r3, r2
 8007c9a:	009b      	lsls	r3, r3, #2
 8007c9c:	4413      	add	r3, r2
 8007c9e:	009a      	lsls	r2, r3, #2
 8007ca0:	441a      	add	r2, r3
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	685b      	ldr	r3, [r3, #4]
 8007ca6:	009b      	lsls	r3, r3, #2
 8007ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cac:	4a23      	ldr	r2, [pc, #140]	; (8007d3c <UART_SetConfig+0x1d0>)
 8007cae:	fba2 2303 	umull	r2, r3, r2, r3
 8007cb2:	095b      	lsrs	r3, r3, #5
 8007cb4:	0119      	lsls	r1, r3, #4
 8007cb6:	68fa      	ldr	r2, [r7, #12]
 8007cb8:	4613      	mov	r3, r2
 8007cba:	009b      	lsls	r3, r3, #2
 8007cbc:	4413      	add	r3, r2
 8007cbe:	009a      	lsls	r2, r3, #2
 8007cc0:	441a      	add	r2, r3
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	009b      	lsls	r3, r3, #2
 8007cc8:	fbb2 f2f3 	udiv	r2, r2, r3
 8007ccc:	4b1b      	ldr	r3, [pc, #108]	; (8007d3c <UART_SetConfig+0x1d0>)
 8007cce:	fba3 0302 	umull	r0, r3, r3, r2
 8007cd2:	095b      	lsrs	r3, r3, #5
 8007cd4:	2064      	movs	r0, #100	; 0x64
 8007cd6:	fb00 f303 	mul.w	r3, r0, r3
 8007cda:	1ad3      	subs	r3, r2, r3
 8007cdc:	011b      	lsls	r3, r3, #4
 8007cde:	3332      	adds	r3, #50	; 0x32
 8007ce0:	4a16      	ldr	r2, [pc, #88]	; (8007d3c <UART_SetConfig+0x1d0>)
 8007ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ce6:	095b      	lsrs	r3, r3, #5
 8007ce8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007cec:	4419      	add	r1, r3
 8007cee:	68fa      	ldr	r2, [r7, #12]
 8007cf0:	4613      	mov	r3, r2
 8007cf2:	009b      	lsls	r3, r3, #2
 8007cf4:	4413      	add	r3, r2
 8007cf6:	009a      	lsls	r2, r3, #2
 8007cf8:	441a      	add	r2, r3
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	685b      	ldr	r3, [r3, #4]
 8007cfe:	009b      	lsls	r3, r3, #2
 8007d00:	fbb2 f2f3 	udiv	r2, r2, r3
 8007d04:	4b0d      	ldr	r3, [pc, #52]	; (8007d3c <UART_SetConfig+0x1d0>)
 8007d06:	fba3 0302 	umull	r0, r3, r3, r2
 8007d0a:	095b      	lsrs	r3, r3, #5
 8007d0c:	2064      	movs	r0, #100	; 0x64
 8007d0e:	fb00 f303 	mul.w	r3, r0, r3
 8007d12:	1ad3      	subs	r3, r2, r3
 8007d14:	011b      	lsls	r3, r3, #4
 8007d16:	3332      	adds	r3, #50	; 0x32
 8007d18:	4a08      	ldr	r2, [pc, #32]	; (8007d3c <UART_SetConfig+0x1d0>)
 8007d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8007d1e:	095b      	lsrs	r3, r3, #5
 8007d20:	f003 020f 	and.w	r2, r3, #15
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	440a      	add	r2, r1
 8007d2a:	609a      	str	r2, [r3, #8]
}
 8007d2c:	bf00      	nop
 8007d2e:	3710      	adds	r7, #16
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd80      	pop	{r7, pc}
 8007d34:	40011000 	.word	0x40011000
 8007d38:	40011400 	.word	0x40011400
 8007d3c:	51eb851f 	.word	0x51eb851f

08007d40 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 8007d40:	b480      	push	{r7}
 8007d42:	b087      	sub	sp, #28
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
 8007d48:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_EXTENDED_MODE(Init->ExtendedMode));
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	681a      	ldr	r2, [r3, #0]
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d54:	683a      	ldr	r2, [r7, #0]
 8007d56:	6812      	ldr	r2, [r2, #0]
 8007d58:	f023 0101 	bic.w	r1, r3, #1
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	689b      	ldr	r3, [r3, #8]
 8007d66:	2b08      	cmp	r3, #8
 8007d68:	d102      	bne.n	8007d70 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8007d6a:	2340      	movs	r3, #64	; 0x40
 8007d6c:	617b      	str	r3, [r7, #20]
 8007d6e:	e001      	b.n	8007d74 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8007d70:	2300      	movs	r3, #0
 8007d72:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8007d78:	697b      	ldr	r3, [r7, #20]
 8007d7a:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8007d80:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8007d86:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8007d8c:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8007d92:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8007d98:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8007d9e:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 8007da4:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 8007daa:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 8007db0:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 8007db6:	4313      	orrs	r3, r2
 8007db8:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	699b      	ldr	r3, [r3, #24]
 8007dbe:	693a      	ldr	r2, [r7, #16]
 8007dc0:	4313      	orrs	r3, r2
 8007dc2:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 8007dc4:	4b0d      	ldr	r3, [pc, #52]	; (8007dfc <FSMC_NORSRAM_Init+0xbc>)
 8007dc6:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_WAITEN               |
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

  mask |= FSMC_BCR1_WRAPMOD;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007dce:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	681a      	ldr	r2, [r3, #0]
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	43db      	mvns	r3, r3
 8007dde:	ea02 0103 	and.w	r1, r2, r3
 8007de2:	683b      	ldr	r3, [r7, #0]
 8007de4:	681a      	ldr	r2, [r3, #0]
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	4319      	orrs	r1, r3
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 8007df0:	2300      	movs	r3, #0
}
 8007df2:	4618      	mov	r0, r3
 8007df4:	371c      	adds	r7, #28
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bc80      	pop	{r7}
 8007dfa:	4770      	bx	lr
 8007dfc:	0008fb7f 	.word	0x0008fb7f

08007e00 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007e00:	b480      	push	{r7}
 8007e02:	b085      	sub	sp, #20
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	60f8      	str	r0, [r7, #12]
 8007e08:	60b9      	str	r1, [r7, #8]
 8007e0a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	1c5a      	adds	r2, r3, #1
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e16:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8007e1a:	68bb      	ldr	r3, [r7, #8]
 8007e1c:	681a      	ldr	r2, [r3, #0]
 8007e1e:	68bb      	ldr	r3, [r7, #8]
 8007e20:	685b      	ldr	r3, [r3, #4]
 8007e22:	011b      	lsls	r3, r3, #4
 8007e24:	431a      	orrs	r2, r3
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	689b      	ldr	r3, [r3, #8]
 8007e2a:	021b      	lsls	r3, r3, #8
 8007e2c:	431a      	orrs	r2, r3
 8007e2e:	68bb      	ldr	r3, [r7, #8]
 8007e30:	68db      	ldr	r3, [r3, #12]
 8007e32:	041b      	lsls	r3, r3, #16
 8007e34:	431a      	orrs	r2, r3
 8007e36:	68bb      	ldr	r3, [r7, #8]
 8007e38:	691b      	ldr	r3, [r3, #16]
 8007e3a:	3b01      	subs	r3, #1
 8007e3c:	051b      	lsls	r3, r3, #20
 8007e3e:	431a      	orrs	r2, r3
 8007e40:	68bb      	ldr	r3, [r7, #8]
 8007e42:	695b      	ldr	r3, [r3, #20]
 8007e44:	3b02      	subs	r3, #2
 8007e46:	061b      	lsls	r3, r3, #24
 8007e48:	431a      	orrs	r2, r3
 8007e4a:	68bb      	ldr	r3, [r7, #8]
 8007e4c:	699b      	ldr	r3, [r3, #24]
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	687a      	ldr	r2, [r7, #4]
 8007e52:	3201      	adds	r2, #1
 8007e54:	4319      	orrs	r1, r3
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       ((Timing->BusTurnAroundDuration)  << FSMC_BTR1_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FSMC_BTR1_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FSMC_BTR1_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  return HAL_OK;
 8007e5c:	2300      	movs	r3, #0
}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	3714      	adds	r7, #20
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bc80      	pop	{r7}
 8007e66:	4770      	bx	lr

08007e68 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8007e68:	b480      	push	{r7}
 8007e6a:	b085      	sub	sp, #20
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	60f8      	str	r0, [r7, #12]
 8007e70:	60b9      	str	r1, [r7, #8]
 8007e72:	607a      	str	r2, [r7, #4]
 8007e74:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007e7c:	d11d      	bne.n	8007eba <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	687a      	ldr	r2, [r7, #4]
 8007e82:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007e86:	4b13      	ldr	r3, [pc, #76]	; (8007ed4 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8007e88:	4013      	ands	r3, r2
 8007e8a:	68ba      	ldr	r2, [r7, #8]
 8007e8c:	6811      	ldr	r1, [r2, #0]
 8007e8e:	68ba      	ldr	r2, [r7, #8]
 8007e90:	6852      	ldr	r2, [r2, #4]
 8007e92:	0112      	lsls	r2, r2, #4
 8007e94:	4311      	orrs	r1, r2
 8007e96:	68ba      	ldr	r2, [r7, #8]
 8007e98:	6892      	ldr	r2, [r2, #8]
 8007e9a:	0212      	lsls	r2, r2, #8
 8007e9c:	4311      	orrs	r1, r2
 8007e9e:	68ba      	ldr	r2, [r7, #8]
 8007ea0:	6992      	ldr	r2, [r2, #24]
 8007ea2:	4311      	orrs	r1, r2
 8007ea4:	68ba      	ldr	r2, [r7, #8]
 8007ea6:	68d2      	ldr	r2, [r2, #12]
 8007ea8:	0412      	lsls	r2, r2, #16
 8007eaa:	430a      	orrs	r2, r1
 8007eac:	ea43 0102 	orr.w	r1, r3, r2
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	687a      	ldr	r2, [r7, #4]
 8007eb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007eb8:	e005      	b.n	8007ec6 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	687a      	ldr	r2, [r7, #4]
 8007ebe:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8007ec2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8007ec6:	2300      	movs	r3, #0
}
 8007ec8:	4618      	mov	r0, r3
 8007eca:	3714      	adds	r7, #20
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	bc80      	pop	{r7}
 8007ed0:	4770      	bx	lr
 8007ed2:	bf00      	nop
 8007ed4:	cff00000 	.word	0xcff00000

08007ed8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007ed8:	b084      	sub	sp, #16
 8007eda:	b580      	push	{r7, lr}
 8007edc:	b084      	sub	sp, #16
 8007ede:	af00      	add	r7, sp, #0
 8007ee0:	6078      	str	r0, [r7, #4]
 8007ee2:	f107 001c 	add.w	r0, r7, #28
 8007ee6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eec:	2b01      	cmp	r3, #1
 8007eee:	d122      	bne.n	8007f36 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ef4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	68db      	ldr	r3, [r3, #12]
 8007f00:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007f04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f08:	687a      	ldr	r2, [r7, #4]
 8007f0a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	68db      	ldr	r3, [r3, #12]
 8007f10:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007f18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f1a:	2b01      	cmp	r3, #1
 8007f1c:	d105      	bne.n	8007f2a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	68db      	ldr	r3, [r3, #12]
 8007f22:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007f2a:	6878      	ldr	r0, [r7, #4]
 8007f2c:	f001 fafa 	bl	8009524 <USB_CoreReset>
 8007f30:	4603      	mov	r3, r0
 8007f32:	73fb      	strb	r3, [r7, #15]
 8007f34:	e010      	b.n	8007f58 <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	68db      	ldr	r3, [r3, #12]
 8007f3a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007f42:	6878      	ldr	r0, [r7, #4]
 8007f44:	f001 faee 	bl	8009524 <USB_CoreReset>
 8007f48:	4603      	mov	r3, r0
 8007f4a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f50:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8007f58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f5a:	2b01      	cmp	r3, #1
 8007f5c:	d10b      	bne.n	8007f76 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	689b      	ldr	r3, [r3, #8]
 8007f62:	f043 0206 	orr.w	r2, r3, #6
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	689b      	ldr	r3, [r3, #8]
 8007f6e:	f043 0220 	orr.w	r2, r3, #32
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007f76:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	3710      	adds	r7, #16
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007f82:	b004      	add	sp, #16
 8007f84:	4770      	bx	lr
	...

08007f88 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007f88:	b480      	push	{r7}
 8007f8a:	b087      	sub	sp, #28
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	60f8      	str	r0, [r7, #12]
 8007f90:	60b9      	str	r1, [r7, #8]
 8007f92:	4613      	mov	r3, r2
 8007f94:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007f96:	79fb      	ldrb	r3, [r7, #7]
 8007f98:	2b02      	cmp	r3, #2
 8007f9a:	d165      	bne.n	8008068 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007f9c:	68bb      	ldr	r3, [r7, #8]
 8007f9e:	4a41      	ldr	r2, [pc, #260]	; (80080a4 <USB_SetTurnaroundTime+0x11c>)
 8007fa0:	4293      	cmp	r3, r2
 8007fa2:	d906      	bls.n	8007fb2 <USB_SetTurnaroundTime+0x2a>
 8007fa4:	68bb      	ldr	r3, [r7, #8]
 8007fa6:	4a40      	ldr	r2, [pc, #256]	; (80080a8 <USB_SetTurnaroundTime+0x120>)
 8007fa8:	4293      	cmp	r3, r2
 8007faa:	d202      	bcs.n	8007fb2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007fac:	230f      	movs	r3, #15
 8007fae:	617b      	str	r3, [r7, #20]
 8007fb0:	e062      	b.n	8008078 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	4a3c      	ldr	r2, [pc, #240]	; (80080a8 <USB_SetTurnaroundTime+0x120>)
 8007fb6:	4293      	cmp	r3, r2
 8007fb8:	d306      	bcc.n	8007fc8 <USB_SetTurnaroundTime+0x40>
 8007fba:	68bb      	ldr	r3, [r7, #8]
 8007fbc:	4a3b      	ldr	r2, [pc, #236]	; (80080ac <USB_SetTurnaroundTime+0x124>)
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	d202      	bcs.n	8007fc8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007fc2:	230e      	movs	r3, #14
 8007fc4:	617b      	str	r3, [r7, #20]
 8007fc6:	e057      	b.n	8008078 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	4a38      	ldr	r2, [pc, #224]	; (80080ac <USB_SetTurnaroundTime+0x124>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d306      	bcc.n	8007fde <USB_SetTurnaroundTime+0x56>
 8007fd0:	68bb      	ldr	r3, [r7, #8]
 8007fd2:	4a37      	ldr	r2, [pc, #220]	; (80080b0 <USB_SetTurnaroundTime+0x128>)
 8007fd4:	4293      	cmp	r3, r2
 8007fd6:	d202      	bcs.n	8007fde <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007fd8:	230d      	movs	r3, #13
 8007fda:	617b      	str	r3, [r7, #20]
 8007fdc:	e04c      	b.n	8008078 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	4a33      	ldr	r2, [pc, #204]	; (80080b0 <USB_SetTurnaroundTime+0x128>)
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d306      	bcc.n	8007ff4 <USB_SetTurnaroundTime+0x6c>
 8007fe6:	68bb      	ldr	r3, [r7, #8]
 8007fe8:	4a32      	ldr	r2, [pc, #200]	; (80080b4 <USB_SetTurnaroundTime+0x12c>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d802      	bhi.n	8007ff4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007fee:	230c      	movs	r3, #12
 8007ff0:	617b      	str	r3, [r7, #20]
 8007ff2:	e041      	b.n	8008078 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	4a2f      	ldr	r2, [pc, #188]	; (80080b4 <USB_SetTurnaroundTime+0x12c>)
 8007ff8:	4293      	cmp	r3, r2
 8007ffa:	d906      	bls.n	800800a <USB_SetTurnaroundTime+0x82>
 8007ffc:	68bb      	ldr	r3, [r7, #8]
 8007ffe:	4a2e      	ldr	r2, [pc, #184]	; (80080b8 <USB_SetTurnaroundTime+0x130>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d802      	bhi.n	800800a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008004:	230b      	movs	r3, #11
 8008006:	617b      	str	r3, [r7, #20]
 8008008:	e036      	b.n	8008078 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800800a:	68bb      	ldr	r3, [r7, #8]
 800800c:	4a2a      	ldr	r2, [pc, #168]	; (80080b8 <USB_SetTurnaroundTime+0x130>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d906      	bls.n	8008020 <USB_SetTurnaroundTime+0x98>
 8008012:	68bb      	ldr	r3, [r7, #8]
 8008014:	4a29      	ldr	r2, [pc, #164]	; (80080bc <USB_SetTurnaroundTime+0x134>)
 8008016:	4293      	cmp	r3, r2
 8008018:	d802      	bhi.n	8008020 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800801a:	230a      	movs	r3, #10
 800801c:	617b      	str	r3, [r7, #20]
 800801e:	e02b      	b.n	8008078 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008020:	68bb      	ldr	r3, [r7, #8]
 8008022:	4a26      	ldr	r2, [pc, #152]	; (80080bc <USB_SetTurnaroundTime+0x134>)
 8008024:	4293      	cmp	r3, r2
 8008026:	d906      	bls.n	8008036 <USB_SetTurnaroundTime+0xae>
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	4a25      	ldr	r2, [pc, #148]	; (80080c0 <USB_SetTurnaroundTime+0x138>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d202      	bcs.n	8008036 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008030:	2309      	movs	r3, #9
 8008032:	617b      	str	r3, [r7, #20]
 8008034:	e020      	b.n	8008078 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008036:	68bb      	ldr	r3, [r7, #8]
 8008038:	4a21      	ldr	r2, [pc, #132]	; (80080c0 <USB_SetTurnaroundTime+0x138>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d306      	bcc.n	800804c <USB_SetTurnaroundTime+0xc4>
 800803e:	68bb      	ldr	r3, [r7, #8]
 8008040:	4a20      	ldr	r2, [pc, #128]	; (80080c4 <USB_SetTurnaroundTime+0x13c>)
 8008042:	4293      	cmp	r3, r2
 8008044:	d802      	bhi.n	800804c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008046:	2308      	movs	r3, #8
 8008048:	617b      	str	r3, [r7, #20]
 800804a:	e015      	b.n	8008078 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	4a1d      	ldr	r2, [pc, #116]	; (80080c4 <USB_SetTurnaroundTime+0x13c>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d906      	bls.n	8008062 <USB_SetTurnaroundTime+0xda>
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	4a1c      	ldr	r2, [pc, #112]	; (80080c8 <USB_SetTurnaroundTime+0x140>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d202      	bcs.n	8008062 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800805c:	2307      	movs	r3, #7
 800805e:	617b      	str	r3, [r7, #20]
 8008060:	e00a      	b.n	8008078 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008062:	2306      	movs	r3, #6
 8008064:	617b      	str	r3, [r7, #20]
 8008066:	e007      	b.n	8008078 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008068:	79fb      	ldrb	r3, [r7, #7]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d102      	bne.n	8008074 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800806e:	2309      	movs	r3, #9
 8008070:	617b      	str	r3, [r7, #20]
 8008072:	e001      	b.n	8008078 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008074:	2309      	movs	r3, #9
 8008076:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	68db      	ldr	r3, [r3, #12]
 800807c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	68da      	ldr	r2, [r3, #12]
 8008088:	697b      	ldr	r3, [r7, #20]
 800808a:	029b      	lsls	r3, r3, #10
 800808c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8008090:	431a      	orrs	r2, r3
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008096:	2300      	movs	r3, #0
}
 8008098:	4618      	mov	r0, r3
 800809a:	371c      	adds	r7, #28
 800809c:	46bd      	mov	sp, r7
 800809e:	bc80      	pop	{r7}
 80080a0:	4770      	bx	lr
 80080a2:	bf00      	nop
 80080a4:	00d8acbf 	.word	0x00d8acbf
 80080a8:	00e4e1c0 	.word	0x00e4e1c0
 80080ac:	00f42400 	.word	0x00f42400
 80080b0:	01067380 	.word	0x01067380
 80080b4:	011a499f 	.word	0x011a499f
 80080b8:	01312cff 	.word	0x01312cff
 80080bc:	014ca43f 	.word	0x014ca43f
 80080c0:	016e3600 	.word	0x016e3600
 80080c4:	01a6ab1f 	.word	0x01a6ab1f
 80080c8:	01e84800 	.word	0x01e84800

080080cc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80080cc:	b480      	push	{r7}
 80080ce:	b083      	sub	sp, #12
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	689b      	ldr	r3, [r3, #8]
 80080d8:	f043 0201 	orr.w	r2, r3, #1
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80080e0:	2300      	movs	r3, #0
}
 80080e2:	4618      	mov	r0, r3
 80080e4:	370c      	adds	r7, #12
 80080e6:	46bd      	mov	sp, r7
 80080e8:	bc80      	pop	{r7}
 80080ea:	4770      	bx	lr

080080ec <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80080ec:	b480      	push	{r7}
 80080ee:	b083      	sub	sp, #12
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	689b      	ldr	r3, [r3, #8]
 80080f8:	f023 0201 	bic.w	r2, r3, #1
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008100:	2300      	movs	r3, #0
}
 8008102:	4618      	mov	r0, r3
 8008104:	370c      	adds	r7, #12
 8008106:	46bd      	mov	sp, r7
 8008108:	bc80      	pop	{r7}
 800810a:	4770      	bx	lr

0800810c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b084      	sub	sp, #16
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
 8008114:	460b      	mov	r3, r1
 8008116:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008118:	2300      	movs	r3, #0
 800811a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	68db      	ldr	r3, [r3, #12]
 8008120:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008128:	78fb      	ldrb	r3, [r7, #3]
 800812a:	2b01      	cmp	r3, #1
 800812c:	d115      	bne.n	800815a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	68db      	ldr	r3, [r3, #12]
 8008132:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800813a:	2001      	movs	r0, #1
 800813c:	f7fa f990 	bl	8002460 <HAL_Delay>
      ms++;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	3301      	adds	r3, #1
 8008144:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8008146:	6878      	ldr	r0, [r7, #4]
 8008148:	f001 f961 	bl	800940e <USB_GetMode>
 800814c:	4603      	mov	r3, r0
 800814e:	2b01      	cmp	r3, #1
 8008150:	d01e      	beq.n	8008190 <USB_SetCurrentMode+0x84>
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	2b31      	cmp	r3, #49	; 0x31
 8008156:	d9f0      	bls.n	800813a <USB_SetCurrentMode+0x2e>
 8008158:	e01a      	b.n	8008190 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800815a:	78fb      	ldrb	r3, [r7, #3]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d115      	bne.n	800818c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	68db      	ldr	r3, [r3, #12]
 8008164:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800816c:	2001      	movs	r0, #1
 800816e:	f7fa f977 	bl	8002460 <HAL_Delay>
      ms++;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	3301      	adds	r3, #1
 8008176:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008178:	6878      	ldr	r0, [r7, #4]
 800817a:	f001 f948 	bl	800940e <USB_GetMode>
 800817e:	4603      	mov	r3, r0
 8008180:	2b00      	cmp	r3, #0
 8008182:	d005      	beq.n	8008190 <USB_SetCurrentMode+0x84>
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	2b31      	cmp	r3, #49	; 0x31
 8008188:	d9f0      	bls.n	800816c <USB_SetCurrentMode+0x60>
 800818a:	e001      	b.n	8008190 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800818c:	2301      	movs	r3, #1
 800818e:	e005      	b.n	800819c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	2b32      	cmp	r3, #50	; 0x32
 8008194:	d101      	bne.n	800819a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008196:	2301      	movs	r3, #1
 8008198:	e000      	b.n	800819c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800819a:	2300      	movs	r3, #0
}
 800819c:	4618      	mov	r0, r3
 800819e:	3710      	adds	r7, #16
 80081a0:	46bd      	mov	sp, r7
 80081a2:	bd80      	pop	{r7, pc}

080081a4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80081a4:	b084      	sub	sp, #16
 80081a6:	b580      	push	{r7, lr}
 80081a8:	b086      	sub	sp, #24
 80081aa:	af00      	add	r7, sp, #0
 80081ac:	6078      	str	r0, [r7, #4]
 80081ae:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80081b2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80081b6:	2300      	movs	r3, #0
 80081b8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80081be:	2300      	movs	r3, #0
 80081c0:	613b      	str	r3, [r7, #16]
 80081c2:	e009      	b.n	80081d8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80081c4:	687a      	ldr	r2, [r7, #4]
 80081c6:	693b      	ldr	r3, [r7, #16]
 80081c8:	3340      	adds	r3, #64	; 0x40
 80081ca:	009b      	lsls	r3, r3, #2
 80081cc:	4413      	add	r3, r2
 80081ce:	2200      	movs	r2, #0
 80081d0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80081d2:	693b      	ldr	r3, [r7, #16]
 80081d4:	3301      	adds	r3, #1
 80081d6:	613b      	str	r3, [r7, #16]
 80081d8:	693b      	ldr	r3, [r7, #16]
 80081da:	2b0e      	cmp	r3, #14
 80081dc:	d9f2      	bls.n	80081c4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80081de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d11c      	bne.n	800821e <USB_DevInit+0x7a>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80081ea:	685b      	ldr	r3, [r3, #4]
 80081ec:	68fa      	ldr	r2, [r7, #12]
 80081ee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80081f2:	f043 0302 	orr.w	r3, r3, #2
 80081f6:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081fc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008208:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008214:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	639a      	str	r2, [r3, #56]	; 0x38
 800821c:	e00b      	b.n	8008236 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008222:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800822e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800823c:	461a      	mov	r2, r3
 800823e:	2300      	movs	r3, #0
 8008240:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008248:	4619      	mov	r1, r3
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008250:	461a      	mov	r2, r3
 8008252:	680b      	ldr	r3, [r1, #0]
 8008254:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008258:	2b01      	cmp	r3, #1
 800825a:	d10c      	bne.n	8008276 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800825c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800825e:	2b00      	cmp	r3, #0
 8008260:	d104      	bne.n	800826c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008262:	2100      	movs	r1, #0
 8008264:	6878      	ldr	r0, [r7, #4]
 8008266:	f000 f945 	bl	80084f4 <USB_SetDevSpeed>
 800826a:	e008      	b.n	800827e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800826c:	2101      	movs	r1, #1
 800826e:	6878      	ldr	r0, [r7, #4]
 8008270:	f000 f940 	bl	80084f4 <USB_SetDevSpeed>
 8008274:	e003      	b.n	800827e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008276:	2103      	movs	r1, #3
 8008278:	6878      	ldr	r0, [r7, #4]
 800827a:	f000 f93b 	bl	80084f4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800827e:	2110      	movs	r1, #16
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f000 f8f3 	bl	800846c <USB_FlushTxFifo>
 8008286:	4603      	mov	r3, r0
 8008288:	2b00      	cmp	r3, #0
 800828a:	d001      	beq.n	8008290 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800828c:	2301      	movs	r3, #1
 800828e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	f000 f90f 	bl	80084b4 <USB_FlushRxFifo>
 8008296:	4603      	mov	r3, r0
 8008298:	2b00      	cmp	r3, #0
 800829a:	d001      	beq.n	80082a0 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800829c:	2301      	movs	r3, #1
 800829e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082a6:	461a      	mov	r2, r3
 80082a8:	2300      	movs	r3, #0
 80082aa:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082b2:	461a      	mov	r2, r3
 80082b4:	2300      	movs	r3, #0
 80082b6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082be:	461a      	mov	r2, r3
 80082c0:	2300      	movs	r3, #0
 80082c2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80082c4:	2300      	movs	r3, #0
 80082c6:	613b      	str	r3, [r7, #16]
 80082c8:	e043      	b.n	8008352 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80082ca:	693b      	ldr	r3, [r7, #16]
 80082cc:	015a      	lsls	r2, r3, #5
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	4413      	add	r3, r2
 80082d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80082dc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80082e0:	d118      	bne.n	8008314 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80082e2:	693b      	ldr	r3, [r7, #16]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d10a      	bne.n	80082fe <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80082e8:	693b      	ldr	r3, [r7, #16]
 80082ea:	015a      	lsls	r2, r3, #5
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	4413      	add	r3, r2
 80082f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082f4:	461a      	mov	r2, r3
 80082f6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80082fa:	6013      	str	r3, [r2, #0]
 80082fc:	e013      	b.n	8008326 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80082fe:	693b      	ldr	r3, [r7, #16]
 8008300:	015a      	lsls	r2, r3, #5
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	4413      	add	r3, r2
 8008306:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800830a:	461a      	mov	r2, r3
 800830c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008310:	6013      	str	r3, [r2, #0]
 8008312:	e008      	b.n	8008326 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008314:	693b      	ldr	r3, [r7, #16]
 8008316:	015a      	lsls	r2, r3, #5
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	4413      	add	r3, r2
 800831c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008320:	461a      	mov	r2, r3
 8008322:	2300      	movs	r3, #0
 8008324:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008326:	693b      	ldr	r3, [r7, #16]
 8008328:	015a      	lsls	r2, r3, #5
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	4413      	add	r3, r2
 800832e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008332:	461a      	mov	r2, r3
 8008334:	2300      	movs	r3, #0
 8008336:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008338:	693b      	ldr	r3, [r7, #16]
 800833a:	015a      	lsls	r2, r3, #5
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	4413      	add	r3, r2
 8008340:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008344:	461a      	mov	r2, r3
 8008346:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800834a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	3301      	adds	r3, #1
 8008350:	613b      	str	r3, [r7, #16]
 8008352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008354:	693a      	ldr	r2, [r7, #16]
 8008356:	429a      	cmp	r2, r3
 8008358:	d3b7      	bcc.n	80082ca <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800835a:	2300      	movs	r3, #0
 800835c:	613b      	str	r3, [r7, #16]
 800835e:	e043      	b.n	80083e8 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008360:	693b      	ldr	r3, [r7, #16]
 8008362:	015a      	lsls	r2, r3, #5
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	4413      	add	r3, r2
 8008368:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008372:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008376:	d118      	bne.n	80083aa <USB_DevInit+0x206>
    {
      if (i == 0U)
 8008378:	693b      	ldr	r3, [r7, #16]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d10a      	bne.n	8008394 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800837e:	693b      	ldr	r3, [r7, #16]
 8008380:	015a      	lsls	r2, r3, #5
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	4413      	add	r3, r2
 8008386:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800838a:	461a      	mov	r2, r3
 800838c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008390:	6013      	str	r3, [r2, #0]
 8008392:	e013      	b.n	80083bc <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008394:	693b      	ldr	r3, [r7, #16]
 8008396:	015a      	lsls	r2, r3, #5
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	4413      	add	r3, r2
 800839c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083a0:	461a      	mov	r2, r3
 80083a2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80083a6:	6013      	str	r3, [r2, #0]
 80083a8:	e008      	b.n	80083bc <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80083aa:	693b      	ldr	r3, [r7, #16]
 80083ac:	015a      	lsls	r2, r3, #5
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	4413      	add	r3, r2
 80083b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083b6:	461a      	mov	r2, r3
 80083b8:	2300      	movs	r3, #0
 80083ba:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80083bc:	693b      	ldr	r3, [r7, #16]
 80083be:	015a      	lsls	r2, r3, #5
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	4413      	add	r3, r2
 80083c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083c8:	461a      	mov	r2, r3
 80083ca:	2300      	movs	r3, #0
 80083cc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80083ce:	693b      	ldr	r3, [r7, #16]
 80083d0:	015a      	lsls	r2, r3, #5
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	4413      	add	r3, r2
 80083d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80083da:	461a      	mov	r2, r3
 80083dc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80083e0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80083e2:	693b      	ldr	r3, [r7, #16]
 80083e4:	3301      	adds	r3, #1
 80083e6:	613b      	str	r3, [r7, #16]
 80083e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ea:	693a      	ldr	r2, [r7, #16]
 80083ec:	429a      	cmp	r2, r3
 80083ee:	d3b7      	bcc.n	8008360 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083f6:	691b      	ldr	r3, [r3, #16]
 80083f8:	68fa      	ldr	r2, [r7, #12]
 80083fa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80083fe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008402:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2200      	movs	r2, #0
 8008408:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008410:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008414:	2b00      	cmp	r3, #0
 8008416:	d105      	bne.n	8008424 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	699b      	ldr	r3, [r3, #24]
 800841c:	f043 0210 	orr.w	r2, r3, #16
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	699a      	ldr	r2, [r3, #24]
 8008428:	4b0f      	ldr	r3, [pc, #60]	; (8008468 <USB_DevInit+0x2c4>)
 800842a:	4313      	orrs	r3, r2
 800842c:	687a      	ldr	r2, [r7, #4]
 800842e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008430:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008432:	2b00      	cmp	r3, #0
 8008434:	d005      	beq.n	8008442 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	699b      	ldr	r3, [r3, #24]
 800843a:	f043 0208 	orr.w	r2, r3, #8
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008442:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008444:	2b01      	cmp	r3, #1
 8008446:	d107      	bne.n	8008458 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	699b      	ldr	r3, [r3, #24]
 800844c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008450:	f043 0304 	orr.w	r3, r3, #4
 8008454:	687a      	ldr	r2, [r7, #4]
 8008456:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008458:	7dfb      	ldrb	r3, [r7, #23]
}
 800845a:	4618      	mov	r0, r3
 800845c:	3718      	adds	r7, #24
 800845e:	46bd      	mov	sp, r7
 8008460:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008464:	b004      	add	sp, #16
 8008466:	4770      	bx	lr
 8008468:	803c3800 	.word	0x803c3800

0800846c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800846c:	b480      	push	{r7}
 800846e:	b085      	sub	sp, #20
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
 8008474:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8008476:	2300      	movs	r3, #0
 8008478:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	019b      	lsls	r3, r3, #6
 800847e:	f043 0220 	orr.w	r2, r3, #32
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	3301      	adds	r3, #1
 800848a:	60fb      	str	r3, [r7, #12]
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	4a08      	ldr	r2, [pc, #32]	; (80084b0 <USB_FlushTxFifo+0x44>)
 8008490:	4293      	cmp	r3, r2
 8008492:	d901      	bls.n	8008498 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8008494:	2303      	movs	r3, #3
 8008496:	e006      	b.n	80084a6 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	691b      	ldr	r3, [r3, #16]
 800849c:	f003 0320 	and.w	r3, r3, #32
 80084a0:	2b20      	cmp	r3, #32
 80084a2:	d0f0      	beq.n	8008486 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80084a4:	2300      	movs	r3, #0
}
 80084a6:	4618      	mov	r0, r3
 80084a8:	3714      	adds	r7, #20
 80084aa:	46bd      	mov	sp, r7
 80084ac:	bc80      	pop	{r7}
 80084ae:	4770      	bx	lr
 80084b0:	00030d40 	.word	0x00030d40

080084b4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80084b4:	b480      	push	{r7}
 80084b6:	b085      	sub	sp, #20
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80084bc:	2300      	movs	r3, #0
 80084be:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2210      	movs	r2, #16
 80084c4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	3301      	adds	r3, #1
 80084ca:	60fb      	str	r3, [r7, #12]
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	4a08      	ldr	r2, [pc, #32]	; (80084f0 <USB_FlushRxFifo+0x3c>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d901      	bls.n	80084d8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80084d4:	2303      	movs	r3, #3
 80084d6:	e006      	b.n	80084e6 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	691b      	ldr	r3, [r3, #16]
 80084dc:	f003 0310 	and.w	r3, r3, #16
 80084e0:	2b10      	cmp	r3, #16
 80084e2:	d0f0      	beq.n	80084c6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80084e4:	2300      	movs	r3, #0
}
 80084e6:	4618      	mov	r0, r3
 80084e8:	3714      	adds	r7, #20
 80084ea:	46bd      	mov	sp, r7
 80084ec:	bc80      	pop	{r7}
 80084ee:	4770      	bx	lr
 80084f0:	00030d40 	.word	0x00030d40

080084f4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80084f4:	b480      	push	{r7}
 80084f6:	b085      	sub	sp, #20
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
 80084fc:	460b      	mov	r3, r1
 80084fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800850a:	681a      	ldr	r2, [r3, #0]
 800850c:	78fb      	ldrb	r3, [r7, #3]
 800850e:	68f9      	ldr	r1, [r7, #12]
 8008510:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008514:	4313      	orrs	r3, r2
 8008516:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008518:	2300      	movs	r3, #0
}
 800851a:	4618      	mov	r0, r3
 800851c:	3714      	adds	r7, #20
 800851e:	46bd      	mov	sp, r7
 8008520:	bc80      	pop	{r7}
 8008522:	4770      	bx	lr

08008524 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008524:	b480      	push	{r7}
 8008526:	b087      	sub	sp, #28
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008530:	693b      	ldr	r3, [r7, #16]
 8008532:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008536:	689b      	ldr	r3, [r3, #8]
 8008538:	f003 0306 	and.w	r3, r3, #6
 800853c:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d102      	bne.n	800854a <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008544:	2300      	movs	r3, #0
 8008546:	75fb      	strb	r3, [r7, #23]
 8008548:	e00a      	b.n	8008560 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	2b02      	cmp	r3, #2
 800854e:	d002      	beq.n	8008556 <USB_GetDevSpeed+0x32>
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	2b06      	cmp	r3, #6
 8008554:	d102      	bne.n	800855c <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008556:	2302      	movs	r3, #2
 8008558:	75fb      	strb	r3, [r7, #23]
 800855a:	e001      	b.n	8008560 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800855c:	230f      	movs	r3, #15
 800855e:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008560:	7dfb      	ldrb	r3, [r7, #23]
}
 8008562:	4618      	mov	r0, r3
 8008564:	371c      	adds	r7, #28
 8008566:	46bd      	mov	sp, r7
 8008568:	bc80      	pop	{r7}
 800856a:	4770      	bx	lr

0800856c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800856c:	b480      	push	{r7}
 800856e:	b085      	sub	sp, #20
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
 8008574:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	781b      	ldrb	r3, [r3, #0]
 800857e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	785b      	ldrb	r3, [r3, #1]
 8008584:	2b01      	cmp	r3, #1
 8008586:	d13a      	bne.n	80085fe <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800858e:	69da      	ldr	r2, [r3, #28]
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	781b      	ldrb	r3, [r3, #0]
 8008594:	f003 030f 	and.w	r3, r3, #15
 8008598:	2101      	movs	r1, #1
 800859a:	fa01 f303 	lsl.w	r3, r1, r3
 800859e:	b29b      	uxth	r3, r3
 80085a0:	68f9      	ldr	r1, [r7, #12]
 80085a2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80085a6:	4313      	orrs	r3, r2
 80085a8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	015a      	lsls	r2, r3, #5
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	4413      	add	r3, r2
 80085b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d155      	bne.n	800866c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80085c0:	68bb      	ldr	r3, [r7, #8]
 80085c2:	015a      	lsls	r2, r3, #5
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	4413      	add	r3, r2
 80085c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085cc:	681a      	ldr	r2, [r3, #0]
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	689b      	ldr	r3, [r3, #8]
 80085d2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	78db      	ldrb	r3, [r3, #3]
 80085da:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80085dc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80085de:	68bb      	ldr	r3, [r7, #8]
 80085e0:	059b      	lsls	r3, r3, #22
 80085e2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80085e4:	4313      	orrs	r3, r2
 80085e6:	68ba      	ldr	r2, [r7, #8]
 80085e8:	0151      	lsls	r1, r2, #5
 80085ea:	68fa      	ldr	r2, [r7, #12]
 80085ec:	440a      	add	r2, r1
 80085ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80085f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80085f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80085fa:	6013      	str	r3, [r2, #0]
 80085fc:	e036      	b.n	800866c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008604:	69da      	ldr	r2, [r3, #28]
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	781b      	ldrb	r3, [r3, #0]
 800860a:	f003 030f 	and.w	r3, r3, #15
 800860e:	2101      	movs	r1, #1
 8008610:	fa01 f303 	lsl.w	r3, r1, r3
 8008614:	041b      	lsls	r3, r3, #16
 8008616:	68f9      	ldr	r1, [r7, #12]
 8008618:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800861c:	4313      	orrs	r3, r2
 800861e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	015a      	lsls	r2, r3, #5
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	4413      	add	r3, r2
 8008628:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008632:	2b00      	cmp	r3, #0
 8008634:	d11a      	bne.n	800866c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	015a      	lsls	r2, r3, #5
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	4413      	add	r3, r2
 800863e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008642:	681a      	ldr	r2, [r3, #0]
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	689b      	ldr	r3, [r3, #8]
 8008648:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	78db      	ldrb	r3, [r3, #3]
 8008650:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008652:	430b      	orrs	r3, r1
 8008654:	4313      	orrs	r3, r2
 8008656:	68ba      	ldr	r2, [r7, #8]
 8008658:	0151      	lsls	r1, r2, #5
 800865a:	68fa      	ldr	r2, [r7, #12]
 800865c:	440a      	add	r2, r1
 800865e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008662:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008666:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800866a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800866c:	2300      	movs	r3, #0
}
 800866e:	4618      	mov	r0, r3
 8008670:	3714      	adds	r7, #20
 8008672:	46bd      	mov	sp, r7
 8008674:	bc80      	pop	{r7}
 8008676:	4770      	bx	lr

08008678 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008678:	b480      	push	{r7}
 800867a:	b085      	sub	sp, #20
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
 8008680:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	781b      	ldrb	r3, [r3, #0]
 800868a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800868c:	683b      	ldr	r3, [r7, #0]
 800868e:	785b      	ldrb	r3, [r3, #1]
 8008690:	2b01      	cmp	r3, #1
 8008692:	d161      	bne.n	8008758 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	015a      	lsls	r2, r3, #5
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	4413      	add	r3, r2
 800869c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80086a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80086aa:	d11f      	bne.n	80086ec <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80086ac:	68bb      	ldr	r3, [r7, #8]
 80086ae:	015a      	lsls	r2, r3, #5
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	4413      	add	r3, r2
 80086b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	68ba      	ldr	r2, [r7, #8]
 80086bc:	0151      	lsls	r1, r2, #5
 80086be:	68fa      	ldr	r2, [r7, #12]
 80086c0:	440a      	add	r2, r1
 80086c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80086c6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80086ca:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80086cc:	68bb      	ldr	r3, [r7, #8]
 80086ce:	015a      	lsls	r2, r3, #5
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	4413      	add	r3, r2
 80086d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	68ba      	ldr	r2, [r7, #8]
 80086dc:	0151      	lsls	r1, r2, #5
 80086de:	68fa      	ldr	r2, [r7, #12]
 80086e0:	440a      	add	r2, r1
 80086e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80086e6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80086ea:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80086f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	781b      	ldrb	r3, [r3, #0]
 80086f8:	f003 030f 	and.w	r3, r3, #15
 80086fc:	2101      	movs	r1, #1
 80086fe:	fa01 f303 	lsl.w	r3, r1, r3
 8008702:	b29b      	uxth	r3, r3
 8008704:	43db      	mvns	r3, r3
 8008706:	68f9      	ldr	r1, [r7, #12]
 8008708:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800870c:	4013      	ands	r3, r2
 800870e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008716:	69da      	ldr	r2, [r3, #28]
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	781b      	ldrb	r3, [r3, #0]
 800871c:	f003 030f 	and.w	r3, r3, #15
 8008720:	2101      	movs	r1, #1
 8008722:	fa01 f303 	lsl.w	r3, r1, r3
 8008726:	b29b      	uxth	r3, r3
 8008728:	43db      	mvns	r3, r3
 800872a:	68f9      	ldr	r1, [r7, #12]
 800872c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008730:	4013      	ands	r3, r2
 8008732:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008734:	68bb      	ldr	r3, [r7, #8]
 8008736:	015a      	lsls	r2, r3, #5
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	4413      	add	r3, r2
 800873c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008740:	681a      	ldr	r2, [r3, #0]
 8008742:	68bb      	ldr	r3, [r7, #8]
 8008744:	0159      	lsls	r1, r3, #5
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	440b      	add	r3, r1
 800874a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800874e:	4619      	mov	r1, r3
 8008750:	4b35      	ldr	r3, [pc, #212]	; (8008828 <USB_DeactivateEndpoint+0x1b0>)
 8008752:	4013      	ands	r3, r2
 8008754:	600b      	str	r3, [r1, #0]
 8008756:	e060      	b.n	800881a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	015a      	lsls	r2, r3, #5
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	4413      	add	r3, r2
 8008760:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800876a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800876e:	d11f      	bne.n	80087b0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008770:	68bb      	ldr	r3, [r7, #8]
 8008772:	015a      	lsls	r2, r3, #5
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	4413      	add	r3, r2
 8008778:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	68ba      	ldr	r2, [r7, #8]
 8008780:	0151      	lsls	r1, r2, #5
 8008782:	68fa      	ldr	r2, [r7, #12]
 8008784:	440a      	add	r2, r1
 8008786:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800878a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800878e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	015a      	lsls	r2, r3, #5
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	4413      	add	r3, r2
 8008798:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	68ba      	ldr	r2, [r7, #8]
 80087a0:	0151      	lsls	r1, r2, #5
 80087a2:	68fa      	ldr	r2, [r7, #12]
 80087a4:	440a      	add	r2, r1
 80087a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80087aa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80087ae:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80087b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	781b      	ldrb	r3, [r3, #0]
 80087bc:	f003 030f 	and.w	r3, r3, #15
 80087c0:	2101      	movs	r1, #1
 80087c2:	fa01 f303 	lsl.w	r3, r1, r3
 80087c6:	041b      	lsls	r3, r3, #16
 80087c8:	43db      	mvns	r3, r3
 80087ca:	68f9      	ldr	r1, [r7, #12]
 80087cc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80087d0:	4013      	ands	r3, r2
 80087d2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80087da:	69da      	ldr	r2, [r3, #28]
 80087dc:	683b      	ldr	r3, [r7, #0]
 80087de:	781b      	ldrb	r3, [r3, #0]
 80087e0:	f003 030f 	and.w	r3, r3, #15
 80087e4:	2101      	movs	r1, #1
 80087e6:	fa01 f303 	lsl.w	r3, r1, r3
 80087ea:	041b      	lsls	r3, r3, #16
 80087ec:	43db      	mvns	r3, r3
 80087ee:	68f9      	ldr	r1, [r7, #12]
 80087f0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80087f4:	4013      	ands	r3, r2
 80087f6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80087f8:	68bb      	ldr	r3, [r7, #8]
 80087fa:	015a      	lsls	r2, r3, #5
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	4413      	add	r3, r2
 8008800:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008804:	681a      	ldr	r2, [r3, #0]
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	0159      	lsls	r1, r3, #5
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	440b      	add	r3, r1
 800880e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008812:	4619      	mov	r1, r3
 8008814:	4b05      	ldr	r3, [pc, #20]	; (800882c <USB_DeactivateEndpoint+0x1b4>)
 8008816:	4013      	ands	r3, r2
 8008818:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800881a:	2300      	movs	r3, #0
}
 800881c:	4618      	mov	r0, r3
 800881e:	3714      	adds	r7, #20
 8008820:	46bd      	mov	sp, r7
 8008822:	bc80      	pop	{r7}
 8008824:	4770      	bx	lr
 8008826:	bf00      	nop
 8008828:	ec337800 	.word	0xec337800
 800882c:	eff37800 	.word	0xeff37800

08008830 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008830:	b580      	push	{r7, lr}
 8008832:	b08a      	sub	sp, #40	; 0x28
 8008834:	af02      	add	r7, sp, #8
 8008836:	60f8      	str	r0, [r7, #12]
 8008838:	60b9      	str	r1, [r7, #8]
 800883a:	4613      	mov	r3, r2
 800883c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008842:	68bb      	ldr	r3, [r7, #8]
 8008844:	781b      	ldrb	r3, [r3, #0]
 8008846:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008848:	68bb      	ldr	r3, [r7, #8]
 800884a:	785b      	ldrb	r3, [r3, #1]
 800884c:	2b01      	cmp	r3, #1
 800884e:	f040 815c 	bne.w	8008b0a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008852:	68bb      	ldr	r3, [r7, #8]
 8008854:	695b      	ldr	r3, [r3, #20]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d132      	bne.n	80088c0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800885a:	69bb      	ldr	r3, [r7, #24]
 800885c:	015a      	lsls	r2, r3, #5
 800885e:	69fb      	ldr	r3, [r7, #28]
 8008860:	4413      	add	r3, r2
 8008862:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008866:	691b      	ldr	r3, [r3, #16]
 8008868:	69ba      	ldr	r2, [r7, #24]
 800886a:	0151      	lsls	r1, r2, #5
 800886c:	69fa      	ldr	r2, [r7, #28]
 800886e:	440a      	add	r2, r1
 8008870:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008874:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008878:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800887c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800887e:	69bb      	ldr	r3, [r7, #24]
 8008880:	015a      	lsls	r2, r3, #5
 8008882:	69fb      	ldr	r3, [r7, #28]
 8008884:	4413      	add	r3, r2
 8008886:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800888a:	691b      	ldr	r3, [r3, #16]
 800888c:	69ba      	ldr	r2, [r7, #24]
 800888e:	0151      	lsls	r1, r2, #5
 8008890:	69fa      	ldr	r2, [r7, #28]
 8008892:	440a      	add	r2, r1
 8008894:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008898:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800889c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800889e:	69bb      	ldr	r3, [r7, #24]
 80088a0:	015a      	lsls	r2, r3, #5
 80088a2:	69fb      	ldr	r3, [r7, #28]
 80088a4:	4413      	add	r3, r2
 80088a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088aa:	691b      	ldr	r3, [r3, #16]
 80088ac:	69ba      	ldr	r2, [r7, #24]
 80088ae:	0151      	lsls	r1, r2, #5
 80088b0:	69fa      	ldr	r2, [r7, #28]
 80088b2:	440a      	add	r2, r1
 80088b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80088b8:	0cdb      	lsrs	r3, r3, #19
 80088ba:	04db      	lsls	r3, r3, #19
 80088bc:	6113      	str	r3, [r2, #16]
 80088be:	e074      	b.n	80089aa <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80088c0:	69bb      	ldr	r3, [r7, #24]
 80088c2:	015a      	lsls	r2, r3, #5
 80088c4:	69fb      	ldr	r3, [r7, #28]
 80088c6:	4413      	add	r3, r2
 80088c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088cc:	691b      	ldr	r3, [r3, #16]
 80088ce:	69ba      	ldr	r2, [r7, #24]
 80088d0:	0151      	lsls	r1, r2, #5
 80088d2:	69fa      	ldr	r2, [r7, #28]
 80088d4:	440a      	add	r2, r1
 80088d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80088da:	0cdb      	lsrs	r3, r3, #19
 80088dc:	04db      	lsls	r3, r3, #19
 80088de:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80088e0:	69bb      	ldr	r3, [r7, #24]
 80088e2:	015a      	lsls	r2, r3, #5
 80088e4:	69fb      	ldr	r3, [r7, #28]
 80088e6:	4413      	add	r3, r2
 80088e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088ec:	691b      	ldr	r3, [r3, #16]
 80088ee:	69ba      	ldr	r2, [r7, #24]
 80088f0:	0151      	lsls	r1, r2, #5
 80088f2:	69fa      	ldr	r2, [r7, #28]
 80088f4:	440a      	add	r2, r1
 80088f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80088fa:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80088fe:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008902:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008904:	69bb      	ldr	r3, [r7, #24]
 8008906:	015a      	lsls	r2, r3, #5
 8008908:	69fb      	ldr	r3, [r7, #28]
 800890a:	4413      	add	r3, r2
 800890c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008910:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8008912:	68bb      	ldr	r3, [r7, #8]
 8008914:	6959      	ldr	r1, [r3, #20]
 8008916:	68bb      	ldr	r3, [r7, #8]
 8008918:	689b      	ldr	r3, [r3, #8]
 800891a:	440b      	add	r3, r1
 800891c:	1e59      	subs	r1, r3, #1
 800891e:	68bb      	ldr	r3, [r7, #8]
 8008920:	689b      	ldr	r3, [r3, #8]
 8008922:	fbb1 f3f3 	udiv	r3, r1, r3
 8008926:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008928:	4b9d      	ldr	r3, [pc, #628]	; (8008ba0 <USB_EPStartXfer+0x370>)
 800892a:	400b      	ands	r3, r1
 800892c:	69b9      	ldr	r1, [r7, #24]
 800892e:	0148      	lsls	r0, r1, #5
 8008930:	69f9      	ldr	r1, [r7, #28]
 8008932:	4401      	add	r1, r0
 8008934:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008938:	4313      	orrs	r3, r2
 800893a:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800893c:	69bb      	ldr	r3, [r7, #24]
 800893e:	015a      	lsls	r2, r3, #5
 8008940:	69fb      	ldr	r3, [r7, #28]
 8008942:	4413      	add	r3, r2
 8008944:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008948:	691a      	ldr	r2, [r3, #16]
 800894a:	68bb      	ldr	r3, [r7, #8]
 800894c:	695b      	ldr	r3, [r3, #20]
 800894e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008952:	69b9      	ldr	r1, [r7, #24]
 8008954:	0148      	lsls	r0, r1, #5
 8008956:	69f9      	ldr	r1, [r7, #28]
 8008958:	4401      	add	r1, r0
 800895a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800895e:	4313      	orrs	r3, r2
 8008960:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	78db      	ldrb	r3, [r3, #3]
 8008966:	2b01      	cmp	r3, #1
 8008968:	d11f      	bne.n	80089aa <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800896a:	69bb      	ldr	r3, [r7, #24]
 800896c:	015a      	lsls	r2, r3, #5
 800896e:	69fb      	ldr	r3, [r7, #28]
 8008970:	4413      	add	r3, r2
 8008972:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008976:	691b      	ldr	r3, [r3, #16]
 8008978:	69ba      	ldr	r2, [r7, #24]
 800897a:	0151      	lsls	r1, r2, #5
 800897c:	69fa      	ldr	r2, [r7, #28]
 800897e:	440a      	add	r2, r1
 8008980:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008984:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8008988:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800898a:	69bb      	ldr	r3, [r7, #24]
 800898c:	015a      	lsls	r2, r3, #5
 800898e:	69fb      	ldr	r3, [r7, #28]
 8008990:	4413      	add	r3, r2
 8008992:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008996:	691b      	ldr	r3, [r3, #16]
 8008998:	69ba      	ldr	r2, [r7, #24]
 800899a:	0151      	lsls	r1, r2, #5
 800899c:	69fa      	ldr	r2, [r7, #28]
 800899e:	440a      	add	r2, r1
 80089a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80089a4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80089a8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80089aa:	79fb      	ldrb	r3, [r7, #7]
 80089ac:	2b01      	cmp	r3, #1
 80089ae:	d14b      	bne.n	8008a48 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80089b0:	68bb      	ldr	r3, [r7, #8]
 80089b2:	691b      	ldr	r3, [r3, #16]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d009      	beq.n	80089cc <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80089b8:	69bb      	ldr	r3, [r7, #24]
 80089ba:	015a      	lsls	r2, r3, #5
 80089bc:	69fb      	ldr	r3, [r7, #28]
 80089be:	4413      	add	r3, r2
 80089c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089c4:	461a      	mov	r2, r3
 80089c6:	68bb      	ldr	r3, [r7, #8]
 80089c8:	691b      	ldr	r3, [r3, #16]
 80089ca:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	78db      	ldrb	r3, [r3, #3]
 80089d0:	2b01      	cmp	r3, #1
 80089d2:	d128      	bne.n	8008a26 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80089d4:	69fb      	ldr	r3, [r7, #28]
 80089d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089da:	689b      	ldr	r3, [r3, #8]
 80089dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d110      	bne.n	8008a06 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80089e4:	69bb      	ldr	r3, [r7, #24]
 80089e6:	015a      	lsls	r2, r3, #5
 80089e8:	69fb      	ldr	r3, [r7, #28]
 80089ea:	4413      	add	r3, r2
 80089ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	69ba      	ldr	r2, [r7, #24]
 80089f4:	0151      	lsls	r1, r2, #5
 80089f6:	69fa      	ldr	r2, [r7, #28]
 80089f8:	440a      	add	r2, r1
 80089fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80089fe:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008a02:	6013      	str	r3, [r2, #0]
 8008a04:	e00f      	b.n	8008a26 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008a06:	69bb      	ldr	r3, [r7, #24]
 8008a08:	015a      	lsls	r2, r3, #5
 8008a0a:	69fb      	ldr	r3, [r7, #28]
 8008a0c:	4413      	add	r3, r2
 8008a0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	69ba      	ldr	r2, [r7, #24]
 8008a16:	0151      	lsls	r1, r2, #5
 8008a18:	69fa      	ldr	r2, [r7, #28]
 8008a1a:	440a      	add	r2, r1
 8008a1c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a24:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008a26:	69bb      	ldr	r3, [r7, #24]
 8008a28:	015a      	lsls	r2, r3, #5
 8008a2a:	69fb      	ldr	r3, [r7, #28]
 8008a2c:	4413      	add	r3, r2
 8008a2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	69ba      	ldr	r2, [r7, #24]
 8008a36:	0151      	lsls	r1, r2, #5
 8008a38:	69fa      	ldr	r2, [r7, #28]
 8008a3a:	440a      	add	r2, r1
 8008a3c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a40:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008a44:	6013      	str	r3, [r2, #0]
 8008a46:	e12f      	b.n	8008ca8 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008a48:	69bb      	ldr	r3, [r7, #24]
 8008a4a:	015a      	lsls	r2, r3, #5
 8008a4c:	69fb      	ldr	r3, [r7, #28]
 8008a4e:	4413      	add	r3, r2
 8008a50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	69ba      	ldr	r2, [r7, #24]
 8008a58:	0151      	lsls	r1, r2, #5
 8008a5a:	69fa      	ldr	r2, [r7, #28]
 8008a5c:	440a      	add	r2, r1
 8008a5e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a62:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008a66:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	78db      	ldrb	r3, [r3, #3]
 8008a6c:	2b01      	cmp	r3, #1
 8008a6e:	d015      	beq.n	8008a9c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008a70:	68bb      	ldr	r3, [r7, #8]
 8008a72:	695b      	ldr	r3, [r3, #20]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	f000 8117 	beq.w	8008ca8 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008a7a:	69fb      	ldr	r3, [r7, #28]
 8008a7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	781b      	ldrb	r3, [r3, #0]
 8008a86:	f003 030f 	and.w	r3, r3, #15
 8008a8a:	2101      	movs	r1, #1
 8008a8c:	fa01 f303 	lsl.w	r3, r1, r3
 8008a90:	69f9      	ldr	r1, [r7, #28]
 8008a92:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008a96:	4313      	orrs	r3, r2
 8008a98:	634b      	str	r3, [r1, #52]	; 0x34
 8008a9a:	e105      	b.n	8008ca8 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008a9c:	69fb      	ldr	r3, [r7, #28]
 8008a9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008aa2:	689b      	ldr	r3, [r3, #8]
 8008aa4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d110      	bne.n	8008ace <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008aac:	69bb      	ldr	r3, [r7, #24]
 8008aae:	015a      	lsls	r2, r3, #5
 8008ab0:	69fb      	ldr	r3, [r7, #28]
 8008ab2:	4413      	add	r3, r2
 8008ab4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	69ba      	ldr	r2, [r7, #24]
 8008abc:	0151      	lsls	r1, r2, #5
 8008abe:	69fa      	ldr	r2, [r7, #28]
 8008ac0:	440a      	add	r2, r1
 8008ac2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008ac6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008aca:	6013      	str	r3, [r2, #0]
 8008acc:	e00f      	b.n	8008aee <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008ace:	69bb      	ldr	r3, [r7, #24]
 8008ad0:	015a      	lsls	r2, r3, #5
 8008ad2:	69fb      	ldr	r3, [r7, #28]
 8008ad4:	4413      	add	r3, r2
 8008ad6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	69ba      	ldr	r2, [r7, #24]
 8008ade:	0151      	lsls	r1, r2, #5
 8008ae0:	69fa      	ldr	r2, [r7, #28]
 8008ae2:	440a      	add	r2, r1
 8008ae4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008ae8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008aec:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	68d9      	ldr	r1, [r3, #12]
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	781a      	ldrb	r2, [r3, #0]
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	695b      	ldr	r3, [r3, #20]
 8008afa:	b298      	uxth	r0, r3
 8008afc:	79fb      	ldrb	r3, [r7, #7]
 8008afe:	9300      	str	r3, [sp, #0]
 8008b00:	4603      	mov	r3, r0
 8008b02:	68f8      	ldr	r0, [r7, #12]
 8008b04:	f000 fa2a 	bl	8008f5c <USB_WritePacket>
 8008b08:	e0ce      	b.n	8008ca8 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008b0a:	69bb      	ldr	r3, [r7, #24]
 8008b0c:	015a      	lsls	r2, r3, #5
 8008b0e:	69fb      	ldr	r3, [r7, #28]
 8008b10:	4413      	add	r3, r2
 8008b12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b16:	691b      	ldr	r3, [r3, #16]
 8008b18:	69ba      	ldr	r2, [r7, #24]
 8008b1a:	0151      	lsls	r1, r2, #5
 8008b1c:	69fa      	ldr	r2, [r7, #28]
 8008b1e:	440a      	add	r2, r1
 8008b20:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b24:	0cdb      	lsrs	r3, r3, #19
 8008b26:	04db      	lsls	r3, r3, #19
 8008b28:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008b2a:	69bb      	ldr	r3, [r7, #24]
 8008b2c:	015a      	lsls	r2, r3, #5
 8008b2e:	69fb      	ldr	r3, [r7, #28]
 8008b30:	4413      	add	r3, r2
 8008b32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b36:	691b      	ldr	r3, [r3, #16]
 8008b38:	69ba      	ldr	r2, [r7, #24]
 8008b3a:	0151      	lsls	r1, r2, #5
 8008b3c:	69fa      	ldr	r2, [r7, #28]
 8008b3e:	440a      	add	r2, r1
 8008b40:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b44:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008b48:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008b4c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	695b      	ldr	r3, [r3, #20]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d126      	bne.n	8008ba4 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008b56:	69bb      	ldr	r3, [r7, #24]
 8008b58:	015a      	lsls	r2, r3, #5
 8008b5a:	69fb      	ldr	r3, [r7, #28]
 8008b5c:	4413      	add	r3, r2
 8008b5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b62:	691a      	ldr	r2, [r3, #16]
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	689b      	ldr	r3, [r3, #8]
 8008b68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b6c:	69b9      	ldr	r1, [r7, #24]
 8008b6e:	0148      	lsls	r0, r1, #5
 8008b70:	69f9      	ldr	r1, [r7, #28]
 8008b72:	4401      	add	r1, r0
 8008b74:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008b78:	4313      	orrs	r3, r2
 8008b7a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008b7c:	69bb      	ldr	r3, [r7, #24]
 8008b7e:	015a      	lsls	r2, r3, #5
 8008b80:	69fb      	ldr	r3, [r7, #28]
 8008b82:	4413      	add	r3, r2
 8008b84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b88:	691b      	ldr	r3, [r3, #16]
 8008b8a:	69ba      	ldr	r2, [r7, #24]
 8008b8c:	0151      	lsls	r1, r2, #5
 8008b8e:	69fa      	ldr	r2, [r7, #28]
 8008b90:	440a      	add	r2, r1
 8008b92:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b96:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008b9a:	6113      	str	r3, [r2, #16]
 8008b9c:	e036      	b.n	8008c0c <USB_EPStartXfer+0x3dc>
 8008b9e:	bf00      	nop
 8008ba0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008ba4:	68bb      	ldr	r3, [r7, #8]
 8008ba6:	695a      	ldr	r2, [r3, #20]
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	689b      	ldr	r3, [r3, #8]
 8008bac:	4413      	add	r3, r2
 8008bae:	1e5a      	subs	r2, r3, #1
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	689b      	ldr	r3, [r3, #8]
 8008bb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bb8:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008bba:	69bb      	ldr	r3, [r7, #24]
 8008bbc:	015a      	lsls	r2, r3, #5
 8008bbe:	69fb      	ldr	r3, [r7, #28]
 8008bc0:	4413      	add	r3, r2
 8008bc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008bc6:	691a      	ldr	r2, [r3, #16]
 8008bc8:	8afb      	ldrh	r3, [r7, #22]
 8008bca:	04d9      	lsls	r1, r3, #19
 8008bcc:	4b39      	ldr	r3, [pc, #228]	; (8008cb4 <USB_EPStartXfer+0x484>)
 8008bce:	400b      	ands	r3, r1
 8008bd0:	69b9      	ldr	r1, [r7, #24]
 8008bd2:	0148      	lsls	r0, r1, #5
 8008bd4:	69f9      	ldr	r1, [r7, #28]
 8008bd6:	4401      	add	r1, r0
 8008bd8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008bdc:	4313      	orrs	r3, r2
 8008bde:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8008be0:	69bb      	ldr	r3, [r7, #24]
 8008be2:	015a      	lsls	r2, r3, #5
 8008be4:	69fb      	ldr	r3, [r7, #28]
 8008be6:	4413      	add	r3, r2
 8008be8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008bec:	691a      	ldr	r2, [r3, #16]
 8008bee:	68bb      	ldr	r3, [r7, #8]
 8008bf0:	689b      	ldr	r3, [r3, #8]
 8008bf2:	8af9      	ldrh	r1, [r7, #22]
 8008bf4:	fb01 f303 	mul.w	r3, r1, r3
 8008bf8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008bfc:	69b9      	ldr	r1, [r7, #24]
 8008bfe:	0148      	lsls	r0, r1, #5
 8008c00:	69f9      	ldr	r1, [r7, #28]
 8008c02:	4401      	add	r1, r0
 8008c04:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008c08:	4313      	orrs	r3, r2
 8008c0a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008c0c:	79fb      	ldrb	r3, [r7, #7]
 8008c0e:	2b01      	cmp	r3, #1
 8008c10:	d10d      	bne.n	8008c2e <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008c12:	68bb      	ldr	r3, [r7, #8]
 8008c14:	68db      	ldr	r3, [r3, #12]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d009      	beq.n	8008c2e <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008c1a:	68bb      	ldr	r3, [r7, #8]
 8008c1c:	68d9      	ldr	r1, [r3, #12]
 8008c1e:	69bb      	ldr	r3, [r7, #24]
 8008c20:	015a      	lsls	r2, r3, #5
 8008c22:	69fb      	ldr	r3, [r7, #28]
 8008c24:	4413      	add	r3, r2
 8008c26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c2a:	460a      	mov	r2, r1
 8008c2c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008c2e:	68bb      	ldr	r3, [r7, #8]
 8008c30:	78db      	ldrb	r3, [r3, #3]
 8008c32:	2b01      	cmp	r3, #1
 8008c34:	d128      	bne.n	8008c88 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008c36:	69fb      	ldr	r3, [r7, #28]
 8008c38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c3c:	689b      	ldr	r3, [r3, #8]
 8008c3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d110      	bne.n	8008c68 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008c46:	69bb      	ldr	r3, [r7, #24]
 8008c48:	015a      	lsls	r2, r3, #5
 8008c4a:	69fb      	ldr	r3, [r7, #28]
 8008c4c:	4413      	add	r3, r2
 8008c4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	69ba      	ldr	r2, [r7, #24]
 8008c56:	0151      	lsls	r1, r2, #5
 8008c58:	69fa      	ldr	r2, [r7, #28]
 8008c5a:	440a      	add	r2, r1
 8008c5c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c60:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008c64:	6013      	str	r3, [r2, #0]
 8008c66:	e00f      	b.n	8008c88 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008c68:	69bb      	ldr	r3, [r7, #24]
 8008c6a:	015a      	lsls	r2, r3, #5
 8008c6c:	69fb      	ldr	r3, [r7, #28]
 8008c6e:	4413      	add	r3, r2
 8008c70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	69ba      	ldr	r2, [r7, #24]
 8008c78:	0151      	lsls	r1, r2, #5
 8008c7a:	69fa      	ldr	r2, [r7, #28]
 8008c7c:	440a      	add	r2, r1
 8008c7e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008c86:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008c88:	69bb      	ldr	r3, [r7, #24]
 8008c8a:	015a      	lsls	r2, r3, #5
 8008c8c:	69fb      	ldr	r3, [r7, #28]
 8008c8e:	4413      	add	r3, r2
 8008c90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	69ba      	ldr	r2, [r7, #24]
 8008c98:	0151      	lsls	r1, r2, #5
 8008c9a:	69fa      	ldr	r2, [r7, #28]
 8008c9c:	440a      	add	r2, r1
 8008c9e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ca2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008ca6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008ca8:	2300      	movs	r3, #0
}
 8008caa:	4618      	mov	r0, r3
 8008cac:	3720      	adds	r7, #32
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	bd80      	pop	{r7, pc}
 8008cb2:	bf00      	nop
 8008cb4:	1ff80000 	.word	0x1ff80000

08008cb8 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008cb8:	b480      	push	{r7}
 8008cba:	b087      	sub	sp, #28
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	60f8      	str	r0, [r7, #12]
 8008cc0:	60b9      	str	r1, [r7, #8]
 8008cc2:	4613      	mov	r3, r2
 8008cc4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8008cca:	68bb      	ldr	r3, [r7, #8]
 8008ccc:	781b      	ldrb	r3, [r3, #0]
 8008cce:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008cd0:	68bb      	ldr	r3, [r7, #8]
 8008cd2:	785b      	ldrb	r3, [r3, #1]
 8008cd4:	2b01      	cmp	r3, #1
 8008cd6:	f040 80cd 	bne.w	8008e74 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008cda:	68bb      	ldr	r3, [r7, #8]
 8008cdc:	695b      	ldr	r3, [r3, #20]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d132      	bne.n	8008d48 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008ce2:	693b      	ldr	r3, [r7, #16]
 8008ce4:	015a      	lsls	r2, r3, #5
 8008ce6:	697b      	ldr	r3, [r7, #20]
 8008ce8:	4413      	add	r3, r2
 8008cea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cee:	691b      	ldr	r3, [r3, #16]
 8008cf0:	693a      	ldr	r2, [r7, #16]
 8008cf2:	0151      	lsls	r1, r2, #5
 8008cf4:	697a      	ldr	r2, [r7, #20]
 8008cf6:	440a      	add	r2, r1
 8008cf8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008cfc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008d00:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008d04:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008d06:	693b      	ldr	r3, [r7, #16]
 8008d08:	015a      	lsls	r2, r3, #5
 8008d0a:	697b      	ldr	r3, [r7, #20]
 8008d0c:	4413      	add	r3, r2
 8008d0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d12:	691b      	ldr	r3, [r3, #16]
 8008d14:	693a      	ldr	r2, [r7, #16]
 8008d16:	0151      	lsls	r1, r2, #5
 8008d18:	697a      	ldr	r2, [r7, #20]
 8008d1a:	440a      	add	r2, r1
 8008d1c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d20:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008d24:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008d26:	693b      	ldr	r3, [r7, #16]
 8008d28:	015a      	lsls	r2, r3, #5
 8008d2a:	697b      	ldr	r3, [r7, #20]
 8008d2c:	4413      	add	r3, r2
 8008d2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d32:	691b      	ldr	r3, [r3, #16]
 8008d34:	693a      	ldr	r2, [r7, #16]
 8008d36:	0151      	lsls	r1, r2, #5
 8008d38:	697a      	ldr	r2, [r7, #20]
 8008d3a:	440a      	add	r2, r1
 8008d3c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d40:	0cdb      	lsrs	r3, r3, #19
 8008d42:	04db      	lsls	r3, r3, #19
 8008d44:	6113      	str	r3, [r2, #16]
 8008d46:	e04e      	b.n	8008de6 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008d48:	693b      	ldr	r3, [r7, #16]
 8008d4a:	015a      	lsls	r2, r3, #5
 8008d4c:	697b      	ldr	r3, [r7, #20]
 8008d4e:	4413      	add	r3, r2
 8008d50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d54:	691b      	ldr	r3, [r3, #16]
 8008d56:	693a      	ldr	r2, [r7, #16]
 8008d58:	0151      	lsls	r1, r2, #5
 8008d5a:	697a      	ldr	r2, [r7, #20]
 8008d5c:	440a      	add	r2, r1
 8008d5e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d62:	0cdb      	lsrs	r3, r3, #19
 8008d64:	04db      	lsls	r3, r3, #19
 8008d66:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008d68:	693b      	ldr	r3, [r7, #16]
 8008d6a:	015a      	lsls	r2, r3, #5
 8008d6c:	697b      	ldr	r3, [r7, #20]
 8008d6e:	4413      	add	r3, r2
 8008d70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d74:	691b      	ldr	r3, [r3, #16]
 8008d76:	693a      	ldr	r2, [r7, #16]
 8008d78:	0151      	lsls	r1, r2, #5
 8008d7a:	697a      	ldr	r2, [r7, #20]
 8008d7c:	440a      	add	r2, r1
 8008d7e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d82:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008d86:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008d8a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8008d8c:	68bb      	ldr	r3, [r7, #8]
 8008d8e:	695a      	ldr	r2, [r3, #20]
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	689b      	ldr	r3, [r3, #8]
 8008d94:	429a      	cmp	r2, r3
 8008d96:	d903      	bls.n	8008da0 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8008d98:	68bb      	ldr	r3, [r7, #8]
 8008d9a:	689a      	ldr	r2, [r3, #8]
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008da0:	693b      	ldr	r3, [r7, #16]
 8008da2:	015a      	lsls	r2, r3, #5
 8008da4:	697b      	ldr	r3, [r7, #20]
 8008da6:	4413      	add	r3, r2
 8008da8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008dac:	691b      	ldr	r3, [r3, #16]
 8008dae:	693a      	ldr	r2, [r7, #16]
 8008db0:	0151      	lsls	r1, r2, #5
 8008db2:	697a      	ldr	r2, [r7, #20]
 8008db4:	440a      	add	r2, r1
 8008db6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008dba:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008dbe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008dc0:	693b      	ldr	r3, [r7, #16]
 8008dc2:	015a      	lsls	r2, r3, #5
 8008dc4:	697b      	ldr	r3, [r7, #20]
 8008dc6:	4413      	add	r3, r2
 8008dc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008dcc:	691a      	ldr	r2, [r3, #16]
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	695b      	ldr	r3, [r3, #20]
 8008dd2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008dd6:	6939      	ldr	r1, [r7, #16]
 8008dd8:	0148      	lsls	r0, r1, #5
 8008dda:	6979      	ldr	r1, [r7, #20]
 8008ddc:	4401      	add	r1, r0
 8008dde:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008de2:	4313      	orrs	r3, r2
 8008de4:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008de6:	79fb      	ldrb	r3, [r7, #7]
 8008de8:	2b01      	cmp	r3, #1
 8008dea:	d11e      	bne.n	8008e2a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008dec:	68bb      	ldr	r3, [r7, #8]
 8008dee:	691b      	ldr	r3, [r3, #16]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d009      	beq.n	8008e08 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008df4:	693b      	ldr	r3, [r7, #16]
 8008df6:	015a      	lsls	r2, r3, #5
 8008df8:	697b      	ldr	r3, [r7, #20]
 8008dfa:	4413      	add	r3, r2
 8008dfc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e00:	461a      	mov	r2, r3
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	691b      	ldr	r3, [r3, #16]
 8008e06:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008e08:	693b      	ldr	r3, [r7, #16]
 8008e0a:	015a      	lsls	r2, r3, #5
 8008e0c:	697b      	ldr	r3, [r7, #20]
 8008e0e:	4413      	add	r3, r2
 8008e10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	693a      	ldr	r2, [r7, #16]
 8008e18:	0151      	lsls	r1, r2, #5
 8008e1a:	697a      	ldr	r2, [r7, #20]
 8008e1c:	440a      	add	r2, r1
 8008e1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e22:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008e26:	6013      	str	r3, [r2, #0]
 8008e28:	e092      	b.n	8008f50 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008e2a:	693b      	ldr	r3, [r7, #16]
 8008e2c:	015a      	lsls	r2, r3, #5
 8008e2e:	697b      	ldr	r3, [r7, #20]
 8008e30:	4413      	add	r3, r2
 8008e32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	693a      	ldr	r2, [r7, #16]
 8008e3a:	0151      	lsls	r1, r2, #5
 8008e3c:	697a      	ldr	r2, [r7, #20]
 8008e3e:	440a      	add	r2, r1
 8008e40:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e44:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008e48:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8008e4a:	68bb      	ldr	r3, [r7, #8]
 8008e4c:	695b      	ldr	r3, [r3, #20]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d07e      	beq.n	8008f50 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008e52:	697b      	ldr	r3, [r7, #20]
 8008e54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008e5a:	68bb      	ldr	r3, [r7, #8]
 8008e5c:	781b      	ldrb	r3, [r3, #0]
 8008e5e:	f003 030f 	and.w	r3, r3, #15
 8008e62:	2101      	movs	r1, #1
 8008e64:	fa01 f303 	lsl.w	r3, r1, r3
 8008e68:	6979      	ldr	r1, [r7, #20]
 8008e6a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008e6e:	4313      	orrs	r3, r2
 8008e70:	634b      	str	r3, [r1, #52]	; 0x34
 8008e72:	e06d      	b.n	8008f50 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008e74:	693b      	ldr	r3, [r7, #16]
 8008e76:	015a      	lsls	r2, r3, #5
 8008e78:	697b      	ldr	r3, [r7, #20]
 8008e7a:	4413      	add	r3, r2
 8008e7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e80:	691b      	ldr	r3, [r3, #16]
 8008e82:	693a      	ldr	r2, [r7, #16]
 8008e84:	0151      	lsls	r1, r2, #5
 8008e86:	697a      	ldr	r2, [r7, #20]
 8008e88:	440a      	add	r2, r1
 8008e8a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e8e:	0cdb      	lsrs	r3, r3, #19
 8008e90:	04db      	lsls	r3, r3, #19
 8008e92:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008e94:	693b      	ldr	r3, [r7, #16]
 8008e96:	015a      	lsls	r2, r3, #5
 8008e98:	697b      	ldr	r3, [r7, #20]
 8008e9a:	4413      	add	r3, r2
 8008e9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ea0:	691b      	ldr	r3, [r3, #16]
 8008ea2:	693a      	ldr	r2, [r7, #16]
 8008ea4:	0151      	lsls	r1, r2, #5
 8008ea6:	697a      	ldr	r2, [r7, #20]
 8008ea8:	440a      	add	r2, r1
 8008eaa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008eae:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008eb2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008eb6:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8008eb8:	68bb      	ldr	r3, [r7, #8]
 8008eba:	695b      	ldr	r3, [r3, #20]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d003      	beq.n	8008ec8 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8008ec0:	68bb      	ldr	r3, [r7, #8]
 8008ec2:	689a      	ldr	r2, [r3, #8]
 8008ec4:	68bb      	ldr	r3, [r7, #8]
 8008ec6:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008ec8:	693b      	ldr	r3, [r7, #16]
 8008eca:	015a      	lsls	r2, r3, #5
 8008ecc:	697b      	ldr	r3, [r7, #20]
 8008ece:	4413      	add	r3, r2
 8008ed0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ed4:	691b      	ldr	r3, [r3, #16]
 8008ed6:	693a      	ldr	r2, [r7, #16]
 8008ed8:	0151      	lsls	r1, r2, #5
 8008eda:	697a      	ldr	r2, [r7, #20]
 8008edc:	440a      	add	r2, r1
 8008ede:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ee2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008ee6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8008ee8:	693b      	ldr	r3, [r7, #16]
 8008eea:	015a      	lsls	r2, r3, #5
 8008eec:	697b      	ldr	r3, [r7, #20]
 8008eee:	4413      	add	r3, r2
 8008ef0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ef4:	691a      	ldr	r2, [r3, #16]
 8008ef6:	68bb      	ldr	r3, [r7, #8]
 8008ef8:	689b      	ldr	r3, [r3, #8]
 8008efa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008efe:	6939      	ldr	r1, [r7, #16]
 8008f00:	0148      	lsls	r0, r1, #5
 8008f02:	6979      	ldr	r1, [r7, #20]
 8008f04:	4401      	add	r1, r0
 8008f06:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008f0a:	4313      	orrs	r3, r2
 8008f0c:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8008f0e:	79fb      	ldrb	r3, [r7, #7]
 8008f10:	2b01      	cmp	r3, #1
 8008f12:	d10d      	bne.n	8008f30 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008f14:	68bb      	ldr	r3, [r7, #8]
 8008f16:	68db      	ldr	r3, [r3, #12]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d009      	beq.n	8008f30 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008f1c:	68bb      	ldr	r3, [r7, #8]
 8008f1e:	68d9      	ldr	r1, [r3, #12]
 8008f20:	693b      	ldr	r3, [r7, #16]
 8008f22:	015a      	lsls	r2, r3, #5
 8008f24:	697b      	ldr	r3, [r7, #20]
 8008f26:	4413      	add	r3, r2
 8008f28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f2c:	460a      	mov	r2, r1
 8008f2e:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008f30:	693b      	ldr	r3, [r7, #16]
 8008f32:	015a      	lsls	r2, r3, #5
 8008f34:	697b      	ldr	r3, [r7, #20]
 8008f36:	4413      	add	r3, r2
 8008f38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	693a      	ldr	r2, [r7, #16]
 8008f40:	0151      	lsls	r1, r2, #5
 8008f42:	697a      	ldr	r2, [r7, #20]
 8008f44:	440a      	add	r2, r1
 8008f46:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008f4a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008f4e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008f50:	2300      	movs	r3, #0
}
 8008f52:	4618      	mov	r0, r3
 8008f54:	371c      	adds	r7, #28
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bc80      	pop	{r7}
 8008f5a:	4770      	bx	lr

08008f5c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	b089      	sub	sp, #36	; 0x24
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	60f8      	str	r0, [r7, #12]
 8008f64:	60b9      	str	r1, [r7, #8]
 8008f66:	4611      	mov	r1, r2
 8008f68:	461a      	mov	r2, r3
 8008f6a:	460b      	mov	r3, r1
 8008f6c:	71fb      	strb	r3, [r7, #7]
 8008f6e:	4613      	mov	r3, r2
 8008f70:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008f7a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d123      	bne.n	8008fca <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008f82:	88bb      	ldrh	r3, [r7, #4]
 8008f84:	3303      	adds	r3, #3
 8008f86:	089b      	lsrs	r3, r3, #2
 8008f88:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	61bb      	str	r3, [r7, #24]
 8008f8e:	e018      	b.n	8008fc2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008f90:	79fb      	ldrb	r3, [r7, #7]
 8008f92:	031a      	lsls	r2, r3, #12
 8008f94:	697b      	ldr	r3, [r7, #20]
 8008f96:	4413      	add	r3, r2
 8008f98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008f9c:	461a      	mov	r2, r3
 8008f9e:	69fb      	ldr	r3, [r7, #28]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008fa4:	69fb      	ldr	r3, [r7, #28]
 8008fa6:	3301      	adds	r3, #1
 8008fa8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008faa:	69fb      	ldr	r3, [r7, #28]
 8008fac:	3301      	adds	r3, #1
 8008fae:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008fb0:	69fb      	ldr	r3, [r7, #28]
 8008fb2:	3301      	adds	r3, #1
 8008fb4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008fb6:	69fb      	ldr	r3, [r7, #28]
 8008fb8:	3301      	adds	r3, #1
 8008fba:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008fbc:	69bb      	ldr	r3, [r7, #24]
 8008fbe:	3301      	adds	r3, #1
 8008fc0:	61bb      	str	r3, [r7, #24]
 8008fc2:	69ba      	ldr	r2, [r7, #24]
 8008fc4:	693b      	ldr	r3, [r7, #16]
 8008fc6:	429a      	cmp	r2, r3
 8008fc8:	d3e2      	bcc.n	8008f90 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008fca:	2300      	movs	r3, #0
}
 8008fcc:	4618      	mov	r0, r3
 8008fce:	3724      	adds	r7, #36	; 0x24
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	bc80      	pop	{r7}
 8008fd4:	4770      	bx	lr

08008fd6 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008fd6:	b480      	push	{r7}
 8008fd8:	b08b      	sub	sp, #44	; 0x2c
 8008fda:	af00      	add	r7, sp, #0
 8008fdc:	60f8      	str	r0, [r7, #12]
 8008fde:	60b9      	str	r1, [r7, #8]
 8008fe0:	4613      	mov	r3, r2
 8008fe2:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008fe8:	68bb      	ldr	r3, [r7, #8]
 8008fea:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008fec:	88fb      	ldrh	r3, [r7, #6]
 8008fee:	089b      	lsrs	r3, r3, #2
 8008ff0:	b29b      	uxth	r3, r3
 8008ff2:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008ff4:	88fb      	ldrh	r3, [r7, #6]
 8008ff6:	f003 0303 	and.w	r3, r3, #3
 8008ffa:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	623b      	str	r3, [r7, #32]
 8009000:	e014      	b.n	800902c <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009002:	69bb      	ldr	r3, [r7, #24]
 8009004:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009008:	681a      	ldr	r2, [r3, #0]
 800900a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800900c:	601a      	str	r2, [r3, #0]
    pDest++;
 800900e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009010:	3301      	adds	r3, #1
 8009012:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009016:	3301      	adds	r3, #1
 8009018:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800901a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800901c:	3301      	adds	r3, #1
 800901e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009022:	3301      	adds	r3, #1
 8009024:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8009026:	6a3b      	ldr	r3, [r7, #32]
 8009028:	3301      	adds	r3, #1
 800902a:	623b      	str	r3, [r7, #32]
 800902c:	6a3a      	ldr	r2, [r7, #32]
 800902e:	697b      	ldr	r3, [r7, #20]
 8009030:	429a      	cmp	r2, r3
 8009032:	d3e6      	bcc.n	8009002 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009034:	8bfb      	ldrh	r3, [r7, #30]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d01e      	beq.n	8009078 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800903a:	2300      	movs	r3, #0
 800903c:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800903e:	69bb      	ldr	r3, [r7, #24]
 8009040:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009044:	461a      	mov	r2, r3
 8009046:	f107 0310 	add.w	r3, r7, #16
 800904a:	6812      	ldr	r2, [r2, #0]
 800904c:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800904e:	693a      	ldr	r2, [r7, #16]
 8009050:	6a3b      	ldr	r3, [r7, #32]
 8009052:	b2db      	uxtb	r3, r3
 8009054:	00db      	lsls	r3, r3, #3
 8009056:	fa22 f303 	lsr.w	r3, r2, r3
 800905a:	b2da      	uxtb	r2, r3
 800905c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800905e:	701a      	strb	r2, [r3, #0]
      i++;
 8009060:	6a3b      	ldr	r3, [r7, #32]
 8009062:	3301      	adds	r3, #1
 8009064:	623b      	str	r3, [r7, #32]
      pDest++;
 8009066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009068:	3301      	adds	r3, #1
 800906a:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800906c:	8bfb      	ldrh	r3, [r7, #30]
 800906e:	3b01      	subs	r3, #1
 8009070:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009072:	8bfb      	ldrh	r3, [r7, #30]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d1ea      	bne.n	800904e <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800907a:	4618      	mov	r0, r3
 800907c:	372c      	adds	r7, #44	; 0x2c
 800907e:	46bd      	mov	sp, r7
 8009080:	bc80      	pop	{r7}
 8009082:	4770      	bx	lr

08009084 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009084:	b480      	push	{r7}
 8009086:	b085      	sub	sp, #20
 8009088:	af00      	add	r7, sp, #0
 800908a:	6078      	str	r0, [r7, #4]
 800908c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	781b      	ldrb	r3, [r3, #0]
 8009096:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	785b      	ldrb	r3, [r3, #1]
 800909c:	2b01      	cmp	r3, #1
 800909e:	d12c      	bne.n	80090fa <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80090a0:	68bb      	ldr	r3, [r7, #8]
 80090a2:	015a      	lsls	r2, r3, #5
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	4413      	add	r3, r2
 80090a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	db12      	blt.n	80090d8 <USB_EPSetStall+0x54>
 80090b2:	68bb      	ldr	r3, [r7, #8]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d00f      	beq.n	80090d8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80090b8:	68bb      	ldr	r3, [r7, #8]
 80090ba:	015a      	lsls	r2, r3, #5
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	4413      	add	r3, r2
 80090c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	68ba      	ldr	r2, [r7, #8]
 80090c8:	0151      	lsls	r1, r2, #5
 80090ca:	68fa      	ldr	r2, [r7, #12]
 80090cc:	440a      	add	r2, r1
 80090ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80090d2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80090d6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80090d8:	68bb      	ldr	r3, [r7, #8]
 80090da:	015a      	lsls	r2, r3, #5
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	4413      	add	r3, r2
 80090e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	68ba      	ldr	r2, [r7, #8]
 80090e8:	0151      	lsls	r1, r2, #5
 80090ea:	68fa      	ldr	r2, [r7, #12]
 80090ec:	440a      	add	r2, r1
 80090ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80090f2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80090f6:	6013      	str	r3, [r2, #0]
 80090f8:	e02b      	b.n	8009152 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80090fa:	68bb      	ldr	r3, [r7, #8]
 80090fc:	015a      	lsls	r2, r3, #5
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	4413      	add	r3, r2
 8009102:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	2b00      	cmp	r3, #0
 800910a:	db12      	blt.n	8009132 <USB_EPSetStall+0xae>
 800910c:	68bb      	ldr	r3, [r7, #8]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d00f      	beq.n	8009132 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009112:	68bb      	ldr	r3, [r7, #8]
 8009114:	015a      	lsls	r2, r3, #5
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	4413      	add	r3, r2
 800911a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	68ba      	ldr	r2, [r7, #8]
 8009122:	0151      	lsls	r1, r2, #5
 8009124:	68fa      	ldr	r2, [r7, #12]
 8009126:	440a      	add	r2, r1
 8009128:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800912c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009130:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	015a      	lsls	r2, r3, #5
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	4413      	add	r3, r2
 800913a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	68ba      	ldr	r2, [r7, #8]
 8009142:	0151      	lsls	r1, r2, #5
 8009144:	68fa      	ldr	r2, [r7, #12]
 8009146:	440a      	add	r2, r1
 8009148:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800914c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009150:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009152:	2300      	movs	r3, #0
}
 8009154:	4618      	mov	r0, r3
 8009156:	3714      	adds	r7, #20
 8009158:	46bd      	mov	sp, r7
 800915a:	bc80      	pop	{r7}
 800915c:	4770      	bx	lr

0800915e <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800915e:	b480      	push	{r7}
 8009160:	b085      	sub	sp, #20
 8009162:	af00      	add	r7, sp, #0
 8009164:	6078      	str	r0, [r7, #4]
 8009166:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	781b      	ldrb	r3, [r3, #0]
 8009170:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009172:	683b      	ldr	r3, [r7, #0]
 8009174:	785b      	ldrb	r3, [r3, #1]
 8009176:	2b01      	cmp	r3, #1
 8009178:	d128      	bne.n	80091cc <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800917a:	68bb      	ldr	r3, [r7, #8]
 800917c:	015a      	lsls	r2, r3, #5
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	4413      	add	r3, r2
 8009182:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	68ba      	ldr	r2, [r7, #8]
 800918a:	0151      	lsls	r1, r2, #5
 800918c:	68fa      	ldr	r2, [r7, #12]
 800918e:	440a      	add	r2, r1
 8009190:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009194:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009198:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	78db      	ldrb	r3, [r3, #3]
 800919e:	2b03      	cmp	r3, #3
 80091a0:	d003      	beq.n	80091aa <USB_EPClearStall+0x4c>
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	78db      	ldrb	r3, [r3, #3]
 80091a6:	2b02      	cmp	r3, #2
 80091a8:	d138      	bne.n	800921c <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80091aa:	68bb      	ldr	r3, [r7, #8]
 80091ac:	015a      	lsls	r2, r3, #5
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	4413      	add	r3, r2
 80091b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	68ba      	ldr	r2, [r7, #8]
 80091ba:	0151      	lsls	r1, r2, #5
 80091bc:	68fa      	ldr	r2, [r7, #12]
 80091be:	440a      	add	r2, r1
 80091c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80091c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80091c8:	6013      	str	r3, [r2, #0]
 80091ca:	e027      	b.n	800921c <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	015a      	lsls	r2, r3, #5
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	4413      	add	r3, r2
 80091d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	68ba      	ldr	r2, [r7, #8]
 80091dc:	0151      	lsls	r1, r2, #5
 80091de:	68fa      	ldr	r2, [r7, #12]
 80091e0:	440a      	add	r2, r1
 80091e2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80091e6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80091ea:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	78db      	ldrb	r3, [r3, #3]
 80091f0:	2b03      	cmp	r3, #3
 80091f2:	d003      	beq.n	80091fc <USB_EPClearStall+0x9e>
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	78db      	ldrb	r3, [r3, #3]
 80091f8:	2b02      	cmp	r3, #2
 80091fa:	d10f      	bne.n	800921c <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80091fc:	68bb      	ldr	r3, [r7, #8]
 80091fe:	015a      	lsls	r2, r3, #5
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	4413      	add	r3, r2
 8009204:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	68ba      	ldr	r2, [r7, #8]
 800920c:	0151      	lsls	r1, r2, #5
 800920e:	68fa      	ldr	r2, [r7, #12]
 8009210:	440a      	add	r2, r1
 8009212:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009216:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800921a:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800921c:	2300      	movs	r3, #0
}
 800921e:	4618      	mov	r0, r3
 8009220:	3714      	adds	r7, #20
 8009222:	46bd      	mov	sp, r7
 8009224:	bc80      	pop	{r7}
 8009226:	4770      	bx	lr

08009228 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009228:	b480      	push	{r7}
 800922a:	b085      	sub	sp, #20
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
 8009230:	460b      	mov	r3, r1
 8009232:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	68fa      	ldr	r2, [r7, #12]
 8009242:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009246:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800924a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009252:	681a      	ldr	r2, [r3, #0]
 8009254:	78fb      	ldrb	r3, [r7, #3]
 8009256:	011b      	lsls	r3, r3, #4
 8009258:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800925c:	68f9      	ldr	r1, [r7, #12]
 800925e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009262:	4313      	orrs	r3, r2
 8009264:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009266:	2300      	movs	r3, #0
}
 8009268:	4618      	mov	r0, r3
 800926a:	3714      	adds	r7, #20
 800926c:	46bd      	mov	sp, r7
 800926e:	bc80      	pop	{r7}
 8009270:	4770      	bx	lr

08009272 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009272:	b480      	push	{r7}
 8009274:	b085      	sub	sp, #20
 8009276:	af00      	add	r7, sp, #0
 8009278:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	68fa      	ldr	r2, [r7, #12]
 8009288:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800928c:	f023 0303 	bic.w	r3, r3, #3
 8009290:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009298:	685b      	ldr	r3, [r3, #4]
 800929a:	68fa      	ldr	r2, [r7, #12]
 800929c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80092a0:	f023 0302 	bic.w	r3, r3, #2
 80092a4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80092a6:	2300      	movs	r3, #0
}
 80092a8:	4618      	mov	r0, r3
 80092aa:	3714      	adds	r7, #20
 80092ac:	46bd      	mov	sp, r7
 80092ae:	bc80      	pop	{r7}
 80092b0:	4770      	bx	lr

080092b2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80092b2:	b480      	push	{r7}
 80092b4:	b085      	sub	sp, #20
 80092b6:	af00      	add	r7, sp, #0
 80092b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	68fa      	ldr	r2, [r7, #12]
 80092c8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80092cc:	f023 0303 	bic.w	r3, r3, #3
 80092d0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092d8:	685b      	ldr	r3, [r3, #4]
 80092da:	68fa      	ldr	r2, [r7, #12]
 80092dc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80092e0:	f043 0302 	orr.w	r3, r3, #2
 80092e4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80092e6:	2300      	movs	r3, #0
}
 80092e8:	4618      	mov	r0, r3
 80092ea:	3714      	adds	r7, #20
 80092ec:	46bd      	mov	sp, r7
 80092ee:	bc80      	pop	{r7}
 80092f0:	4770      	bx	lr

080092f2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80092f2:	b480      	push	{r7}
 80092f4:	b085      	sub	sp, #20
 80092f6:	af00      	add	r7, sp, #0
 80092f8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	695b      	ldr	r3, [r3, #20]
 80092fe:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	699b      	ldr	r3, [r3, #24]
 8009304:	68fa      	ldr	r2, [r7, #12]
 8009306:	4013      	ands	r3, r2
 8009308:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800930a:	68fb      	ldr	r3, [r7, #12]
}
 800930c:	4618      	mov	r0, r3
 800930e:	3714      	adds	r7, #20
 8009310:	46bd      	mov	sp, r7
 8009312:	bc80      	pop	{r7}
 8009314:	4770      	bx	lr

08009316 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009316:	b480      	push	{r7}
 8009318:	b085      	sub	sp, #20
 800931a:	af00      	add	r7, sp, #0
 800931c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009328:	699b      	ldr	r3, [r3, #24]
 800932a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009332:	69db      	ldr	r3, [r3, #28]
 8009334:	68ba      	ldr	r2, [r7, #8]
 8009336:	4013      	ands	r3, r2
 8009338:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800933a:	68bb      	ldr	r3, [r7, #8]
 800933c:	0c1b      	lsrs	r3, r3, #16
}
 800933e:	4618      	mov	r0, r3
 8009340:	3714      	adds	r7, #20
 8009342:	46bd      	mov	sp, r7
 8009344:	bc80      	pop	{r7}
 8009346:	4770      	bx	lr

08009348 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009348:	b480      	push	{r7}
 800934a:	b085      	sub	sp, #20
 800934c:	af00      	add	r7, sp, #0
 800934e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800935a:	699b      	ldr	r3, [r3, #24]
 800935c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009364:	69db      	ldr	r3, [r3, #28]
 8009366:	68ba      	ldr	r2, [r7, #8]
 8009368:	4013      	ands	r3, r2
 800936a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800936c:	68bb      	ldr	r3, [r7, #8]
 800936e:	b29b      	uxth	r3, r3
}
 8009370:	4618      	mov	r0, r3
 8009372:	3714      	adds	r7, #20
 8009374:	46bd      	mov	sp, r7
 8009376:	bc80      	pop	{r7}
 8009378:	4770      	bx	lr

0800937a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800937a:	b480      	push	{r7}
 800937c:	b085      	sub	sp, #20
 800937e:	af00      	add	r7, sp, #0
 8009380:	6078      	str	r0, [r7, #4]
 8009382:	460b      	mov	r3, r1
 8009384:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800938a:	78fb      	ldrb	r3, [r7, #3]
 800938c:	015a      	lsls	r2, r3, #5
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	4413      	add	r3, r2
 8009392:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009396:	689b      	ldr	r3, [r3, #8]
 8009398:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093a0:	695b      	ldr	r3, [r3, #20]
 80093a2:	68ba      	ldr	r2, [r7, #8]
 80093a4:	4013      	ands	r3, r2
 80093a6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80093a8:	68bb      	ldr	r3, [r7, #8]
}
 80093aa:	4618      	mov	r0, r3
 80093ac:	3714      	adds	r7, #20
 80093ae:	46bd      	mov	sp, r7
 80093b0:	bc80      	pop	{r7}
 80093b2:	4770      	bx	lr

080093b4 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80093b4:	b480      	push	{r7}
 80093b6:	b087      	sub	sp, #28
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
 80093bc:	460b      	mov	r3, r1
 80093be:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80093c4:	697b      	ldr	r3, [r7, #20]
 80093c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093ca:	691b      	ldr	r3, [r3, #16]
 80093cc:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80093ce:	697b      	ldr	r3, [r7, #20]
 80093d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093d6:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80093d8:	78fb      	ldrb	r3, [r7, #3]
 80093da:	f003 030f 	and.w	r3, r3, #15
 80093de:	68fa      	ldr	r2, [r7, #12]
 80093e0:	fa22 f303 	lsr.w	r3, r2, r3
 80093e4:	01db      	lsls	r3, r3, #7
 80093e6:	b2db      	uxtb	r3, r3
 80093e8:	693a      	ldr	r2, [r7, #16]
 80093ea:	4313      	orrs	r3, r2
 80093ec:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80093ee:	78fb      	ldrb	r3, [r7, #3]
 80093f0:	015a      	lsls	r2, r3, #5
 80093f2:	697b      	ldr	r3, [r7, #20]
 80093f4:	4413      	add	r3, r2
 80093f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093fa:	689b      	ldr	r3, [r3, #8]
 80093fc:	693a      	ldr	r2, [r7, #16]
 80093fe:	4013      	ands	r3, r2
 8009400:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009402:	68bb      	ldr	r3, [r7, #8]
}
 8009404:	4618      	mov	r0, r3
 8009406:	371c      	adds	r7, #28
 8009408:	46bd      	mov	sp, r7
 800940a:	bc80      	pop	{r7}
 800940c:	4770      	bx	lr

0800940e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800940e:	b480      	push	{r7}
 8009410:	b083      	sub	sp, #12
 8009412:	af00      	add	r7, sp, #0
 8009414:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	695b      	ldr	r3, [r3, #20]
 800941a:	f003 0301 	and.w	r3, r3, #1
}
 800941e:	4618      	mov	r0, r3
 8009420:	370c      	adds	r7, #12
 8009422:	46bd      	mov	sp, r7
 8009424:	bc80      	pop	{r7}
 8009426:	4770      	bx	lr

08009428 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8009428:	b480      	push	{r7}
 800942a:	b085      	sub	sp, #20
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	68fa      	ldr	r2, [r7, #12]
 800943e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009442:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009446:	f023 0307 	bic.w	r3, r3, #7
 800944a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009452:	685b      	ldr	r3, [r3, #4]
 8009454:	68fa      	ldr	r2, [r7, #12]
 8009456:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800945a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800945e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009460:	2300      	movs	r3, #0
}
 8009462:	4618      	mov	r0, r3
 8009464:	3714      	adds	r7, #20
 8009466:	46bd      	mov	sp, r7
 8009468:	bc80      	pop	{r7}
 800946a:	4770      	bx	lr

0800946c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800946c:	b480      	push	{r7}
 800946e:	b087      	sub	sp, #28
 8009470:	af00      	add	r7, sp, #0
 8009472:	60f8      	str	r0, [r7, #12]
 8009474:	460b      	mov	r3, r1
 8009476:	607a      	str	r2, [r7, #4]
 8009478:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	333c      	adds	r3, #60	; 0x3c
 8009482:	3304      	adds	r3, #4
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009488:	693b      	ldr	r3, [r7, #16]
 800948a:	4a25      	ldr	r2, [pc, #148]	; (8009520 <USB_EP0_OutStart+0xb4>)
 800948c:	4293      	cmp	r3, r2
 800948e:	d90a      	bls.n	80094a6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009490:	697b      	ldr	r3, [r7, #20]
 8009492:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800949c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80094a0:	d101      	bne.n	80094a6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80094a2:	2300      	movs	r3, #0
 80094a4:	e037      	b.n	8009516 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80094a6:	697b      	ldr	r3, [r7, #20]
 80094a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094ac:	461a      	mov	r2, r3
 80094ae:	2300      	movs	r3, #0
 80094b0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80094b2:	697b      	ldr	r3, [r7, #20]
 80094b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094b8:	691b      	ldr	r3, [r3, #16]
 80094ba:	697a      	ldr	r2, [r7, #20]
 80094bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80094c0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80094c4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80094c6:	697b      	ldr	r3, [r7, #20]
 80094c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094cc:	691b      	ldr	r3, [r3, #16]
 80094ce:	697a      	ldr	r2, [r7, #20]
 80094d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80094d4:	f043 0318 	orr.w	r3, r3, #24
 80094d8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80094da:	697b      	ldr	r3, [r7, #20]
 80094dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094e0:	691b      	ldr	r3, [r3, #16]
 80094e2:	697a      	ldr	r2, [r7, #20]
 80094e4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80094e8:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80094ec:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80094ee:	7afb      	ldrb	r3, [r7, #11]
 80094f0:	2b01      	cmp	r3, #1
 80094f2:	d10f      	bne.n	8009514 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80094f4:	697b      	ldr	r3, [r7, #20]
 80094f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094fa:	461a      	mov	r2, r3
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009500:	697b      	ldr	r3, [r7, #20]
 8009502:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	697a      	ldr	r2, [r7, #20]
 800950a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800950e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8009512:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009514:	2300      	movs	r3, #0
}
 8009516:	4618      	mov	r0, r3
 8009518:	371c      	adds	r7, #28
 800951a:	46bd      	mov	sp, r7
 800951c:	bc80      	pop	{r7}
 800951e:	4770      	bx	lr
 8009520:	4f54300a 	.word	0x4f54300a

08009524 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009524:	b480      	push	{r7}
 8009526:	b085      	sub	sp, #20
 8009528:	af00      	add	r7, sp, #0
 800952a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800952c:	2300      	movs	r3, #0
 800952e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	3301      	adds	r3, #1
 8009534:	60fb      	str	r3, [r7, #12]
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	4a12      	ldr	r2, [pc, #72]	; (8009584 <USB_CoreReset+0x60>)
 800953a:	4293      	cmp	r3, r2
 800953c:	d901      	bls.n	8009542 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800953e:	2303      	movs	r3, #3
 8009540:	e01b      	b.n	800957a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	691b      	ldr	r3, [r3, #16]
 8009546:	2b00      	cmp	r3, #0
 8009548:	daf2      	bge.n	8009530 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800954a:	2300      	movs	r3, #0
 800954c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	691b      	ldr	r3, [r3, #16]
 8009552:	f043 0201 	orr.w	r2, r3, #1
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	3301      	adds	r3, #1
 800955e:	60fb      	str	r3, [r7, #12]
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	4a08      	ldr	r2, [pc, #32]	; (8009584 <USB_CoreReset+0x60>)
 8009564:	4293      	cmp	r3, r2
 8009566:	d901      	bls.n	800956c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009568:	2303      	movs	r3, #3
 800956a:	e006      	b.n	800957a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	691b      	ldr	r3, [r3, #16]
 8009570:	f003 0301 	and.w	r3, r3, #1
 8009574:	2b01      	cmp	r3, #1
 8009576:	d0f0      	beq.n	800955a <USB_CoreReset+0x36>

  return HAL_OK;
 8009578:	2300      	movs	r3, #0
}
 800957a:	4618      	mov	r0, r3
 800957c:	3714      	adds	r7, #20
 800957e:	46bd      	mov	sp, r7
 8009580:	bc80      	pop	{r7}
 8009582:	4770      	bx	lr
 8009584:	00030d40 	.word	0x00030d40

08009588 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b084      	sub	sp, #16
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
 8009590:	460b      	mov	r3, r1
 8009592:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009594:	2300      	movs	r3, #0
 8009596:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	7c1b      	ldrb	r3, [r3, #16]
 800959c:	2b00      	cmp	r3, #0
 800959e:	d115      	bne.n	80095cc <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80095a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80095a4:	2202      	movs	r2, #2
 80095a6:	2181      	movs	r1, #129	; 0x81
 80095a8:	6878      	ldr	r0, [r7, #4]
 80095aa:	f001 ffa8 	bl	800b4fe <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2201      	movs	r2, #1
 80095b2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80095b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80095b8:	2202      	movs	r2, #2
 80095ba:	2101      	movs	r1, #1
 80095bc:	6878      	ldr	r0, [r7, #4]
 80095be:	f001 ff9e 	bl	800b4fe <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	2201      	movs	r2, #1
 80095c6:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 80095ca:	e012      	b.n	80095f2 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80095cc:	2340      	movs	r3, #64	; 0x40
 80095ce:	2202      	movs	r2, #2
 80095d0:	2181      	movs	r1, #129	; 0x81
 80095d2:	6878      	ldr	r0, [r7, #4]
 80095d4:	f001 ff93 	bl	800b4fe <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2201      	movs	r2, #1
 80095dc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80095de:	2340      	movs	r3, #64	; 0x40
 80095e0:	2202      	movs	r2, #2
 80095e2:	2101      	movs	r1, #1
 80095e4:	6878      	ldr	r0, [r7, #4]
 80095e6:	f001 ff8a 	bl	800b4fe <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	2201      	movs	r2, #1
 80095ee:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80095f2:	2308      	movs	r3, #8
 80095f4:	2203      	movs	r2, #3
 80095f6:	2182      	movs	r1, #130	; 0x82
 80095f8:	6878      	ldr	r0, [r7, #4]
 80095fa:	f001 ff80 	bl	800b4fe <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	2201      	movs	r2, #1
 8009602:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009604:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8009608:	f008 fd3c 	bl	8012084 <malloc>
 800960c:	4603      	mov	r3, r0
 800960e:	461a      	mov	r2, r3
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800961c:	2b00      	cmp	r3, #0
 800961e:	d102      	bne.n	8009626 <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 8009620:	2301      	movs	r3, #1
 8009622:	73fb      	strb	r3, [r7, #15]
 8009624:	e026      	b.n	8009674 <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800962c:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8009638:	68bb      	ldr	r3, [r7, #8]
 800963a:	2200      	movs	r2, #0
 800963c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	2200      	movs	r2, #0
 8009644:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	7c1b      	ldrb	r3, [r3, #16]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d109      	bne.n	8009664 <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009656:	f44f 7300 	mov.w	r3, #512	; 0x200
 800965a:	2101      	movs	r1, #1
 800965c:	6878      	ldr	r0, [r7, #4]
 800965e:	f002 f83e 	bl	800b6de <USBD_LL_PrepareReceive>
 8009662:	e007      	b.n	8009674 <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009664:	68bb      	ldr	r3, [r7, #8]
 8009666:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800966a:	2340      	movs	r3, #64	; 0x40
 800966c:	2101      	movs	r1, #1
 800966e:	6878      	ldr	r0, [r7, #4]
 8009670:	f002 f835 	bl	800b6de <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8009674:	7bfb      	ldrb	r3, [r7, #15]
}
 8009676:	4618      	mov	r0, r3
 8009678:	3710      	adds	r7, #16
 800967a:	46bd      	mov	sp, r7
 800967c:	bd80      	pop	{r7, pc}

0800967e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800967e:	b580      	push	{r7, lr}
 8009680:	b084      	sub	sp, #16
 8009682:	af00      	add	r7, sp, #0
 8009684:	6078      	str	r0, [r7, #4]
 8009686:	460b      	mov	r3, r1
 8009688:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800968a:	2300      	movs	r3, #0
 800968c:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800968e:	2181      	movs	r1, #129	; 0x81
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f001 ff5a 	bl	800b54a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	2200      	movs	r2, #0
 800969a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800969c:	2101      	movs	r1, #1
 800969e:	6878      	ldr	r0, [r7, #4]
 80096a0:	f001 ff53 	bl	800b54a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	2200      	movs	r2, #0
 80096a8:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80096ac:	2182      	movs	r1, #130	; 0x82
 80096ae:	6878      	ldr	r0, [r7, #4]
 80096b0:	f001 ff4b 	bl	800b54a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2200      	movs	r2, #0
 80096b8:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d00e      	beq.n	80096e2 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80096ca:	685b      	ldr	r3, [r3, #4]
 80096cc:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096d4:	4618      	mov	r0, r3
 80096d6:	f008 fcdd 	bl	8012094 <free>
    pdev->pClassData = NULL;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2200      	movs	r2, #0
 80096de:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 80096e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80096e4:	4618      	mov	r0, r3
 80096e6:	3710      	adds	r7, #16
 80096e8:	46bd      	mov	sp, r7
 80096ea:	bd80      	pop	{r7, pc}

080096ec <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b086      	sub	sp, #24
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
 80096f4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096fc:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80096fe:	2300      	movs	r3, #0
 8009700:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8009702:	2300      	movs	r3, #0
 8009704:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8009706:	2300      	movs	r3, #0
 8009708:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800970a:	683b      	ldr	r3, [r7, #0]
 800970c:	781b      	ldrb	r3, [r3, #0]
 800970e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009712:	2b00      	cmp	r3, #0
 8009714:	d039      	beq.n	800978a <USBD_CDC_Setup+0x9e>
 8009716:	2b20      	cmp	r3, #32
 8009718:	d17f      	bne.n	800981a <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	88db      	ldrh	r3, [r3, #6]
 800971e:	2b00      	cmp	r3, #0
 8009720:	d029      	beq.n	8009776 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8009722:	683b      	ldr	r3, [r7, #0]
 8009724:	781b      	ldrb	r3, [r3, #0]
 8009726:	b25b      	sxtb	r3, r3
 8009728:	2b00      	cmp	r3, #0
 800972a:	da11      	bge.n	8009750 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009732:	689b      	ldr	r3, [r3, #8]
 8009734:	683a      	ldr	r2, [r7, #0]
 8009736:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8009738:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800973a:	683a      	ldr	r2, [r7, #0]
 800973c:	88d2      	ldrh	r2, [r2, #6]
 800973e:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8009740:	6939      	ldr	r1, [r7, #16]
 8009742:	683b      	ldr	r3, [r7, #0]
 8009744:	88db      	ldrh	r3, [r3, #6]
 8009746:	461a      	mov	r2, r3
 8009748:	6878      	ldr	r0, [r7, #4]
 800974a:	f001 fa42 	bl	800abd2 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800974e:	e06b      	b.n	8009828 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8009750:	683b      	ldr	r3, [r7, #0]
 8009752:	785a      	ldrb	r2, [r3, #1]
 8009754:	693b      	ldr	r3, [r7, #16]
 8009756:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	88db      	ldrh	r3, [r3, #6]
 800975e:	b2da      	uxtb	r2, r3
 8009760:	693b      	ldr	r3, [r7, #16]
 8009762:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8009766:	6939      	ldr	r1, [r7, #16]
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	88db      	ldrh	r3, [r3, #6]
 800976c:	461a      	mov	r2, r3
 800976e:	6878      	ldr	r0, [r7, #4]
 8009770:	f001 fa5d 	bl	800ac2e <USBD_CtlPrepareRx>
      break;
 8009774:	e058      	b.n	8009828 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800977c:	689b      	ldr	r3, [r3, #8]
 800977e:	683a      	ldr	r2, [r7, #0]
 8009780:	7850      	ldrb	r0, [r2, #1]
 8009782:	2200      	movs	r2, #0
 8009784:	6839      	ldr	r1, [r7, #0]
 8009786:	4798      	blx	r3
      break;
 8009788:	e04e      	b.n	8009828 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	785b      	ldrb	r3, [r3, #1]
 800978e:	2b0b      	cmp	r3, #11
 8009790:	d02e      	beq.n	80097f0 <USBD_CDC_Setup+0x104>
 8009792:	2b0b      	cmp	r3, #11
 8009794:	dc38      	bgt.n	8009808 <USBD_CDC_Setup+0x11c>
 8009796:	2b00      	cmp	r3, #0
 8009798:	d002      	beq.n	80097a0 <USBD_CDC_Setup+0xb4>
 800979a:	2b0a      	cmp	r3, #10
 800979c:	d014      	beq.n	80097c8 <USBD_CDC_Setup+0xdc>
 800979e:	e033      	b.n	8009808 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80097a6:	2b03      	cmp	r3, #3
 80097a8:	d107      	bne.n	80097ba <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80097aa:	f107 030c 	add.w	r3, r7, #12
 80097ae:	2202      	movs	r2, #2
 80097b0:	4619      	mov	r1, r3
 80097b2:	6878      	ldr	r0, [r7, #4]
 80097b4:	f001 fa0d 	bl	800abd2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80097b8:	e02e      	b.n	8009818 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80097ba:	6839      	ldr	r1, [r7, #0]
 80097bc:	6878      	ldr	r0, [r7, #4]
 80097be:	f001 f99e 	bl	800aafe <USBD_CtlError>
            ret = USBD_FAIL;
 80097c2:	2302      	movs	r3, #2
 80097c4:	75fb      	strb	r3, [r7, #23]
          break;
 80097c6:	e027      	b.n	8009818 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80097ce:	2b03      	cmp	r3, #3
 80097d0:	d107      	bne.n	80097e2 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 80097d2:	f107 030f 	add.w	r3, r7, #15
 80097d6:	2201      	movs	r2, #1
 80097d8:	4619      	mov	r1, r3
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	f001 f9f9 	bl	800abd2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80097e0:	e01a      	b.n	8009818 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80097e2:	6839      	ldr	r1, [r7, #0]
 80097e4:	6878      	ldr	r0, [r7, #4]
 80097e6:	f001 f98a 	bl	800aafe <USBD_CtlError>
            ret = USBD_FAIL;
 80097ea:	2302      	movs	r3, #2
 80097ec:	75fb      	strb	r3, [r7, #23]
          break;
 80097ee:	e013      	b.n	8009818 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80097f6:	2b03      	cmp	r3, #3
 80097f8:	d00d      	beq.n	8009816 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 80097fa:	6839      	ldr	r1, [r7, #0]
 80097fc:	6878      	ldr	r0, [r7, #4]
 80097fe:	f001 f97e 	bl	800aafe <USBD_CtlError>
            ret = USBD_FAIL;
 8009802:	2302      	movs	r3, #2
 8009804:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009806:	e006      	b.n	8009816 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8009808:	6839      	ldr	r1, [r7, #0]
 800980a:	6878      	ldr	r0, [r7, #4]
 800980c:	f001 f977 	bl	800aafe <USBD_CtlError>
          ret = USBD_FAIL;
 8009810:	2302      	movs	r3, #2
 8009812:	75fb      	strb	r3, [r7, #23]
          break;
 8009814:	e000      	b.n	8009818 <USBD_CDC_Setup+0x12c>
          break;
 8009816:	bf00      	nop
      }
      break;
 8009818:	e006      	b.n	8009828 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800981a:	6839      	ldr	r1, [r7, #0]
 800981c:	6878      	ldr	r0, [r7, #4]
 800981e:	f001 f96e 	bl	800aafe <USBD_CtlError>
      ret = USBD_FAIL;
 8009822:	2302      	movs	r3, #2
 8009824:	75fb      	strb	r3, [r7, #23]
      break;
 8009826:	bf00      	nop
  }

  return ret;
 8009828:	7dfb      	ldrb	r3, [r7, #23]
}
 800982a:	4618      	mov	r0, r3
 800982c:	3718      	adds	r7, #24
 800982e:	46bd      	mov	sp, r7
 8009830:	bd80      	pop	{r7, pc}

08009832 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009832:	b580      	push	{r7, lr}
 8009834:	b084      	sub	sp, #16
 8009836:	af00      	add	r7, sp, #0
 8009838:	6078      	str	r0, [r7, #4]
 800983a:	460b      	mov	r3, r1
 800983c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009844:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800984c:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009854:	2b00      	cmp	r3, #0
 8009856:	d03a      	beq.n	80098ce <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8009858:	78fa      	ldrb	r2, [r7, #3]
 800985a:	6879      	ldr	r1, [r7, #4]
 800985c:	4613      	mov	r3, r2
 800985e:	009b      	lsls	r3, r3, #2
 8009860:	4413      	add	r3, r2
 8009862:	009b      	lsls	r3, r3, #2
 8009864:	440b      	add	r3, r1
 8009866:	331c      	adds	r3, #28
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d029      	beq.n	80098c2 <USBD_CDC_DataIn+0x90>
 800986e:	78fa      	ldrb	r2, [r7, #3]
 8009870:	6879      	ldr	r1, [r7, #4]
 8009872:	4613      	mov	r3, r2
 8009874:	009b      	lsls	r3, r3, #2
 8009876:	4413      	add	r3, r2
 8009878:	009b      	lsls	r3, r3, #2
 800987a:	440b      	add	r3, r1
 800987c:	331c      	adds	r3, #28
 800987e:	681a      	ldr	r2, [r3, #0]
 8009880:	78f9      	ldrb	r1, [r7, #3]
 8009882:	68b8      	ldr	r0, [r7, #8]
 8009884:	460b      	mov	r3, r1
 8009886:	00db      	lsls	r3, r3, #3
 8009888:	1a5b      	subs	r3, r3, r1
 800988a:	009b      	lsls	r3, r3, #2
 800988c:	4403      	add	r3, r0
 800988e:	3344      	adds	r3, #68	; 0x44
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	fbb2 f1f3 	udiv	r1, r2, r3
 8009896:	fb01 f303 	mul.w	r3, r1, r3
 800989a:	1ad3      	subs	r3, r2, r3
 800989c:	2b00      	cmp	r3, #0
 800989e:	d110      	bne.n	80098c2 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 80098a0:	78fa      	ldrb	r2, [r7, #3]
 80098a2:	6879      	ldr	r1, [r7, #4]
 80098a4:	4613      	mov	r3, r2
 80098a6:	009b      	lsls	r3, r3, #2
 80098a8:	4413      	add	r3, r2
 80098aa:	009b      	lsls	r3, r3, #2
 80098ac:	440b      	add	r3, r1
 80098ae:	331c      	adds	r3, #28
 80098b0:	2200      	movs	r2, #0
 80098b2:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80098b4:	78f9      	ldrb	r1, [r7, #3]
 80098b6:	2300      	movs	r3, #0
 80098b8:	2200      	movs	r2, #0
 80098ba:	6878      	ldr	r0, [r7, #4]
 80098bc:	f001 feec 	bl	800b698 <USBD_LL_Transmit>
 80098c0:	e003      	b.n	80098ca <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	2200      	movs	r2, #0
 80098c6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 80098ca:	2300      	movs	r3, #0
 80098cc:	e000      	b.n	80098d0 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 80098ce:	2302      	movs	r3, #2
  }
}
 80098d0:	4618      	mov	r0, r3
 80098d2:	3710      	adds	r7, #16
 80098d4:	46bd      	mov	sp, r7
 80098d6:	bd80      	pop	{r7, pc}

080098d8 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80098d8:	b580      	push	{r7, lr}
 80098da:	b084      	sub	sp, #16
 80098dc:	af00      	add	r7, sp, #0
 80098de:	6078      	str	r0, [r7, #4]
 80098e0:	460b      	mov	r3, r1
 80098e2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80098ea:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80098ec:	78fb      	ldrb	r3, [r7, #3]
 80098ee:	4619      	mov	r1, r3
 80098f0:	6878      	ldr	r0, [r7, #4]
 80098f2:	f001 ff17 	bl	800b724 <USBD_LL_GetRxDataSize>
 80098f6:	4602      	mov	r2, r0
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009904:	2b00      	cmp	r3, #0
 8009906:	d00d      	beq.n	8009924 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800990e:	68db      	ldr	r3, [r3, #12]
 8009910:	68fa      	ldr	r2, [r7, #12]
 8009912:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8009916:	68fa      	ldr	r2, [r7, #12]
 8009918:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800991c:	4611      	mov	r1, r2
 800991e:	4798      	blx	r3

    return USBD_OK;
 8009920:	2300      	movs	r3, #0
 8009922:	e000      	b.n	8009926 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8009924:	2302      	movs	r3, #2
  }
}
 8009926:	4618      	mov	r0, r3
 8009928:	3710      	adds	r7, #16
 800992a:	46bd      	mov	sp, r7
 800992c:	bd80      	pop	{r7, pc}

0800992e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800992e:	b580      	push	{r7, lr}
 8009930:	b084      	sub	sp, #16
 8009932:	af00      	add	r7, sp, #0
 8009934:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800993c:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009944:	2b00      	cmp	r3, #0
 8009946:	d015      	beq.n	8009974 <USBD_CDC_EP0_RxReady+0x46>
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800994e:	2bff      	cmp	r3, #255	; 0xff
 8009950:	d010      	beq.n	8009974 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009958:	689b      	ldr	r3, [r3, #8]
 800995a:	68fa      	ldr	r2, [r7, #12]
 800995c:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8009960:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8009962:	68fa      	ldr	r2, [r7, #12]
 8009964:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009968:	b292      	uxth	r2, r2
 800996a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	22ff      	movs	r2, #255	; 0xff
 8009970:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8009974:	2300      	movs	r3, #0
}
 8009976:	4618      	mov	r0, r3
 8009978:	3710      	adds	r7, #16
 800997a:	46bd      	mov	sp, r7
 800997c:	bd80      	pop	{r7, pc}
	...

08009980 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009980:	b480      	push	{r7}
 8009982:	b083      	sub	sp, #12
 8009984:	af00      	add	r7, sp, #0
 8009986:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	2243      	movs	r2, #67	; 0x43
 800998c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800998e:	4b03      	ldr	r3, [pc, #12]	; (800999c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8009990:	4618      	mov	r0, r3
 8009992:	370c      	adds	r7, #12
 8009994:	46bd      	mov	sp, r7
 8009996:	bc80      	pop	{r7}
 8009998:	4770      	bx	lr
 800999a:	bf00      	nop
 800999c:	20000094 	.word	0x20000094

080099a0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80099a0:	b480      	push	{r7}
 80099a2:	b083      	sub	sp, #12
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2243      	movs	r2, #67	; 0x43
 80099ac:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80099ae:	4b03      	ldr	r3, [pc, #12]	; (80099bc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80099b0:	4618      	mov	r0, r3
 80099b2:	370c      	adds	r7, #12
 80099b4:	46bd      	mov	sp, r7
 80099b6:	bc80      	pop	{r7}
 80099b8:	4770      	bx	lr
 80099ba:	bf00      	nop
 80099bc:	20000050 	.word	0x20000050

080099c0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80099c0:	b480      	push	{r7}
 80099c2:	b083      	sub	sp, #12
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	2243      	movs	r2, #67	; 0x43
 80099cc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 80099ce:	4b03      	ldr	r3, [pc, #12]	; (80099dc <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80099d0:	4618      	mov	r0, r3
 80099d2:	370c      	adds	r7, #12
 80099d4:	46bd      	mov	sp, r7
 80099d6:	bc80      	pop	{r7}
 80099d8:	4770      	bx	lr
 80099da:	bf00      	nop
 80099dc:	200000d8 	.word	0x200000d8

080099e0 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80099e0:	b480      	push	{r7}
 80099e2:	b083      	sub	sp, #12
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	220a      	movs	r2, #10
 80099ec:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80099ee:	4b03      	ldr	r3, [pc, #12]	; (80099fc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80099f0:	4618      	mov	r0, r3
 80099f2:	370c      	adds	r7, #12
 80099f4:	46bd      	mov	sp, r7
 80099f6:	bc80      	pop	{r7}
 80099f8:	4770      	bx	lr
 80099fa:	bf00      	nop
 80099fc:	2000000c 	.word	0x2000000c

08009a00 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8009a00:	b480      	push	{r7}
 8009a02:	b085      	sub	sp, #20
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
 8009a08:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8009a0a:	2302      	movs	r3, #2
 8009a0c:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8009a0e:	683b      	ldr	r3, [r7, #0]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d005      	beq.n	8009a20 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	683a      	ldr	r2, [r7, #0]
 8009a18:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009a20:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a22:	4618      	mov	r0, r3
 8009a24:	3714      	adds	r7, #20
 8009a26:	46bd      	mov	sp, r7
 8009a28:	bc80      	pop	{r7}
 8009a2a:	4770      	bx	lr

08009a2c <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8009a2c:	b480      	push	{r7}
 8009a2e:	b087      	sub	sp, #28
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	60f8      	str	r0, [r7, #12]
 8009a34:	60b9      	str	r1, [r7, #8]
 8009a36:	4613      	mov	r3, r2
 8009a38:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a40:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8009a42:	697b      	ldr	r3, [r7, #20]
 8009a44:	68ba      	ldr	r2, [r7, #8]
 8009a46:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009a4a:	88fa      	ldrh	r2, [r7, #6]
 8009a4c:	697b      	ldr	r3, [r7, #20]
 8009a4e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8009a52:	2300      	movs	r3, #0
}
 8009a54:	4618      	mov	r0, r3
 8009a56:	371c      	adds	r7, #28
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	bc80      	pop	{r7}
 8009a5c:	4770      	bx	lr

08009a5e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8009a5e:	b480      	push	{r7}
 8009a60:	b085      	sub	sp, #20
 8009a62:	af00      	add	r7, sp, #0
 8009a64:	6078      	str	r0, [r7, #4]
 8009a66:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a6e:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	683a      	ldr	r2, [r7, #0]
 8009a74:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8009a78:	2300      	movs	r3, #0
}
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	3714      	adds	r7, #20
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	bc80      	pop	{r7}
 8009a82:	4770      	bx	lr

08009a84 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b084      	sub	sp, #16
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a92:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d01c      	beq.n	8009ad8 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d115      	bne.n	8009ad4 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	2201      	movs	r2, #1
 8009aac:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009ac6:	b29b      	uxth	r3, r3
 8009ac8:	2181      	movs	r1, #129	; 0x81
 8009aca:	6878      	ldr	r0, [r7, #4]
 8009acc:	f001 fde4 	bl	800b698 <USBD_LL_Transmit>

      return USBD_OK;
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	e002      	b.n	8009ada <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8009ad4:	2301      	movs	r3, #1
 8009ad6:	e000      	b.n	8009ada <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8009ad8:	2302      	movs	r3, #2
  }
}
 8009ada:	4618      	mov	r0, r3
 8009adc:	3710      	adds	r7, #16
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	bd80      	pop	{r7, pc}

08009ae2 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009ae2:	b580      	push	{r7, lr}
 8009ae4:	b084      	sub	sp, #16
 8009ae6:	af00      	add	r7, sp, #0
 8009ae8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009af0:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d017      	beq.n	8009b2c <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	7c1b      	ldrb	r3, [r3, #16]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d109      	bne.n	8009b18 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009b0a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009b0e:	2101      	movs	r1, #1
 8009b10:	6878      	ldr	r0, [r7, #4]
 8009b12:	f001 fde4 	bl	800b6de <USBD_LL_PrepareReceive>
 8009b16:	e007      	b.n	8009b28 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009b1e:	2340      	movs	r3, #64	; 0x40
 8009b20:	2101      	movs	r1, #1
 8009b22:	6878      	ldr	r0, [r7, #4]
 8009b24:	f001 fddb 	bl	800b6de <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8009b28:	2300      	movs	r3, #0
 8009b2a:	e000      	b.n	8009b2e <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8009b2c:	2302      	movs	r3, #2
  }
}
 8009b2e:	4618      	mov	r0, r3
 8009b30:	3710      	adds	r7, #16
 8009b32:	46bd      	mov	sp, r7
 8009b34:	bd80      	pop	{r7, pc}

08009b36 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009b36:	b580      	push	{r7, lr}
 8009b38:	b084      	sub	sp, #16
 8009b3a:	af00      	add	r7, sp, #0
 8009b3c:	60f8      	str	r0, [r7, #12]
 8009b3e:	60b9      	str	r1, [r7, #8]
 8009b40:	4613      	mov	r3, r2
 8009b42:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d101      	bne.n	8009b4e <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8009b4a:	2302      	movs	r3, #2
 8009b4c:	e01a      	b.n	8009b84 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d003      	beq.n	8009b60 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009b60:	68bb      	ldr	r3, [r7, #8]
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d003      	beq.n	8009b6e <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	68ba      	ldr	r2, [r7, #8]
 8009b6a:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	2201      	movs	r2, #1
 8009b72:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	79fa      	ldrb	r2, [r7, #7]
 8009b7a:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8009b7c:	68f8      	ldr	r0, [r7, #12]
 8009b7e:	f001 fc59 	bl	800b434 <USBD_LL_Init>

  return USBD_OK;
 8009b82:	2300      	movs	r3, #0
}
 8009b84:	4618      	mov	r0, r3
 8009b86:	3710      	adds	r7, #16
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	bd80      	pop	{r7, pc}

08009b8c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009b8c:	b480      	push	{r7}
 8009b8e:	b085      	sub	sp, #20
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]
 8009b94:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8009b96:	2300      	movs	r3, #0
 8009b98:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8009b9a:	683b      	ldr	r3, [r7, #0]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d006      	beq.n	8009bae <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	683a      	ldr	r2, [r7, #0]
 8009ba4:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8009ba8:	2300      	movs	r3, #0
 8009baa:	73fb      	strb	r3, [r7, #15]
 8009bac:	e001      	b.n	8009bb2 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8009bae:	2302      	movs	r3, #2
 8009bb0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009bb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bb4:	4618      	mov	r0, r3
 8009bb6:	3714      	adds	r7, #20
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	bc80      	pop	{r7}
 8009bbc:	4770      	bx	lr

08009bbe <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009bbe:	b580      	push	{r7, lr}
 8009bc0:	b082      	sub	sp, #8
 8009bc2:	af00      	add	r7, sp, #0
 8009bc4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8009bc6:	6878      	ldr	r0, [r7, #4]
 8009bc8:	f001 fc7e 	bl	800b4c8 <USBD_LL_Start>

  return USBD_OK;
 8009bcc:	2300      	movs	r3, #0
}
 8009bce:	4618      	mov	r0, r3
 8009bd0:	3708      	adds	r7, #8
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	bd80      	pop	{r7, pc}

08009bd6 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8009bd6:	b480      	push	{r7}
 8009bd8:	b083      	sub	sp, #12
 8009bda:	af00      	add	r7, sp, #0
 8009bdc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009bde:	2300      	movs	r3, #0
}
 8009be0:	4618      	mov	r0, r3
 8009be2:	370c      	adds	r7, #12
 8009be4:	46bd      	mov	sp, r7
 8009be6:	bc80      	pop	{r7}
 8009be8:	4770      	bx	lr

08009bea <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009bea:	b580      	push	{r7, lr}
 8009bec:	b084      	sub	sp, #16
 8009bee:	af00      	add	r7, sp, #0
 8009bf0:	6078      	str	r0, [r7, #4]
 8009bf2:	460b      	mov	r3, r1
 8009bf4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009bf6:	2302      	movs	r3, #2
 8009bf8:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d00c      	beq.n	8009c1e <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	78fa      	ldrb	r2, [r7, #3]
 8009c0e:	4611      	mov	r1, r2
 8009c10:	6878      	ldr	r0, [r7, #4]
 8009c12:	4798      	blx	r3
 8009c14:	4603      	mov	r3, r0
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d101      	bne.n	8009c1e <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8009c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c20:	4618      	mov	r0, r3
 8009c22:	3710      	adds	r7, #16
 8009c24:	46bd      	mov	sp, r7
 8009c26:	bd80      	pop	{r7, pc}

08009c28 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	b082      	sub	sp, #8
 8009c2c:	af00      	add	r7, sp, #0
 8009c2e:	6078      	str	r0, [r7, #4]
 8009c30:	460b      	mov	r3, r1
 8009c32:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009c3a:	685b      	ldr	r3, [r3, #4]
 8009c3c:	78fa      	ldrb	r2, [r7, #3]
 8009c3e:	4611      	mov	r1, r2
 8009c40:	6878      	ldr	r0, [r7, #4]
 8009c42:	4798      	blx	r3

  return USBD_OK;
 8009c44:	2300      	movs	r3, #0
}
 8009c46:	4618      	mov	r0, r3
 8009c48:	3708      	adds	r7, #8
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	bd80      	pop	{r7, pc}

08009c4e <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009c4e:	b580      	push	{r7, lr}
 8009c50:	b082      	sub	sp, #8
 8009c52:	af00      	add	r7, sp, #0
 8009c54:	6078      	str	r0, [r7, #4]
 8009c56:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009c5e:	6839      	ldr	r1, [r7, #0]
 8009c60:	4618      	mov	r0, r3
 8009c62:	f000 ff10 	bl	800aa86 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	2201      	movs	r2, #1
 8009c6a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009c74:	461a      	mov	r2, r3
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009c82:	f003 031f 	and.w	r3, r3, #31
 8009c86:	2b02      	cmp	r3, #2
 8009c88:	d016      	beq.n	8009cb8 <USBD_LL_SetupStage+0x6a>
 8009c8a:	2b02      	cmp	r3, #2
 8009c8c:	d81c      	bhi.n	8009cc8 <USBD_LL_SetupStage+0x7a>
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d002      	beq.n	8009c98 <USBD_LL_SetupStage+0x4a>
 8009c92:	2b01      	cmp	r3, #1
 8009c94:	d008      	beq.n	8009ca8 <USBD_LL_SetupStage+0x5a>
 8009c96:	e017      	b.n	8009cc8 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009c9e:	4619      	mov	r1, r3
 8009ca0:	6878      	ldr	r0, [r7, #4]
 8009ca2:	f000 fa03 	bl	800a0ac <USBD_StdDevReq>
      break;
 8009ca6:	e01a      	b.n	8009cde <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009cae:	4619      	mov	r1, r3
 8009cb0:	6878      	ldr	r0, [r7, #4]
 8009cb2:	f000 fa65 	bl	800a180 <USBD_StdItfReq>
      break;
 8009cb6:	e012      	b.n	8009cde <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009cbe:	4619      	mov	r1, r3
 8009cc0:	6878      	ldr	r0, [r7, #4]
 8009cc2:	f000 faa5 	bl	800a210 <USBD_StdEPReq>
      break;
 8009cc6:	e00a      	b.n	8009cde <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009cce:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009cd2:	b2db      	uxtb	r3, r3
 8009cd4:	4619      	mov	r1, r3
 8009cd6:	6878      	ldr	r0, [r7, #4]
 8009cd8:	f001 fc56 	bl	800b588 <USBD_LL_StallEP>
      break;
 8009cdc:	bf00      	nop
  }

  return USBD_OK;
 8009cde:	2300      	movs	r3, #0
}
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	3708      	adds	r7, #8
 8009ce4:	46bd      	mov	sp, r7
 8009ce6:	bd80      	pop	{r7, pc}

08009ce8 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009ce8:	b580      	push	{r7, lr}
 8009cea:	b086      	sub	sp, #24
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	60f8      	str	r0, [r7, #12]
 8009cf0:	460b      	mov	r3, r1
 8009cf2:	607a      	str	r2, [r7, #4]
 8009cf4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009cf6:	7afb      	ldrb	r3, [r7, #11]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d14b      	bne.n	8009d94 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009d02:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009d0a:	2b03      	cmp	r3, #3
 8009d0c:	d134      	bne.n	8009d78 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8009d0e:	697b      	ldr	r3, [r7, #20]
 8009d10:	68da      	ldr	r2, [r3, #12]
 8009d12:	697b      	ldr	r3, [r7, #20]
 8009d14:	691b      	ldr	r3, [r3, #16]
 8009d16:	429a      	cmp	r2, r3
 8009d18:	d919      	bls.n	8009d4e <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8009d1a:	697b      	ldr	r3, [r7, #20]
 8009d1c:	68da      	ldr	r2, [r3, #12]
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	691b      	ldr	r3, [r3, #16]
 8009d22:	1ad2      	subs	r2, r2, r3
 8009d24:	697b      	ldr	r3, [r7, #20]
 8009d26:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009d28:	697b      	ldr	r3, [r7, #20]
 8009d2a:	68da      	ldr	r2, [r3, #12]
 8009d2c:	697b      	ldr	r3, [r7, #20]
 8009d2e:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009d30:	429a      	cmp	r2, r3
 8009d32:	d203      	bcs.n	8009d3c <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009d34:	697b      	ldr	r3, [r7, #20]
 8009d36:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8009d38:	b29b      	uxth	r3, r3
 8009d3a:	e002      	b.n	8009d42 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009d3c:	697b      	ldr	r3, [r7, #20]
 8009d3e:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009d40:	b29b      	uxth	r3, r3
 8009d42:	461a      	mov	r2, r3
 8009d44:	6879      	ldr	r1, [r7, #4]
 8009d46:	68f8      	ldr	r0, [r7, #12]
 8009d48:	f000 ff8f 	bl	800ac6a <USBD_CtlContinueRx>
 8009d4c:	e038      	b.n	8009dc0 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009d54:	691b      	ldr	r3, [r3, #16]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d00a      	beq.n	8009d70 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009d60:	2b03      	cmp	r3, #3
 8009d62:	d105      	bne.n	8009d70 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009d6a:	691b      	ldr	r3, [r3, #16]
 8009d6c:	68f8      	ldr	r0, [r7, #12]
 8009d6e:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8009d70:	68f8      	ldr	r0, [r7, #12]
 8009d72:	f000 ff8c 	bl	800ac8e <USBD_CtlSendStatus>
 8009d76:	e023      	b.n	8009dc0 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009d7e:	2b05      	cmp	r3, #5
 8009d80:	d11e      	bne.n	8009dc0 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	2200      	movs	r2, #0
 8009d86:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8009d8a:	2100      	movs	r1, #0
 8009d8c:	68f8      	ldr	r0, [r7, #12]
 8009d8e:	f001 fbfb 	bl	800b588 <USBD_LL_StallEP>
 8009d92:	e015      	b.n	8009dc0 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009d9a:	699b      	ldr	r3, [r3, #24]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d00d      	beq.n	8009dbc <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8009da6:	2b03      	cmp	r3, #3
 8009da8:	d108      	bne.n	8009dbc <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009db0:	699b      	ldr	r3, [r3, #24]
 8009db2:	7afa      	ldrb	r2, [r7, #11]
 8009db4:	4611      	mov	r1, r2
 8009db6:	68f8      	ldr	r0, [r7, #12]
 8009db8:	4798      	blx	r3
 8009dba:	e001      	b.n	8009dc0 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009dbc:	2302      	movs	r3, #2
 8009dbe:	e000      	b.n	8009dc2 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8009dc0:	2300      	movs	r3, #0
}
 8009dc2:	4618      	mov	r0, r3
 8009dc4:	3718      	adds	r7, #24
 8009dc6:	46bd      	mov	sp, r7
 8009dc8:	bd80      	pop	{r7, pc}

08009dca <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009dca:	b580      	push	{r7, lr}
 8009dcc:	b086      	sub	sp, #24
 8009dce:	af00      	add	r7, sp, #0
 8009dd0:	60f8      	str	r0, [r7, #12]
 8009dd2:	460b      	mov	r3, r1
 8009dd4:	607a      	str	r2, [r7, #4]
 8009dd6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009dd8:	7afb      	ldrb	r3, [r7, #11]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d17f      	bne.n	8009ede <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	3314      	adds	r3, #20
 8009de2:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009dea:	2b02      	cmp	r3, #2
 8009dec:	d15c      	bne.n	8009ea8 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8009dee:	697b      	ldr	r3, [r7, #20]
 8009df0:	68da      	ldr	r2, [r3, #12]
 8009df2:	697b      	ldr	r3, [r7, #20]
 8009df4:	691b      	ldr	r3, [r3, #16]
 8009df6:	429a      	cmp	r2, r3
 8009df8:	d915      	bls.n	8009e26 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8009dfa:	697b      	ldr	r3, [r7, #20]
 8009dfc:	68da      	ldr	r2, [r3, #12]
 8009dfe:	697b      	ldr	r3, [r7, #20]
 8009e00:	691b      	ldr	r3, [r3, #16]
 8009e02:	1ad2      	subs	r2, r2, r3
 8009e04:	697b      	ldr	r3, [r7, #20]
 8009e06:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8009e08:	697b      	ldr	r3, [r7, #20]
 8009e0a:	68db      	ldr	r3, [r3, #12]
 8009e0c:	b29b      	uxth	r3, r3
 8009e0e:	461a      	mov	r2, r3
 8009e10:	6879      	ldr	r1, [r7, #4]
 8009e12:	68f8      	ldr	r0, [r7, #12]
 8009e14:	f000 fef9 	bl	800ac0a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009e18:	2300      	movs	r3, #0
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	2100      	movs	r1, #0
 8009e1e:	68f8      	ldr	r0, [r7, #12]
 8009e20:	f001 fc5d 	bl	800b6de <USBD_LL_PrepareReceive>
 8009e24:	e04e      	b.n	8009ec4 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009e26:	697b      	ldr	r3, [r7, #20]
 8009e28:	689b      	ldr	r3, [r3, #8]
 8009e2a:	697a      	ldr	r2, [r7, #20]
 8009e2c:	6912      	ldr	r2, [r2, #16]
 8009e2e:	fbb3 f1f2 	udiv	r1, r3, r2
 8009e32:	fb01 f202 	mul.w	r2, r1, r2
 8009e36:	1a9b      	subs	r3, r3, r2
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d11c      	bne.n	8009e76 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8009e3c:	697b      	ldr	r3, [r7, #20]
 8009e3e:	689a      	ldr	r2, [r3, #8]
 8009e40:	697b      	ldr	r3, [r7, #20]
 8009e42:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009e44:	429a      	cmp	r2, r3
 8009e46:	d316      	bcc.n	8009e76 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8009e48:	697b      	ldr	r3, [r7, #20]
 8009e4a:	689a      	ldr	r2, [r3, #8]
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009e52:	429a      	cmp	r2, r3
 8009e54:	d20f      	bcs.n	8009e76 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009e56:	2200      	movs	r2, #0
 8009e58:	2100      	movs	r1, #0
 8009e5a:	68f8      	ldr	r0, [r7, #12]
 8009e5c:	f000 fed5 	bl	800ac0a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	2200      	movs	r2, #0
 8009e64:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009e68:	2300      	movs	r3, #0
 8009e6a:	2200      	movs	r2, #0
 8009e6c:	2100      	movs	r1, #0
 8009e6e:	68f8      	ldr	r0, [r7, #12]
 8009e70:	f001 fc35 	bl	800b6de <USBD_LL_PrepareReceive>
 8009e74:	e026      	b.n	8009ec4 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e7c:	68db      	ldr	r3, [r3, #12]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d00a      	beq.n	8009e98 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009e88:	2b03      	cmp	r3, #3
 8009e8a:	d105      	bne.n	8009e98 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e92:	68db      	ldr	r3, [r3, #12]
 8009e94:	68f8      	ldr	r0, [r7, #12]
 8009e96:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8009e98:	2180      	movs	r1, #128	; 0x80
 8009e9a:	68f8      	ldr	r0, [r7, #12]
 8009e9c:	f001 fb74 	bl	800b588 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8009ea0:	68f8      	ldr	r0, [r7, #12]
 8009ea2:	f000 ff07 	bl	800acb4 <USBD_CtlReceiveStatus>
 8009ea6:	e00d      	b.n	8009ec4 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009eae:	2b04      	cmp	r3, #4
 8009eb0:	d004      	beq.n	8009ebc <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d103      	bne.n	8009ec4 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8009ebc:	2180      	movs	r1, #128	; 0x80
 8009ebe:	68f8      	ldr	r0, [r7, #12]
 8009ec0:	f001 fb62 	bl	800b588 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009eca:	2b01      	cmp	r3, #1
 8009ecc:	d11d      	bne.n	8009f0a <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8009ece:	68f8      	ldr	r0, [r7, #12]
 8009ed0:	f7ff fe81 	bl	8009bd6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	2200      	movs	r2, #0
 8009ed8:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009edc:	e015      	b.n	8009f0a <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ee4:	695b      	ldr	r3, [r3, #20]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d00d      	beq.n	8009f06 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009ef0:	2b03      	cmp	r3, #3
 8009ef2:	d108      	bne.n	8009f06 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009efa:	695b      	ldr	r3, [r3, #20]
 8009efc:	7afa      	ldrb	r2, [r7, #11]
 8009efe:	4611      	mov	r1, r2
 8009f00:	68f8      	ldr	r0, [r7, #12]
 8009f02:	4798      	blx	r3
 8009f04:	e001      	b.n	8009f0a <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009f06:	2302      	movs	r3, #2
 8009f08:	e000      	b.n	8009f0c <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8009f0a:	2300      	movs	r3, #0
}
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	3718      	adds	r7, #24
 8009f10:	46bd      	mov	sp, r7
 8009f12:	bd80      	pop	{r7, pc}

08009f14 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b082      	sub	sp, #8
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009f1c:	2340      	movs	r3, #64	; 0x40
 8009f1e:	2200      	movs	r2, #0
 8009f20:	2100      	movs	r1, #0
 8009f22:	6878      	ldr	r0, [r7, #4]
 8009f24:	f001 faeb 	bl	800b4fe <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	2201      	movs	r2, #1
 8009f2c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	2240      	movs	r2, #64	; 0x40
 8009f34:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009f38:	2340      	movs	r3, #64	; 0x40
 8009f3a:	2200      	movs	r2, #0
 8009f3c:	2180      	movs	r1, #128	; 0x80
 8009f3e:	6878      	ldr	r0, [r7, #4]
 8009f40:	f001 fadd 	bl	800b4fe <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	2201      	movs	r2, #1
 8009f48:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	2240      	movs	r2, #64	; 0x40
 8009f4e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2201      	movs	r2, #1
 8009f54:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	2200      	movs	r2, #0
 8009f64:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	2200      	movs	r2, #0
 8009f6a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d009      	beq.n	8009f8c <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f7e:	685b      	ldr	r3, [r3, #4]
 8009f80:	687a      	ldr	r2, [r7, #4]
 8009f82:	6852      	ldr	r2, [r2, #4]
 8009f84:	b2d2      	uxtb	r2, r2
 8009f86:	4611      	mov	r1, r2
 8009f88:	6878      	ldr	r0, [r7, #4]
 8009f8a:	4798      	blx	r3
  }

  return USBD_OK;
 8009f8c:	2300      	movs	r3, #0
}
 8009f8e:	4618      	mov	r0, r3
 8009f90:	3708      	adds	r7, #8
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bd80      	pop	{r7, pc}

08009f96 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009f96:	b480      	push	{r7}
 8009f98:	b083      	sub	sp, #12
 8009f9a:	af00      	add	r7, sp, #0
 8009f9c:	6078      	str	r0, [r7, #4]
 8009f9e:	460b      	mov	r3, r1
 8009fa0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	78fa      	ldrb	r2, [r7, #3]
 8009fa6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009fa8:	2300      	movs	r3, #0
}
 8009faa:	4618      	mov	r0, r3
 8009fac:	370c      	adds	r7, #12
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	bc80      	pop	{r7}
 8009fb2:	4770      	bx	lr

08009fb4 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009fb4:	b480      	push	{r7}
 8009fb6:	b083      	sub	sp, #12
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	2204      	movs	r2, #4
 8009fcc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009fd0:	2300      	movs	r3, #0
}
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	370c      	adds	r7, #12
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	bc80      	pop	{r7}
 8009fda:	4770      	bx	lr

08009fdc <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009fdc:	b480      	push	{r7}
 8009fde:	b083      	sub	sp, #12
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009fea:	2b04      	cmp	r3, #4
 8009fec:	d105      	bne.n	8009ffa <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009ffa:	2300      	movs	r3, #0
}
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	370c      	adds	r7, #12
 800a000:	46bd      	mov	sp, r7
 800a002:	bc80      	pop	{r7}
 800a004:	4770      	bx	lr

0800a006 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a006:	b580      	push	{r7, lr}
 800a008:	b082      	sub	sp, #8
 800a00a:	af00      	add	r7, sp, #0
 800a00c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a014:	2b03      	cmp	r3, #3
 800a016:	d10b      	bne.n	800a030 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a01e:	69db      	ldr	r3, [r3, #28]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d005      	beq.n	800a030 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a02a:	69db      	ldr	r3, [r3, #28]
 800a02c:	6878      	ldr	r0, [r7, #4]
 800a02e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a030:	2300      	movs	r3, #0
}
 800a032:	4618      	mov	r0, r3
 800a034:	3708      	adds	r7, #8
 800a036:	46bd      	mov	sp, r7
 800a038:	bd80      	pop	{r7, pc}

0800a03a <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a03a:	b480      	push	{r7}
 800a03c:	b083      	sub	sp, #12
 800a03e:	af00      	add	r7, sp, #0
 800a040:	6078      	str	r0, [r7, #4]
 800a042:	460b      	mov	r3, r1
 800a044:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800a046:	2300      	movs	r3, #0
}
 800a048:	4618      	mov	r0, r3
 800a04a:	370c      	adds	r7, #12
 800a04c:	46bd      	mov	sp, r7
 800a04e:	bc80      	pop	{r7}
 800a050:	4770      	bx	lr

0800a052 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a052:	b480      	push	{r7}
 800a054:	b083      	sub	sp, #12
 800a056:	af00      	add	r7, sp, #0
 800a058:	6078      	str	r0, [r7, #4]
 800a05a:	460b      	mov	r3, r1
 800a05c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800a05e:	2300      	movs	r3, #0
}
 800a060:	4618      	mov	r0, r3
 800a062:	370c      	adds	r7, #12
 800a064:	46bd      	mov	sp, r7
 800a066:	bc80      	pop	{r7}
 800a068:	4770      	bx	lr

0800a06a <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a06a:	b480      	push	{r7}
 800a06c:	b083      	sub	sp, #12
 800a06e:	af00      	add	r7, sp, #0
 800a070:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a072:	2300      	movs	r3, #0
}
 800a074:	4618      	mov	r0, r3
 800a076:	370c      	adds	r7, #12
 800a078:	46bd      	mov	sp, r7
 800a07a:	bc80      	pop	{r7}
 800a07c:	4770      	bx	lr

0800a07e <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a07e:	b580      	push	{r7, lr}
 800a080:	b082      	sub	sp, #8
 800a082:	af00      	add	r7, sp, #0
 800a084:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	2201      	movs	r2, #1
 800a08a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a094:	685b      	ldr	r3, [r3, #4]
 800a096:	687a      	ldr	r2, [r7, #4]
 800a098:	6852      	ldr	r2, [r2, #4]
 800a09a:	b2d2      	uxtb	r2, r2
 800a09c:	4611      	mov	r1, r2
 800a09e:	6878      	ldr	r0, [r7, #4]
 800a0a0:	4798      	blx	r3

  return USBD_OK;
 800a0a2:	2300      	movs	r3, #0
}
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	3708      	adds	r7, #8
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	bd80      	pop	{r7, pc}

0800a0ac <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	b084      	sub	sp, #16
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	6078      	str	r0, [r7, #4]
 800a0b4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a0ba:	683b      	ldr	r3, [r7, #0]
 800a0bc:	781b      	ldrb	r3, [r3, #0]
 800a0be:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a0c2:	2b40      	cmp	r3, #64	; 0x40
 800a0c4:	d005      	beq.n	800a0d2 <USBD_StdDevReq+0x26>
 800a0c6:	2b40      	cmp	r3, #64	; 0x40
 800a0c8:	d84f      	bhi.n	800a16a <USBD_StdDevReq+0xbe>
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d009      	beq.n	800a0e2 <USBD_StdDevReq+0x36>
 800a0ce:	2b20      	cmp	r3, #32
 800a0d0:	d14b      	bne.n	800a16a <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a0d8:	689b      	ldr	r3, [r3, #8]
 800a0da:	6839      	ldr	r1, [r7, #0]
 800a0dc:	6878      	ldr	r0, [r7, #4]
 800a0de:	4798      	blx	r3
      break;
 800a0e0:	e048      	b.n	800a174 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a0e2:	683b      	ldr	r3, [r7, #0]
 800a0e4:	785b      	ldrb	r3, [r3, #1]
 800a0e6:	2b09      	cmp	r3, #9
 800a0e8:	d839      	bhi.n	800a15e <USBD_StdDevReq+0xb2>
 800a0ea:	a201      	add	r2, pc, #4	; (adr r2, 800a0f0 <USBD_StdDevReq+0x44>)
 800a0ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0f0:	0800a141 	.word	0x0800a141
 800a0f4:	0800a155 	.word	0x0800a155
 800a0f8:	0800a15f 	.word	0x0800a15f
 800a0fc:	0800a14b 	.word	0x0800a14b
 800a100:	0800a15f 	.word	0x0800a15f
 800a104:	0800a123 	.word	0x0800a123
 800a108:	0800a119 	.word	0x0800a119
 800a10c:	0800a15f 	.word	0x0800a15f
 800a110:	0800a137 	.word	0x0800a137
 800a114:	0800a12d 	.word	0x0800a12d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a118:	6839      	ldr	r1, [r7, #0]
 800a11a:	6878      	ldr	r0, [r7, #4]
 800a11c:	f000 f9dc 	bl	800a4d8 <USBD_GetDescriptor>
          break;
 800a120:	e022      	b.n	800a168 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a122:	6839      	ldr	r1, [r7, #0]
 800a124:	6878      	ldr	r0, [r7, #4]
 800a126:	f000 fb3f 	bl	800a7a8 <USBD_SetAddress>
          break;
 800a12a:	e01d      	b.n	800a168 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800a12c:	6839      	ldr	r1, [r7, #0]
 800a12e:	6878      	ldr	r0, [r7, #4]
 800a130:	f000 fb7e 	bl	800a830 <USBD_SetConfig>
          break;
 800a134:	e018      	b.n	800a168 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a136:	6839      	ldr	r1, [r7, #0]
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	f000 fc07 	bl	800a94c <USBD_GetConfig>
          break;
 800a13e:	e013      	b.n	800a168 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a140:	6839      	ldr	r1, [r7, #0]
 800a142:	6878      	ldr	r0, [r7, #4]
 800a144:	f000 fc37 	bl	800a9b6 <USBD_GetStatus>
          break;
 800a148:	e00e      	b.n	800a168 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a14a:	6839      	ldr	r1, [r7, #0]
 800a14c:	6878      	ldr	r0, [r7, #4]
 800a14e:	f000 fc65 	bl	800aa1c <USBD_SetFeature>
          break;
 800a152:	e009      	b.n	800a168 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a154:	6839      	ldr	r1, [r7, #0]
 800a156:	6878      	ldr	r0, [r7, #4]
 800a158:	f000 fc74 	bl	800aa44 <USBD_ClrFeature>
          break;
 800a15c:	e004      	b.n	800a168 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800a15e:	6839      	ldr	r1, [r7, #0]
 800a160:	6878      	ldr	r0, [r7, #4]
 800a162:	f000 fccc 	bl	800aafe <USBD_CtlError>
          break;
 800a166:	bf00      	nop
      }
      break;
 800a168:	e004      	b.n	800a174 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800a16a:	6839      	ldr	r1, [r7, #0]
 800a16c:	6878      	ldr	r0, [r7, #4]
 800a16e:	f000 fcc6 	bl	800aafe <USBD_CtlError>
      break;
 800a172:	bf00      	nop
  }

  return ret;
 800a174:	7bfb      	ldrb	r3, [r7, #15]
}
 800a176:	4618      	mov	r0, r3
 800a178:	3710      	adds	r7, #16
 800a17a:	46bd      	mov	sp, r7
 800a17c:	bd80      	pop	{r7, pc}
 800a17e:	bf00      	nop

0800a180 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800a180:	b580      	push	{r7, lr}
 800a182:	b084      	sub	sp, #16
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
 800a188:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a18a:	2300      	movs	r3, #0
 800a18c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a18e:	683b      	ldr	r3, [r7, #0]
 800a190:	781b      	ldrb	r3, [r3, #0]
 800a192:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a196:	2b40      	cmp	r3, #64	; 0x40
 800a198:	d005      	beq.n	800a1a6 <USBD_StdItfReq+0x26>
 800a19a:	2b40      	cmp	r3, #64	; 0x40
 800a19c:	d82e      	bhi.n	800a1fc <USBD_StdItfReq+0x7c>
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d001      	beq.n	800a1a6 <USBD_StdItfReq+0x26>
 800a1a2:	2b20      	cmp	r3, #32
 800a1a4:	d12a      	bne.n	800a1fc <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a1ac:	3b01      	subs	r3, #1
 800a1ae:	2b02      	cmp	r3, #2
 800a1b0:	d81d      	bhi.n	800a1ee <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a1b2:	683b      	ldr	r3, [r7, #0]
 800a1b4:	889b      	ldrh	r3, [r3, #4]
 800a1b6:	b2db      	uxtb	r3, r3
 800a1b8:	2b01      	cmp	r3, #1
 800a1ba:	d813      	bhi.n	800a1e4 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a1c2:	689b      	ldr	r3, [r3, #8]
 800a1c4:	6839      	ldr	r1, [r7, #0]
 800a1c6:	6878      	ldr	r0, [r7, #4]
 800a1c8:	4798      	blx	r3
 800a1ca:	4603      	mov	r3, r0
 800a1cc:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a1ce:	683b      	ldr	r3, [r7, #0]
 800a1d0:	88db      	ldrh	r3, [r3, #6]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d110      	bne.n	800a1f8 <USBD_StdItfReq+0x78>
 800a1d6:	7bfb      	ldrb	r3, [r7, #15]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d10d      	bne.n	800a1f8 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800a1dc:	6878      	ldr	r0, [r7, #4]
 800a1de:	f000 fd56 	bl	800ac8e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a1e2:	e009      	b.n	800a1f8 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800a1e4:	6839      	ldr	r1, [r7, #0]
 800a1e6:	6878      	ldr	r0, [r7, #4]
 800a1e8:	f000 fc89 	bl	800aafe <USBD_CtlError>
          break;
 800a1ec:	e004      	b.n	800a1f8 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800a1ee:	6839      	ldr	r1, [r7, #0]
 800a1f0:	6878      	ldr	r0, [r7, #4]
 800a1f2:	f000 fc84 	bl	800aafe <USBD_CtlError>
          break;
 800a1f6:	e000      	b.n	800a1fa <USBD_StdItfReq+0x7a>
          break;
 800a1f8:	bf00      	nop
      }
      break;
 800a1fa:	e004      	b.n	800a206 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800a1fc:	6839      	ldr	r1, [r7, #0]
 800a1fe:	6878      	ldr	r0, [r7, #4]
 800a200:	f000 fc7d 	bl	800aafe <USBD_CtlError>
      break;
 800a204:	bf00      	nop
  }

  return USBD_OK;
 800a206:	2300      	movs	r3, #0
}
 800a208:	4618      	mov	r0, r3
 800a20a:	3710      	adds	r7, #16
 800a20c:	46bd      	mov	sp, r7
 800a20e:	bd80      	pop	{r7, pc}

0800a210 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800a210:	b580      	push	{r7, lr}
 800a212:	b084      	sub	sp, #16
 800a214:	af00      	add	r7, sp, #0
 800a216:	6078      	str	r0, [r7, #4]
 800a218:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800a21a:	2300      	movs	r3, #0
 800a21c:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800a21e:	683b      	ldr	r3, [r7, #0]
 800a220:	889b      	ldrh	r3, [r3, #4]
 800a222:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a224:	683b      	ldr	r3, [r7, #0]
 800a226:	781b      	ldrb	r3, [r3, #0]
 800a228:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a22c:	2b40      	cmp	r3, #64	; 0x40
 800a22e:	d007      	beq.n	800a240 <USBD_StdEPReq+0x30>
 800a230:	2b40      	cmp	r3, #64	; 0x40
 800a232:	f200 8146 	bhi.w	800a4c2 <USBD_StdEPReq+0x2b2>
 800a236:	2b00      	cmp	r3, #0
 800a238:	d00a      	beq.n	800a250 <USBD_StdEPReq+0x40>
 800a23a:	2b20      	cmp	r3, #32
 800a23c:	f040 8141 	bne.w	800a4c2 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a246:	689b      	ldr	r3, [r3, #8]
 800a248:	6839      	ldr	r1, [r7, #0]
 800a24a:	6878      	ldr	r0, [r7, #4]
 800a24c:	4798      	blx	r3
      break;
 800a24e:	e13d      	b.n	800a4cc <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	781b      	ldrb	r3, [r3, #0]
 800a254:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a258:	2b20      	cmp	r3, #32
 800a25a:	d10a      	bne.n	800a272 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a262:	689b      	ldr	r3, [r3, #8]
 800a264:	6839      	ldr	r1, [r7, #0]
 800a266:	6878      	ldr	r0, [r7, #4]
 800a268:	4798      	blx	r3
 800a26a:	4603      	mov	r3, r0
 800a26c:	73fb      	strb	r3, [r7, #15]

        return ret;
 800a26e:	7bfb      	ldrb	r3, [r7, #15]
 800a270:	e12d      	b.n	800a4ce <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800a272:	683b      	ldr	r3, [r7, #0]
 800a274:	785b      	ldrb	r3, [r3, #1]
 800a276:	2b03      	cmp	r3, #3
 800a278:	d007      	beq.n	800a28a <USBD_StdEPReq+0x7a>
 800a27a:	2b03      	cmp	r3, #3
 800a27c:	f300 811b 	bgt.w	800a4b6 <USBD_StdEPReq+0x2a6>
 800a280:	2b00      	cmp	r3, #0
 800a282:	d072      	beq.n	800a36a <USBD_StdEPReq+0x15a>
 800a284:	2b01      	cmp	r3, #1
 800a286:	d03a      	beq.n	800a2fe <USBD_StdEPReq+0xee>
 800a288:	e115      	b.n	800a4b6 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a290:	2b02      	cmp	r3, #2
 800a292:	d002      	beq.n	800a29a <USBD_StdEPReq+0x8a>
 800a294:	2b03      	cmp	r3, #3
 800a296:	d015      	beq.n	800a2c4 <USBD_StdEPReq+0xb4>
 800a298:	e02b      	b.n	800a2f2 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a29a:	7bbb      	ldrb	r3, [r7, #14]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d00c      	beq.n	800a2ba <USBD_StdEPReq+0xaa>
 800a2a0:	7bbb      	ldrb	r3, [r7, #14]
 800a2a2:	2b80      	cmp	r3, #128	; 0x80
 800a2a4:	d009      	beq.n	800a2ba <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a2a6:	7bbb      	ldrb	r3, [r7, #14]
 800a2a8:	4619      	mov	r1, r3
 800a2aa:	6878      	ldr	r0, [r7, #4]
 800a2ac:	f001 f96c 	bl	800b588 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a2b0:	2180      	movs	r1, #128	; 0x80
 800a2b2:	6878      	ldr	r0, [r7, #4]
 800a2b4:	f001 f968 	bl	800b588 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a2b8:	e020      	b.n	800a2fc <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800a2ba:	6839      	ldr	r1, [r7, #0]
 800a2bc:	6878      	ldr	r0, [r7, #4]
 800a2be:	f000 fc1e 	bl	800aafe <USBD_CtlError>
              break;
 800a2c2:	e01b      	b.n	800a2fc <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a2c4:	683b      	ldr	r3, [r7, #0]
 800a2c6:	885b      	ldrh	r3, [r3, #2]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d10e      	bne.n	800a2ea <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800a2cc:	7bbb      	ldrb	r3, [r7, #14]
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d00b      	beq.n	800a2ea <USBD_StdEPReq+0xda>
 800a2d2:	7bbb      	ldrb	r3, [r7, #14]
 800a2d4:	2b80      	cmp	r3, #128	; 0x80
 800a2d6:	d008      	beq.n	800a2ea <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a2d8:	683b      	ldr	r3, [r7, #0]
 800a2da:	88db      	ldrh	r3, [r3, #6]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d104      	bne.n	800a2ea <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800a2e0:	7bbb      	ldrb	r3, [r7, #14]
 800a2e2:	4619      	mov	r1, r3
 800a2e4:	6878      	ldr	r0, [r7, #4]
 800a2e6:	f001 f94f 	bl	800b588 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800a2ea:	6878      	ldr	r0, [r7, #4]
 800a2ec:	f000 fccf 	bl	800ac8e <USBD_CtlSendStatus>

              break;
 800a2f0:	e004      	b.n	800a2fc <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800a2f2:	6839      	ldr	r1, [r7, #0]
 800a2f4:	6878      	ldr	r0, [r7, #4]
 800a2f6:	f000 fc02 	bl	800aafe <USBD_CtlError>
              break;
 800a2fa:	bf00      	nop
          }
          break;
 800a2fc:	e0e0      	b.n	800a4c0 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a304:	2b02      	cmp	r3, #2
 800a306:	d002      	beq.n	800a30e <USBD_StdEPReq+0xfe>
 800a308:	2b03      	cmp	r3, #3
 800a30a:	d015      	beq.n	800a338 <USBD_StdEPReq+0x128>
 800a30c:	e026      	b.n	800a35c <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a30e:	7bbb      	ldrb	r3, [r7, #14]
 800a310:	2b00      	cmp	r3, #0
 800a312:	d00c      	beq.n	800a32e <USBD_StdEPReq+0x11e>
 800a314:	7bbb      	ldrb	r3, [r7, #14]
 800a316:	2b80      	cmp	r3, #128	; 0x80
 800a318:	d009      	beq.n	800a32e <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a31a:	7bbb      	ldrb	r3, [r7, #14]
 800a31c:	4619      	mov	r1, r3
 800a31e:	6878      	ldr	r0, [r7, #4]
 800a320:	f001 f932 	bl	800b588 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a324:	2180      	movs	r1, #128	; 0x80
 800a326:	6878      	ldr	r0, [r7, #4]
 800a328:	f001 f92e 	bl	800b588 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a32c:	e01c      	b.n	800a368 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800a32e:	6839      	ldr	r1, [r7, #0]
 800a330:	6878      	ldr	r0, [r7, #4]
 800a332:	f000 fbe4 	bl	800aafe <USBD_CtlError>
              break;
 800a336:	e017      	b.n	800a368 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a338:	683b      	ldr	r3, [r7, #0]
 800a33a:	885b      	ldrh	r3, [r3, #2]
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d112      	bne.n	800a366 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a340:	7bbb      	ldrb	r3, [r7, #14]
 800a342:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a346:	2b00      	cmp	r3, #0
 800a348:	d004      	beq.n	800a354 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800a34a:	7bbb      	ldrb	r3, [r7, #14]
 800a34c:	4619      	mov	r1, r3
 800a34e:	6878      	ldr	r0, [r7, #4]
 800a350:	f001 f939 	bl	800b5c6 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800a354:	6878      	ldr	r0, [r7, #4]
 800a356:	f000 fc9a 	bl	800ac8e <USBD_CtlSendStatus>
              }
              break;
 800a35a:	e004      	b.n	800a366 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800a35c:	6839      	ldr	r1, [r7, #0]
 800a35e:	6878      	ldr	r0, [r7, #4]
 800a360:	f000 fbcd 	bl	800aafe <USBD_CtlError>
              break;
 800a364:	e000      	b.n	800a368 <USBD_StdEPReq+0x158>
              break;
 800a366:	bf00      	nop
          }
          break;
 800a368:	e0aa      	b.n	800a4c0 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a370:	2b02      	cmp	r3, #2
 800a372:	d002      	beq.n	800a37a <USBD_StdEPReq+0x16a>
 800a374:	2b03      	cmp	r3, #3
 800a376:	d032      	beq.n	800a3de <USBD_StdEPReq+0x1ce>
 800a378:	e097      	b.n	800a4aa <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a37a:	7bbb      	ldrb	r3, [r7, #14]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d007      	beq.n	800a390 <USBD_StdEPReq+0x180>
 800a380:	7bbb      	ldrb	r3, [r7, #14]
 800a382:	2b80      	cmp	r3, #128	; 0x80
 800a384:	d004      	beq.n	800a390 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800a386:	6839      	ldr	r1, [r7, #0]
 800a388:	6878      	ldr	r0, [r7, #4]
 800a38a:	f000 fbb8 	bl	800aafe <USBD_CtlError>
                break;
 800a38e:	e091      	b.n	800a4b4 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a390:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a394:	2b00      	cmp	r3, #0
 800a396:	da0b      	bge.n	800a3b0 <USBD_StdEPReq+0x1a0>
 800a398:	7bbb      	ldrb	r3, [r7, #14]
 800a39a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a39e:	4613      	mov	r3, r2
 800a3a0:	009b      	lsls	r3, r3, #2
 800a3a2:	4413      	add	r3, r2
 800a3a4:	009b      	lsls	r3, r3, #2
 800a3a6:	3310      	adds	r3, #16
 800a3a8:	687a      	ldr	r2, [r7, #4]
 800a3aa:	4413      	add	r3, r2
 800a3ac:	3304      	adds	r3, #4
 800a3ae:	e00b      	b.n	800a3c8 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a3b0:	7bbb      	ldrb	r3, [r7, #14]
 800a3b2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a3b6:	4613      	mov	r3, r2
 800a3b8:	009b      	lsls	r3, r3, #2
 800a3ba:	4413      	add	r3, r2
 800a3bc:	009b      	lsls	r3, r3, #2
 800a3be:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a3c2:	687a      	ldr	r2, [r7, #4]
 800a3c4:	4413      	add	r3, r2
 800a3c6:	3304      	adds	r3, #4
 800a3c8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a3ca:	68bb      	ldr	r3, [r7, #8]
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a3d0:	68bb      	ldr	r3, [r7, #8]
 800a3d2:	2202      	movs	r2, #2
 800a3d4:	4619      	mov	r1, r3
 800a3d6:	6878      	ldr	r0, [r7, #4]
 800a3d8:	f000 fbfb 	bl	800abd2 <USBD_CtlSendData>
              break;
 800a3dc:	e06a      	b.n	800a4b4 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a3de:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	da11      	bge.n	800a40a <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a3e6:	7bbb      	ldrb	r3, [r7, #14]
 800a3e8:	f003 020f 	and.w	r2, r3, #15
 800a3ec:	6879      	ldr	r1, [r7, #4]
 800a3ee:	4613      	mov	r3, r2
 800a3f0:	009b      	lsls	r3, r3, #2
 800a3f2:	4413      	add	r3, r2
 800a3f4:	009b      	lsls	r3, r3, #2
 800a3f6:	440b      	add	r3, r1
 800a3f8:	3318      	adds	r3, #24
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d117      	bne.n	800a430 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a400:	6839      	ldr	r1, [r7, #0]
 800a402:	6878      	ldr	r0, [r7, #4]
 800a404:	f000 fb7b 	bl	800aafe <USBD_CtlError>
                  break;
 800a408:	e054      	b.n	800a4b4 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a40a:	7bbb      	ldrb	r3, [r7, #14]
 800a40c:	f003 020f 	and.w	r2, r3, #15
 800a410:	6879      	ldr	r1, [r7, #4]
 800a412:	4613      	mov	r3, r2
 800a414:	009b      	lsls	r3, r3, #2
 800a416:	4413      	add	r3, r2
 800a418:	009b      	lsls	r3, r3, #2
 800a41a:	440b      	add	r3, r1
 800a41c:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	2b00      	cmp	r3, #0
 800a424:	d104      	bne.n	800a430 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a426:	6839      	ldr	r1, [r7, #0]
 800a428:	6878      	ldr	r0, [r7, #4]
 800a42a:	f000 fb68 	bl	800aafe <USBD_CtlError>
                  break;
 800a42e:	e041      	b.n	800a4b4 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a430:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a434:	2b00      	cmp	r3, #0
 800a436:	da0b      	bge.n	800a450 <USBD_StdEPReq+0x240>
 800a438:	7bbb      	ldrb	r3, [r7, #14]
 800a43a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a43e:	4613      	mov	r3, r2
 800a440:	009b      	lsls	r3, r3, #2
 800a442:	4413      	add	r3, r2
 800a444:	009b      	lsls	r3, r3, #2
 800a446:	3310      	adds	r3, #16
 800a448:	687a      	ldr	r2, [r7, #4]
 800a44a:	4413      	add	r3, r2
 800a44c:	3304      	adds	r3, #4
 800a44e:	e00b      	b.n	800a468 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a450:	7bbb      	ldrb	r3, [r7, #14]
 800a452:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a456:	4613      	mov	r3, r2
 800a458:	009b      	lsls	r3, r3, #2
 800a45a:	4413      	add	r3, r2
 800a45c:	009b      	lsls	r3, r3, #2
 800a45e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a462:	687a      	ldr	r2, [r7, #4]
 800a464:	4413      	add	r3, r2
 800a466:	3304      	adds	r3, #4
 800a468:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a46a:	7bbb      	ldrb	r3, [r7, #14]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d002      	beq.n	800a476 <USBD_StdEPReq+0x266>
 800a470:	7bbb      	ldrb	r3, [r7, #14]
 800a472:	2b80      	cmp	r3, #128	; 0x80
 800a474:	d103      	bne.n	800a47e <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800a476:	68bb      	ldr	r3, [r7, #8]
 800a478:	2200      	movs	r2, #0
 800a47a:	601a      	str	r2, [r3, #0]
 800a47c:	e00e      	b.n	800a49c <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800a47e:	7bbb      	ldrb	r3, [r7, #14]
 800a480:	4619      	mov	r1, r3
 800a482:	6878      	ldr	r0, [r7, #4]
 800a484:	f001 f8be 	bl	800b604 <USBD_LL_IsStallEP>
 800a488:	4603      	mov	r3, r0
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d003      	beq.n	800a496 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800a48e:	68bb      	ldr	r3, [r7, #8]
 800a490:	2201      	movs	r2, #1
 800a492:	601a      	str	r2, [r3, #0]
 800a494:	e002      	b.n	800a49c <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800a496:	68bb      	ldr	r3, [r7, #8]
 800a498:	2200      	movs	r2, #0
 800a49a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a49c:	68bb      	ldr	r3, [r7, #8]
 800a49e:	2202      	movs	r2, #2
 800a4a0:	4619      	mov	r1, r3
 800a4a2:	6878      	ldr	r0, [r7, #4]
 800a4a4:	f000 fb95 	bl	800abd2 <USBD_CtlSendData>
              break;
 800a4a8:	e004      	b.n	800a4b4 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800a4aa:	6839      	ldr	r1, [r7, #0]
 800a4ac:	6878      	ldr	r0, [r7, #4]
 800a4ae:	f000 fb26 	bl	800aafe <USBD_CtlError>
              break;
 800a4b2:	bf00      	nop
          }
          break;
 800a4b4:	e004      	b.n	800a4c0 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800a4b6:	6839      	ldr	r1, [r7, #0]
 800a4b8:	6878      	ldr	r0, [r7, #4]
 800a4ba:	f000 fb20 	bl	800aafe <USBD_CtlError>
          break;
 800a4be:	bf00      	nop
      }
      break;
 800a4c0:	e004      	b.n	800a4cc <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800a4c2:	6839      	ldr	r1, [r7, #0]
 800a4c4:	6878      	ldr	r0, [r7, #4]
 800a4c6:	f000 fb1a 	bl	800aafe <USBD_CtlError>
      break;
 800a4ca:	bf00      	nop
  }

  return ret;
 800a4cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	3710      	adds	r7, #16
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	bd80      	pop	{r7, pc}
	...

0800a4d8 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b084      	sub	sp, #16
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	6078      	str	r0, [r7, #4]
 800a4e0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a4e2:	2300      	movs	r3, #0
 800a4e4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a4e6:	2300      	movs	r3, #0
 800a4e8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a4ee:	683b      	ldr	r3, [r7, #0]
 800a4f0:	885b      	ldrh	r3, [r3, #2]
 800a4f2:	0a1b      	lsrs	r3, r3, #8
 800a4f4:	b29b      	uxth	r3, r3
 800a4f6:	3b01      	subs	r3, #1
 800a4f8:	2b06      	cmp	r3, #6
 800a4fa:	f200 8128 	bhi.w	800a74e <USBD_GetDescriptor+0x276>
 800a4fe:	a201      	add	r2, pc, #4	; (adr r2, 800a504 <USBD_GetDescriptor+0x2c>)
 800a500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a504:	0800a521 	.word	0x0800a521
 800a508:	0800a539 	.word	0x0800a539
 800a50c:	0800a579 	.word	0x0800a579
 800a510:	0800a74f 	.word	0x0800a74f
 800a514:	0800a74f 	.word	0x0800a74f
 800a518:	0800a6ef 	.word	0x0800a6ef
 800a51c:	0800a71b 	.word	0x0800a71b
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	687a      	ldr	r2, [r7, #4]
 800a52a:	7c12      	ldrb	r2, [r2, #16]
 800a52c:	f107 0108 	add.w	r1, r7, #8
 800a530:	4610      	mov	r0, r2
 800a532:	4798      	blx	r3
 800a534:	60f8      	str	r0, [r7, #12]
      break;
 800a536:	e112      	b.n	800a75e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	7c1b      	ldrb	r3, [r3, #16]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d10d      	bne.n	800a55c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a548:	f107 0208 	add.w	r2, r7, #8
 800a54c:	4610      	mov	r0, r2
 800a54e:	4798      	blx	r3
 800a550:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	3301      	adds	r3, #1
 800a556:	2202      	movs	r2, #2
 800a558:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a55a:	e100      	b.n	800a75e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a564:	f107 0208 	add.w	r2, r7, #8
 800a568:	4610      	mov	r0, r2
 800a56a:	4798      	blx	r3
 800a56c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	3301      	adds	r3, #1
 800a572:	2202      	movs	r2, #2
 800a574:	701a      	strb	r2, [r3, #0]
      break;
 800a576:	e0f2      	b.n	800a75e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a578:	683b      	ldr	r3, [r7, #0]
 800a57a:	885b      	ldrh	r3, [r3, #2]
 800a57c:	b2db      	uxtb	r3, r3
 800a57e:	2b05      	cmp	r3, #5
 800a580:	f200 80ac 	bhi.w	800a6dc <USBD_GetDescriptor+0x204>
 800a584:	a201      	add	r2, pc, #4	; (adr r2, 800a58c <USBD_GetDescriptor+0xb4>)
 800a586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a58a:	bf00      	nop
 800a58c:	0800a5a5 	.word	0x0800a5a5
 800a590:	0800a5d9 	.word	0x0800a5d9
 800a594:	0800a60d 	.word	0x0800a60d
 800a598:	0800a641 	.word	0x0800a641
 800a59c:	0800a675 	.word	0x0800a675
 800a5a0:	0800a6a9 	.word	0x0800a6a9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a5aa:	685b      	ldr	r3, [r3, #4]
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d00b      	beq.n	800a5c8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a5b6:	685b      	ldr	r3, [r3, #4]
 800a5b8:	687a      	ldr	r2, [r7, #4]
 800a5ba:	7c12      	ldrb	r2, [r2, #16]
 800a5bc:	f107 0108 	add.w	r1, r7, #8
 800a5c0:	4610      	mov	r0, r2
 800a5c2:	4798      	blx	r3
 800a5c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a5c6:	e091      	b.n	800a6ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a5c8:	6839      	ldr	r1, [r7, #0]
 800a5ca:	6878      	ldr	r0, [r7, #4]
 800a5cc:	f000 fa97 	bl	800aafe <USBD_CtlError>
            err++;
 800a5d0:	7afb      	ldrb	r3, [r7, #11]
 800a5d2:	3301      	adds	r3, #1
 800a5d4:	72fb      	strb	r3, [r7, #11]
          break;
 800a5d6:	e089      	b.n	800a6ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a5de:	689b      	ldr	r3, [r3, #8]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d00b      	beq.n	800a5fc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a5ea:	689b      	ldr	r3, [r3, #8]
 800a5ec:	687a      	ldr	r2, [r7, #4]
 800a5ee:	7c12      	ldrb	r2, [r2, #16]
 800a5f0:	f107 0108 	add.w	r1, r7, #8
 800a5f4:	4610      	mov	r0, r2
 800a5f6:	4798      	blx	r3
 800a5f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a5fa:	e077      	b.n	800a6ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a5fc:	6839      	ldr	r1, [r7, #0]
 800a5fe:	6878      	ldr	r0, [r7, #4]
 800a600:	f000 fa7d 	bl	800aafe <USBD_CtlError>
            err++;
 800a604:	7afb      	ldrb	r3, [r7, #11]
 800a606:	3301      	adds	r3, #1
 800a608:	72fb      	strb	r3, [r7, #11]
          break;
 800a60a:	e06f      	b.n	800a6ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a612:	68db      	ldr	r3, [r3, #12]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d00b      	beq.n	800a630 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a61e:	68db      	ldr	r3, [r3, #12]
 800a620:	687a      	ldr	r2, [r7, #4]
 800a622:	7c12      	ldrb	r2, [r2, #16]
 800a624:	f107 0108 	add.w	r1, r7, #8
 800a628:	4610      	mov	r0, r2
 800a62a:	4798      	blx	r3
 800a62c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a62e:	e05d      	b.n	800a6ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a630:	6839      	ldr	r1, [r7, #0]
 800a632:	6878      	ldr	r0, [r7, #4]
 800a634:	f000 fa63 	bl	800aafe <USBD_CtlError>
            err++;
 800a638:	7afb      	ldrb	r3, [r7, #11]
 800a63a:	3301      	adds	r3, #1
 800a63c:	72fb      	strb	r3, [r7, #11]
          break;
 800a63e:	e055      	b.n	800a6ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a646:	691b      	ldr	r3, [r3, #16]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d00b      	beq.n	800a664 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a652:	691b      	ldr	r3, [r3, #16]
 800a654:	687a      	ldr	r2, [r7, #4]
 800a656:	7c12      	ldrb	r2, [r2, #16]
 800a658:	f107 0108 	add.w	r1, r7, #8
 800a65c:	4610      	mov	r0, r2
 800a65e:	4798      	blx	r3
 800a660:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a662:	e043      	b.n	800a6ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a664:	6839      	ldr	r1, [r7, #0]
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f000 fa49 	bl	800aafe <USBD_CtlError>
            err++;
 800a66c:	7afb      	ldrb	r3, [r7, #11]
 800a66e:	3301      	adds	r3, #1
 800a670:	72fb      	strb	r3, [r7, #11]
          break;
 800a672:	e03b      	b.n	800a6ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a67a:	695b      	ldr	r3, [r3, #20]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d00b      	beq.n	800a698 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a686:	695b      	ldr	r3, [r3, #20]
 800a688:	687a      	ldr	r2, [r7, #4]
 800a68a:	7c12      	ldrb	r2, [r2, #16]
 800a68c:	f107 0108 	add.w	r1, r7, #8
 800a690:	4610      	mov	r0, r2
 800a692:	4798      	blx	r3
 800a694:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a696:	e029      	b.n	800a6ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a698:	6839      	ldr	r1, [r7, #0]
 800a69a:	6878      	ldr	r0, [r7, #4]
 800a69c:	f000 fa2f 	bl	800aafe <USBD_CtlError>
            err++;
 800a6a0:	7afb      	ldrb	r3, [r7, #11]
 800a6a2:	3301      	adds	r3, #1
 800a6a4:	72fb      	strb	r3, [r7, #11]
          break;
 800a6a6:	e021      	b.n	800a6ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a6ae:	699b      	ldr	r3, [r3, #24]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d00b      	beq.n	800a6cc <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a6ba:	699b      	ldr	r3, [r3, #24]
 800a6bc:	687a      	ldr	r2, [r7, #4]
 800a6be:	7c12      	ldrb	r2, [r2, #16]
 800a6c0:	f107 0108 	add.w	r1, r7, #8
 800a6c4:	4610      	mov	r0, r2
 800a6c6:	4798      	blx	r3
 800a6c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a6ca:	e00f      	b.n	800a6ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a6cc:	6839      	ldr	r1, [r7, #0]
 800a6ce:	6878      	ldr	r0, [r7, #4]
 800a6d0:	f000 fa15 	bl	800aafe <USBD_CtlError>
            err++;
 800a6d4:	7afb      	ldrb	r3, [r7, #11]
 800a6d6:	3301      	adds	r3, #1
 800a6d8:	72fb      	strb	r3, [r7, #11]
          break;
 800a6da:	e007      	b.n	800a6ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800a6dc:	6839      	ldr	r1, [r7, #0]
 800a6de:	6878      	ldr	r0, [r7, #4]
 800a6e0:	f000 fa0d 	bl	800aafe <USBD_CtlError>
          err++;
 800a6e4:	7afb      	ldrb	r3, [r7, #11]
 800a6e6:	3301      	adds	r3, #1
 800a6e8:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800a6ea:	e038      	b.n	800a75e <USBD_GetDescriptor+0x286>
 800a6ec:	e037      	b.n	800a75e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	7c1b      	ldrb	r3, [r3, #16]
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d109      	bne.n	800a70a <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a6fe:	f107 0208 	add.w	r2, r7, #8
 800a702:	4610      	mov	r0, r2
 800a704:	4798      	blx	r3
 800a706:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a708:	e029      	b.n	800a75e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a70a:	6839      	ldr	r1, [r7, #0]
 800a70c:	6878      	ldr	r0, [r7, #4]
 800a70e:	f000 f9f6 	bl	800aafe <USBD_CtlError>
        err++;
 800a712:	7afb      	ldrb	r3, [r7, #11]
 800a714:	3301      	adds	r3, #1
 800a716:	72fb      	strb	r3, [r7, #11]
      break;
 800a718:	e021      	b.n	800a75e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	7c1b      	ldrb	r3, [r3, #16]
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d10d      	bne.n	800a73e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a72a:	f107 0208 	add.w	r2, r7, #8
 800a72e:	4610      	mov	r0, r2
 800a730:	4798      	blx	r3
 800a732:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	3301      	adds	r3, #1
 800a738:	2207      	movs	r2, #7
 800a73a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a73c:	e00f      	b.n	800a75e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a73e:	6839      	ldr	r1, [r7, #0]
 800a740:	6878      	ldr	r0, [r7, #4]
 800a742:	f000 f9dc 	bl	800aafe <USBD_CtlError>
        err++;
 800a746:	7afb      	ldrb	r3, [r7, #11]
 800a748:	3301      	adds	r3, #1
 800a74a:	72fb      	strb	r3, [r7, #11]
      break;
 800a74c:	e007      	b.n	800a75e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a74e:	6839      	ldr	r1, [r7, #0]
 800a750:	6878      	ldr	r0, [r7, #4]
 800a752:	f000 f9d4 	bl	800aafe <USBD_CtlError>
      err++;
 800a756:	7afb      	ldrb	r3, [r7, #11]
 800a758:	3301      	adds	r3, #1
 800a75a:	72fb      	strb	r3, [r7, #11]
      break;
 800a75c:	bf00      	nop
  }

  if (err != 0U)
 800a75e:	7afb      	ldrb	r3, [r7, #11]
 800a760:	2b00      	cmp	r3, #0
 800a762:	d11c      	bne.n	800a79e <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800a764:	893b      	ldrh	r3, [r7, #8]
 800a766:	2b00      	cmp	r3, #0
 800a768:	d011      	beq.n	800a78e <USBD_GetDescriptor+0x2b6>
 800a76a:	683b      	ldr	r3, [r7, #0]
 800a76c:	88db      	ldrh	r3, [r3, #6]
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d00d      	beq.n	800a78e <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800a772:	683b      	ldr	r3, [r7, #0]
 800a774:	88da      	ldrh	r2, [r3, #6]
 800a776:	893b      	ldrh	r3, [r7, #8]
 800a778:	4293      	cmp	r3, r2
 800a77a:	bf28      	it	cs
 800a77c:	4613      	movcs	r3, r2
 800a77e:	b29b      	uxth	r3, r3
 800a780:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a782:	893b      	ldrh	r3, [r7, #8]
 800a784:	461a      	mov	r2, r3
 800a786:	68f9      	ldr	r1, [r7, #12]
 800a788:	6878      	ldr	r0, [r7, #4]
 800a78a:	f000 fa22 	bl	800abd2 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800a78e:	683b      	ldr	r3, [r7, #0]
 800a790:	88db      	ldrh	r3, [r3, #6]
 800a792:	2b00      	cmp	r3, #0
 800a794:	d104      	bne.n	800a7a0 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	f000 fa79 	bl	800ac8e <USBD_CtlSendStatus>
 800a79c:	e000      	b.n	800a7a0 <USBD_GetDescriptor+0x2c8>
    return;
 800a79e:	bf00      	nop
    }
  }
}
 800a7a0:	3710      	adds	r7, #16
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	bd80      	pop	{r7, pc}
 800a7a6:	bf00      	nop

0800a7a8 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a7a8:	b580      	push	{r7, lr}
 800a7aa:	b084      	sub	sp, #16
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	6078      	str	r0, [r7, #4]
 800a7b0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a7b2:	683b      	ldr	r3, [r7, #0]
 800a7b4:	889b      	ldrh	r3, [r3, #4]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d130      	bne.n	800a81c <USBD_SetAddress+0x74>
 800a7ba:	683b      	ldr	r3, [r7, #0]
 800a7bc:	88db      	ldrh	r3, [r3, #6]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d12c      	bne.n	800a81c <USBD_SetAddress+0x74>
 800a7c2:	683b      	ldr	r3, [r7, #0]
 800a7c4:	885b      	ldrh	r3, [r3, #2]
 800a7c6:	2b7f      	cmp	r3, #127	; 0x7f
 800a7c8:	d828      	bhi.n	800a81c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a7ca:	683b      	ldr	r3, [r7, #0]
 800a7cc:	885b      	ldrh	r3, [r3, #2]
 800a7ce:	b2db      	uxtb	r3, r3
 800a7d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a7d4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a7dc:	2b03      	cmp	r3, #3
 800a7de:	d104      	bne.n	800a7ea <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800a7e0:	6839      	ldr	r1, [r7, #0]
 800a7e2:	6878      	ldr	r0, [r7, #4]
 800a7e4:	f000 f98b 	bl	800aafe <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a7e8:	e01d      	b.n	800a826 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	7bfa      	ldrb	r2, [r7, #15]
 800a7ee:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a7f2:	7bfb      	ldrb	r3, [r7, #15]
 800a7f4:	4619      	mov	r1, r3
 800a7f6:	6878      	ldr	r0, [r7, #4]
 800a7f8:	f000 ff2f 	bl	800b65a <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800a7fc:	6878      	ldr	r0, [r7, #4]
 800a7fe:	f000 fa46 	bl	800ac8e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a802:	7bfb      	ldrb	r3, [r7, #15]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d004      	beq.n	800a812 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	2202      	movs	r2, #2
 800a80c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a810:	e009      	b.n	800a826 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	2201      	movs	r2, #1
 800a816:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a81a:	e004      	b.n	800a826 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a81c:	6839      	ldr	r1, [r7, #0]
 800a81e:	6878      	ldr	r0, [r7, #4]
 800a820:	f000 f96d 	bl	800aafe <USBD_CtlError>
  }
}
 800a824:	bf00      	nop
 800a826:	bf00      	nop
 800a828:	3710      	adds	r7, #16
 800a82a:	46bd      	mov	sp, r7
 800a82c:	bd80      	pop	{r7, pc}
	...

0800a830 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a830:	b580      	push	{r7, lr}
 800a832:	b082      	sub	sp, #8
 800a834:	af00      	add	r7, sp, #0
 800a836:	6078      	str	r0, [r7, #4]
 800a838:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a83a:	683b      	ldr	r3, [r7, #0]
 800a83c:	885b      	ldrh	r3, [r3, #2]
 800a83e:	b2da      	uxtb	r2, r3
 800a840:	4b41      	ldr	r3, [pc, #260]	; (800a948 <USBD_SetConfig+0x118>)
 800a842:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a844:	4b40      	ldr	r3, [pc, #256]	; (800a948 <USBD_SetConfig+0x118>)
 800a846:	781b      	ldrb	r3, [r3, #0]
 800a848:	2b01      	cmp	r3, #1
 800a84a:	d904      	bls.n	800a856 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800a84c:	6839      	ldr	r1, [r7, #0]
 800a84e:	6878      	ldr	r0, [r7, #4]
 800a850:	f000 f955 	bl	800aafe <USBD_CtlError>
 800a854:	e075      	b.n	800a942 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a85c:	2b02      	cmp	r3, #2
 800a85e:	d002      	beq.n	800a866 <USBD_SetConfig+0x36>
 800a860:	2b03      	cmp	r3, #3
 800a862:	d023      	beq.n	800a8ac <USBD_SetConfig+0x7c>
 800a864:	e062      	b.n	800a92c <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800a866:	4b38      	ldr	r3, [pc, #224]	; (800a948 <USBD_SetConfig+0x118>)
 800a868:	781b      	ldrb	r3, [r3, #0]
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d01a      	beq.n	800a8a4 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800a86e:	4b36      	ldr	r3, [pc, #216]	; (800a948 <USBD_SetConfig+0x118>)
 800a870:	781b      	ldrb	r3, [r3, #0]
 800a872:	461a      	mov	r2, r3
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	2203      	movs	r2, #3
 800a87c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a880:	4b31      	ldr	r3, [pc, #196]	; (800a948 <USBD_SetConfig+0x118>)
 800a882:	781b      	ldrb	r3, [r3, #0]
 800a884:	4619      	mov	r1, r3
 800a886:	6878      	ldr	r0, [r7, #4]
 800a888:	f7ff f9af 	bl	8009bea <USBD_SetClassConfig>
 800a88c:	4603      	mov	r3, r0
 800a88e:	2b02      	cmp	r3, #2
 800a890:	d104      	bne.n	800a89c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800a892:	6839      	ldr	r1, [r7, #0]
 800a894:	6878      	ldr	r0, [r7, #4]
 800a896:	f000 f932 	bl	800aafe <USBD_CtlError>
            return;
 800a89a:	e052      	b.n	800a942 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800a89c:	6878      	ldr	r0, [r7, #4]
 800a89e:	f000 f9f6 	bl	800ac8e <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a8a2:	e04e      	b.n	800a942 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a8a4:	6878      	ldr	r0, [r7, #4]
 800a8a6:	f000 f9f2 	bl	800ac8e <USBD_CtlSendStatus>
        break;
 800a8aa:	e04a      	b.n	800a942 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800a8ac:	4b26      	ldr	r3, [pc, #152]	; (800a948 <USBD_SetConfig+0x118>)
 800a8ae:	781b      	ldrb	r3, [r3, #0]
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d112      	bne.n	800a8da <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	2202      	movs	r2, #2
 800a8b8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800a8bc:	4b22      	ldr	r3, [pc, #136]	; (800a948 <USBD_SetConfig+0x118>)
 800a8be:	781b      	ldrb	r3, [r3, #0]
 800a8c0:	461a      	mov	r2, r3
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800a8c6:	4b20      	ldr	r3, [pc, #128]	; (800a948 <USBD_SetConfig+0x118>)
 800a8c8:	781b      	ldrb	r3, [r3, #0]
 800a8ca:	4619      	mov	r1, r3
 800a8cc:	6878      	ldr	r0, [r7, #4]
 800a8ce:	f7ff f9ab 	bl	8009c28 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800a8d2:	6878      	ldr	r0, [r7, #4]
 800a8d4:	f000 f9db 	bl	800ac8e <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a8d8:	e033      	b.n	800a942 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800a8da:	4b1b      	ldr	r3, [pc, #108]	; (800a948 <USBD_SetConfig+0x118>)
 800a8dc:	781b      	ldrb	r3, [r3, #0]
 800a8de:	461a      	mov	r2, r3
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	685b      	ldr	r3, [r3, #4]
 800a8e4:	429a      	cmp	r2, r3
 800a8e6:	d01d      	beq.n	800a924 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	685b      	ldr	r3, [r3, #4]
 800a8ec:	b2db      	uxtb	r3, r3
 800a8ee:	4619      	mov	r1, r3
 800a8f0:	6878      	ldr	r0, [r7, #4]
 800a8f2:	f7ff f999 	bl	8009c28 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800a8f6:	4b14      	ldr	r3, [pc, #80]	; (800a948 <USBD_SetConfig+0x118>)
 800a8f8:	781b      	ldrb	r3, [r3, #0]
 800a8fa:	461a      	mov	r2, r3
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a900:	4b11      	ldr	r3, [pc, #68]	; (800a948 <USBD_SetConfig+0x118>)
 800a902:	781b      	ldrb	r3, [r3, #0]
 800a904:	4619      	mov	r1, r3
 800a906:	6878      	ldr	r0, [r7, #4]
 800a908:	f7ff f96f 	bl	8009bea <USBD_SetClassConfig>
 800a90c:	4603      	mov	r3, r0
 800a90e:	2b02      	cmp	r3, #2
 800a910:	d104      	bne.n	800a91c <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800a912:	6839      	ldr	r1, [r7, #0]
 800a914:	6878      	ldr	r0, [r7, #4]
 800a916:	f000 f8f2 	bl	800aafe <USBD_CtlError>
            return;
 800a91a:	e012      	b.n	800a942 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a91c:	6878      	ldr	r0, [r7, #4]
 800a91e:	f000 f9b6 	bl	800ac8e <USBD_CtlSendStatus>
        break;
 800a922:	e00e      	b.n	800a942 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a924:	6878      	ldr	r0, [r7, #4]
 800a926:	f000 f9b2 	bl	800ac8e <USBD_CtlSendStatus>
        break;
 800a92a:	e00a      	b.n	800a942 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800a92c:	6839      	ldr	r1, [r7, #0]
 800a92e:	6878      	ldr	r0, [r7, #4]
 800a930:	f000 f8e5 	bl	800aafe <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800a934:	4b04      	ldr	r3, [pc, #16]	; (800a948 <USBD_SetConfig+0x118>)
 800a936:	781b      	ldrb	r3, [r3, #0]
 800a938:	4619      	mov	r1, r3
 800a93a:	6878      	ldr	r0, [r7, #4]
 800a93c:	f7ff f974 	bl	8009c28 <USBD_ClrClassConfig>
        break;
 800a940:	bf00      	nop
    }
  }
}
 800a942:	3708      	adds	r7, #8
 800a944:	46bd      	mov	sp, r7
 800a946:	bd80      	pop	{r7, pc}
 800a948:	200007b0 	.word	0x200007b0

0800a94c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b082      	sub	sp, #8
 800a950:	af00      	add	r7, sp, #0
 800a952:	6078      	str	r0, [r7, #4]
 800a954:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a956:	683b      	ldr	r3, [r7, #0]
 800a958:	88db      	ldrh	r3, [r3, #6]
 800a95a:	2b01      	cmp	r3, #1
 800a95c:	d004      	beq.n	800a968 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a95e:	6839      	ldr	r1, [r7, #0]
 800a960:	6878      	ldr	r0, [r7, #4]
 800a962:	f000 f8cc 	bl	800aafe <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a966:	e022      	b.n	800a9ae <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a96e:	2b02      	cmp	r3, #2
 800a970:	dc02      	bgt.n	800a978 <USBD_GetConfig+0x2c>
 800a972:	2b00      	cmp	r3, #0
 800a974:	dc03      	bgt.n	800a97e <USBD_GetConfig+0x32>
 800a976:	e015      	b.n	800a9a4 <USBD_GetConfig+0x58>
 800a978:	2b03      	cmp	r3, #3
 800a97a:	d00b      	beq.n	800a994 <USBD_GetConfig+0x48>
 800a97c:	e012      	b.n	800a9a4 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	2200      	movs	r2, #0
 800a982:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	3308      	adds	r3, #8
 800a988:	2201      	movs	r2, #1
 800a98a:	4619      	mov	r1, r3
 800a98c:	6878      	ldr	r0, [r7, #4]
 800a98e:	f000 f920 	bl	800abd2 <USBD_CtlSendData>
        break;
 800a992:	e00c      	b.n	800a9ae <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	3304      	adds	r3, #4
 800a998:	2201      	movs	r2, #1
 800a99a:	4619      	mov	r1, r3
 800a99c:	6878      	ldr	r0, [r7, #4]
 800a99e:	f000 f918 	bl	800abd2 <USBD_CtlSendData>
        break;
 800a9a2:	e004      	b.n	800a9ae <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800a9a4:	6839      	ldr	r1, [r7, #0]
 800a9a6:	6878      	ldr	r0, [r7, #4]
 800a9a8:	f000 f8a9 	bl	800aafe <USBD_CtlError>
        break;
 800a9ac:	bf00      	nop
}
 800a9ae:	bf00      	nop
 800a9b0:	3708      	adds	r7, #8
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	bd80      	pop	{r7, pc}

0800a9b6 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9b6:	b580      	push	{r7, lr}
 800a9b8:	b082      	sub	sp, #8
 800a9ba:	af00      	add	r7, sp, #0
 800a9bc:	6078      	str	r0, [r7, #4]
 800a9be:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a9c6:	3b01      	subs	r3, #1
 800a9c8:	2b02      	cmp	r3, #2
 800a9ca:	d81e      	bhi.n	800aa0a <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a9cc:	683b      	ldr	r3, [r7, #0]
 800a9ce:	88db      	ldrh	r3, [r3, #6]
 800a9d0:	2b02      	cmp	r3, #2
 800a9d2:	d004      	beq.n	800a9de <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800a9d4:	6839      	ldr	r1, [r7, #0]
 800a9d6:	6878      	ldr	r0, [r7, #4]
 800a9d8:	f000 f891 	bl	800aafe <USBD_CtlError>
        break;
 800a9dc:	e01a      	b.n	800aa14 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	2201      	movs	r2, #1
 800a9e2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d005      	beq.n	800a9fa <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	68db      	ldr	r3, [r3, #12]
 800a9f2:	f043 0202 	orr.w	r2, r3, #2
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	330c      	adds	r3, #12
 800a9fe:	2202      	movs	r2, #2
 800aa00:	4619      	mov	r1, r3
 800aa02:	6878      	ldr	r0, [r7, #4]
 800aa04:	f000 f8e5 	bl	800abd2 <USBD_CtlSendData>
      break;
 800aa08:	e004      	b.n	800aa14 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800aa0a:	6839      	ldr	r1, [r7, #0]
 800aa0c:	6878      	ldr	r0, [r7, #4]
 800aa0e:	f000 f876 	bl	800aafe <USBD_CtlError>
      break;
 800aa12:	bf00      	nop
  }
}
 800aa14:	bf00      	nop
 800aa16:	3708      	adds	r7, #8
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	bd80      	pop	{r7, pc}

0800aa1c <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800aa1c:	b580      	push	{r7, lr}
 800aa1e:	b082      	sub	sp, #8
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
 800aa24:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	885b      	ldrh	r3, [r3, #2]
 800aa2a:	2b01      	cmp	r3, #1
 800aa2c:	d106      	bne.n	800aa3c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	2201      	movs	r2, #1
 800aa32:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800aa36:	6878      	ldr	r0, [r7, #4]
 800aa38:	f000 f929 	bl	800ac8e <USBD_CtlSendStatus>
  }
}
 800aa3c:	bf00      	nop
 800aa3e:	3708      	adds	r7, #8
 800aa40:	46bd      	mov	sp, r7
 800aa42:	bd80      	pop	{r7, pc}

0800aa44 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b082      	sub	sp, #8
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
 800aa4c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa54:	3b01      	subs	r3, #1
 800aa56:	2b02      	cmp	r3, #2
 800aa58:	d80b      	bhi.n	800aa72 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800aa5a:	683b      	ldr	r3, [r7, #0]
 800aa5c:	885b      	ldrh	r3, [r3, #2]
 800aa5e:	2b01      	cmp	r3, #1
 800aa60:	d10c      	bne.n	800aa7c <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	2200      	movs	r2, #0
 800aa66:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800aa6a:	6878      	ldr	r0, [r7, #4]
 800aa6c:	f000 f90f 	bl	800ac8e <USBD_CtlSendStatus>
      }
      break;
 800aa70:	e004      	b.n	800aa7c <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800aa72:	6839      	ldr	r1, [r7, #0]
 800aa74:	6878      	ldr	r0, [r7, #4]
 800aa76:	f000 f842 	bl	800aafe <USBD_CtlError>
      break;
 800aa7a:	e000      	b.n	800aa7e <USBD_ClrFeature+0x3a>
      break;
 800aa7c:	bf00      	nop
  }
}
 800aa7e:	bf00      	nop
 800aa80:	3708      	adds	r7, #8
 800aa82:	46bd      	mov	sp, r7
 800aa84:	bd80      	pop	{r7, pc}

0800aa86 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800aa86:	b480      	push	{r7}
 800aa88:	b083      	sub	sp, #12
 800aa8a:	af00      	add	r7, sp, #0
 800aa8c:	6078      	str	r0, [r7, #4]
 800aa8e:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800aa90:	683b      	ldr	r3, [r7, #0]
 800aa92:	781a      	ldrb	r2, [r3, #0]
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800aa98:	683b      	ldr	r3, [r7, #0]
 800aa9a:	785a      	ldrb	r2, [r3, #1]
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800aaa0:	683b      	ldr	r3, [r7, #0]
 800aaa2:	3302      	adds	r3, #2
 800aaa4:	781b      	ldrb	r3, [r3, #0]
 800aaa6:	b29a      	uxth	r2, r3
 800aaa8:	683b      	ldr	r3, [r7, #0]
 800aaaa:	3303      	adds	r3, #3
 800aaac:	781b      	ldrb	r3, [r3, #0]
 800aaae:	b29b      	uxth	r3, r3
 800aab0:	021b      	lsls	r3, r3, #8
 800aab2:	b29b      	uxth	r3, r3
 800aab4:	4413      	add	r3, r2
 800aab6:	b29a      	uxth	r2, r3
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800aabc:	683b      	ldr	r3, [r7, #0]
 800aabe:	3304      	adds	r3, #4
 800aac0:	781b      	ldrb	r3, [r3, #0]
 800aac2:	b29a      	uxth	r2, r3
 800aac4:	683b      	ldr	r3, [r7, #0]
 800aac6:	3305      	adds	r3, #5
 800aac8:	781b      	ldrb	r3, [r3, #0]
 800aaca:	b29b      	uxth	r3, r3
 800aacc:	021b      	lsls	r3, r3, #8
 800aace:	b29b      	uxth	r3, r3
 800aad0:	4413      	add	r3, r2
 800aad2:	b29a      	uxth	r2, r3
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800aad8:	683b      	ldr	r3, [r7, #0]
 800aada:	3306      	adds	r3, #6
 800aadc:	781b      	ldrb	r3, [r3, #0]
 800aade:	b29a      	uxth	r2, r3
 800aae0:	683b      	ldr	r3, [r7, #0]
 800aae2:	3307      	adds	r3, #7
 800aae4:	781b      	ldrb	r3, [r3, #0]
 800aae6:	b29b      	uxth	r3, r3
 800aae8:	021b      	lsls	r3, r3, #8
 800aaea:	b29b      	uxth	r3, r3
 800aaec:	4413      	add	r3, r2
 800aaee:	b29a      	uxth	r2, r3
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	80da      	strh	r2, [r3, #6]

}
 800aaf4:	bf00      	nop
 800aaf6:	370c      	adds	r7, #12
 800aaf8:	46bd      	mov	sp, r7
 800aafa:	bc80      	pop	{r7}
 800aafc:	4770      	bx	lr

0800aafe <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800aafe:	b580      	push	{r7, lr}
 800ab00:	b082      	sub	sp, #8
 800ab02:	af00      	add	r7, sp, #0
 800ab04:	6078      	str	r0, [r7, #4]
 800ab06:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800ab08:	2180      	movs	r1, #128	; 0x80
 800ab0a:	6878      	ldr	r0, [r7, #4]
 800ab0c:	f000 fd3c 	bl	800b588 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800ab10:	2100      	movs	r1, #0
 800ab12:	6878      	ldr	r0, [r7, #4]
 800ab14:	f000 fd38 	bl	800b588 <USBD_LL_StallEP>
}
 800ab18:	bf00      	nop
 800ab1a:	3708      	adds	r7, #8
 800ab1c:	46bd      	mov	sp, r7
 800ab1e:	bd80      	pop	{r7, pc}

0800ab20 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ab20:	b580      	push	{r7, lr}
 800ab22:	b086      	sub	sp, #24
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	60f8      	str	r0, [r7, #12]
 800ab28:	60b9      	str	r1, [r7, #8]
 800ab2a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d032      	beq.n	800ab9c <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800ab36:	68f8      	ldr	r0, [r7, #12]
 800ab38:	f000 f834 	bl	800aba4 <USBD_GetLen>
 800ab3c:	4603      	mov	r3, r0
 800ab3e:	3301      	adds	r3, #1
 800ab40:	b29b      	uxth	r3, r3
 800ab42:	005b      	lsls	r3, r3, #1
 800ab44:	b29a      	uxth	r2, r3
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800ab4a:	7dfb      	ldrb	r3, [r7, #23]
 800ab4c:	1c5a      	adds	r2, r3, #1
 800ab4e:	75fa      	strb	r2, [r7, #23]
 800ab50:	461a      	mov	r2, r3
 800ab52:	68bb      	ldr	r3, [r7, #8]
 800ab54:	4413      	add	r3, r2
 800ab56:	687a      	ldr	r2, [r7, #4]
 800ab58:	7812      	ldrb	r2, [r2, #0]
 800ab5a:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800ab5c:	7dfb      	ldrb	r3, [r7, #23]
 800ab5e:	1c5a      	adds	r2, r3, #1
 800ab60:	75fa      	strb	r2, [r7, #23]
 800ab62:	461a      	mov	r2, r3
 800ab64:	68bb      	ldr	r3, [r7, #8]
 800ab66:	4413      	add	r3, r2
 800ab68:	2203      	movs	r2, #3
 800ab6a:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800ab6c:	e012      	b.n	800ab94 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	1c5a      	adds	r2, r3, #1
 800ab72:	60fa      	str	r2, [r7, #12]
 800ab74:	7dfa      	ldrb	r2, [r7, #23]
 800ab76:	1c51      	adds	r1, r2, #1
 800ab78:	75f9      	strb	r1, [r7, #23]
 800ab7a:	4611      	mov	r1, r2
 800ab7c:	68ba      	ldr	r2, [r7, #8]
 800ab7e:	440a      	add	r2, r1
 800ab80:	781b      	ldrb	r3, [r3, #0]
 800ab82:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800ab84:	7dfb      	ldrb	r3, [r7, #23]
 800ab86:	1c5a      	adds	r2, r3, #1
 800ab88:	75fa      	strb	r2, [r7, #23]
 800ab8a:	461a      	mov	r2, r3
 800ab8c:	68bb      	ldr	r3, [r7, #8]
 800ab8e:	4413      	add	r3, r2
 800ab90:	2200      	movs	r2, #0
 800ab92:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	781b      	ldrb	r3, [r3, #0]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d1e8      	bne.n	800ab6e <USBD_GetString+0x4e>
    }
  }
}
 800ab9c:	bf00      	nop
 800ab9e:	3718      	adds	r7, #24
 800aba0:	46bd      	mov	sp, r7
 800aba2:	bd80      	pop	{r7, pc}

0800aba4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800aba4:	b480      	push	{r7}
 800aba6:	b085      	sub	sp, #20
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800abac:	2300      	movs	r3, #0
 800abae:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800abb0:	e005      	b.n	800abbe <USBD_GetLen+0x1a>
  {
    len++;
 800abb2:	7bfb      	ldrb	r3, [r7, #15]
 800abb4:	3301      	adds	r3, #1
 800abb6:	73fb      	strb	r3, [r7, #15]
    buf++;
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	3301      	adds	r3, #1
 800abbc:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	781b      	ldrb	r3, [r3, #0]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d1f5      	bne.n	800abb2 <USBD_GetLen+0xe>
  }

  return len;
 800abc6:	7bfb      	ldrb	r3, [r7, #15]
}
 800abc8:	4618      	mov	r0, r3
 800abca:	3714      	adds	r7, #20
 800abcc:	46bd      	mov	sp, r7
 800abce:	bc80      	pop	{r7}
 800abd0:	4770      	bx	lr

0800abd2 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800abd2:	b580      	push	{r7, lr}
 800abd4:	b084      	sub	sp, #16
 800abd6:	af00      	add	r7, sp, #0
 800abd8:	60f8      	str	r0, [r7, #12]
 800abda:	60b9      	str	r1, [r7, #8]
 800abdc:	4613      	mov	r3, r2
 800abde:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	2202      	movs	r2, #2
 800abe4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800abe8:	88fa      	ldrh	r2, [r7, #6]
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800abee:	88fa      	ldrh	r2, [r7, #6]
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800abf4:	88fb      	ldrh	r3, [r7, #6]
 800abf6:	68ba      	ldr	r2, [r7, #8]
 800abf8:	2100      	movs	r1, #0
 800abfa:	68f8      	ldr	r0, [r7, #12]
 800abfc:	f000 fd4c 	bl	800b698 <USBD_LL_Transmit>

  return USBD_OK;
 800ac00:	2300      	movs	r3, #0
}
 800ac02:	4618      	mov	r0, r3
 800ac04:	3710      	adds	r7, #16
 800ac06:	46bd      	mov	sp, r7
 800ac08:	bd80      	pop	{r7, pc}

0800ac0a <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800ac0a:	b580      	push	{r7, lr}
 800ac0c:	b084      	sub	sp, #16
 800ac0e:	af00      	add	r7, sp, #0
 800ac10:	60f8      	str	r0, [r7, #12]
 800ac12:	60b9      	str	r1, [r7, #8]
 800ac14:	4613      	mov	r3, r2
 800ac16:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ac18:	88fb      	ldrh	r3, [r7, #6]
 800ac1a:	68ba      	ldr	r2, [r7, #8]
 800ac1c:	2100      	movs	r1, #0
 800ac1e:	68f8      	ldr	r0, [r7, #12]
 800ac20:	f000 fd3a 	bl	800b698 <USBD_LL_Transmit>

  return USBD_OK;
 800ac24:	2300      	movs	r3, #0
}
 800ac26:	4618      	mov	r0, r3
 800ac28:	3710      	adds	r7, #16
 800ac2a:	46bd      	mov	sp, r7
 800ac2c:	bd80      	pop	{r7, pc}

0800ac2e <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800ac2e:	b580      	push	{r7, lr}
 800ac30:	b084      	sub	sp, #16
 800ac32:	af00      	add	r7, sp, #0
 800ac34:	60f8      	str	r0, [r7, #12]
 800ac36:	60b9      	str	r1, [r7, #8]
 800ac38:	4613      	mov	r3, r2
 800ac3a:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	2203      	movs	r2, #3
 800ac40:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800ac44:	88fa      	ldrh	r2, [r7, #6]
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800ac4c:	88fa      	ldrh	r2, [r7, #6]
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ac54:	88fb      	ldrh	r3, [r7, #6]
 800ac56:	68ba      	ldr	r2, [r7, #8]
 800ac58:	2100      	movs	r1, #0
 800ac5a:	68f8      	ldr	r0, [r7, #12]
 800ac5c:	f000 fd3f 	bl	800b6de <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ac60:	2300      	movs	r3, #0
}
 800ac62:	4618      	mov	r0, r3
 800ac64:	3710      	adds	r7, #16
 800ac66:	46bd      	mov	sp, r7
 800ac68:	bd80      	pop	{r7, pc}

0800ac6a <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800ac6a:	b580      	push	{r7, lr}
 800ac6c:	b084      	sub	sp, #16
 800ac6e:	af00      	add	r7, sp, #0
 800ac70:	60f8      	str	r0, [r7, #12]
 800ac72:	60b9      	str	r1, [r7, #8]
 800ac74:	4613      	mov	r3, r2
 800ac76:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ac78:	88fb      	ldrh	r3, [r7, #6]
 800ac7a:	68ba      	ldr	r2, [r7, #8]
 800ac7c:	2100      	movs	r1, #0
 800ac7e:	68f8      	ldr	r0, [r7, #12]
 800ac80:	f000 fd2d 	bl	800b6de <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ac84:	2300      	movs	r3, #0
}
 800ac86:	4618      	mov	r0, r3
 800ac88:	3710      	adds	r7, #16
 800ac8a:	46bd      	mov	sp, r7
 800ac8c:	bd80      	pop	{r7, pc}

0800ac8e <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ac8e:	b580      	push	{r7, lr}
 800ac90:	b082      	sub	sp, #8
 800ac92:	af00      	add	r7, sp, #0
 800ac94:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	2204      	movs	r2, #4
 800ac9a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ac9e:	2300      	movs	r3, #0
 800aca0:	2200      	movs	r2, #0
 800aca2:	2100      	movs	r1, #0
 800aca4:	6878      	ldr	r0, [r7, #4]
 800aca6:	f000 fcf7 	bl	800b698 <USBD_LL_Transmit>

  return USBD_OK;
 800acaa:	2300      	movs	r3, #0
}
 800acac:	4618      	mov	r0, r3
 800acae:	3708      	adds	r7, #8
 800acb0:	46bd      	mov	sp, r7
 800acb2:	bd80      	pop	{r7, pc}

0800acb4 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800acb4:	b580      	push	{r7, lr}
 800acb6:	b082      	sub	sp, #8
 800acb8:	af00      	add	r7, sp, #0
 800acba:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	2205      	movs	r2, #5
 800acc0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800acc4:	2300      	movs	r3, #0
 800acc6:	2200      	movs	r2, #0
 800acc8:	2100      	movs	r1, #0
 800acca:	6878      	ldr	r0, [r7, #4]
 800accc:	f000 fd07 	bl	800b6de <USBD_LL_PrepareReceive>

  return USBD_OK;
 800acd0:	2300      	movs	r3, #0
}
 800acd2:	4618      	mov	r0, r3
 800acd4:	3708      	adds	r7, #8
 800acd6:	46bd      	mov	sp, r7
 800acd8:	bd80      	pop	{r7, pc}
	...

0800acdc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800acdc:	b580      	push	{r7, lr}
 800acde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ace0:	2200      	movs	r2, #0
 800ace2:	4912      	ldr	r1, [pc, #72]	; (800ad2c <MX_USB_DEVICE_Init+0x50>)
 800ace4:	4812      	ldr	r0, [pc, #72]	; (800ad30 <MX_USB_DEVICE_Init+0x54>)
 800ace6:	f7fe ff26 	bl	8009b36 <USBD_Init>
 800acea:	4603      	mov	r3, r0
 800acec:	2b00      	cmp	r3, #0
 800acee:	d001      	beq.n	800acf4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800acf0:	f7f6 ff42 	bl	8001b78 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800acf4:	490f      	ldr	r1, [pc, #60]	; (800ad34 <MX_USB_DEVICE_Init+0x58>)
 800acf6:	480e      	ldr	r0, [pc, #56]	; (800ad30 <MX_USB_DEVICE_Init+0x54>)
 800acf8:	f7fe ff48 	bl	8009b8c <USBD_RegisterClass>
 800acfc:	4603      	mov	r3, r0
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d001      	beq.n	800ad06 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ad02:	f7f6 ff39 	bl	8001b78 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ad06:	490c      	ldr	r1, [pc, #48]	; (800ad38 <MX_USB_DEVICE_Init+0x5c>)
 800ad08:	4809      	ldr	r0, [pc, #36]	; (800ad30 <MX_USB_DEVICE_Init+0x54>)
 800ad0a:	f7fe fe79 	bl	8009a00 <USBD_CDC_RegisterInterface>
 800ad0e:	4603      	mov	r3, r0
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d001      	beq.n	800ad18 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ad14:	f7f6 ff30 	bl	8001b78 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ad18:	4805      	ldr	r0, [pc, #20]	; (800ad30 <MX_USB_DEVICE_Init+0x54>)
 800ad1a:	f7fe ff50 	bl	8009bbe <USBD_Start>
 800ad1e:	4603      	mov	r3, r0
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d001      	beq.n	800ad28 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ad24:	f7f6 ff28 	bl	8001b78 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ad28:	bf00      	nop
 800ad2a:	bd80      	pop	{r7, pc}
 800ad2c:	2000012c 	.word	0x2000012c
 800ad30:	200007b4 	.word	0x200007b4
 800ad34:	20000018 	.word	0x20000018
 800ad38:	2000011c 	.word	0x2000011c

0800ad3c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ad40:	2200      	movs	r2, #0
 800ad42:	4905      	ldr	r1, [pc, #20]	; (800ad58 <CDC_Init_FS+0x1c>)
 800ad44:	4805      	ldr	r0, [pc, #20]	; (800ad5c <CDC_Init_FS+0x20>)
 800ad46:	f7fe fe71 	bl	8009a2c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ad4a:	4905      	ldr	r1, [pc, #20]	; (800ad60 <CDC_Init_FS+0x24>)
 800ad4c:	4803      	ldr	r0, [pc, #12]	; (800ad5c <CDC_Init_FS+0x20>)
 800ad4e:	f7fe fe86 	bl	8009a5e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ad52:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ad54:	4618      	mov	r0, r3
 800ad56:	bd80      	pop	{r7, pc}
 800ad58:	20001278 	.word	0x20001278
 800ad5c:	200007b4 	.word	0x200007b4
 800ad60:	20000a78 	.word	0x20000a78

0800ad64 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ad64:	b480      	push	{r7}
 800ad66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ad68:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	bc80      	pop	{r7}
 800ad70:	4770      	bx	lr
	...

0800ad74 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ad74:	b480      	push	{r7}
 800ad76:	b083      	sub	sp, #12
 800ad78:	af00      	add	r7, sp, #0
 800ad7a:	4603      	mov	r3, r0
 800ad7c:	6039      	str	r1, [r7, #0]
 800ad7e:	71fb      	strb	r3, [r7, #7]
 800ad80:	4613      	mov	r3, r2
 800ad82:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ad84:	79fb      	ldrb	r3, [r7, #7]
 800ad86:	2b23      	cmp	r3, #35	; 0x23
 800ad88:	f200 80a3 	bhi.w	800aed2 <CDC_Control_FS+0x15e>
 800ad8c:	a201      	add	r2, pc, #4	; (adr r2, 800ad94 <CDC_Control_FS+0x20>)
 800ad8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad92:	bf00      	nop
 800ad94:	0800aed3 	.word	0x0800aed3
 800ad98:	0800aed3 	.word	0x0800aed3
 800ad9c:	0800aed3 	.word	0x0800aed3
 800ada0:	0800aed3 	.word	0x0800aed3
 800ada4:	0800aed3 	.word	0x0800aed3
 800ada8:	0800aed3 	.word	0x0800aed3
 800adac:	0800aed3 	.word	0x0800aed3
 800adb0:	0800aed3 	.word	0x0800aed3
 800adb4:	0800aed3 	.word	0x0800aed3
 800adb8:	0800aed3 	.word	0x0800aed3
 800adbc:	0800aed3 	.word	0x0800aed3
 800adc0:	0800aed3 	.word	0x0800aed3
 800adc4:	0800aed3 	.word	0x0800aed3
 800adc8:	0800aed3 	.word	0x0800aed3
 800adcc:	0800aed3 	.word	0x0800aed3
 800add0:	0800aed3 	.word	0x0800aed3
 800add4:	0800aed3 	.word	0x0800aed3
 800add8:	0800aed3 	.word	0x0800aed3
 800addc:	0800aed3 	.word	0x0800aed3
 800ade0:	0800aed3 	.word	0x0800aed3
 800ade4:	0800aed3 	.word	0x0800aed3
 800ade8:	0800aed3 	.word	0x0800aed3
 800adec:	0800aed3 	.word	0x0800aed3
 800adf0:	0800aed3 	.word	0x0800aed3
 800adf4:	0800aed3 	.word	0x0800aed3
 800adf8:	0800aed3 	.word	0x0800aed3
 800adfc:	0800aed3 	.word	0x0800aed3
 800ae00:	0800aed3 	.word	0x0800aed3
 800ae04:	0800aed3 	.word	0x0800aed3
 800ae08:	0800aed3 	.word	0x0800aed3
 800ae0c:	0800aed3 	.word	0x0800aed3
 800ae10:	0800aed3 	.word	0x0800aed3
 800ae14:	0800ae25 	.word	0x0800ae25
 800ae18:	0800ae7f 	.word	0x0800ae7f
 800ae1c:	0800aed3 	.word	0x0800aed3
 800ae20:	0800aed3 	.word	0x0800aed3
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:

      /***** skkim Code Begin *****/
      //Created : 2022/09/04
      eLineCoding.bitrate    = (uint32_t)(pbuf[0]);
 800ae24:	683b      	ldr	r3, [r7, #0]
 800ae26:	781b      	ldrb	r3, [r3, #0]
 800ae28:	461a      	mov	r2, r3
 800ae2a:	4b2d      	ldr	r3, [pc, #180]	; (800aee0 <CDC_Control_FS+0x16c>)
 800ae2c:	601a      	str	r2, [r3, #0]
      eLineCoding.bitrate   |= (uint32_t)(pbuf[1]<<8);
 800ae2e:	4b2c      	ldr	r3, [pc, #176]	; (800aee0 <CDC_Control_FS+0x16c>)
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	683a      	ldr	r2, [r7, #0]
 800ae34:	3201      	adds	r2, #1
 800ae36:	7812      	ldrb	r2, [r2, #0]
 800ae38:	0212      	lsls	r2, r2, #8
 800ae3a:	4313      	orrs	r3, r2
 800ae3c:	4a28      	ldr	r2, [pc, #160]	; (800aee0 <CDC_Control_FS+0x16c>)
 800ae3e:	6013      	str	r3, [r2, #0]
      eLineCoding.bitrate   |= (uint32_t)(pbuf[2]<<16);
 800ae40:	4b27      	ldr	r3, [pc, #156]	; (800aee0 <CDC_Control_FS+0x16c>)
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	683a      	ldr	r2, [r7, #0]
 800ae46:	3202      	adds	r2, #2
 800ae48:	7812      	ldrb	r2, [r2, #0]
 800ae4a:	0412      	lsls	r2, r2, #16
 800ae4c:	4313      	orrs	r3, r2
 800ae4e:	4a24      	ldr	r2, [pc, #144]	; (800aee0 <CDC_Control_FS+0x16c>)
 800ae50:	6013      	str	r3, [r2, #0]
      eLineCoding.bitrate   |= (uint32_t)(pbuf[3]<<24);
 800ae52:	4b23      	ldr	r3, [pc, #140]	; (800aee0 <CDC_Control_FS+0x16c>)
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	683a      	ldr	r2, [r7, #0]
 800ae58:	3203      	adds	r2, #3
 800ae5a:	7812      	ldrb	r2, [r2, #0]
 800ae5c:	0612      	lsls	r2, r2, #24
 800ae5e:	4313      	orrs	r3, r2
 800ae60:	4a1f      	ldr	r2, [pc, #124]	; (800aee0 <CDC_Control_FS+0x16c>)
 800ae62:	6013      	str	r3, [r2, #0]
      eLineCoding.format     = pbuf[4];
 800ae64:	683b      	ldr	r3, [r7, #0]
 800ae66:	791a      	ldrb	r2, [r3, #4]
 800ae68:	4b1d      	ldr	r3, [pc, #116]	; (800aee0 <CDC_Control_FS+0x16c>)
 800ae6a:	711a      	strb	r2, [r3, #4]
      eLineCoding.paritytype = pbuf[5];
 800ae6c:	683b      	ldr	r3, [r7, #0]
 800ae6e:	795a      	ldrb	r2, [r3, #5]
 800ae70:	4b1b      	ldr	r3, [pc, #108]	; (800aee0 <CDC_Control_FS+0x16c>)
 800ae72:	715a      	strb	r2, [r3, #5]
      eLineCoding.datatype   = pbuf[6];
 800ae74:	683b      	ldr	r3, [r7, #0]
 800ae76:	799a      	ldrb	r2, [r3, #6]
 800ae78:	4b19      	ldr	r3, [pc, #100]	; (800aee0 <CDC_Control_FS+0x16c>)
 800ae7a:	719a      	strb	r2, [r3, #6]
      /***** skkim Code End *****/

    break;
 800ae7c:	e02a      	b.n	800aed4 <CDC_Control_FS+0x160>

    case CDC_GET_LINE_CODING:

      /***** skkim Code Begin *****/
      //Created : 2022/09/04
      pbuf[0] = (uint8_t)(eLineCoding.bitrate);
 800ae7e:	4b18      	ldr	r3, [pc, #96]	; (800aee0 <CDC_Control_FS+0x16c>)
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	b2da      	uxtb	r2, r3
 800ae84:	683b      	ldr	r3, [r7, #0]
 800ae86:	701a      	strb	r2, [r3, #0]
      pbuf[1] = (uint8_t)(eLineCoding.bitrate>>8);
 800ae88:	4b15      	ldr	r3, [pc, #84]	; (800aee0 <CDC_Control_FS+0x16c>)
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	0a1a      	lsrs	r2, r3, #8
 800ae8e:	683b      	ldr	r3, [r7, #0]
 800ae90:	3301      	adds	r3, #1
 800ae92:	b2d2      	uxtb	r2, r2
 800ae94:	701a      	strb	r2, [r3, #0]
      pbuf[2] = (uint8_t)(eLineCoding.bitrate>>16);
 800ae96:	4b12      	ldr	r3, [pc, #72]	; (800aee0 <CDC_Control_FS+0x16c>)
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	0c1a      	lsrs	r2, r3, #16
 800ae9c:	683b      	ldr	r3, [r7, #0]
 800ae9e:	3302      	adds	r3, #2
 800aea0:	b2d2      	uxtb	r2, r2
 800aea2:	701a      	strb	r2, [r3, #0]
      pbuf[3] = (uint8_t)(eLineCoding.bitrate>>24);
 800aea4:	4b0e      	ldr	r3, [pc, #56]	; (800aee0 <CDC_Control_FS+0x16c>)
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	0e1a      	lsrs	r2, r3, #24
 800aeaa:	683b      	ldr	r3, [r7, #0]
 800aeac:	3303      	adds	r3, #3
 800aeae:	b2d2      	uxtb	r2, r2
 800aeb0:	701a      	strb	r2, [r3, #0]
      pbuf[4] = eLineCoding.format;
 800aeb2:	683b      	ldr	r3, [r7, #0]
 800aeb4:	3304      	adds	r3, #4
 800aeb6:	4a0a      	ldr	r2, [pc, #40]	; (800aee0 <CDC_Control_FS+0x16c>)
 800aeb8:	7912      	ldrb	r2, [r2, #4]
 800aeba:	701a      	strb	r2, [r3, #0]
      pbuf[5] = eLineCoding.paritytype;
 800aebc:	683b      	ldr	r3, [r7, #0]
 800aebe:	3305      	adds	r3, #5
 800aec0:	4a07      	ldr	r2, [pc, #28]	; (800aee0 <CDC_Control_FS+0x16c>)
 800aec2:	7952      	ldrb	r2, [r2, #5]
 800aec4:	701a      	strb	r2, [r3, #0]
      pbuf[6] = eLineCoding.datatype;
 800aec6:	683b      	ldr	r3, [r7, #0]
 800aec8:	3306      	adds	r3, #6
 800aeca:	4a05      	ldr	r2, [pc, #20]	; (800aee0 <CDC_Control_FS+0x16c>)
 800aecc:	7992      	ldrb	r2, [r2, #6]
 800aece:	701a      	strb	r2, [r3, #0]
      /***** skkim Code End *****/

    break;
 800aed0:	e000      	b.n	800aed4 <CDC_Control_FS+0x160>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800aed2:	bf00      	nop
  }

  return (USBD_OK);
 800aed4:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800aed6:	4618      	mov	r0, r3
 800aed8:	370c      	adds	r7, #12
 800aeda:	46bd      	mov	sp, r7
 800aedc:	bc80      	pop	{r7}
 800aede:	4770      	bx	lr
 800aee0:	200001c8 	.word	0x200001c8

0800aee4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800aee4:	b580      	push	{r7, lr}
 800aee6:	b084      	sub	sp, #16
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	6078      	str	r0, [r7, #4]
 800aeec:	6039      	str	r1, [r7, #0]
  //Created : 2022/09/04

  uint32_t buf_len;

  // ??? ?????? (queue)? ???
  qbufferPush(&eQbuffer[_DEF_UART1], Buf, *Len);
 800aeee:	683b      	ldr	r3, [r7, #0]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	461a      	mov	r2, r3
 800aef4:	6879      	ldr	r1, [r7, #4]
 800aef6:	480f      	ldr	r0, [pc, #60]	; (800af34 <CDC_Receive_FS+0x50>)
 800aef8:	f004 ff1c 	bl	800fd34 <qbufferPush>

  // (queue)? ???  
  buf_len = (UART_BUF_SIZE - uartAvailable(_DEF_UART1)) - 1;
 800aefc:	2000      	movs	r0, #0
 800aefe:	f004 fcbd 	bl	800f87c <uartAvailable>
 800af02:	4603      	mov	r3, r0
 800af04:	f5c3 73ff 	rsb	r3, r3, #510	; 0x1fe
 800af08:	3301      	adds	r3, #1
 800af0a:	60fb      	str	r3, [r7, #12]

  if(buf_len >= USB_FS_MAX_PACKET_SIZE)
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	2b3f      	cmp	r3, #63	; 0x3f
 800af10:	d907      	bls.n	800af22 <CDC_Receive_FS+0x3e>
  {
    // (queue)? ??? ? USB_FS?  ?? ??(64bit) ??? ??? ??
    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800af12:	6879      	ldr	r1, [r7, #4]
 800af14:	4808      	ldr	r0, [pc, #32]	; (800af38 <CDC_Receive_FS+0x54>)
 800af16:	f7fe fda2 	bl	8009a5e <USBD_CDC_SetRxBuffer>
    USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800af1a:	4807      	ldr	r0, [pc, #28]	; (800af38 <CDC_Receive_FS+0x54>)
 800af1c:	f7fe fde1 	bl	8009ae2 <USBD_CDC_ReceivePacket>
 800af20:	e002      	b.n	800af28 <CDC_Receive_FS+0x44>
  }
  else
  {
    // (queue)? ??? ? USB_FS?  ?? ??(64bit) ????? ??  ??? Flag(eFlagCDCBufFull) set
    eFlagCDCBufFull = true;
 800af22:	4b06      	ldr	r3, [pc, #24]	; (800af3c <CDC_Receive_FS+0x58>)
 800af24:	2201      	movs	r2, #1
 800af26:	701a      	strb	r2, [r3, #0]
  }
  /***** skkim Code End *****/

  return (USBD_OK);
 800af28:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800af2a:	4618      	mov	r0, r3
 800af2c:	3710      	adds	r7, #16
 800af2e:	46bd      	mov	sp, r7
 800af30:	bd80      	pop	{r7, pc}
 800af32:	bf00      	nop
 800af34:	200046d8 	.word	0x200046d8
 800af38:	200007b4 	.word	0x200007b4
 800af3c:	200046f8 	.word	0x200046f8

0800af40 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800af40:	b580      	push	{r7, lr}
 800af42:	b084      	sub	sp, #16
 800af44:	af00      	add	r7, sp, #0
 800af46:	6078      	str	r0, [r7, #4]
 800af48:	460b      	mov	r3, r1
 800af4a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800af4c:	2300      	movs	r3, #0
 800af4e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800af50:	4b0d      	ldr	r3, [pc, #52]	; (800af88 <CDC_Transmit_FS+0x48>)
 800af52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af56:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800af58:	68bb      	ldr	r3, [r7, #8]
 800af5a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d001      	beq.n	800af66 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800af62:	2301      	movs	r3, #1
 800af64:	e00b      	b.n	800af7e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800af66:	887b      	ldrh	r3, [r7, #2]
 800af68:	461a      	mov	r2, r3
 800af6a:	6879      	ldr	r1, [r7, #4]
 800af6c:	4806      	ldr	r0, [pc, #24]	; (800af88 <CDC_Transmit_FS+0x48>)
 800af6e:	f7fe fd5d 	bl	8009a2c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800af72:	4805      	ldr	r0, [pc, #20]	; (800af88 <CDC_Transmit_FS+0x48>)
 800af74:	f7fe fd86 	bl	8009a84 <USBD_CDC_TransmitPacket>
 800af78:	4603      	mov	r3, r0
 800af7a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800af7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800af7e:	4618      	mov	r0, r3
 800af80:	3710      	adds	r7, #16
 800af82:	46bd      	mov	sp, r7
 800af84:	bd80      	pop	{r7, pc}
 800af86:	bf00      	nop
 800af88:	200007b4 	.word	0x200007b4

0800af8c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af8c:	b480      	push	{r7}
 800af8e:	b083      	sub	sp, #12
 800af90:	af00      	add	r7, sp, #0
 800af92:	4603      	mov	r3, r0
 800af94:	6039      	str	r1, [r7, #0]
 800af96:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800af98:	683b      	ldr	r3, [r7, #0]
 800af9a:	2212      	movs	r2, #18
 800af9c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800af9e:	4b03      	ldr	r3, [pc, #12]	; (800afac <USBD_FS_DeviceDescriptor+0x20>)
}
 800afa0:	4618      	mov	r0, r3
 800afa2:	370c      	adds	r7, #12
 800afa4:	46bd      	mov	sp, r7
 800afa6:	bc80      	pop	{r7}
 800afa8:	4770      	bx	lr
 800afaa:	bf00      	nop
 800afac:	20000148 	.word	0x20000148

0800afb0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800afb0:	b480      	push	{r7}
 800afb2:	b083      	sub	sp, #12
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	4603      	mov	r3, r0
 800afb8:	6039      	str	r1, [r7, #0]
 800afba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800afbc:	683b      	ldr	r3, [r7, #0]
 800afbe:	2204      	movs	r2, #4
 800afc0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800afc2:	4b03      	ldr	r3, [pc, #12]	; (800afd0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800afc4:	4618      	mov	r0, r3
 800afc6:	370c      	adds	r7, #12
 800afc8:	46bd      	mov	sp, r7
 800afca:	bc80      	pop	{r7}
 800afcc:	4770      	bx	lr
 800afce:	bf00      	nop
 800afd0:	2000015c 	.word	0x2000015c

0800afd4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800afd4:	b580      	push	{r7, lr}
 800afd6:	b082      	sub	sp, #8
 800afd8:	af00      	add	r7, sp, #0
 800afda:	4603      	mov	r3, r0
 800afdc:	6039      	str	r1, [r7, #0]
 800afde:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800afe0:	79fb      	ldrb	r3, [r7, #7]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d105      	bne.n	800aff2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800afe6:	683a      	ldr	r2, [r7, #0]
 800afe8:	4907      	ldr	r1, [pc, #28]	; (800b008 <USBD_FS_ProductStrDescriptor+0x34>)
 800afea:	4808      	ldr	r0, [pc, #32]	; (800b00c <USBD_FS_ProductStrDescriptor+0x38>)
 800afec:	f7ff fd98 	bl	800ab20 <USBD_GetString>
 800aff0:	e004      	b.n	800affc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800aff2:	683a      	ldr	r2, [r7, #0]
 800aff4:	4904      	ldr	r1, [pc, #16]	; (800b008 <USBD_FS_ProductStrDescriptor+0x34>)
 800aff6:	4805      	ldr	r0, [pc, #20]	; (800b00c <USBD_FS_ProductStrDescriptor+0x38>)
 800aff8:	f7ff fd92 	bl	800ab20 <USBD_GetString>
  }
  return USBD_StrDesc;
 800affc:	4b02      	ldr	r3, [pc, #8]	; (800b008 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800affe:	4618      	mov	r0, r3
 800b000:	3708      	adds	r7, #8
 800b002:	46bd      	mov	sp, r7
 800b004:	bd80      	pop	{r7, pc}
 800b006:	bf00      	nop
 800b008:	20001a78 	.word	0x20001a78
 800b00c:	08015580 	.word	0x08015580

0800b010 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b010:	b580      	push	{r7, lr}
 800b012:	b082      	sub	sp, #8
 800b014:	af00      	add	r7, sp, #0
 800b016:	4603      	mov	r3, r0
 800b018:	6039      	str	r1, [r7, #0]
 800b01a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b01c:	683a      	ldr	r2, [r7, #0]
 800b01e:	4904      	ldr	r1, [pc, #16]	; (800b030 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b020:	4804      	ldr	r0, [pc, #16]	; (800b034 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b022:	f7ff fd7d 	bl	800ab20 <USBD_GetString>
  return USBD_StrDesc;
 800b026:	4b02      	ldr	r3, [pc, #8]	; (800b030 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b028:	4618      	mov	r0, r3
 800b02a:	3708      	adds	r7, #8
 800b02c:	46bd      	mov	sp, r7
 800b02e:	bd80      	pop	{r7, pc}
 800b030:	20001a78 	.word	0x20001a78
 800b034:	08015598 	.word	0x08015598

0800b038 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b038:	b580      	push	{r7, lr}
 800b03a:	b082      	sub	sp, #8
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	4603      	mov	r3, r0
 800b040:	6039      	str	r1, [r7, #0]
 800b042:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b044:	683b      	ldr	r3, [r7, #0]
 800b046:	221a      	movs	r2, #26
 800b048:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b04a:	f000 f843 	bl	800b0d4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b04e:	4b02      	ldr	r3, [pc, #8]	; (800b058 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b050:	4618      	mov	r0, r3
 800b052:	3708      	adds	r7, #8
 800b054:	46bd      	mov	sp, r7
 800b056:	bd80      	pop	{r7, pc}
 800b058:	20000160 	.word	0x20000160

0800b05c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b05c:	b580      	push	{r7, lr}
 800b05e:	b082      	sub	sp, #8
 800b060:	af00      	add	r7, sp, #0
 800b062:	4603      	mov	r3, r0
 800b064:	6039      	str	r1, [r7, #0]
 800b066:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b068:	79fb      	ldrb	r3, [r7, #7]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d105      	bne.n	800b07a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b06e:	683a      	ldr	r2, [r7, #0]
 800b070:	4907      	ldr	r1, [pc, #28]	; (800b090 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b072:	4808      	ldr	r0, [pc, #32]	; (800b094 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b074:	f7ff fd54 	bl	800ab20 <USBD_GetString>
 800b078:	e004      	b.n	800b084 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b07a:	683a      	ldr	r2, [r7, #0]
 800b07c:	4904      	ldr	r1, [pc, #16]	; (800b090 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b07e:	4805      	ldr	r0, [pc, #20]	; (800b094 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b080:	f7ff fd4e 	bl	800ab20 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b084:	4b02      	ldr	r3, [pc, #8]	; (800b090 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b086:	4618      	mov	r0, r3
 800b088:	3708      	adds	r7, #8
 800b08a:	46bd      	mov	sp, r7
 800b08c:	bd80      	pop	{r7, pc}
 800b08e:	bf00      	nop
 800b090:	20001a78 	.word	0x20001a78
 800b094:	080155ac 	.word	0x080155ac

0800b098 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b098:	b580      	push	{r7, lr}
 800b09a:	b082      	sub	sp, #8
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	4603      	mov	r3, r0
 800b0a0:	6039      	str	r1, [r7, #0]
 800b0a2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b0a4:	79fb      	ldrb	r3, [r7, #7]
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d105      	bne.n	800b0b6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b0aa:	683a      	ldr	r2, [r7, #0]
 800b0ac:	4907      	ldr	r1, [pc, #28]	; (800b0cc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b0ae:	4808      	ldr	r0, [pc, #32]	; (800b0d0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b0b0:	f7ff fd36 	bl	800ab20 <USBD_GetString>
 800b0b4:	e004      	b.n	800b0c0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b0b6:	683a      	ldr	r2, [r7, #0]
 800b0b8:	4904      	ldr	r1, [pc, #16]	; (800b0cc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b0ba:	4805      	ldr	r0, [pc, #20]	; (800b0d0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b0bc:	f7ff fd30 	bl	800ab20 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b0c0:	4b02      	ldr	r3, [pc, #8]	; (800b0cc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b0c2:	4618      	mov	r0, r3
 800b0c4:	3708      	adds	r7, #8
 800b0c6:	46bd      	mov	sp, r7
 800b0c8:	bd80      	pop	{r7, pc}
 800b0ca:	bf00      	nop
 800b0cc:	20001a78 	.word	0x20001a78
 800b0d0:	080155b8 	.word	0x080155b8

0800b0d4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b0d4:	b580      	push	{r7, lr}
 800b0d6:	b084      	sub	sp, #16
 800b0d8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b0da:	4b0f      	ldr	r3, [pc, #60]	; (800b118 <Get_SerialNum+0x44>)
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b0e0:	4b0e      	ldr	r3, [pc, #56]	; (800b11c <Get_SerialNum+0x48>)
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b0e6:	4b0e      	ldr	r3, [pc, #56]	; (800b120 <Get_SerialNum+0x4c>)
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b0ec:	68fa      	ldr	r2, [r7, #12]
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	4413      	add	r3, r2
 800b0f2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d009      	beq.n	800b10e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b0fa:	2208      	movs	r2, #8
 800b0fc:	4909      	ldr	r1, [pc, #36]	; (800b124 <Get_SerialNum+0x50>)
 800b0fe:	68f8      	ldr	r0, [r7, #12]
 800b100:	f000 f814 	bl	800b12c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b104:	2204      	movs	r2, #4
 800b106:	4908      	ldr	r1, [pc, #32]	; (800b128 <Get_SerialNum+0x54>)
 800b108:	68b8      	ldr	r0, [r7, #8]
 800b10a:	f000 f80f 	bl	800b12c <IntToUnicode>
  }
}
 800b10e:	bf00      	nop
 800b110:	3710      	adds	r7, #16
 800b112:	46bd      	mov	sp, r7
 800b114:	bd80      	pop	{r7, pc}
 800b116:	bf00      	nop
 800b118:	1fff7a10 	.word	0x1fff7a10
 800b11c:	1fff7a14 	.word	0x1fff7a14
 800b120:	1fff7a18 	.word	0x1fff7a18
 800b124:	20000162 	.word	0x20000162
 800b128:	20000172 	.word	0x20000172

0800b12c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b12c:	b480      	push	{r7}
 800b12e:	b087      	sub	sp, #28
 800b130:	af00      	add	r7, sp, #0
 800b132:	60f8      	str	r0, [r7, #12]
 800b134:	60b9      	str	r1, [r7, #8]
 800b136:	4613      	mov	r3, r2
 800b138:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b13a:	2300      	movs	r3, #0
 800b13c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b13e:	2300      	movs	r3, #0
 800b140:	75fb      	strb	r3, [r7, #23]
 800b142:	e027      	b.n	800b194 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	0f1b      	lsrs	r3, r3, #28
 800b148:	2b09      	cmp	r3, #9
 800b14a:	d80b      	bhi.n	800b164 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	0f1b      	lsrs	r3, r3, #28
 800b150:	b2da      	uxtb	r2, r3
 800b152:	7dfb      	ldrb	r3, [r7, #23]
 800b154:	005b      	lsls	r3, r3, #1
 800b156:	4619      	mov	r1, r3
 800b158:	68bb      	ldr	r3, [r7, #8]
 800b15a:	440b      	add	r3, r1
 800b15c:	3230      	adds	r2, #48	; 0x30
 800b15e:	b2d2      	uxtb	r2, r2
 800b160:	701a      	strb	r2, [r3, #0]
 800b162:	e00a      	b.n	800b17a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	0f1b      	lsrs	r3, r3, #28
 800b168:	b2da      	uxtb	r2, r3
 800b16a:	7dfb      	ldrb	r3, [r7, #23]
 800b16c:	005b      	lsls	r3, r3, #1
 800b16e:	4619      	mov	r1, r3
 800b170:	68bb      	ldr	r3, [r7, #8]
 800b172:	440b      	add	r3, r1
 800b174:	3237      	adds	r2, #55	; 0x37
 800b176:	b2d2      	uxtb	r2, r2
 800b178:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	011b      	lsls	r3, r3, #4
 800b17e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b180:	7dfb      	ldrb	r3, [r7, #23]
 800b182:	005b      	lsls	r3, r3, #1
 800b184:	3301      	adds	r3, #1
 800b186:	68ba      	ldr	r2, [r7, #8]
 800b188:	4413      	add	r3, r2
 800b18a:	2200      	movs	r2, #0
 800b18c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b18e:	7dfb      	ldrb	r3, [r7, #23]
 800b190:	3301      	adds	r3, #1
 800b192:	75fb      	strb	r3, [r7, #23]
 800b194:	7dfa      	ldrb	r2, [r7, #23]
 800b196:	79fb      	ldrb	r3, [r7, #7]
 800b198:	429a      	cmp	r2, r3
 800b19a:	d3d3      	bcc.n	800b144 <IntToUnicode+0x18>
  }
}
 800b19c:	bf00      	nop
 800b19e:	bf00      	nop
 800b1a0:	371c      	adds	r7, #28
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	bc80      	pop	{r7}
 800b1a6:	4770      	bx	lr

0800b1a8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b1a8:	b580      	push	{r7, lr}
 800b1aa:	b08a      	sub	sp, #40	; 0x28
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b1b0:	f107 0314 	add.w	r3, r7, #20
 800b1b4:	2200      	movs	r2, #0
 800b1b6:	601a      	str	r2, [r3, #0]
 800b1b8:	605a      	str	r2, [r3, #4]
 800b1ba:	609a      	str	r2, [r3, #8]
 800b1bc:	60da      	str	r2, [r3, #12]
 800b1be:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b1c8:	d13a      	bne.n	800b240 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	613b      	str	r3, [r7, #16]
 800b1ce:	4b1e      	ldr	r3, [pc, #120]	; (800b248 <HAL_PCD_MspInit+0xa0>)
 800b1d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1d2:	4a1d      	ldr	r2, [pc, #116]	; (800b248 <HAL_PCD_MspInit+0xa0>)
 800b1d4:	f043 0301 	orr.w	r3, r3, #1
 800b1d8:	6313      	str	r3, [r2, #48]	; 0x30
 800b1da:	4b1b      	ldr	r3, [pc, #108]	; (800b248 <HAL_PCD_MspInit+0xa0>)
 800b1dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1de:	f003 0301 	and.w	r3, r3, #1
 800b1e2:	613b      	str	r3, [r7, #16]
 800b1e4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = M_USB_DM_Pin|M_USB_DP_Pin;
 800b1e6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800b1ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b1ec:	2302      	movs	r3, #2
 800b1ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b1f4:	2303      	movs	r3, #3
 800b1f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b1f8:	230a      	movs	r3, #10
 800b1fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b1fc:	f107 0314 	add.w	r3, r7, #20
 800b200:	4619      	mov	r1, r3
 800b202:	4812      	ldr	r0, [pc, #72]	; (800b24c <HAL_PCD_MspInit+0xa4>)
 800b204:	f7f8 fe32 	bl	8003e6c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b208:	4b0f      	ldr	r3, [pc, #60]	; (800b248 <HAL_PCD_MspInit+0xa0>)
 800b20a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b20c:	4a0e      	ldr	r2, [pc, #56]	; (800b248 <HAL_PCD_MspInit+0xa0>)
 800b20e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b212:	6353      	str	r3, [r2, #52]	; 0x34
 800b214:	2300      	movs	r3, #0
 800b216:	60fb      	str	r3, [r7, #12]
 800b218:	4b0b      	ldr	r3, [pc, #44]	; (800b248 <HAL_PCD_MspInit+0xa0>)
 800b21a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b21c:	4a0a      	ldr	r2, [pc, #40]	; (800b248 <HAL_PCD_MspInit+0xa0>)
 800b21e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b222:	6453      	str	r3, [r2, #68]	; 0x44
 800b224:	4b08      	ldr	r3, [pc, #32]	; (800b248 <HAL_PCD_MspInit+0xa0>)
 800b226:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b228:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b22c:	60fb      	str	r3, [r7, #12]
 800b22e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b230:	2200      	movs	r2, #0
 800b232:	2100      	movs	r1, #0
 800b234:	2043      	movs	r0, #67	; 0x43
 800b236:	f7f7 ff3e 	bl	80030b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b23a:	2043      	movs	r0, #67	; 0x43
 800b23c:	f7f7 ff57 	bl	80030ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b240:	bf00      	nop
 800b242:	3728      	adds	r7, #40	; 0x28
 800b244:	46bd      	mov	sp, r7
 800b246:	bd80      	pop	{r7, pc}
 800b248:	40023800 	.word	0x40023800
 800b24c:	40020000 	.word	0x40020000

0800b250 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b250:	b580      	push	{r7, lr}
 800b252:	b082      	sub	sp, #8
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	f8d3 23fc 	ldr.w	r2, [r3, #1020]	; 0x3fc
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800b264:	4619      	mov	r1, r3
 800b266:	4610      	mov	r0, r2
 800b268:	f7fe fcf1 	bl	8009c4e <USBD_LL_SetupStage>
}
 800b26c:	bf00      	nop
 800b26e:	3708      	adds	r7, #8
 800b270:	46bd      	mov	sp, r7
 800b272:	bd80      	pop	{r7, pc}

0800b274 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b274:	b580      	push	{r7, lr}
 800b276:	b082      	sub	sp, #8
 800b278:	af00      	add	r7, sp, #0
 800b27a:	6078      	str	r0, [r7, #4]
 800b27c:	460b      	mov	r3, r1
 800b27e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 800b286:	78fa      	ldrb	r2, [r7, #3]
 800b288:	6879      	ldr	r1, [r7, #4]
 800b28a:	4613      	mov	r3, r2
 800b28c:	00db      	lsls	r3, r3, #3
 800b28e:	1a9b      	subs	r3, r3, r2
 800b290:	009b      	lsls	r3, r3, #2
 800b292:	440b      	add	r3, r1
 800b294:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800b298:	681a      	ldr	r2, [r3, #0]
 800b29a:	78fb      	ldrb	r3, [r7, #3]
 800b29c:	4619      	mov	r1, r3
 800b29e:	f7fe fd23 	bl	8009ce8 <USBD_LL_DataOutStage>
}
 800b2a2:	bf00      	nop
 800b2a4:	3708      	adds	r7, #8
 800b2a6:	46bd      	mov	sp, r7
 800b2a8:	bd80      	pop	{r7, pc}

0800b2aa <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2aa:	b580      	push	{r7, lr}
 800b2ac:	b082      	sub	sp, #8
 800b2ae:	af00      	add	r7, sp, #0
 800b2b0:	6078      	str	r0, [r7, #4]
 800b2b2:	460b      	mov	r3, r1
 800b2b4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 800b2bc:	78fa      	ldrb	r2, [r7, #3]
 800b2be:	6879      	ldr	r1, [r7, #4]
 800b2c0:	4613      	mov	r3, r2
 800b2c2:	00db      	lsls	r3, r3, #3
 800b2c4:	1a9b      	subs	r3, r3, r2
 800b2c6:	009b      	lsls	r3, r3, #2
 800b2c8:	440b      	add	r3, r1
 800b2ca:	3348      	adds	r3, #72	; 0x48
 800b2cc:	681a      	ldr	r2, [r3, #0]
 800b2ce:	78fb      	ldrb	r3, [r7, #3]
 800b2d0:	4619      	mov	r1, r3
 800b2d2:	f7fe fd7a 	bl	8009dca <USBD_LL_DataInStage>
}
 800b2d6:	bf00      	nop
 800b2d8:	3708      	adds	r7, #8
 800b2da:	46bd      	mov	sp, r7
 800b2dc:	bd80      	pop	{r7, pc}

0800b2de <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2de:	b580      	push	{r7, lr}
 800b2e0:	b082      	sub	sp, #8
 800b2e2:	af00      	add	r7, sp, #0
 800b2e4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	f7fe fe8a 	bl	800a006 <USBD_LL_SOF>
}
 800b2f2:	bf00      	nop
 800b2f4:	3708      	adds	r7, #8
 800b2f6:	46bd      	mov	sp, r7
 800b2f8:	bd80      	pop	{r7, pc}

0800b2fa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2fa:	b580      	push	{r7, lr}
 800b2fc:	b084      	sub	sp, #16
 800b2fe:	af00      	add	r7, sp, #0
 800b300:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b302:	2301      	movs	r3, #1
 800b304:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	68db      	ldr	r3, [r3, #12]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d102      	bne.n	800b314 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800b30e:	2300      	movs	r3, #0
 800b310:	73fb      	strb	r3, [r7, #15]
 800b312:	e008      	b.n	800b326 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	68db      	ldr	r3, [r3, #12]
 800b318:	2b02      	cmp	r3, #2
 800b31a:	d102      	bne.n	800b322 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800b31c:	2301      	movs	r3, #1
 800b31e:	73fb      	strb	r3, [r7, #15]
 800b320:	e001      	b.n	800b326 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800b322:	f7f6 fc29 	bl	8001b78 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800b32c:	7bfa      	ldrb	r2, [r7, #15]
 800b32e:	4611      	mov	r1, r2
 800b330:	4618      	mov	r0, r3
 800b332:	f7fe fe30 	bl	8009f96 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800b33c:	4618      	mov	r0, r3
 800b33e:	f7fe fde9 	bl	8009f14 <USBD_LL_Reset>
}
 800b342:	bf00      	nop
 800b344:	3710      	adds	r7, #16
 800b346:	46bd      	mov	sp, r7
 800b348:	bd80      	pop	{r7, pc}
	...

0800b34c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b34c:	b580      	push	{r7, lr}
 800b34e:	b082      	sub	sp, #8
 800b350:	af00      	add	r7, sp, #0
 800b352:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800b35a:	4618      	mov	r0, r3
 800b35c:	f7fe fe2a 	bl	8009fb4 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	687a      	ldr	r2, [r7, #4]
 800b36c:	6812      	ldr	r2, [r2, #0]
 800b36e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b372:	f043 0301 	orr.w	r3, r3, #1
 800b376:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	6a1b      	ldr	r3, [r3, #32]
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d005      	beq.n	800b38c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b380:	4b04      	ldr	r3, [pc, #16]	; (800b394 <HAL_PCD_SuspendCallback+0x48>)
 800b382:	691b      	ldr	r3, [r3, #16]
 800b384:	4a03      	ldr	r2, [pc, #12]	; (800b394 <HAL_PCD_SuspendCallback+0x48>)
 800b386:	f043 0306 	orr.w	r3, r3, #6
 800b38a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b38c:	bf00      	nop
 800b38e:	3708      	adds	r7, #8
 800b390:	46bd      	mov	sp, r7
 800b392:	bd80      	pop	{r7, pc}
 800b394:	e000ed00 	.word	0xe000ed00

0800b398 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b398:	b580      	push	{r7, lr}
 800b39a:	b082      	sub	sp, #8
 800b39c:	af00      	add	r7, sp, #0
 800b39e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	f7fe fe18 	bl	8009fdc <USBD_LL_Resume>
}
 800b3ac:	bf00      	nop
 800b3ae:	3708      	adds	r7, #8
 800b3b0:	46bd      	mov	sp, r7
 800b3b2:	bd80      	pop	{r7, pc}

0800b3b4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3b4:	b580      	push	{r7, lr}
 800b3b6:	b082      	sub	sp, #8
 800b3b8:	af00      	add	r7, sp, #0
 800b3ba:	6078      	str	r0, [r7, #4]
 800b3bc:	460b      	mov	r3, r1
 800b3be:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800b3c6:	78fa      	ldrb	r2, [r7, #3]
 800b3c8:	4611      	mov	r1, r2
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	f7fe fe41 	bl	800a052 <USBD_LL_IsoOUTIncomplete>
}
 800b3d0:	bf00      	nop
 800b3d2:	3708      	adds	r7, #8
 800b3d4:	46bd      	mov	sp, r7
 800b3d6:	bd80      	pop	{r7, pc}

0800b3d8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3d8:	b580      	push	{r7, lr}
 800b3da:	b082      	sub	sp, #8
 800b3dc:	af00      	add	r7, sp, #0
 800b3de:	6078      	str	r0, [r7, #4]
 800b3e0:	460b      	mov	r3, r1
 800b3e2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800b3ea:	78fa      	ldrb	r2, [r7, #3]
 800b3ec:	4611      	mov	r1, r2
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	f7fe fe23 	bl	800a03a <USBD_LL_IsoINIncomplete>
}
 800b3f4:	bf00      	nop
 800b3f6:	3708      	adds	r7, #8
 800b3f8:	46bd      	mov	sp, r7
 800b3fa:	bd80      	pop	{r7, pc}

0800b3fc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3fc:	b580      	push	{r7, lr}
 800b3fe:	b082      	sub	sp, #8
 800b400:	af00      	add	r7, sp, #0
 800b402:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800b40a:	4618      	mov	r0, r3
 800b40c:	f7fe fe2d 	bl	800a06a <USBD_LL_DevConnected>
}
 800b410:	bf00      	nop
 800b412:	3708      	adds	r7, #8
 800b414:	46bd      	mov	sp, r7
 800b416:	bd80      	pop	{r7, pc}

0800b418 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b418:	b580      	push	{r7, lr}
 800b41a:	b082      	sub	sp, #8
 800b41c:	af00      	add	r7, sp, #0
 800b41e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800b426:	4618      	mov	r0, r3
 800b428:	f7fe fe29 	bl	800a07e <USBD_LL_DevDisconnected>
}
 800b42c:	bf00      	nop
 800b42e:	3708      	adds	r7, #8
 800b430:	46bd      	mov	sp, r7
 800b432:	bd80      	pop	{r7, pc}

0800b434 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b434:	b580      	push	{r7, lr}
 800b436:	b082      	sub	sp, #8
 800b438:	af00      	add	r7, sp, #0
 800b43a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	781b      	ldrb	r3, [r3, #0]
 800b440:	2b00      	cmp	r3, #0
 800b442:	d139      	bne.n	800b4b8 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b444:	4a1f      	ldr	r2, [pc, #124]	; (800b4c4 <USBD_LL_Init+0x90>)
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc
  pdev->pData = &hpcd_USB_OTG_FS;
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	4a1d      	ldr	r2, [pc, #116]	; (800b4c4 <USBD_LL_Init+0x90>)
 800b450:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b454:	4b1b      	ldr	r3, [pc, #108]	; (800b4c4 <USBD_LL_Init+0x90>)
 800b456:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800b45a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b45c:	4b19      	ldr	r3, [pc, #100]	; (800b4c4 <USBD_LL_Init+0x90>)
 800b45e:	2204      	movs	r2, #4
 800b460:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b462:	4b18      	ldr	r3, [pc, #96]	; (800b4c4 <USBD_LL_Init+0x90>)
 800b464:	2202      	movs	r2, #2
 800b466:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b468:	4b16      	ldr	r3, [pc, #88]	; (800b4c4 <USBD_LL_Init+0x90>)
 800b46a:	2200      	movs	r2, #0
 800b46c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b46e:	4b15      	ldr	r3, [pc, #84]	; (800b4c4 <USBD_LL_Init+0x90>)
 800b470:	2202      	movs	r2, #2
 800b472:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800b474:	4b13      	ldr	r3, [pc, #76]	; (800b4c4 <USBD_LL_Init+0x90>)
 800b476:	2201      	movs	r2, #1
 800b478:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b47a:	4b12      	ldr	r3, [pc, #72]	; (800b4c4 <USBD_LL_Init+0x90>)
 800b47c:	2200      	movs	r2, #0
 800b47e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b480:	4b10      	ldr	r3, [pc, #64]	; (800b4c4 <USBD_LL_Init+0x90>)
 800b482:	2200      	movs	r2, #0
 800b484:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b486:	4b0f      	ldr	r3, [pc, #60]	; (800b4c4 <USBD_LL_Init+0x90>)
 800b488:	2200      	movs	r2, #0
 800b48a:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b48c:	480d      	ldr	r0, [pc, #52]	; (800b4c4 <USBD_LL_Init+0x90>)
 800b48e:	f7f8 ffe9 	bl	8004464 <HAL_PCD_Init>
 800b492:	4603      	mov	r3, r0
 800b494:	2b00      	cmp	r3, #0
 800b496:	d001      	beq.n	800b49c <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 800b498:	f7f6 fb6e 	bl	8001b78 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b49c:	2180      	movs	r1, #128	; 0x80
 800b49e:	4809      	ldr	r0, [pc, #36]	; (800b4c4 <USBD_LL_Init+0x90>)
 800b4a0:	f7fa f926 	bl	80056f0 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b4a4:	2240      	movs	r2, #64	; 0x40
 800b4a6:	2100      	movs	r1, #0
 800b4a8:	4806      	ldr	r0, [pc, #24]	; (800b4c4 <USBD_LL_Init+0x90>)
 800b4aa:	f7fa f8db 	bl	8005664 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b4ae:	2280      	movs	r2, #128	; 0x80
 800b4b0:	2101      	movs	r1, #1
 800b4b2:	4804      	ldr	r0, [pc, #16]	; (800b4c4 <USBD_LL_Init+0x90>)
 800b4b4:	f7fa f8d6 	bl	8005664 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b4b8:	2300      	movs	r3, #0
}
 800b4ba:	4618      	mov	r0, r3
 800b4bc:	3708      	adds	r7, #8
 800b4be:	46bd      	mov	sp, r7
 800b4c0:	bd80      	pop	{r7, pc}
 800b4c2:	bf00      	nop
 800b4c4:	20001c78 	.word	0x20001c78

0800b4c8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b4c8:	b580      	push	{r7, lr}
 800b4ca:	b084      	sub	sp, #16
 800b4cc:	af00      	add	r7, sp, #0
 800b4ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b4d4:	2300      	movs	r3, #0
 800b4d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b4de:	4618      	mov	r0, r3
 800b4e0:	f7f9 f8dd 	bl	800469e <HAL_PCD_Start>
 800b4e4:	4603      	mov	r3, r0
 800b4e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b4e8:	7bfb      	ldrb	r3, [r7, #15]
 800b4ea:	4618      	mov	r0, r3
 800b4ec:	f000 f92e 	bl	800b74c <USBD_Get_USB_Status>
 800b4f0:	4603      	mov	r3, r0
 800b4f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b4f4:	7bbb      	ldrb	r3, [r7, #14]
}
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	3710      	adds	r7, #16
 800b4fa:	46bd      	mov	sp, r7
 800b4fc:	bd80      	pop	{r7, pc}

0800b4fe <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b4fe:	b580      	push	{r7, lr}
 800b500:	b084      	sub	sp, #16
 800b502:	af00      	add	r7, sp, #0
 800b504:	6078      	str	r0, [r7, #4]
 800b506:	4608      	mov	r0, r1
 800b508:	4611      	mov	r1, r2
 800b50a:	461a      	mov	r2, r3
 800b50c:	4603      	mov	r3, r0
 800b50e:	70fb      	strb	r3, [r7, #3]
 800b510:	460b      	mov	r3, r1
 800b512:	70bb      	strb	r3, [r7, #2]
 800b514:	4613      	mov	r3, r2
 800b516:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b518:	2300      	movs	r3, #0
 800b51a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b51c:	2300      	movs	r3, #0
 800b51e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b526:	78bb      	ldrb	r3, [r7, #2]
 800b528:	883a      	ldrh	r2, [r7, #0]
 800b52a:	78f9      	ldrb	r1, [r7, #3]
 800b52c:	f7f9 fca2 	bl	8004e74 <HAL_PCD_EP_Open>
 800b530:	4603      	mov	r3, r0
 800b532:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b534:	7bfb      	ldrb	r3, [r7, #15]
 800b536:	4618      	mov	r0, r3
 800b538:	f000 f908 	bl	800b74c <USBD_Get_USB_Status>
 800b53c:	4603      	mov	r3, r0
 800b53e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b540:	7bbb      	ldrb	r3, [r7, #14]
}
 800b542:	4618      	mov	r0, r3
 800b544:	3710      	adds	r7, #16
 800b546:	46bd      	mov	sp, r7
 800b548:	bd80      	pop	{r7, pc}

0800b54a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b54a:	b580      	push	{r7, lr}
 800b54c:	b084      	sub	sp, #16
 800b54e:	af00      	add	r7, sp, #0
 800b550:	6078      	str	r0, [r7, #4]
 800b552:	460b      	mov	r3, r1
 800b554:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b556:	2300      	movs	r3, #0
 800b558:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b55a:	2300      	movs	r3, #0
 800b55c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b564:	78fa      	ldrb	r2, [r7, #3]
 800b566:	4611      	mov	r1, r2
 800b568:	4618      	mov	r0, r3
 800b56a:	f7f9 fceb 	bl	8004f44 <HAL_PCD_EP_Close>
 800b56e:	4603      	mov	r3, r0
 800b570:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b572:	7bfb      	ldrb	r3, [r7, #15]
 800b574:	4618      	mov	r0, r3
 800b576:	f000 f8e9 	bl	800b74c <USBD_Get_USB_Status>
 800b57a:	4603      	mov	r3, r0
 800b57c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b57e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b580:	4618      	mov	r0, r3
 800b582:	3710      	adds	r7, #16
 800b584:	46bd      	mov	sp, r7
 800b586:	bd80      	pop	{r7, pc}

0800b588 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b588:	b580      	push	{r7, lr}
 800b58a:	b084      	sub	sp, #16
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	6078      	str	r0, [r7, #4]
 800b590:	460b      	mov	r3, r1
 800b592:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b594:	2300      	movs	r3, #0
 800b596:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b598:	2300      	movs	r3, #0
 800b59a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b5a2:	78fa      	ldrb	r2, [r7, #3]
 800b5a4:	4611      	mov	r1, r2
 800b5a6:	4618      	mov	r0, r3
 800b5a8:	f7f9 fdc2 	bl	8005130 <HAL_PCD_EP_SetStall>
 800b5ac:	4603      	mov	r3, r0
 800b5ae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b5b0:	7bfb      	ldrb	r3, [r7, #15]
 800b5b2:	4618      	mov	r0, r3
 800b5b4:	f000 f8ca 	bl	800b74c <USBD_Get_USB_Status>
 800b5b8:	4603      	mov	r3, r0
 800b5ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b5bc:	7bbb      	ldrb	r3, [r7, #14]
}
 800b5be:	4618      	mov	r0, r3
 800b5c0:	3710      	adds	r7, #16
 800b5c2:	46bd      	mov	sp, r7
 800b5c4:	bd80      	pop	{r7, pc}

0800b5c6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b5c6:	b580      	push	{r7, lr}
 800b5c8:	b084      	sub	sp, #16
 800b5ca:	af00      	add	r7, sp, #0
 800b5cc:	6078      	str	r0, [r7, #4]
 800b5ce:	460b      	mov	r3, r1
 800b5d0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b5e0:	78fa      	ldrb	r2, [r7, #3]
 800b5e2:	4611      	mov	r1, r2
 800b5e4:	4618      	mov	r0, r3
 800b5e6:	f7f9 fe07 	bl	80051f8 <HAL_PCD_EP_ClrStall>
 800b5ea:	4603      	mov	r3, r0
 800b5ec:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b5ee:	7bfb      	ldrb	r3, [r7, #15]
 800b5f0:	4618      	mov	r0, r3
 800b5f2:	f000 f8ab 	bl	800b74c <USBD_Get_USB_Status>
 800b5f6:	4603      	mov	r3, r0
 800b5f8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b5fa:	7bbb      	ldrb	r3, [r7, #14]
}
 800b5fc:	4618      	mov	r0, r3
 800b5fe:	3710      	adds	r7, #16
 800b600:	46bd      	mov	sp, r7
 800b602:	bd80      	pop	{r7, pc}

0800b604 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b604:	b480      	push	{r7}
 800b606:	b085      	sub	sp, #20
 800b608:	af00      	add	r7, sp, #0
 800b60a:	6078      	str	r0, [r7, #4]
 800b60c:	460b      	mov	r3, r1
 800b60e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b616:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b618:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	da0b      	bge.n	800b638 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b620:	78fb      	ldrb	r3, [r7, #3]
 800b622:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b626:	68f9      	ldr	r1, [r7, #12]
 800b628:	4613      	mov	r3, r2
 800b62a:	00db      	lsls	r3, r3, #3
 800b62c:	1a9b      	subs	r3, r3, r2
 800b62e:	009b      	lsls	r3, r3, #2
 800b630:	440b      	add	r3, r1
 800b632:	333e      	adds	r3, #62	; 0x3e
 800b634:	781b      	ldrb	r3, [r3, #0]
 800b636:	e00b      	b.n	800b650 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b638:	78fb      	ldrb	r3, [r7, #3]
 800b63a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b63e:	68f9      	ldr	r1, [r7, #12]
 800b640:	4613      	mov	r3, r2
 800b642:	00db      	lsls	r3, r3, #3
 800b644:	1a9b      	subs	r3, r3, r2
 800b646:	009b      	lsls	r3, r3, #2
 800b648:	440b      	add	r3, r1
 800b64a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800b64e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b650:	4618      	mov	r0, r3
 800b652:	3714      	adds	r7, #20
 800b654:	46bd      	mov	sp, r7
 800b656:	bc80      	pop	{r7}
 800b658:	4770      	bx	lr

0800b65a <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b65a:	b580      	push	{r7, lr}
 800b65c:	b084      	sub	sp, #16
 800b65e:	af00      	add	r7, sp, #0
 800b660:	6078      	str	r0, [r7, #4]
 800b662:	460b      	mov	r3, r1
 800b664:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b666:	2300      	movs	r3, #0
 800b668:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b66a:	2300      	movs	r3, #0
 800b66c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b674:	78fa      	ldrb	r2, [r7, #3]
 800b676:	4611      	mov	r1, r2
 800b678:	4618      	mov	r0, r3
 800b67a:	f7f9 fbd6 	bl	8004e2a <HAL_PCD_SetAddress>
 800b67e:	4603      	mov	r3, r0
 800b680:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b682:	7bfb      	ldrb	r3, [r7, #15]
 800b684:	4618      	mov	r0, r3
 800b686:	f000 f861 	bl	800b74c <USBD_Get_USB_Status>
 800b68a:	4603      	mov	r3, r0
 800b68c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b68e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b690:	4618      	mov	r0, r3
 800b692:	3710      	adds	r7, #16
 800b694:	46bd      	mov	sp, r7
 800b696:	bd80      	pop	{r7, pc}

0800b698 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b698:	b580      	push	{r7, lr}
 800b69a:	b086      	sub	sp, #24
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	60f8      	str	r0, [r7, #12]
 800b6a0:	607a      	str	r2, [r7, #4]
 800b6a2:	461a      	mov	r2, r3
 800b6a4:	460b      	mov	r3, r1
 800b6a6:	72fb      	strb	r3, [r7, #11]
 800b6a8:	4613      	mov	r3, r2
 800b6aa:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6ac:	2300      	movs	r3, #0
 800b6ae:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b6b0:	2300      	movs	r3, #0
 800b6b2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b6ba:	893b      	ldrh	r3, [r7, #8]
 800b6bc:	7af9      	ldrb	r1, [r7, #11]
 800b6be:	687a      	ldr	r2, [r7, #4]
 800b6c0:	f7f9 fcec 	bl	800509c <HAL_PCD_EP_Transmit>
 800b6c4:	4603      	mov	r3, r0
 800b6c6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b6c8:	7dfb      	ldrb	r3, [r7, #23]
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	f000 f83e 	bl	800b74c <USBD_Get_USB_Status>
 800b6d0:	4603      	mov	r3, r0
 800b6d2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b6d4:	7dbb      	ldrb	r3, [r7, #22]
}
 800b6d6:	4618      	mov	r0, r3
 800b6d8:	3718      	adds	r7, #24
 800b6da:	46bd      	mov	sp, r7
 800b6dc:	bd80      	pop	{r7, pc}

0800b6de <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b6de:	b580      	push	{r7, lr}
 800b6e0:	b086      	sub	sp, #24
 800b6e2:	af00      	add	r7, sp, #0
 800b6e4:	60f8      	str	r0, [r7, #12]
 800b6e6:	607a      	str	r2, [r7, #4]
 800b6e8:	461a      	mov	r2, r3
 800b6ea:	460b      	mov	r3, r1
 800b6ec:	72fb      	strb	r3, [r7, #11]
 800b6ee:	4613      	mov	r3, r2
 800b6f0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b700:	893b      	ldrh	r3, [r7, #8]
 800b702:	7af9      	ldrb	r1, [r7, #11]
 800b704:	687a      	ldr	r2, [r7, #4]
 800b706:	f7f9 fc67 	bl	8004fd8 <HAL_PCD_EP_Receive>
 800b70a:	4603      	mov	r3, r0
 800b70c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b70e:	7dfb      	ldrb	r3, [r7, #23]
 800b710:	4618      	mov	r0, r3
 800b712:	f000 f81b 	bl	800b74c <USBD_Get_USB_Status>
 800b716:	4603      	mov	r3, r0
 800b718:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b71a:	7dbb      	ldrb	r3, [r7, #22]
}
 800b71c:	4618      	mov	r0, r3
 800b71e:	3718      	adds	r7, #24
 800b720:	46bd      	mov	sp, r7
 800b722:	bd80      	pop	{r7, pc}

0800b724 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b724:	b580      	push	{r7, lr}
 800b726:	b082      	sub	sp, #8
 800b728:	af00      	add	r7, sp, #0
 800b72a:	6078      	str	r0, [r7, #4]
 800b72c:	460b      	mov	r3, r1
 800b72e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b736:	78fa      	ldrb	r2, [r7, #3]
 800b738:	4611      	mov	r1, r2
 800b73a:	4618      	mov	r0, r3
 800b73c:	f7f9 fc97 	bl	800506e <HAL_PCD_EP_GetRxCount>
 800b740:	4603      	mov	r3, r0
}
 800b742:	4618      	mov	r0, r3
 800b744:	3708      	adds	r7, #8
 800b746:	46bd      	mov	sp, r7
 800b748:	bd80      	pop	{r7, pc}
	...

0800b74c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b74c:	b480      	push	{r7}
 800b74e:	b085      	sub	sp, #20
 800b750:	af00      	add	r7, sp, #0
 800b752:	4603      	mov	r3, r0
 800b754:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b756:	2300      	movs	r3, #0
 800b758:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b75a:	79fb      	ldrb	r3, [r7, #7]
 800b75c:	2b03      	cmp	r3, #3
 800b75e:	d817      	bhi.n	800b790 <USBD_Get_USB_Status+0x44>
 800b760:	a201      	add	r2, pc, #4	; (adr r2, 800b768 <USBD_Get_USB_Status+0x1c>)
 800b762:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b766:	bf00      	nop
 800b768:	0800b779 	.word	0x0800b779
 800b76c:	0800b77f 	.word	0x0800b77f
 800b770:	0800b785 	.word	0x0800b785
 800b774:	0800b78b 	.word	0x0800b78b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b778:	2300      	movs	r3, #0
 800b77a:	73fb      	strb	r3, [r7, #15]
    break;
 800b77c:	e00b      	b.n	800b796 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b77e:	2302      	movs	r3, #2
 800b780:	73fb      	strb	r3, [r7, #15]
    break;
 800b782:	e008      	b.n	800b796 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b784:	2301      	movs	r3, #1
 800b786:	73fb      	strb	r3, [r7, #15]
    break;
 800b788:	e005      	b.n	800b796 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b78a:	2302      	movs	r3, #2
 800b78c:	73fb      	strb	r3, [r7, #15]
    break;
 800b78e:	e002      	b.n	800b796 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b790:	2302      	movs	r3, #2
 800b792:	73fb      	strb	r3, [r7, #15]
    break;
 800b794:	bf00      	nop
  }
  return usb_status;
 800b796:	7bfb      	ldrb	r3, [r7, #15]
}
 800b798:	4618      	mov	r0, r3
 800b79a:	3714      	adds	r7, #20
 800b79c:	46bd      	mov	sp, r7
 800b79e:	bc80      	pop	{r7}
 800b7a0:	4770      	bx	lr
 800b7a2:	bf00      	nop

0800b7a4 <Task_ADC>:

#ifdef _USE_HW_ADC1


void Task_ADC(uint32_t taskPeriod)
{
 800b7a4:	b580      	push	{r7, lr}
 800b7a6:	b082      	sub	sp, #8
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	6078      	str	r0, [r7, #4]
  if(timTask_Run(&eTmr_Task_ADC, taskPeriod) == true)
 800b7ac:	6879      	ldr	r1, [r7, #4]
 800b7ae:	4803      	ldr	r0, [pc, #12]	; (800b7bc <Task_ADC+0x18>)
 800b7b0:	f003 fe68 	bl	800f484 <timTask_Run>
//    uartPrintf(UART_DEBUG, "ADC1IN4RAW:%d ", eADC1_RawData[2]);
//
//    uartPrintf(UART_DEBUG, "\n");
    //********************* ADC Task Code End *********************//
  }
}
 800b7b4:	bf00      	nop
 800b7b6:	3708      	adds	r7, #8
 800b7b8:	46bd      	mov	sp, r7
 800b7ba:	bd80      	pop	{r7, pc}
 800b7bc:	20004234 	.word	0x20004234

0800b7c0 <adcInit>:
ADC_Data_TypeDef  eADC_Data;

static uint16_t   sAdcBuffer[HW_ADC1_CH_MAX][HW_ADC1_BUF_SIZE];

bool adcInit(void)
{
 800b7c0:	b580      	push	{r7, lr}
 800b7c2:	b082      	sub	sp, #8
 800b7c4:	af00      	add	r7, sp, #0
  bool ret = true;
 800b7c6:	2301      	movs	r3, #1
 800b7c8:	71fb      	strb	r3, [r7, #7]

  adcStartDma();
 800b7ca:	f000 f821 	bl	800b810 <adcStartDma>

  //create buffer
  adcBufferCreate(&eAdcBufNode[ADC_V_IN],  &sAdcBuffer[ADC_V_IN][0],  HW_ADC1_BUF_SIZE);
 800b7ce:	2205      	movs	r2, #5
 800b7d0:	4909      	ldr	r1, [pc, #36]	; (800b7f8 <adcInit+0x38>)
 800b7d2:	480a      	ldr	r0, [pc, #40]	; (800b7fc <adcInit+0x3c>)
 800b7d4:	f000 f8ac 	bl	800b930 <adcBufferCreate>
  adcBufferCreate(&eAdcBufNode[ADC_V_OUT], &sAdcBuffer[ADC_V_OUT][0], HW_ADC1_BUF_SIZE);
 800b7d8:	2205      	movs	r2, #5
 800b7da:	4909      	ldr	r1, [pc, #36]	; (800b800 <adcInit+0x40>)
 800b7dc:	4809      	ldr	r0, [pc, #36]	; (800b804 <adcInit+0x44>)
 800b7de:	f000 f8a7 	bl	800b930 <adcBufferCreate>
  adcBufferCreate(&eAdcBufNode[ADC_I_IN],  &sAdcBuffer[ADC_I_IN][0],  HW_ADC1_BUF_SIZE);
 800b7e2:	2205      	movs	r2, #5
 800b7e4:	4908      	ldr	r1, [pc, #32]	; (800b808 <adcInit+0x48>)
 800b7e6:	4809      	ldr	r0, [pc, #36]	; (800b80c <adcInit+0x4c>)
 800b7e8:	f000 f8a2 	bl	800b930 <adcBufferCreate>

  return ret;
 800b7ec:	79fb      	ldrb	r3, [r7, #7]
}
 800b7ee:	4618      	mov	r0, r3
 800b7f0:	3708      	adds	r7, #8
 800b7f2:	46bd      	mov	sp, r7
 800b7f4:	bd80      	pop	{r7, pc}
 800b7f6:	bf00      	nop
 800b7f8:	200020d0 	.word	0x200020d0
 800b7fc:	20002084 	.word	0x20002084
 800b800:	200020da 	.word	0x200020da
 800b804:	20002098 	.word	0x20002098
 800b808:	200020e4 	.word	0x200020e4
 800b80c:	200020ac 	.word	0x200020ac

0800b810 <adcStartDma>:

void adcStartDma(void)
{
 800b810:	b580      	push	{r7, lr}
 800b812:	af00      	add	r7, sp, #0
  HAL_ADC_Start_DMA(&hadc1, eADC1_RawData, HW_ADC1_CH_MAX);
 800b814:	2203      	movs	r2, #3
 800b816:	4903      	ldr	r1, [pc, #12]	; (800b824 <adcStartDma+0x14>)
 800b818:	4803      	ldr	r0, [pc, #12]	; (800b828 <adcStartDma+0x18>)
 800b81a:	f7f6 ffc9 	bl	80027b0 <HAL_ADC_Start_DMA>
}
 800b81e:	bf00      	nop
 800b820:	bd80      	pop	{r7, pc}
 800b822:	bf00      	nop
 800b824:	20002078 	.word	0x20002078
 800b828:	2000051c 	.word	0x2000051c

0800b82c <adc1DataGet>:

void adc1DataGet(void)
{
 800b82c:	b580      	push	{r7, lr}
 800b82e:	af00      	add	r7, sp, #0
//  average = (uint32_t)(sum / (iInCnt + 1));
//
//  pBuffer = (pBuffer + 1) % 5;
//  if(iInCnt < 5) iInCnt++;

  if(eADC_Data.ADC1_ConvEndFlag)
 800b830:	4b11      	ldr	r3, [pc, #68]	; (800b878 <adc1DataGet+0x4c>)
 800b832:	781b      	ldrb	r3, [r3, #0]
 800b834:	2b00      	cmp	r3, #0
 800b836:	d01d      	beq.n	800b874 <adc1DataGet+0x48>
  {
    eADC_Data.Vin   = adcCalcVolt(eAdcBufNode[ADC_V_IN].average); //PA4 - ADC1_IN4
 800b838:	4b10      	ldr	r3, [pc, #64]	; (800b87c <adc1DataGet+0x50>)
 800b83a:	88db      	ldrh	r3, [r3, #6]
 800b83c:	4618      	mov	r0, r3
 800b83e:	f000 f81f 	bl	800b880 <adcCalcVolt>
 800b842:	4603      	mov	r3, r0
 800b844:	461a      	mov	r2, r3
 800b846:	4b0c      	ldr	r3, [pc, #48]	; (800b878 <adc1DataGet+0x4c>)
 800b848:	605a      	str	r2, [r3, #4]
    eADC_Data.Vout  = adcCalcVolt(eAdcBufNode[ADC_V_OUT].average); //PA1 - ADC1_IN1
 800b84a:	4b0c      	ldr	r3, [pc, #48]	; (800b87c <adc1DataGet+0x50>)
 800b84c:	8b5b      	ldrh	r3, [r3, #26]
 800b84e:	4618      	mov	r0, r3
 800b850:	f000 f816 	bl	800b880 <adcCalcVolt>
 800b854:	4603      	mov	r3, r0
 800b856:	461a      	mov	r2, r3
 800b858:	4b07      	ldr	r3, [pc, #28]	; (800b878 <adc1DataGet+0x4c>)
 800b85a:	609a      	str	r2, [r3, #8]
    eADC_Data.Iin   = adcCalcCurr(eAdcBufNode[ADC_I_IN].average); //PA3 - ADC1_IN3
 800b85c:	4b07      	ldr	r3, [pc, #28]	; (800b87c <adc1DataGet+0x50>)
 800b85e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b860:	4618      	mov	r0, r3
 800b862:	f000 f835 	bl	800b8d0 <adcCalcCurr>
 800b866:	4603      	mov	r3, r0
 800b868:	461a      	mov	r2, r3
 800b86a:	4b03      	ldr	r3, [pc, #12]	; (800b878 <adc1DataGet+0x4c>)
 800b86c:	60da      	str	r2, [r3, #12]

    eADC_Data.ADC1_ConvEndFlag = 0;
 800b86e:	4b02      	ldr	r3, [pc, #8]	; (800b878 <adc1DataGet+0x4c>)
 800b870:	2200      	movs	r2, #0
 800b872:	701a      	strb	r2, [r3, #0]
  }
}
 800b874:	bf00      	nop
 800b876:	bd80      	pop	{r7, pc}
 800b878:	200020c0 	.word	0x200020c0
 800b87c:	20002084 	.word	0x20002084

0800b880 <adcCalcVolt>:


uint16_t adcCalcVolt(uint32_t Vadc)
{
 800b880:	b580      	push	{r7, lr}
 800b882:	b084      	sub	sp, #16
 800b884:	af00      	add	r7, sp, #0
 800b886:	6078      	str	r0, [r7, #4]
  uint16_t V;

  V =  (uint16_t)((Vadc * V_LSB * (1/R_DIV_RATE)) * 100);
 800b888:	6878      	ldr	r0, [r7, #4]
 800b88a:	f7f5 fa41 	bl	8000d10 <__aeabi_ui2f>
 800b88e:	4603      	mov	r3, r0
 800b890:	490c      	ldr	r1, [pc, #48]	; (800b8c4 <adcCalcVolt+0x44>)
 800b892:	4618      	mov	r0, r3
 800b894:	f7f5 fa94 	bl	8000dc0 <__aeabi_fmul>
 800b898:	4603      	mov	r3, r0
 800b89a:	490b      	ldr	r1, [pc, #44]	; (800b8c8 <adcCalcVolt+0x48>)
 800b89c:	4618      	mov	r0, r3
 800b89e:	f7f5 fa8f 	bl	8000dc0 <__aeabi_fmul>
 800b8a2:	4603      	mov	r3, r0
 800b8a4:	4909      	ldr	r1, [pc, #36]	; (800b8cc <adcCalcVolt+0x4c>)
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	f7f5 fa8a 	bl	8000dc0 <__aeabi_fmul>
 800b8ac:	4603      	mov	r3, r0
 800b8ae:	4618      	mov	r0, r3
 800b8b0:	f7f5 fc62 	bl	8001178 <__aeabi_f2uiz>
 800b8b4:	4603      	mov	r3, r0
 800b8b6:	81fb      	strh	r3, [r7, #14]

  return V;
 800b8b8:	89fb      	ldrh	r3, [r7, #14]
}
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	3710      	adds	r7, #16
 800b8be:	46bd      	mov	sp, r7
 800b8c0:	bd80      	pop	{r7, pc}
 800b8c2:	bf00      	nop
 800b8c4:	3a533333 	.word	0x3a533333
 800b8c8:	419d40f4 	.word	0x419d40f4
 800b8cc:	42c80000 	.word	0x42c80000

0800b8d0 <adcCalcCurr>:

uint16_t adcCalcCurr(uint32_t Iadc)
{
 800b8d0:	b580      	push	{r7, lr}
 800b8d2:	b086      	sub	sp, #24
 800b8d4:	af00      	add	r7, sp, #0
 800b8d6:	6078      	str	r0, [r7, #4]
  uint16_t I;

//  I =  (uint16_t)(((Iadc * I_LSB) * 100)*0.89);

  float volt, i_temp;
  volt    = Iadc / ADC_RESOLUTION * VREF; // ADC   
 800b8d8:	6878      	ldr	r0, [r7, #4]
 800b8da:	f7f5 fa19 	bl	8000d10 <__aeabi_ui2f>
 800b8de:	4603      	mov	r3, r0
 800b8e0:	f04f 418b 	mov.w	r1, #1166016512	; 0x45800000
 800b8e4:	4618      	mov	r0, r3
 800b8e6:	f7f5 fb1f 	bl	8000f28 <__aeabi_fdiv>
 800b8ea:	4603      	mov	r3, r0
 800b8ec:	490d      	ldr	r1, [pc, #52]	; (800b924 <adcCalcCurr+0x54>)
 800b8ee:	4618      	mov	r0, r3
 800b8f0:	f7f5 fa66 	bl	8000dc0 <__aeabi_fmul>
 800b8f4:	4603      	mov	r3, r0
 800b8f6:	617b      	str	r3, [r7, #20]
  i_temp  = volt / (R_SHUNT * 176);
 800b8f8:	490b      	ldr	r1, [pc, #44]	; (800b928 <adcCalcCurr+0x58>)
 800b8fa:	6978      	ldr	r0, [r7, #20]
 800b8fc:	f7f5 fb14 	bl	8000f28 <__aeabi_fdiv>
 800b900:	4603      	mov	r3, r0
 800b902:	613b      	str	r3, [r7, #16]
  I       = (uint16_t)(i_temp * 100); //   
 800b904:	4909      	ldr	r1, [pc, #36]	; (800b92c <adcCalcCurr+0x5c>)
 800b906:	6938      	ldr	r0, [r7, #16]
 800b908:	f7f5 fa5a 	bl	8000dc0 <__aeabi_fmul>
 800b90c:	4603      	mov	r3, r0
 800b90e:	4618      	mov	r0, r3
 800b910:	f7f5 fc32 	bl	8001178 <__aeabi_f2uiz>
 800b914:	4603      	mov	r3, r0
 800b916:	81fb      	strh	r3, [r7, #14]

  return I;
 800b918:	89fb      	ldrh	r3, [r7, #14]
}
 800b91a:	4618      	mov	r0, r3
 800b91c:	3718      	adds	r7, #24
 800b91e:	46bd      	mov	sp, r7
 800b920:	bd80      	pop	{r7, pc}
 800b922:	bf00      	nop
 800b924:	40533333 	.word	0x40533333
 800b928:	3eb43959 	.word	0x3eb43959
 800b92c:	42c80000 	.word	0x42c80000

0800b930 <adcBufferCreate>:


bool adcBufferCreate(adcbuffer_t *p_node, uint16_t *p_buf, uint16_t length)
{
 800b930:	b480      	push	{r7}
 800b932:	b087      	sub	sp, #28
 800b934:	af00      	add	r7, sp, #0
 800b936:	60f8      	str	r0, [r7, #12]
 800b938:	60b9      	str	r1, [r7, #8]
 800b93a:	4613      	mov	r3, r2
 800b93c:	80fb      	strh	r3, [r7, #6]
  bool ret = true;
 800b93e:	2301      	movs	r3, #1
 800b940:	75fb      	strb	r3, [r7, #23]

  p_node->front       = 0;
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	2200      	movs	r2, #0
 800b946:	801a      	strh	r2, [r3, #0]
  p_node->available   = 0;
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	2200      	movs	r2, #0
 800b94c:	811a      	strh	r2, [r3, #8]
  p_node->average     = 0;
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	2200      	movs	r2, #0
 800b952:	80da      	strh	r2, [r3, #6]
  p_node->length      = HW_ADC1_BUF_SIZE;
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	2205      	movs	r2, #5
 800b958:	815a      	strh	r2, [r3, #10]

  p_node->p_buf       = p_buf;
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	68ba      	ldr	r2, [r7, #8]
 800b95e:	60da      	str	r2, [r3, #12]
  p_node->offset      = HW_ADC1_OFFSET;
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	2264      	movs	r2, #100	; 0x64
 800b964:	821a      	strh	r2, [r3, #16]
  p_node->buf_full    = false;
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	2200      	movs	r2, #0
 800b96a:	749a      	strb	r2, [r3, #18]

  return ret;
 800b96c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b96e:	4618      	mov	r0, r3
 800b970:	371c      	adds	r7, #28
 800b972:	46bd      	mov	sp, r7
 800b974:	bc80      	pop	{r7}
 800b976:	4770      	bx	lr

0800b978 <adcBuffetWrite>:

bool adcBuffetWrite(adcbuffer_t *p_node, uint16_t data)
{
 800b978:	b480      	push	{r7}
 800b97a:	b087      	sub	sp, #28
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	6078      	str	r0, [r7, #4]
 800b980:	460b      	mov	r3, r1
 800b982:	807b      	strh	r3, [r7, #2]
  bool      ret = true;
 800b984:	2301      	movs	r3, #1
 800b986:	73fb      	strb	r3, [r7, #15]
  uint16_t  next_in;
  uint16_t  sum = 0;
 800b988:	2300      	movs	r3, #0
 800b98a:	82fb      	strh	r3, [r7, #22]

  if(data > p_node->offset)
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	8a1b      	ldrh	r3, [r3, #16]
 800b990:	887a      	ldrh	r2, [r7, #2]
 800b992:	429a      	cmp	r2, r3
 800b994:	d944      	bls.n	800ba20 <adcBuffetWrite+0xa8>
  {
    next_in = (p_node->rear + 1) % p_node->length;
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	885b      	ldrh	r3, [r3, #2]
 800b99a:	3301      	adds	r3, #1
 800b99c:	687a      	ldr	r2, [r7, #4]
 800b99e:	8952      	ldrh	r2, [r2, #10]
 800b9a0:	fb93 f1f2 	sdiv	r1, r3, r2
 800b9a4:	fb01 f202 	mul.w	r2, r1, r2
 800b9a8:	1a9b      	subs	r3, r3, r2
 800b9aa:	81bb      	strh	r3, [r7, #12]

    if(next_in == p_node->front)
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	881b      	ldrh	r3, [r3, #0]
 800b9b0:	89ba      	ldrh	r2, [r7, #12]
 800b9b2:	429a      	cmp	r2, r3
 800b9b4:	d10c      	bne.n	800b9d0 <adcBuffetWrite+0x58>
    {
      p_node->front = (p_node->front + 1) % p_node->length;
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	881b      	ldrh	r3, [r3, #0]
 800b9ba:	3301      	adds	r3, #1
 800b9bc:	687a      	ldr	r2, [r7, #4]
 800b9be:	8952      	ldrh	r2, [r2, #10]
 800b9c0:	fb93 f1f2 	sdiv	r1, r3, r2
 800b9c4:	fb01 f202 	mul.w	r2, r1, r2
 800b9c8:	1a9b      	subs	r3, r3, r2
 800b9ca:	b29a      	uxth	r2, r3
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	801a      	strh	r2, [r3, #0]
    }
    p_node->p_buf[p_node->rear] = data;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	68da      	ldr	r2, [r3, #12]
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	885b      	ldrh	r3, [r3, #2]
 800b9d8:	005b      	lsls	r3, r3, #1
 800b9da:	4413      	add	r3, r2
 800b9dc:	887a      	ldrh	r2, [r7, #2]
 800b9de:	801a      	strh	r2, [r3, #0]
    p_node->rear = next_in;
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	89ba      	ldrh	r2, [r7, #12]
 800b9e4:	805a      	strh	r2, [r3, #2]

    if(p_node->front == p_node->rear)
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	881a      	ldrh	r2, [r3, #0]
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	885b      	ldrh	r3, [r3, #2]
 800b9ee:	429a      	cmp	r2, r3
 800b9f0:	d103      	bne.n	800b9fa <adcBuffetWrite+0x82>
      p_node->available = 0;
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	2200      	movs	r2, #0
 800b9f6:	811a      	strh	r2, [r3, #8]
 800b9f8:	e012      	b.n	800ba20 <adcBuffetWrite+0xa8>
    else
      p_node->available = ((p_node->length + p_node->rear) - p_node->front) % p_node->length;
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	895b      	ldrh	r3, [r3, #10]
 800b9fe:	461a      	mov	r2, r3
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	885b      	ldrh	r3, [r3, #2]
 800ba04:	4413      	add	r3, r2
 800ba06:	687a      	ldr	r2, [r7, #4]
 800ba08:	8812      	ldrh	r2, [r2, #0]
 800ba0a:	1a9b      	subs	r3, r3, r2
 800ba0c:	687a      	ldr	r2, [r7, #4]
 800ba0e:	8952      	ldrh	r2, [r2, #10]
 800ba10:	fb93 f1f2 	sdiv	r1, r3, r2
 800ba14:	fb01 f202 	mul.w	r2, r1, r2
 800ba18:	1a9b      	subs	r3, r3, r2
 800ba1a:	b29a      	uxth	r2, r3
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	811a      	strh	r2, [r3, #8]
//    p_node->rear      = 0;
//    p_node->average   = 0;
//    p_node->available = 0;
  }

  if(p_node->available > 0)
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	891b      	ldrh	r3, [r3, #8]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d027      	beq.n	800ba78 <adcBuffetWrite+0x100>
  {
    for(int i=0; i<p_node->available; i++)
 800ba28:	2300      	movs	r3, #0
 800ba2a:	613b      	str	r3, [r7, #16]
 800ba2c:	e016      	b.n	800ba5c <adcBuffetWrite+0xe4>
    {
      sum += p_node->p_buf[(p_node->front + i) % p_node->length];
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	68d9      	ldr	r1, [r3, #12]
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	881b      	ldrh	r3, [r3, #0]
 800ba36:	461a      	mov	r2, r3
 800ba38:	693b      	ldr	r3, [r7, #16]
 800ba3a:	4413      	add	r3, r2
 800ba3c:	687a      	ldr	r2, [r7, #4]
 800ba3e:	8952      	ldrh	r2, [r2, #10]
 800ba40:	fb93 f0f2 	sdiv	r0, r3, r2
 800ba44:	fb00 f202 	mul.w	r2, r0, r2
 800ba48:	1a9b      	subs	r3, r3, r2
 800ba4a:	005b      	lsls	r3, r3, #1
 800ba4c:	440b      	add	r3, r1
 800ba4e:	881a      	ldrh	r2, [r3, #0]
 800ba50:	8afb      	ldrh	r3, [r7, #22]
 800ba52:	4413      	add	r3, r2
 800ba54:	82fb      	strh	r3, [r7, #22]
    for(int i=0; i<p_node->available; i++)
 800ba56:	693b      	ldr	r3, [r7, #16]
 800ba58:	3301      	adds	r3, #1
 800ba5a:	613b      	str	r3, [r7, #16]
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	891b      	ldrh	r3, [r3, #8]
 800ba60:	461a      	mov	r2, r3
 800ba62:	693b      	ldr	r3, [r7, #16]
 800ba64:	4293      	cmp	r3, r2
 800ba66:	dbe2      	blt.n	800ba2e <adcBuffetWrite+0xb6>
    }
    p_node->average = (uint16_t)(sum / p_node->available);
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	891b      	ldrh	r3, [r3, #8]
 800ba6c:	8afa      	ldrh	r2, [r7, #22]
 800ba6e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba72:	b29a      	uxth	r2, r3
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	80da      	strh	r2, [r3, #6]
  }

  return ret;
 800ba78:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba7a:	4618      	mov	r0, r3
 800ba7c:	371c      	adds	r7, #28
 800ba7e:	46bd      	mov	sp, r7
 800ba80:	bc80      	pop	{r7}
 800ba82:	4770      	bx	lr

0800ba84 <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800ba84:	b580      	push	{r7, lr}
 800ba86:	b082      	sub	sp, #8
 800ba88:	af00      	add	r7, sp, #0
 800ba8a:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == ADC1)
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	4a0f      	ldr	r2, [pc, #60]	; (800bad0 <HAL_ADC_ConvCpltCallback+0x4c>)
 800ba92:	4293      	cmp	r3, r2
 800ba94:	d117      	bne.n	800bac6 <HAL_ADC_ConvCpltCallback+0x42>
  {
    eADC_Data.ADC1_ConvEndFlag = 1;
 800ba96:	4b0f      	ldr	r3, [pc, #60]	; (800bad4 <HAL_ADC_ConvCpltCallback+0x50>)
 800ba98:	2201      	movs	r2, #1
 800ba9a:	701a      	strb	r2, [r3, #0]

    adcBuffetWrite(&eAdcBufNode[ADC_V_IN],   eADC1_RawData[0]);
 800ba9c:	4b0e      	ldr	r3, [pc, #56]	; (800bad8 <HAL_ADC_ConvCpltCallback+0x54>)
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	b29b      	uxth	r3, r3
 800baa2:	4619      	mov	r1, r3
 800baa4:	480d      	ldr	r0, [pc, #52]	; (800badc <HAL_ADC_ConvCpltCallback+0x58>)
 800baa6:	f7ff ff67 	bl	800b978 <adcBuffetWrite>
    adcBuffetWrite(&eAdcBufNode[ADC_V_OUT],  eADC1_RawData[1]);
 800baaa:	4b0b      	ldr	r3, [pc, #44]	; (800bad8 <HAL_ADC_ConvCpltCallback+0x54>)
 800baac:	685b      	ldr	r3, [r3, #4]
 800baae:	b29b      	uxth	r3, r3
 800bab0:	4619      	mov	r1, r3
 800bab2:	480b      	ldr	r0, [pc, #44]	; (800bae0 <HAL_ADC_ConvCpltCallback+0x5c>)
 800bab4:	f7ff ff60 	bl	800b978 <adcBuffetWrite>
    adcBuffetWrite(&eAdcBufNode[ADC_I_IN],   eADC1_RawData[2]);
 800bab8:	4b07      	ldr	r3, [pc, #28]	; (800bad8 <HAL_ADC_ConvCpltCallback+0x54>)
 800baba:	689b      	ldr	r3, [r3, #8]
 800babc:	b29b      	uxth	r3, r3
 800babe:	4619      	mov	r1, r3
 800bac0:	4808      	ldr	r0, [pc, #32]	; (800bae4 <HAL_ADC_ConvCpltCallback+0x60>)
 800bac2:	f7ff ff59 	bl	800b978 <adcBuffetWrite>
  }
//  ledCtrl(LED_POWER, LED_TOGGLE);

}
 800bac6:	bf00      	nop
 800bac8:	3708      	adds	r7, #8
 800baca:	46bd      	mov	sp, r7
 800bacc:	bd80      	pop	{r7, pc}
 800bace:	bf00      	nop
 800bad0:	40012000 	.word	0x40012000
 800bad4:	200020c0 	.word	0x200020c0
 800bad8:	20002078 	.word	0x20002078
 800badc:	20002084 	.word	0x20002084
 800bae0:	20002098 	.word	0x20002098
 800bae4:	200020ac 	.word	0x200020ac

0800bae8 <Task_Button>:

#ifdef _USE_HW_BUTTON


void Task_Button(uint32_t taskPeriod)
{
 800bae8:	b580      	push	{r7, lr}
 800baea:	b082      	sub	sp, #8
 800baec:	af00      	add	r7, sp, #0
 800baee:	6078      	str	r0, [r7, #4]
  if(timTask_Run(&eTmr_Task_Button, taskPeriod) == true)
 800baf0:	6879      	ldr	r1, [r7, #4]
 800baf2:	4822      	ldr	r0, [pc, #136]	; (800bb7c <Task_Button+0x94>)
 800baf4:	f003 fcc6 	bl	800f484 <timTask_Run>
 800baf8:	4603      	mov	r3, r0
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d039      	beq.n	800bb72 <Task_Button+0x8a>
  {
    //********************* Button Task Code Begin *********************//
    if(buttonObjGetClicked(BUTTON_COIL) == true)
 800bafe:	2000      	movs	r0, #0
 800bb00:	f000 f910 	bl	800bd24 <buttonObjGetClicked>
 800bb04:	4603      	mov	r3, r0
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d012      	beq.n	800bb30 <Task_Button+0x48>
    {
      eButton[BUTTON_COIL].click_new = true;
 800bb0a:	4b1d      	ldr	r3, [pc, #116]	; (800bb80 <Task_Button+0x98>)
 800bb0c:	2201      	movs	r2, #1
 800bb0e:	751a      	strb	r2, [r3, #20]
      eButton[BUTTON_COIL].cnt = (eButton[BUTTON_COIL].cnt + 1) % HW_BUTTON1_CNT_MAX;
 800bb10:	4b1b      	ldr	r3, [pc, #108]	; (800bb80 <Task_Button+0x98>)
 800bb12:	68db      	ldr	r3, [r3, #12]
 800bb14:	3301      	adds	r3, #1
 800bb16:	f003 0301 	and.w	r3, r3, #1
 800bb1a:	4a19      	ldr	r2, [pc, #100]	; (800bb80 <Task_Button+0x98>)
 800bb1c:	60d3      	str	r3, [r2, #12]
      uartPrintf(UART_CLI, "BtnClicked1 : %d, BtnPressing_cnt1 : %d\n", (int)eButton[BUTTON_COIL].cnt, (int)eButton[BUTTON_COIL].pressing_cnt);
 800bb1e:	4b18      	ldr	r3, [pc, #96]	; (800bb80 <Task_Button+0x98>)
 800bb20:	68db      	ldr	r3, [r3, #12]
 800bb22:	461a      	mov	r2, r3
 800bb24:	4b16      	ldr	r3, [pc, #88]	; (800bb80 <Task_Button+0x98>)
 800bb26:	689b      	ldr	r3, [r3, #8]
 800bb28:	4916      	ldr	r1, [pc, #88]	; (800bb84 <Task_Button+0x9c>)
 800bb2a:	2000      	movs	r0, #0
 800bb2c:	f003 ff34 	bl	800f998 <uartPrintf>
    }

    if(buttonObjGetClicked(BUTTON_TIMER) == true)
 800bb30:	2001      	movs	r0, #1
 800bb32:	f000 f8f7 	bl	800bd24 <buttonObjGetClicked>
 800bb36:	4603      	mov	r3, r0
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d01a      	beq.n	800bb72 <Task_Button+0x8a>
    {
      eButton[BUTTON_TIMER].click_new = true;
 800bb3c:	4b10      	ldr	r3, [pc, #64]	; (800bb80 <Task_Button+0x98>)
 800bb3e:	2201      	movs	r2, #1
 800bb40:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
      eButton[BUTTON_TIMER].cnt = (eButton[BUTTON_TIMER].cnt + 1) % HW_BUTTON2_CNT_MAX;
 800bb44:	4b0e      	ldr	r3, [pc, #56]	; (800bb80 <Task_Button+0x98>)
 800bb46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb48:	1c59      	adds	r1, r3, #1
 800bb4a:	4b0f      	ldr	r3, [pc, #60]	; (800bb88 <Task_Button+0xa0>)
 800bb4c:	fba3 2301 	umull	r2, r3, r3, r1
 800bb50:	089a      	lsrs	r2, r3, #2
 800bb52:	4613      	mov	r3, r2
 800bb54:	005b      	lsls	r3, r3, #1
 800bb56:	4413      	add	r3, r2
 800bb58:	005b      	lsls	r3, r3, #1
 800bb5a:	1aca      	subs	r2, r1, r3
 800bb5c:	4b08      	ldr	r3, [pc, #32]	; (800bb80 <Task_Button+0x98>)
 800bb5e:	631a      	str	r2, [r3, #48]	; 0x30
      uartPrintf(UART_CLI, "BtnClicked2 : %d, BtnPressing_cnt2 : %d\n", (int)eButton[BUTTON_TIMER].cnt, (int)eButton[BUTTON_TIMER].pressing_cnt);
 800bb60:	4b07      	ldr	r3, [pc, #28]	; (800bb80 <Task_Button+0x98>)
 800bb62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb64:	461a      	mov	r2, r3
 800bb66:	4b06      	ldr	r3, [pc, #24]	; (800bb80 <Task_Button+0x98>)
 800bb68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb6a:	4908      	ldr	r1, [pc, #32]	; (800bb8c <Task_Button+0xa4>)
 800bb6c:	2000      	movs	r0, #0
 800bb6e:	f003 ff13 	bl	800f998 <uartPrintf>
    }
    //********************* Button Task Code end *********************//
  }
}
 800bb72:	bf00      	nop
 800bb74:	3708      	adds	r7, #8
 800bb76:	46bd      	mov	sp, r7
 800bb78:	bd80      	pop	{r7, pc}
 800bb7a:	bf00      	nop
 800bb7c:	20004264 	.word	0x20004264
 800bb80:	200020f0 	.word	0x200020f0
 800bb84:	080155c8 	.word	0x080155c8
 800bb88:	aaaaaaab 	.word	0xaaaaaaab
 800bb8c:	080155f4 	.word	0x080155f4

0800bb90 <buttonInit>:
static void cliButton(cli_args_t *arg);
#endif


bool buttonInit(void)
{
 800bb90:	b580      	push	{r7, lr}
 800bb92:	b084      	sub	sp, #16
 800bb94:	af02      	add	r7, sp, #8
  bool ret = true;
 800bb96:	2301      	movs	r3, #1
 800bb98:	71fb      	strb	r3, [r7, #7]

  //              ch            condition   cnt_max t_clk   r_gap_1 r_gap2
  buttonObjCreate(_DEF_BUTTON1, ATTACHED,   10,     20,     1000,   100);
 800bb9a:	2364      	movs	r3, #100	; 0x64
 800bb9c:	9301      	str	r3, [sp, #4]
 800bb9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800bba2:	9300      	str	r3, [sp, #0]
 800bba4:	2314      	movs	r3, #20
 800bba6:	220a      	movs	r2, #10
 800bba8:	2100      	movs	r1, #0
 800bbaa:	2000      	movs	r0, #0
 800bbac:	f000 f818 	bl	800bbe0 <buttonObjCreate>
  buttonObjCreate(_DEF_BUTTON2, ATTACHED,   6,      20,     1000,   100);
 800bbb0:	2364      	movs	r3, #100	; 0x64
 800bbb2:	9301      	str	r3, [sp, #4]
 800bbb4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800bbb8:	9300      	str	r3, [sp, #0]
 800bbba:	2314      	movs	r3, #20
 800bbbc:	2206      	movs	r2, #6
 800bbbe:	2100      	movs	r1, #0
 800bbc0:	2001      	movs	r0, #1
 800bbc2:	f000 f80d 	bl	800bbe0 <buttonObjCreate>

#ifdef _USE_HW_CLI
  cliAdd("button", cliButton);
 800bbc6:	4904      	ldr	r1, [pc, #16]	; (800bbd8 <buttonInit+0x48>)
 800bbc8:	4804      	ldr	r0, [pc, #16]	; (800bbdc <buttonInit+0x4c>)
 800bbca:	f000 ffef 	bl	800cbac <cliAdd>
#endif

  return ret;
 800bbce:	79fb      	ldrb	r3, [r7, #7]
}
 800bbd0:	4618      	mov	r0, r3
 800bbd2:	3708      	adds	r7, #8
 800bbd4:	46bd      	mov	sp, r7
 800bbd6:	bd80      	pop	{r7, pc}
 800bbd8:	0800bf89 	.word	0x0800bf89
 800bbdc:	08015620 	.word	0x08015620

0800bbe0 <buttonObjCreate>:


void buttonObjCreate(uint8_t ch, bool condition, uint32_t cnt_max, uint32_t t_clk, uint32_t r_gap_1st, uint32_t r_gap_other)
{
 800bbe0:	b480      	push	{r7}
 800bbe2:	b085      	sub	sp, #20
 800bbe4:	af00      	add	r7, sp, #0
 800bbe6:	60ba      	str	r2, [r7, #8]
 800bbe8:	607b      	str	r3, [r7, #4]
 800bbea:	4603      	mov	r3, r0
 800bbec:	73fb      	strb	r3, [r7, #15]
 800bbee:	460b      	mov	r3, r1
 800bbf0:	73bb      	strb	r3, [r7, #14]
  eButton[ch].state             = 0;
 800bbf2:	7bfa      	ldrb	r2, [r7, #15]
 800bbf4:	492e      	ldr	r1, [pc, #184]	; (800bcb0 <buttonObjCreate+0xd0>)
 800bbf6:	4613      	mov	r3, r2
 800bbf8:	00db      	lsls	r3, r3, #3
 800bbfa:	4413      	add	r3, r2
 800bbfc:	009b      	lsls	r3, r3, #2
 800bbfe:	440b      	add	r3, r1
 800bc00:	2200      	movs	r2, #0
 800bc02:	701a      	strb	r2, [r3, #0]
  eButton[ch].pressing_time     = 0;
 800bc04:	7bfa      	ldrb	r2, [r7, #15]
 800bc06:	492a      	ldr	r1, [pc, #168]	; (800bcb0 <buttonObjCreate+0xd0>)
 800bc08:	4613      	mov	r3, r2
 800bc0a:	00db      	lsls	r3, r3, #3
 800bc0c:	4413      	add	r3, r2
 800bc0e:	009b      	lsls	r3, r3, #2
 800bc10:	440b      	add	r3, r1
 800bc12:	3304      	adds	r3, #4
 800bc14:	2200      	movs	r2, #0
 800bc16:	601a      	str	r2, [r3, #0]
  eButton[ch].pressing_cnt      = 0;
 800bc18:	7bfa      	ldrb	r2, [r7, #15]
 800bc1a:	4925      	ldr	r1, [pc, #148]	; (800bcb0 <buttonObjCreate+0xd0>)
 800bc1c:	4613      	mov	r3, r2
 800bc1e:	00db      	lsls	r3, r3, #3
 800bc20:	4413      	add	r3, r2
 800bc22:	009b      	lsls	r3, r3, #2
 800bc24:	440b      	add	r3, r1
 800bc26:	3308      	adds	r3, #8
 800bc28:	2200      	movs	r2, #0
 800bc2a:	601a      	str	r2, [r3, #0]
  eButton[ch].cnt               = 0;
 800bc2c:	7bfa      	ldrb	r2, [r7, #15]
 800bc2e:	4920      	ldr	r1, [pc, #128]	; (800bcb0 <buttonObjCreate+0xd0>)
 800bc30:	4613      	mov	r3, r2
 800bc32:	00db      	lsls	r3, r3, #3
 800bc34:	4413      	add	r3, r2
 800bc36:	009b      	lsls	r3, r3, #2
 800bc38:	440b      	add	r3, r1
 800bc3a:	330c      	adds	r3, #12
 800bc3c:	2200      	movs	r2, #0
 800bc3e:	601a      	str	r2, [r3, #0]
  eButton[ch].cnt_max           = cnt_max;
 800bc40:	7bfa      	ldrb	r2, [r7, #15]
 800bc42:	491b      	ldr	r1, [pc, #108]	; (800bcb0 <buttonObjCreate+0xd0>)
 800bc44:	4613      	mov	r3, r2
 800bc46:	00db      	lsls	r3, r3, #3
 800bc48:	4413      	add	r3, r2
 800bc4a:	009b      	lsls	r3, r3, #2
 800bc4c:	440b      	add	r3, r1
 800bc4e:	3310      	adds	r3, #16
 800bc50:	68ba      	ldr	r2, [r7, #8]
 800bc52:	601a      	str	r2, [r3, #0]
  eButton[ch].cnt_condition     = condition;
 800bc54:	7bfa      	ldrb	r2, [r7, #15]
 800bc56:	4916      	ldr	r1, [pc, #88]	; (800bcb0 <buttonObjCreate+0xd0>)
 800bc58:	4613      	mov	r3, r2
 800bc5a:	00db      	lsls	r3, r3, #3
 800bc5c:	4413      	add	r3, r2
 800bc5e:	009b      	lsls	r3, r3, #2
 800bc60:	440b      	add	r3, r1
 800bc62:	3315      	adds	r3, #21
 800bc64:	7bba      	ldrb	r2, [r7, #14]
 800bc66:	701a      	strb	r2, [r3, #0]
  eButton[ch].click_time_min    = t_clk;
 800bc68:	7bfa      	ldrb	r2, [r7, #15]
 800bc6a:	4911      	ldr	r1, [pc, #68]	; (800bcb0 <buttonObjCreate+0xd0>)
 800bc6c:	4613      	mov	r3, r2
 800bc6e:	00db      	lsls	r3, r3, #3
 800bc70:	4413      	add	r3, r2
 800bc72:	009b      	lsls	r3, r3, #2
 800bc74:	440b      	add	r3, r1
 800bc76:	3318      	adds	r3, #24
 800bc78:	687a      	ldr	r2, [r7, #4]
 800bc7a:	601a      	str	r2, [r3, #0]
  eButton[ch].repeat_gap_1st    = r_gap_1st;
 800bc7c:	7bfa      	ldrb	r2, [r7, #15]
 800bc7e:	490c      	ldr	r1, [pc, #48]	; (800bcb0 <buttonObjCreate+0xd0>)
 800bc80:	4613      	mov	r3, r2
 800bc82:	00db      	lsls	r3, r3, #3
 800bc84:	4413      	add	r3, r2
 800bc86:	009b      	lsls	r3, r3, #2
 800bc88:	440b      	add	r3, r1
 800bc8a:	331c      	adds	r3, #28
 800bc8c:	69ba      	ldr	r2, [r7, #24]
 800bc8e:	601a      	str	r2, [r3, #0]
  eButton[ch].repeat_gap_other  = r_gap_other;
 800bc90:	7bfa      	ldrb	r2, [r7, #15]
 800bc92:	4907      	ldr	r1, [pc, #28]	; (800bcb0 <buttonObjCreate+0xd0>)
 800bc94:	4613      	mov	r3, r2
 800bc96:	00db      	lsls	r3, r3, #3
 800bc98:	4413      	add	r3, r2
 800bc9a:	009b      	lsls	r3, r3, #2
 800bc9c:	440b      	add	r3, r1
 800bc9e:	3320      	adds	r3, #32
 800bca0:	69fa      	ldr	r2, [r7, #28]
 800bca2:	601a      	str	r2, [r3, #0]
}
 800bca4:	bf00      	nop
 800bca6:	3714      	adds	r7, #20
 800bca8:	46bd      	mov	sp, r7
 800bcaa:	bc80      	pop	{r7}
 800bcac:	4770      	bx	lr
 800bcae:	bf00      	nop
 800bcb0:	200020f0 	.word	0x200020f0

0800bcb4 <buttonGetPressed>:


bool buttonGetPressed(uint8_t ch)
{
 800bcb4:	b580      	push	{r7, lr}
 800bcb6:	b084      	sub	sp, #16
 800bcb8:	af00      	add	r7, sp, #0
 800bcba:	4603      	mov	r3, r0
 800bcbc:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	73fb      	strb	r3, [r7, #15]

  if(ch >= BUTTON_CH_MAX) return false;
 800bcc2:	79fb      	ldrb	r3, [r7, #7]
 800bcc4:	2b01      	cmp	r3, #1
 800bcc6:	d901      	bls.n	800bccc <buttonGetPressed+0x18>
 800bcc8:	2300      	movs	r3, #0
 800bcca:	e024      	b.n	800bd16 <buttonGetPressed+0x62>

  if(HAL_GPIO_ReadPin(eButton_tbl[ch].port, eButton_tbl[ch].pin) == eButton_tbl[ch].on_state)
 800bccc:	79fa      	ldrb	r2, [r7, #7]
 800bcce:	4914      	ldr	r1, [pc, #80]	; (800bd20 <buttonGetPressed+0x6c>)
 800bcd0:	4613      	mov	r3, r2
 800bcd2:	005b      	lsls	r3, r3, #1
 800bcd4:	4413      	add	r3, r2
 800bcd6:	009b      	lsls	r3, r3, #2
 800bcd8:	440b      	add	r3, r1
 800bcda:	6818      	ldr	r0, [r3, #0]
 800bcdc:	79fa      	ldrb	r2, [r7, #7]
 800bcde:	4910      	ldr	r1, [pc, #64]	; (800bd20 <buttonGetPressed+0x6c>)
 800bce0:	4613      	mov	r3, r2
 800bce2:	005b      	lsls	r3, r3, #1
 800bce4:	4413      	add	r3, r2
 800bce6:	009b      	lsls	r3, r3, #2
 800bce8:	440b      	add	r3, r1
 800bcea:	3304      	adds	r3, #4
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	b29b      	uxth	r3, r3
 800bcf0:	4619      	mov	r1, r3
 800bcf2:	f7f8 fb57 	bl	80043a4 <HAL_GPIO_ReadPin>
 800bcf6:	4603      	mov	r3, r0
 800bcf8:	4618      	mov	r0, r3
 800bcfa:	79fa      	ldrb	r2, [r7, #7]
 800bcfc:	4908      	ldr	r1, [pc, #32]	; (800bd20 <buttonGetPressed+0x6c>)
 800bcfe:	4613      	mov	r3, r2
 800bd00:	005b      	lsls	r3, r3, #1
 800bd02:	4413      	add	r3, r2
 800bd04:	009b      	lsls	r3, r3, #2
 800bd06:	440b      	add	r3, r1
 800bd08:	3308      	adds	r3, #8
 800bd0a:	781b      	ldrb	r3, [r3, #0]
 800bd0c:	4298      	cmp	r0, r3
 800bd0e:	d101      	bne.n	800bd14 <buttonGetPressed+0x60>
  {
    ret = true;
 800bd10:	2301      	movs	r3, #1
 800bd12:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800bd14:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd16:	4618      	mov	r0, r3
 800bd18:	3710      	adds	r7, #16
 800bd1a:	46bd      	mov	sp, r7
 800bd1c:	bd80      	pop	{r7, pc}
 800bd1e:	bf00      	nop
 800bd20:	2000017c 	.word	0x2000017c

0800bd24 <buttonObjGetClicked>:


bool buttonObjGetClicked(uint8_t ch)
{
 800bd24:	b580      	push	{r7, lr}
 800bd26:	b084      	sub	sp, #16
 800bd28:	af00      	add	r7, sp, #0
 800bd2a:	4603      	mov	r3, r0
 800bd2c:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 800bd2e:	2300      	movs	r3, #0
 800bd30:	73fb      	strb	r3, [r7, #15]

  switch(eButton[ch].state)
 800bd32:	79fa      	ldrb	r2, [r7, #7]
 800bd34:	497e      	ldr	r1, [pc, #504]	; (800bf30 <buttonObjGetClicked+0x20c>)
 800bd36:	4613      	mov	r3, r2
 800bd38:	00db      	lsls	r3, r3, #3
 800bd3a:	4413      	add	r3, r2
 800bd3c:	009b      	lsls	r3, r3, #2
 800bd3e:	440b      	add	r3, r1
 800bd40:	781b      	ldrb	r3, [r3, #0]
 800bd42:	2b02      	cmp	r3, #2
 800bd44:	f000 80a9 	beq.w	800be9a <buttonObjGetClicked+0x176>
 800bd48:	2b02      	cmp	r3, #2
 800bd4a:	f300 80ec 	bgt.w	800bf26 <buttonObjGetClicked+0x202>
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d002      	beq.n	800bd58 <buttonObjGetClicked+0x34>
 800bd52:	2b01      	cmp	r3, #1
 800bd54:	d049      	beq.n	800bdea <buttonObjGetClicked+0xc6>
 800bd56:	e0e6      	b.n	800bf26 <buttonObjGetClicked+0x202>
  {
    case 0:
      if(buttonGetPressed(ch) == true)
 800bd58:	79fb      	ldrb	r3, [r7, #7]
 800bd5a:	4618      	mov	r0, r3
 800bd5c:	f7ff ffaa 	bl	800bcb4 <buttonGetPressed>
 800bd60:	4603      	mov	r3, r0
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d03b      	beq.n	800bdde <buttonObjGetClicked+0xba>
      {// 
        if(msWait("GetClicked_0", ch, eButton[ch].click_time_min) == true)
 800bd66:	79f9      	ldrb	r1, [r7, #7]
 800bd68:	79fa      	ldrb	r2, [r7, #7]
 800bd6a:	4871      	ldr	r0, [pc, #452]	; (800bf30 <buttonObjGetClicked+0x20c>)
 800bd6c:	4613      	mov	r3, r2
 800bd6e:	00db      	lsls	r3, r3, #3
 800bd70:	4413      	add	r3, r2
 800bd72:	009b      	lsls	r3, r3, #2
 800bd74:	4403      	add	r3, r0
 800bd76:	3318      	adds	r3, #24
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	461a      	mov	r2, r3
 800bd7c:	486d      	ldr	r0, [pc, #436]	; (800bf34 <buttonObjGetClicked+0x210>)
 800bd7e:	f002 ff33 	bl	800ebe8 <msWait>
 800bd82:	4603      	mov	r3, r0
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	f000 80c9 	beq.w	800bf1c <buttonObjGetClicked+0x1f8>
        {//   20ms  
          eButton[ch].state = 1;
 800bd8a:	79fa      	ldrb	r2, [r7, #7]
 800bd8c:	4968      	ldr	r1, [pc, #416]	; (800bf30 <buttonObjGetClicked+0x20c>)
 800bd8e:	4613      	mov	r3, r2
 800bd90:	00db      	lsls	r3, r3, #3
 800bd92:	4413      	add	r3, r2
 800bd94:	009b      	lsls	r3, r3, #2
 800bd96:	440b      	add	r3, r1
 800bd98:	2201      	movs	r2, #1
 800bd9a:	701a      	strb	r2, [r3, #0]
          eButton[ch].pressing_cnt = 0;
 800bd9c:	79fa      	ldrb	r2, [r7, #7]
 800bd9e:	4964      	ldr	r1, [pc, #400]	; (800bf30 <buttonObjGetClicked+0x20c>)
 800bda0:	4613      	mov	r3, r2
 800bda2:	00db      	lsls	r3, r3, #3
 800bda4:	4413      	add	r3, r2
 800bda6:	009b      	lsls	r3, r3, #2
 800bda8:	440b      	add	r3, r1
 800bdaa:	3308      	adds	r3, #8
 800bdac:	2200      	movs	r2, #0
 800bdae:	601a      	str	r2, [r3, #0]
          msWait_Delete("GetClicked_0", ch);
 800bdb0:	79fb      	ldrb	r3, [r7, #7]
 800bdb2:	4619      	mov	r1, r3
 800bdb4:	485f      	ldr	r0, [pc, #380]	; (800bf34 <buttonObjGetClicked+0x210>)
 800bdb6:	f003 f823 	bl	800ee00 <msWait_Delete>

          if(eButton[ch].cnt_condition == ATTACHED)
 800bdba:	79fa      	ldrb	r2, [r7, #7]
 800bdbc:	495c      	ldr	r1, [pc, #368]	; (800bf30 <buttonObjGetClicked+0x20c>)
 800bdbe:	4613      	mov	r3, r2
 800bdc0:	00db      	lsls	r3, r3, #3
 800bdc2:	4413      	add	r3, r2
 800bdc4:	009b      	lsls	r3, r3, #2
 800bdc6:	440b      	add	r3, r1
 800bdc8:	3315      	adds	r3, #21
 800bdca:	781b      	ldrb	r3, [r3, #0]
 800bdcc:	f083 0301 	eor.w	r3, r3, #1
 800bdd0:	b2db      	uxtb	r3, r3
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	f000 80a2 	beq.w	800bf1c <buttonObjGetClicked+0x1f8>
          {
            ret = true;
 800bdd8:	2301      	movs	r3, #1
 800bdda:	73fb      	strb	r3, [r7, #15]
      }
      else
      {
        msWait_Delete("GetClicked_0", ch);
      }
      break;
 800bddc:	e09e      	b.n	800bf1c <buttonObjGetClicked+0x1f8>
        msWait_Delete("GetClicked_0", ch);
 800bdde:	79fb      	ldrb	r3, [r7, #7]
 800bde0:	4619      	mov	r1, r3
 800bde2:	4854      	ldr	r0, [pc, #336]	; (800bf34 <buttonObjGetClicked+0x210>)
 800bde4:	f003 f80c 	bl	800ee00 <msWait_Delete>
      break;
 800bde8:	e098      	b.n	800bf1c <buttonObjGetClicked+0x1f8>

    case 1:
      if(buttonGetPressed(ch) == true)
 800bdea:	79fb      	ldrb	r3, [r7, #7]
 800bdec:	4618      	mov	r0, r3
 800bdee:	f7ff ff61 	bl	800bcb4 <buttonGetPressed>
 800bdf2:	4603      	mov	r3, r0
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d034      	beq.n	800be62 <buttonObjGetClicked+0x13e>
      {
        if(msWait("GetClicked_1", ch, eButton[ch].repeat_gap_1st) == true)
 800bdf8:	79f9      	ldrb	r1, [r7, #7]
 800bdfa:	79fa      	ldrb	r2, [r7, #7]
 800bdfc:	484c      	ldr	r0, [pc, #304]	; (800bf30 <buttonObjGetClicked+0x20c>)
 800bdfe:	4613      	mov	r3, r2
 800be00:	00db      	lsls	r3, r3, #3
 800be02:	4413      	add	r3, r2
 800be04:	009b      	lsls	r3, r3, #2
 800be06:	4403      	add	r3, r0
 800be08:	331c      	adds	r3, #28
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	461a      	mov	r2, r3
 800be0e:	484a      	ldr	r0, [pc, #296]	; (800bf38 <buttonObjGetClicked+0x214>)
 800be10:	f002 feea 	bl	800ebe8 <msWait>
 800be14:	4603      	mov	r3, r0
 800be16:	2b00      	cmp	r3, #0
 800be18:	f000 8082 	beq.w	800bf20 <buttonObjGetClicked+0x1fc>
        {//   repeat_gap_1st  
          eButton[ch].state = 2;
 800be1c:	79fa      	ldrb	r2, [r7, #7]
 800be1e:	4944      	ldr	r1, [pc, #272]	; (800bf30 <buttonObjGetClicked+0x20c>)
 800be20:	4613      	mov	r3, r2
 800be22:	00db      	lsls	r3, r3, #3
 800be24:	4413      	add	r3, r2
 800be26:	009b      	lsls	r3, r3, #2
 800be28:	440b      	add	r3, r1
 800be2a:	2202      	movs	r2, #2
 800be2c:	701a      	strb	r2, [r3, #0]
          eButton[ch].pressing_cnt++; //" " 1 
 800be2e:	79fa      	ldrb	r2, [r7, #7]
 800be30:	493f      	ldr	r1, [pc, #252]	; (800bf30 <buttonObjGetClicked+0x20c>)
 800be32:	4613      	mov	r3, r2
 800be34:	00db      	lsls	r3, r3, #3
 800be36:	4413      	add	r3, r2
 800be38:	009b      	lsls	r3, r3, #2
 800be3a:	440b      	add	r3, r1
 800be3c:	3308      	adds	r3, #8
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	1c59      	adds	r1, r3, #1
 800be42:	483b      	ldr	r0, [pc, #236]	; (800bf30 <buttonObjGetClicked+0x20c>)
 800be44:	4613      	mov	r3, r2
 800be46:	00db      	lsls	r3, r3, #3
 800be48:	4413      	add	r3, r2
 800be4a:	009b      	lsls	r3, r3, #2
 800be4c:	4403      	add	r3, r0
 800be4e:	3308      	adds	r3, #8
 800be50:	6019      	str	r1, [r3, #0]
          msWait_Delete("GetClicked_1", ch);
 800be52:	79fb      	ldrb	r3, [r7, #7]
 800be54:	4619      	mov	r1, r3
 800be56:	4838      	ldr	r0, [pc, #224]	; (800bf38 <buttonObjGetClicked+0x214>)
 800be58:	f002 ffd2 	bl	800ee00 <msWait_Delete>
          ret = true;
 800be5c:	2301      	movs	r3, #1
 800be5e:	73fb      	strb	r3, [r7, #15]
        {
          ret = true;
        }
      }

      break;
 800be60:	e05e      	b.n	800bf20 <buttonObjGetClicked+0x1fc>
        eButton[ch].state = 0;
 800be62:	79fa      	ldrb	r2, [r7, #7]
 800be64:	4932      	ldr	r1, [pc, #200]	; (800bf30 <buttonObjGetClicked+0x20c>)
 800be66:	4613      	mov	r3, r2
 800be68:	00db      	lsls	r3, r3, #3
 800be6a:	4413      	add	r3, r2
 800be6c:	009b      	lsls	r3, r3, #2
 800be6e:	440b      	add	r3, r1
 800be70:	2200      	movs	r2, #0
 800be72:	701a      	strb	r2, [r3, #0]
        msWait_Delete("GetClicked_1", ch);
 800be74:	79fb      	ldrb	r3, [r7, #7]
 800be76:	4619      	mov	r1, r3
 800be78:	482f      	ldr	r0, [pc, #188]	; (800bf38 <buttonObjGetClicked+0x214>)
 800be7a:	f002 ffc1 	bl	800ee00 <msWait_Delete>
        if(eButton[ch].cnt_condition == DETACHED)
 800be7e:	79fa      	ldrb	r2, [r7, #7]
 800be80:	492b      	ldr	r1, [pc, #172]	; (800bf30 <buttonObjGetClicked+0x20c>)
 800be82:	4613      	mov	r3, r2
 800be84:	00db      	lsls	r3, r3, #3
 800be86:	4413      	add	r3, r2
 800be88:	009b      	lsls	r3, r3, #2
 800be8a:	440b      	add	r3, r1
 800be8c:	3315      	adds	r3, #21
 800be8e:	781b      	ldrb	r3, [r3, #0]
 800be90:	2b00      	cmp	r3, #0
 800be92:	d045      	beq.n	800bf20 <buttonObjGetClicked+0x1fc>
          ret = true;
 800be94:	2301      	movs	r3, #1
 800be96:	73fb      	strb	r3, [r7, #15]
      break;
 800be98:	e042      	b.n	800bf20 <buttonObjGetClicked+0x1fc>

    case 2:
      if(buttonGetPressed(ch) == true)
 800be9a:	79fb      	ldrb	r3, [r7, #7]
 800be9c:	4618      	mov	r0, r3
 800be9e:	f7ff ff09 	bl	800bcb4 <buttonGetPressed>
 800bea2:	4603      	mov	r3, r0
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d02a      	beq.n	800befe <buttonObjGetClicked+0x1da>
      {
        if(msWait("GetClicked_2", ch, eButton[ch].repeat_gap_other) == true)
 800bea8:	79f9      	ldrb	r1, [r7, #7]
 800beaa:	79fa      	ldrb	r2, [r7, #7]
 800beac:	4820      	ldr	r0, [pc, #128]	; (800bf30 <buttonObjGetClicked+0x20c>)
 800beae:	4613      	mov	r3, r2
 800beb0:	00db      	lsls	r3, r3, #3
 800beb2:	4413      	add	r3, r2
 800beb4:	009b      	lsls	r3, r3, #2
 800beb6:	4403      	add	r3, r0
 800beb8:	3320      	adds	r3, #32
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	461a      	mov	r2, r3
 800bebe:	481f      	ldr	r0, [pc, #124]	; (800bf3c <buttonObjGetClicked+0x218>)
 800bec0:	f002 fe92 	bl	800ebe8 <msWait>
 800bec4:	4603      	mov	r3, r0
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d02c      	beq.n	800bf24 <buttonObjGetClicked+0x200>
        {//   eButton[ch].repeat_gap_other  
          eButton[ch].pressing_cnt++; //" " 1 
 800beca:	79fa      	ldrb	r2, [r7, #7]
 800becc:	4918      	ldr	r1, [pc, #96]	; (800bf30 <buttonObjGetClicked+0x20c>)
 800bece:	4613      	mov	r3, r2
 800bed0:	00db      	lsls	r3, r3, #3
 800bed2:	4413      	add	r3, r2
 800bed4:	009b      	lsls	r3, r3, #2
 800bed6:	440b      	add	r3, r1
 800bed8:	3308      	adds	r3, #8
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	1c59      	adds	r1, r3, #1
 800bede:	4814      	ldr	r0, [pc, #80]	; (800bf30 <buttonObjGetClicked+0x20c>)
 800bee0:	4613      	mov	r3, r2
 800bee2:	00db      	lsls	r3, r3, #3
 800bee4:	4413      	add	r3, r2
 800bee6:	009b      	lsls	r3, r3, #2
 800bee8:	4403      	add	r3, r0
 800beea:	3308      	adds	r3, #8
 800beec:	6019      	str	r1, [r3, #0]
          msWait_Delete("GetClicked_2", ch);
 800beee:	79fb      	ldrb	r3, [r7, #7]
 800bef0:	4619      	mov	r1, r3
 800bef2:	4812      	ldr	r0, [pc, #72]	; (800bf3c <buttonObjGetClicked+0x218>)
 800bef4:	f002 ff84 	bl	800ee00 <msWait_Delete>
          ret = true;
 800bef8:	2301      	movs	r3, #1
 800befa:	73fb      	strb	r3, [r7, #15]
      {
        eButton[ch].state = 0;
        msWait_Delete("GetClicked_2", ch);
      }

      break;
 800befc:	e012      	b.n	800bf24 <buttonObjGetClicked+0x200>
        eButton[ch].state = 0;
 800befe:	79fa      	ldrb	r2, [r7, #7]
 800bf00:	490b      	ldr	r1, [pc, #44]	; (800bf30 <buttonObjGetClicked+0x20c>)
 800bf02:	4613      	mov	r3, r2
 800bf04:	00db      	lsls	r3, r3, #3
 800bf06:	4413      	add	r3, r2
 800bf08:	009b      	lsls	r3, r3, #2
 800bf0a:	440b      	add	r3, r1
 800bf0c:	2200      	movs	r2, #0
 800bf0e:	701a      	strb	r2, [r3, #0]
        msWait_Delete("GetClicked_2", ch);
 800bf10:	79fb      	ldrb	r3, [r7, #7]
 800bf12:	4619      	mov	r1, r3
 800bf14:	4809      	ldr	r0, [pc, #36]	; (800bf3c <buttonObjGetClicked+0x218>)
 800bf16:	f002 ff73 	bl	800ee00 <msWait_Delete>
      break;
 800bf1a:	e003      	b.n	800bf24 <buttonObjGetClicked+0x200>
      break;
 800bf1c:	bf00      	nop
 800bf1e:	e002      	b.n	800bf26 <buttonObjGetClicked+0x202>
      break;
 800bf20:	bf00      	nop
 800bf22:	e000      	b.n	800bf26 <buttonObjGetClicked+0x202>
      break;
 800bf24:	bf00      	nop
  }

  return ret;
 800bf26:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf28:	4618      	mov	r0, r3
 800bf2a:	3710      	adds	r7, #16
 800bf2c:	46bd      	mov	sp, r7
 800bf2e:	bd80      	pop	{r7, pc}
 800bf30:	200020f0 	.word	0x200020f0
 800bf34:	08015628 	.word	0x08015628
 800bf38:	08015638 	.word	0x08015638
 800bf3c:	08015648 	.word	0x08015648

0800bf40 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800bf40:	b580      	push	{r7, lr}
 800bf42:	b082      	sub	sp, #8
 800bf44:	af00      	add	r7, sp, #0
 800bf46:	4603      	mov	r3, r0
 800bf48:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == M_GPIO_KEY_1_Pin)
 800bf4a:	88fb      	ldrh	r3, [r7, #6]
 800bf4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bf50:	d109      	bne.n	800bf66 <HAL_GPIO_EXTI_Callback+0x26>
  {
    if(buttonGetPressed(_DEF_BUTTON1) == true)
 800bf52:	2000      	movs	r0, #0
 800bf54:	f7ff feae 	bl	800bcb4 <buttonGetPressed>
 800bf58:	4603      	mov	r3, r0
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d010      	beq.n	800bf80 <HAL_GPIO_EXTI_Callback+0x40>
      buttonObjGetClicked(_DEF_BUTTON1);
 800bf5e:	2000      	movs	r0, #0
 800bf60:	f7ff fee0 	bl	800bd24 <buttonObjGetClicked>
  else if(GPIO_Pin == M_GPIO_KEY_2_Pin)
  {
    if(buttonGetPressed(_DEF_BUTTON2) == true)
      buttonObjGetClicked(_DEF_BUTTON2);
  }
}
 800bf64:	e00c      	b.n	800bf80 <HAL_GPIO_EXTI_Callback+0x40>
  else if(GPIO_Pin == M_GPIO_KEY_2_Pin)
 800bf66:	88fb      	ldrh	r3, [r7, #6]
 800bf68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bf6c:	d108      	bne.n	800bf80 <HAL_GPIO_EXTI_Callback+0x40>
    if(buttonGetPressed(_DEF_BUTTON2) == true)
 800bf6e:	2001      	movs	r0, #1
 800bf70:	f7ff fea0 	bl	800bcb4 <buttonGetPressed>
 800bf74:	4603      	mov	r3, r0
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d002      	beq.n	800bf80 <HAL_GPIO_EXTI_Callback+0x40>
      buttonObjGetClicked(_DEF_BUTTON2);
 800bf7a:	2001      	movs	r0, #1
 800bf7c:	f7ff fed2 	bl	800bd24 <buttonObjGetClicked>
}
 800bf80:	bf00      	nop
 800bf82:	3708      	adds	r7, #8
 800bf84:	46bd      	mov	sp, r7
 800bf86:	bd80      	pop	{r7, pc}

0800bf88 <cliButton>:


#ifdef _USE_HW_CLI
void cliButton(cli_args_t *args)
{
 800bf88:	b580      	push	{r7, lr}
 800bf8a:	b084      	sub	sp, #16
 800bf8c:	af00      	add	r7, sp, #0
 800bf8e:	6078      	str	r0, [r7, #4]
  bool ret = false;
 800bf90:	2300      	movs	r3, #0
 800bf92:	73fb      	strb	r3, [r7, #15]

  if(args->argc == 1 && args->isStr(0, "show") == true)
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	881b      	ldrh	r3, [r3, #0]
 800bf98:	2b01      	cmp	r3, #1
 800bf9a:	d128      	bne.n	800bfee <cliButton+0x66>
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	695b      	ldr	r3, [r3, #20]
 800bfa0:	491e      	ldr	r1, [pc, #120]	; (800c01c <cliButton+0x94>)
 800bfa2:	2000      	movs	r0, #0
 800bfa4:	4798      	blx	r3
 800bfa6:	4603      	mov	r3, r0
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d020      	beq.n	800bfee <cliButton+0x66>
  {
    while(cliKeepLoop())
 800bfac:	e018      	b.n	800bfe0 <cliButton+0x58>
    {
      for(int i=0; i<BUTTON_CH_MAX; i++)
 800bfae:	2300      	movs	r3, #0
 800bfb0:	60bb      	str	r3, [r7, #8]
 800bfb2:	e00c      	b.n	800bfce <cliButton+0x46>
      {
        cliPrintf("%d", buttonGetPressed(i));
 800bfb4:	68bb      	ldr	r3, [r7, #8]
 800bfb6:	b2db      	uxtb	r3, r3
 800bfb8:	4618      	mov	r0, r3
 800bfba:	f7ff fe7b 	bl	800bcb4 <buttonGetPressed>
 800bfbe:	4603      	mov	r3, r0
 800bfc0:	4619      	mov	r1, r3
 800bfc2:	4817      	ldr	r0, [pc, #92]	; (800c020 <cliButton+0x98>)
 800bfc4:	f000 fcd6 	bl	800c974 <cliPrintf>
      for(int i=0; i<BUTTON_CH_MAX; i++)
 800bfc8:	68bb      	ldr	r3, [r7, #8]
 800bfca:	3301      	adds	r3, #1
 800bfcc:	60bb      	str	r3, [r7, #8]
 800bfce:	68bb      	ldr	r3, [r7, #8]
 800bfd0:	2b01      	cmp	r3, #1
 800bfd2:	ddef      	ble.n	800bfb4 <cliButton+0x2c>
      }
      cliPrintf("\n");
 800bfd4:	4813      	ldr	r0, [pc, #76]	; (800c024 <cliButton+0x9c>)
 800bfd6:	f000 fccd 	bl	800c974 <cliPrintf>
      delay(100);
 800bfda:	2064      	movs	r0, #100	; 0x64
 800bfdc:	f002 fd9f 	bl	800eb1e <delay>
    while(cliKeepLoop())
 800bfe0:	f000 fdbe 	bl	800cb60 <cliKeepLoop>
 800bfe4:	4603      	mov	r3, r0
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d1e1      	bne.n	800bfae <cliButton+0x26>
    }
    ret = true;
 800bfea:	2301      	movs	r3, #1
 800bfec:	73fb      	strb	r3, [r7, #15]
  }

  if(ret != true)
 800bfee:	7bfb      	ldrb	r3, [r7, #15]
 800bff0:	f083 0301 	eor.w	r3, r3, #1
 800bff4:	b2db      	uxtb	r3, r3
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d00b      	beq.n	800c012 <cliButton+0x8a>
  {
    cliPrintf("\n");
 800bffa:	480a      	ldr	r0, [pc, #40]	; (800c024 <cliButton+0x9c>)
 800bffc:	f000 fcba 	bl	800c974 <cliPrintf>
    cliPrintf("---------[ Button Commands ]----------\n");
 800c000:	4809      	ldr	r0, [pc, #36]	; (800c028 <cliButton+0xa0>)
 800c002:	f000 fcb7 	bl	800c974 <cliPrintf>
    cliPrintf(">> button show\n");
 800c006:	4809      	ldr	r0, [pc, #36]	; (800c02c <cliButton+0xa4>)
 800c008:	f000 fcb4 	bl	800c974 <cliPrintf>
    cliPrintf("--------------------------------------\n");
 800c00c:	4808      	ldr	r0, [pc, #32]	; (800c030 <cliButton+0xa8>)
 800c00e:	f000 fcb1 	bl	800c974 <cliPrintf>
  }
}
 800c012:	bf00      	nop
 800c014:	3710      	adds	r7, #16
 800c016:	46bd      	mov	sp, r7
 800c018:	bd80      	pop	{r7, pc}
 800c01a:	bf00      	nop
 800c01c:	08015658 	.word	0x08015658
 800c020:	08015660 	.word	0x08015660
 800c024:	08015664 	.word	0x08015664
 800c028:	08015668 	.word	0x08015668
 800c02c:	08015690 	.word	0x08015690
 800c030:	080156a0 	.word	0x080156a0

0800c034 <cliInit>:
void cliShowList(cli_args_t *args);
void cliMemoryDump(cli_args_t *args);


bool cliInit(void)
{
 800c034:	b580      	push	{r7, lr}
 800c036:	af00      	add	r7, sp, #0
  cli_node.is_open = false;
 800c038:	4b1b      	ldr	r3, [pc, #108]	; (800c0a8 <cliInit+0x74>)
 800c03a:	2200      	movs	r2, #0
 800c03c:	721a      	strb	r2, [r3, #8]
  cli_node.is_log  = false;
 800c03e:	4b1a      	ldr	r3, [pc, #104]	; (800c0a8 <cliInit+0x74>)
 800c040:	2200      	movs	r2, #0
 800c042:	725a      	strb	r2, [r3, #9]
  cli_node.state   = CLI_RX_IDLE;
 800c044:	4b18      	ldr	r3, [pc, #96]	; (800c0a8 <cliInit+0x74>)
 800c046:	2200      	movs	r2, #0
 800c048:	741a      	strb	r2, [r3, #16]

  cli_node.hist_line_i     = 0;
 800c04a:	4b17      	ldr	r3, [pc, #92]	; (800c0a8 <cliInit+0x74>)
 800c04c:	2200      	movs	r2, #0
 800c04e:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
  cli_node.hist_line_last  = 0;
 800c052:	4b15      	ldr	r3, [pc, #84]	; (800c0a8 <cliInit+0x74>)
 800c054:	2200      	movs	r2, #0
 800c056:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
  cli_node.hist_line_count = 0;
 800c05a:	4b13      	ldr	r3, [pc, #76]	; (800c0a8 <cliInit+0x74>)
 800c05c:	2200      	movs	r2, #0
 800c05e:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
  cli_node.hist_line_new   = false;
 800c062:	4b11      	ldr	r3, [pc, #68]	; (800c0a8 <cliInit+0x74>)
 800c064:	2200      	movs	r2, #0
 800c066:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194

  cli_node.cmd_args.getData  = cliArgsGetData;
 800c06a:	4b0f      	ldr	r3, [pc, #60]	; (800c0a8 <cliInit+0x74>)
 800c06c:	4a0f      	ldr	r2, [pc, #60]	; (800c0ac <cliInit+0x78>)
 800c06e:	f8c3 2758 	str.w	r2, [r3, #1880]	; 0x758
  cli_node.cmd_args.getFloat = cliArgsGetFloat;
 800c072:	4b0d      	ldr	r3, [pc, #52]	; (800c0a8 <cliInit+0x74>)
 800c074:	4a0e      	ldr	r2, [pc, #56]	; (800c0b0 <cliInit+0x7c>)
 800c076:	f8c3 275c 	str.w	r2, [r3, #1884]	; 0x75c
  cli_node.cmd_args.getStr   = cliArgsGetStr;
 800c07a:	4b0b      	ldr	r3, [pc, #44]	; (800c0a8 <cliInit+0x74>)
 800c07c:	4a0d      	ldr	r2, [pc, #52]	; (800c0b4 <cliInit+0x80>)
 800c07e:	f8c3 2760 	str.w	r2, [r3, #1888]	; 0x760
  cli_node.cmd_args.isStr    = cliArgsIsStr;
 800c082:	4b09      	ldr	r3, [pc, #36]	; (800c0a8 <cliInit+0x74>)
 800c084:	4a0c      	ldr	r2, [pc, #48]	; (800c0b8 <cliInit+0x84>)
 800c086:	f8c3 2764 	str.w	r2, [r3, #1892]	; 0x764

  cliLineClean(&cli_node);
 800c08a:	4807      	ldr	r0, [pc, #28]	; (800c0a8 <cliInit+0x74>)
 800c08c:	f000 fae8 	bl	800c660 <cliLineClean>


  cliAdd("help", cliShowList);
 800c090:	490a      	ldr	r1, [pc, #40]	; (800c0bc <cliInit+0x88>)
 800c092:	480b      	ldr	r0, [pc, #44]	; (800c0c0 <cliInit+0x8c>)
 800c094:	f000 fd8a 	bl	800cbac <cliAdd>
  cliAdd("md"  , cliMemoryDump);
 800c098:	490a      	ldr	r1, [pc, #40]	; (800c0c4 <cliInit+0x90>)
 800c09a:	480b      	ldr	r0, [pc, #44]	; (800c0c8 <cliInit+0x94>)
 800c09c:	f000 fd86 	bl	800cbac <cliAdd>

  return true;
 800c0a0:	2301      	movs	r3, #1
}
 800c0a2:	4618      	mov	r0, r3
 800c0a4:	bd80      	pop	{r7, pc}
 800c0a6:	bf00      	nop
 800c0a8:	20002138 	.word	0x20002138
 800c0ac:	0800ca29 	.word	0x0800ca29
 800c0b0:	0800ca79 	.word	0x0800ca79
 800c0b4:	0800cac9 	.word	0x0800cac9
 800c0b8:	0800cb0d 	.word	0x0800cb0d
 800c0bc:	0800cc3d 	.word	0x0800cc3d
 800c0c0:	080156c8 	.word	0x080156c8
 800c0c4:	0800ccad 	.word	0x0800ccad
 800c0c8:	080156d0 	.word	0x080156d0

0800c0cc <cliOpen>:

bool cliOpen(uint8_t ch, uint32_t baud)
{
 800c0cc:	b580      	push	{r7, lr}
 800c0ce:	b082      	sub	sp, #8
 800c0d0:	af00      	add	r7, sp, #0
 800c0d2:	4603      	mov	r3, r0
 800c0d4:	6039      	str	r1, [r7, #0]
 800c0d6:	71fb      	strb	r3, [r7, #7]
  cli_node.ch = ch;
 800c0d8:	4a0a      	ldr	r2, [pc, #40]	; (800c104 <cliOpen+0x38>)
 800c0da:	79fb      	ldrb	r3, [r7, #7]
 800c0dc:	7013      	strb	r3, [r2, #0]
  cli_node.baud = baud;
 800c0de:	4a09      	ldr	r2, [pc, #36]	; (800c104 <cliOpen+0x38>)
 800c0e0:	683b      	ldr	r3, [r7, #0]
 800c0e2:	6053      	str	r3, [r2, #4]

  cli_node.is_open = uartOpen(ch, baud);
 800c0e4:	79fb      	ldrb	r3, [r7, #7]
 800c0e6:	6839      	ldr	r1, [r7, #0]
 800c0e8:	4618      	mov	r0, r3
 800c0ea:	f003 fb33 	bl	800f754 <uartOpen>
 800c0ee:	4603      	mov	r3, r0
 800c0f0:	461a      	mov	r2, r3
 800c0f2:	4b04      	ldr	r3, [pc, #16]	; (800c104 <cliOpen+0x38>)
 800c0f4:	721a      	strb	r2, [r3, #8]

  return cli_node.is_open;
 800c0f6:	4b03      	ldr	r3, [pc, #12]	; (800c104 <cliOpen+0x38>)
 800c0f8:	7a1b      	ldrb	r3, [r3, #8]
}
 800c0fa:	4618      	mov	r0, r3
 800c0fc:	3708      	adds	r7, #8
 800c0fe:	46bd      	mov	sp, r7
 800c100:	bd80      	pop	{r7, pc}
 800c102:	bf00      	nop
 800c104:	20002138 	.word	0x20002138

0800c108 <cliShowPrompt>:
    uartPrintf(p_cli->log_ch, "\n");
  }
}

void cliShowPrompt(cli_t *p_cli)
{
 800c108:	b580      	push	{r7, lr}
 800c10a:	b082      	sub	sp, #8
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	6078      	str	r0, [r7, #4]
  uartPrintf(p_cli->ch, "\n\r");
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	781b      	ldrb	r3, [r3, #0]
 800c114:	4906      	ldr	r1, [pc, #24]	; (800c130 <cliShowPrompt+0x28>)
 800c116:	4618      	mov	r0, r3
 800c118:	f003 fc3e 	bl	800f998 <uartPrintf>
  uartPrintf(p_cli->ch, CLI_PROMPT_STR);
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	781b      	ldrb	r3, [r3, #0]
 800c120:	4904      	ldr	r1, [pc, #16]	; (800c134 <cliShowPrompt+0x2c>)
 800c122:	4618      	mov	r0, r3
 800c124:	f003 fc38 	bl	800f998 <uartPrintf>
}
 800c128:	bf00      	nop
 800c12a:	3708      	adds	r7, #8
 800c12c:	46bd      	mov	sp, r7
 800c12e:	bd80      	pop	{r7, pc}
 800c130:	08015758 	.word	0x08015758
 800c134:	0801575c 	.word	0x0801575c

0800c138 <cliMain>:

bool cliMain(uint32_t taskPeriod)
{
 800c138:	b580      	push	{r7, lr}
 800c13a:	b082      	sub	sp, #8
 800c13c:	af00      	add	r7, sp, #0
 800c13e:	6078      	str	r0, [r7, #4]
  if(timTask_Run(&eTmr_Task_CLI, taskPeriod) == true)
 800c140:	6879      	ldr	r1, [r7, #4]
 800c142:	4813      	ldr	r0, [pc, #76]	; (800c190 <cliMain+0x58>)
 800c144:	f003 f99e 	bl	800f484 <timTask_Run>
 800c148:	4603      	mov	r3, r0
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d01a      	beq.n	800c184 <cliMain+0x4c>
  {
    //********************* CLI Task Code Begin *********************//
    if (cli_node.is_open != true)
 800c14e:	4b11      	ldr	r3, [pc, #68]	; (800c194 <cliMain+0x5c>)
 800c150:	7a1b      	ldrb	r3, [r3, #8]
 800c152:	f083 0301 	eor.w	r3, r3, #1
 800c156:	b2db      	uxtb	r3, r3
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d001      	beq.n	800c160 <cliMain+0x28>
    {
      return false;
 800c15c:	2300      	movs	r3, #0
 800c15e:	e012      	b.n	800c186 <cliMain+0x4e>
    }

    if (uartAvailable(cli_node.ch) > 0)
 800c160:	4b0c      	ldr	r3, [pc, #48]	; (800c194 <cliMain+0x5c>)
 800c162:	781b      	ldrb	r3, [r3, #0]
 800c164:	4618      	mov	r0, r3
 800c166:	f003 fb89 	bl	800f87c <uartAvailable>
 800c16a:	4603      	mov	r3, r0
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d009      	beq.n	800c184 <cliMain+0x4c>
    {
      cliUpdate(&cli_node, uartRead(cli_node.ch));
 800c170:	4b08      	ldr	r3, [pc, #32]	; (800c194 <cliMain+0x5c>)
 800c172:	781b      	ldrb	r3, [r3, #0]
 800c174:	4618      	mov	r0, r3
 800c176:	f003 fbb9 	bl	800f8ec <uartRead>
 800c17a:	4603      	mov	r3, r0
 800c17c:	4619      	mov	r1, r3
 800c17e:	4805      	ldr	r0, [pc, #20]	; (800c194 <cliMain+0x5c>)
 800c180:	f000 f80a 	bl	800c198 <cliUpdate>
    }
    //********************* CLI Task Code End *********************//
  }

  return true;
 800c184:	2301      	movs	r3, #1
}
 800c186:	4618      	mov	r0, r3
 800c188:	3708      	adds	r7, #8
 800c18a:	46bd      	mov	sp, r7
 800c18c:	bd80      	pop	{r7, pc}
 800c18e:	bf00      	nop
 800c190:	20004294 	.word	0x20004294
 800c194:	20002138 	.word	0x20002138

0800c198 <cliUpdate>:

bool cliUpdate(cli_t *p_cli, uint8_t rx_data)
{
 800c198:	b580      	push	{r7, lr}
 800c19a:	b08c      	sub	sp, #48	; 0x30
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	6078      	str	r0, [r7, #4]
 800c1a0:	460b      	mov	r3, r1
 800c1a2:	70fb      	strb	r3, [r7, #3]
  bool ret = false;
 800c1a4:	2300      	movs	r3, #0
 800c1a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t tx_buf[8];
  cli_line_t *line;

  line = &p_cli->line;
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	f503 63b9 	add.w	r3, r3, #1480	; 0x5c8
 800c1b0:	61fb      	str	r3, [r7, #28]


  if (p_cli->state == CLI_RX_IDLE)
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	7c1b      	ldrb	r3, [r3, #16]
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	f040 8168 	bne.w	800c48c <cliUpdate+0x2f4>
  {
    switch(rx_data)
 800c1bc:	78fb      	ldrb	r3, [r7, #3]
 800c1be:	2b7f      	cmp	r3, #127	; 0x7f
 800c1c0:	d02a      	beq.n	800c218 <cliUpdate+0x80>
 800c1c2:	2b7f      	cmp	r3, #127	; 0x7f
 800c1c4:	f300 80da 	bgt.w	800c37c <cliUpdate+0x1e4>
 800c1c8:	2b1b      	cmp	r3, #27
 800c1ca:	d021      	beq.n	800c210 <cliUpdate+0x78>
 800c1cc:	2b1b      	cmp	r3, #27
 800c1ce:	f300 80d5 	bgt.w	800c37c <cliUpdate+0x1e4>
 800c1d2:	2b08      	cmp	r3, #8
 800c1d4:	d062      	beq.n	800c29c <cliUpdate+0x104>
 800c1d6:	2b0d      	cmp	r3, #13
 800c1d8:	f040 80d0 	bne.w	800c37c <cliUpdate+0x1e4>
    {
      // 
      //
      case CLI_KEY_ENTER:
        if (line->count > 0)
 800c1dc:	69fb      	ldr	r3, [r7, #28]
 800c1de:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d005      	beq.n	800c1f2 <cliUpdate+0x5a>
        {
          cliLineAdd(p_cli);
 800c1e6:	6878      	ldr	r0, [r7, #4]
 800c1e8:	f000 fa53 	bl	800c692 <cliLineAdd>
          cliRunCmd(p_cli);
 800c1ec:	6878      	ldr	r0, [r7, #4]
 800c1ee:	f000 fb1f 	bl	800c830 <cliRunCmd>
        }

        line->count = 0;
 800c1f2:	69fb      	ldr	r3, [r7, #28]
 800c1f4:	2200      	movs	r2, #0
 800c1f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        line->cursor = 0;
 800c1fa:	69fb      	ldr	r3, [r7, #28]
 800c1fc:	2200      	movs	r2, #0
 800c1fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        line->buf[0] = 0;
 800c202:	69fb      	ldr	r3, [r7, #28]
 800c204:	2200      	movs	r2, #0
 800c206:	701a      	strb	r2, [r3, #0]
        cliShowPrompt(p_cli);
 800c208:	6878      	ldr	r0, [r7, #4]
 800c20a:	f7ff ff7d 	bl	800c108 <cliShowPrompt>
        break;
 800c20e:	e144      	b.n	800c49a <cliUpdate+0x302>


      case CLI_KEY_ESC:
        p_cli->state = CLI_RX_SP1;
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	2201      	movs	r2, #1
 800c214:	741a      	strb	r2, [r3, #16]
        break;
 800c216:	e140      	b.n	800c49a <cliUpdate+0x302>


      // DEL
      //
      case CLI_KEY_DEL:
        if (line->cursor < line->count)
 800c218:	69fb      	ldr	r3, [r7, #28]
 800c21a:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 800c21e:	69fb      	ldr	r3, [r7, #28]
 800c220:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c224:	429a      	cmp	r2, r3
 800c226:	f080 8133 	bcs.w	800c490 <cliUpdate+0x2f8>
        {
          uint8_t mov_len;

          mov_len = line->count - line->cursor;
 800c22a:	69fb      	ldr	r3, [r7, #28]
 800c22c:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 800c230:	69fb      	ldr	r3, [r7, #28]
 800c232:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c236:	1ad3      	subs	r3, r2, r3
 800c238:	76fb      	strb	r3, [r7, #27]
          for (int i=1; i<mov_len; i++)
 800c23a:	2301      	movs	r3, #1
 800c23c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c23e:	e013      	b.n	800c268 <cliUpdate+0xd0>
          {
            line->buf[line->cursor + i - 1] = line->buf[line->cursor + i];
 800c240:	69fb      	ldr	r3, [r7, #28]
 800c242:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c246:	461a      	mov	r2, r3
 800c248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c24a:	441a      	add	r2, r3
 800c24c:	69fb      	ldr	r3, [r7, #28]
 800c24e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c252:	4619      	mov	r1, r3
 800c254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c256:	440b      	add	r3, r1
 800c258:	3b01      	subs	r3, #1
 800c25a:	69f9      	ldr	r1, [r7, #28]
 800c25c:	5c89      	ldrb	r1, [r1, r2]
 800c25e:	69fa      	ldr	r2, [r7, #28]
 800c260:	54d1      	strb	r1, [r2, r3]
          for (int i=1; i<mov_len; i++)
 800c262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c264:	3301      	adds	r3, #1
 800c266:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c268:	7efb      	ldrb	r3, [r7, #27]
 800c26a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c26c:	429a      	cmp	r2, r3
 800c26e:	dbe7      	blt.n	800c240 <cliUpdate+0xa8>
          }

          line->count--;
 800c270:	69fb      	ldr	r3, [r7, #28]
 800c272:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c276:	3b01      	subs	r3, #1
 800c278:	b2da      	uxtb	r2, r3
 800c27a:	69fb      	ldr	r3, [r7, #28]
 800c27c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          line->buf[line->count] = 0;
 800c280:	69fb      	ldr	r3, [r7, #28]
 800c282:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c286:	461a      	mov	r2, r3
 800c288:	69fb      	ldr	r3, [r7, #28]
 800c28a:	2100      	movs	r1, #0
 800c28c:	5499      	strb	r1, [r3, r2]

          uartPrintf(p_cli->ch, "\x1B[1P");
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	781b      	ldrb	r3, [r3, #0]
 800c292:	498e      	ldr	r1, [pc, #568]	; (800c4cc <cliUpdate+0x334>)
 800c294:	4618      	mov	r0, r3
 800c296:	f003 fb7f 	bl	800f998 <uartPrintf>
        }
        break;
 800c29a:	e0f9      	b.n	800c490 <cliUpdate+0x2f8>


      // 
      //
      case CLI_KEY_BACK:
        if (line->count > 0 && line->cursor > 0)
 800c29c:	69fb      	ldr	r3, [r7, #28]
 800c29e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d055      	beq.n	800c352 <cliUpdate+0x1ba>
 800c2a6:	69fb      	ldr	r3, [r7, #28]
 800c2a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d050      	beq.n	800c352 <cliUpdate+0x1ba>
        {
          if (line->cursor == line->count)
 800c2b0:	69fb      	ldr	r3, [r7, #28]
 800c2b2:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 800c2b6:	69fb      	ldr	r3, [r7, #28]
 800c2b8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c2bc:	429a      	cmp	r2, r3
 800c2be:	d10e      	bne.n	800c2de <cliUpdate+0x146>
          {
            line->count--;
 800c2c0:	69fb      	ldr	r3, [r7, #28]
 800c2c2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c2c6:	3b01      	subs	r3, #1
 800c2c8:	b2da      	uxtb	r2, r3
 800c2ca:	69fb      	ldr	r3, [r7, #28]
 800c2cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            line->buf[line->count] = 0;
 800c2d0:	69fb      	ldr	r3, [r7, #28]
 800c2d2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c2d6:	461a      	mov	r2, r3
 800c2d8:	69fb      	ldr	r3, [r7, #28]
 800c2da:	2100      	movs	r1, #0
 800c2dc:	5499      	strb	r1, [r3, r2]
          }

          if (line->cursor < line->count)
 800c2de:	69fb      	ldr	r3, [r7, #28]
 800c2e0:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 800c2e4:	69fb      	ldr	r3, [r7, #28]
 800c2e6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c2ea:	429a      	cmp	r2, r3
 800c2ec:	d231      	bcs.n	800c352 <cliUpdate+0x1ba>
          {
            uint8_t mov_len;

            mov_len = line->count - line->cursor;
 800c2ee:	69fb      	ldr	r3, [r7, #28]
 800c2f0:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 800c2f4:	69fb      	ldr	r3, [r7, #28]
 800c2f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c2fa:	1ad3      	subs	r3, r2, r3
 800c2fc:	76bb      	strb	r3, [r7, #26]

            for (int i=0; i<mov_len; i++)
 800c2fe:	2300      	movs	r3, #0
 800c300:	62bb      	str	r3, [r7, #40]	; 0x28
 800c302:	e013      	b.n	800c32c <cliUpdate+0x194>
            {
              line->buf[line->cursor + i - 1] = line->buf[line->cursor + i];
 800c304:	69fb      	ldr	r3, [r7, #28]
 800c306:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c30a:	461a      	mov	r2, r3
 800c30c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c30e:	441a      	add	r2, r3
 800c310:	69fb      	ldr	r3, [r7, #28]
 800c312:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c316:	4619      	mov	r1, r3
 800c318:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c31a:	440b      	add	r3, r1
 800c31c:	3b01      	subs	r3, #1
 800c31e:	69f9      	ldr	r1, [r7, #28]
 800c320:	5c89      	ldrb	r1, [r1, r2]
 800c322:	69fa      	ldr	r2, [r7, #28]
 800c324:	54d1      	strb	r1, [r2, r3]
            for (int i=0; i<mov_len; i++)
 800c326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c328:	3301      	adds	r3, #1
 800c32a:	62bb      	str	r3, [r7, #40]	; 0x28
 800c32c:	7ebb      	ldrb	r3, [r7, #26]
 800c32e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c330:	429a      	cmp	r2, r3
 800c332:	dbe7      	blt.n	800c304 <cliUpdate+0x16c>
            }

            line->count--;
 800c334:	69fb      	ldr	r3, [r7, #28]
 800c336:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c33a:	3b01      	subs	r3, #1
 800c33c:	b2da      	uxtb	r2, r3
 800c33e:	69fb      	ldr	r3, [r7, #28]
 800c340:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            line->buf[line->count] = 0;
 800c344:	69fb      	ldr	r3, [r7, #28]
 800c346:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c34a:	461a      	mov	r2, r3
 800c34c:	69fb      	ldr	r3, [r7, #28]
 800c34e:	2100      	movs	r1, #0
 800c350:	5499      	strb	r1, [r3, r2]
          }
        }

        if (line->cursor > 0)
 800c352:	69fb      	ldr	r3, [r7, #28]
 800c354:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c358:	2b00      	cmp	r3, #0
 800c35a:	f000 809b 	beq.w	800c494 <cliUpdate+0x2fc>
        {
          line->cursor--;
 800c35e:	69fb      	ldr	r3, [r7, #28]
 800c360:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c364:	3b01      	subs	r3, #1
 800c366:	b2da      	uxtb	r2, r3
 800c368:	69fb      	ldr	r3, [r7, #28]
 800c36a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          uartPrintf(p_cli->ch, "\b \b\x1B[1P");
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	781b      	ldrb	r3, [r3, #0]
 800c372:	4957      	ldr	r1, [pc, #348]	; (800c4d0 <cliUpdate+0x338>)
 800c374:	4618      	mov	r0, r3
 800c376:	f003 fb0f 	bl	800f998 <uartPrintf>
        }
        break;
 800c37a:	e08b      	b.n	800c494 <cliUpdate+0x2fc>


      default:
        if ((line->count + 1) < line->buf_len)
 800c37c:	69fb      	ldr	r3, [r7, #28]
 800c37e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c382:	3301      	adds	r3, #1
 800c384:	69fa      	ldr	r2, [r7, #28]
 800c386:	f892 2040 	ldrb.w	r2, [r2, #64]	; 0x40
 800c38a:	4293      	cmp	r3, r2
 800c38c:	f280 8084 	bge.w	800c498 <cliUpdate+0x300>
        {
          if (line->cursor == line->count)
 800c390:	69fb      	ldr	r3, [r7, #28]
 800c392:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 800c396:	69fb      	ldr	r3, [r7, #28]
 800c398:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c39c:	429a      	cmp	r2, r3
 800c39e:	d124      	bne.n	800c3ea <cliUpdate+0x252>
          {
            uartWrite(p_cli->ch, &rx_data, 1);
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	781b      	ldrb	r3, [r3, #0]
 800c3a4:	1cf9      	adds	r1, r7, #3
 800c3a6:	2201      	movs	r2, #1
 800c3a8:	4618      	mov	r0, r3
 800c3aa:	f003 fac9 	bl	800f940 <uartWrite>

            line->buf[line->cursor] = rx_data;
 800c3ae:	69fb      	ldr	r3, [r7, #28]
 800c3b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c3b4:	461a      	mov	r2, r3
 800c3b6:	78f9      	ldrb	r1, [r7, #3]
 800c3b8:	69fb      	ldr	r3, [r7, #28]
 800c3ba:	5499      	strb	r1, [r3, r2]
            line->count++;
 800c3bc:	69fb      	ldr	r3, [r7, #28]
 800c3be:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c3c2:	3301      	adds	r3, #1
 800c3c4:	b2da      	uxtb	r2, r3
 800c3c6:	69fb      	ldr	r3, [r7, #28]
 800c3c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            line->cursor++;
 800c3cc:	69fb      	ldr	r3, [r7, #28]
 800c3ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c3d2:	3301      	adds	r3, #1
 800c3d4:	b2da      	uxtb	r2, r3
 800c3d6:	69fb      	ldr	r3, [r7, #28]
 800c3d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
            line->buf[line->count] = 0;
 800c3dc:	69fb      	ldr	r3, [r7, #28]
 800c3de:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c3e2:	461a      	mov	r2, r3
 800c3e4:	69fb      	ldr	r3, [r7, #28]
 800c3e6:	2100      	movs	r1, #0
 800c3e8:	5499      	strb	r1, [r3, r2]
          }
          if (line->cursor < line->count)
 800c3ea:	69fb      	ldr	r3, [r7, #28]
 800c3ec:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 800c3f0:	69fb      	ldr	r3, [r7, #28]
 800c3f2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c3f6:	429a      	cmp	r2, r3
 800c3f8:	d24e      	bcs.n	800c498 <cliUpdate+0x300>
          {
            uint8_t mov_len;

            mov_len = line->count - line->cursor;
 800c3fa:	69fb      	ldr	r3, [r7, #28]
 800c3fc:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 800c400:	69fb      	ldr	r3, [r7, #28]
 800c402:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c406:	1ad3      	subs	r3, r2, r3
 800c408:	767b      	strb	r3, [r7, #25]
            for (int i=0; i<mov_len; i++)
 800c40a:	2300      	movs	r3, #0
 800c40c:	627b      	str	r3, [r7, #36]	; 0x24
 800c40e:	e013      	b.n	800c438 <cliUpdate+0x2a0>
            {
              line->buf[line->count - i] = line->buf[line->count - i - 1];
 800c410:	69fb      	ldr	r3, [r7, #28]
 800c412:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c416:	461a      	mov	r2, r3
 800c418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c41a:	1ad3      	subs	r3, r2, r3
 800c41c:	1e5a      	subs	r2, r3, #1
 800c41e:	69fb      	ldr	r3, [r7, #28]
 800c420:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c424:	4619      	mov	r1, r3
 800c426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c428:	1acb      	subs	r3, r1, r3
 800c42a:	69f9      	ldr	r1, [r7, #28]
 800c42c:	5c89      	ldrb	r1, [r1, r2]
 800c42e:	69fa      	ldr	r2, [r7, #28]
 800c430:	54d1      	strb	r1, [r2, r3]
            for (int i=0; i<mov_len; i++)
 800c432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c434:	3301      	adds	r3, #1
 800c436:	627b      	str	r3, [r7, #36]	; 0x24
 800c438:	7e7b      	ldrb	r3, [r7, #25]
 800c43a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c43c:	429a      	cmp	r2, r3
 800c43e:	dbe7      	blt.n	800c410 <cliUpdate+0x278>
            }
            line->buf[line->cursor] = rx_data;
 800c440:	69fb      	ldr	r3, [r7, #28]
 800c442:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c446:	461a      	mov	r2, r3
 800c448:	78f9      	ldrb	r1, [r7, #3]
 800c44a:	69fb      	ldr	r3, [r7, #28]
 800c44c:	5499      	strb	r1, [r3, r2]
            line->count++;
 800c44e:	69fb      	ldr	r3, [r7, #28]
 800c450:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c454:	3301      	adds	r3, #1
 800c456:	b2da      	uxtb	r2, r3
 800c458:	69fb      	ldr	r3, [r7, #28]
 800c45a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            line->cursor++;
 800c45e:	69fb      	ldr	r3, [r7, #28]
 800c460:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c464:	3301      	adds	r3, #1
 800c466:	b2da      	uxtb	r2, r3
 800c468:	69fb      	ldr	r3, [r7, #28]
 800c46a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
            line->buf[line->count] = 0;
 800c46e:	69fb      	ldr	r3, [r7, #28]
 800c470:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c474:	461a      	mov	r2, r3
 800c476:	69fb      	ldr	r3, [r7, #28]
 800c478:	2100      	movs	r1, #0
 800c47a:	5499      	strb	r1, [r3, r2]

            uartPrintf(p_cli->ch, "\x1B[4h%c\x1B[4l", rx_data);
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	781b      	ldrb	r3, [r3, #0]
 800c480:	78fa      	ldrb	r2, [r7, #3]
 800c482:	4914      	ldr	r1, [pc, #80]	; (800c4d4 <cliUpdate+0x33c>)
 800c484:	4618      	mov	r0, r3
 800c486:	f003 fa87 	bl	800f998 <uartPrintf>
          }
        }
        break;
 800c48a:	e005      	b.n	800c498 <cliUpdate+0x300>
    }
  }
 800c48c:	bf00      	nop
 800c48e:	e004      	b.n	800c49a <cliUpdate+0x302>
        break;
 800c490:	bf00      	nop
 800c492:	e002      	b.n	800c49a <cliUpdate+0x302>
        break;
 800c494:	bf00      	nop
 800c496:	e000      	b.n	800c49a <cliUpdate+0x302>
        break;
 800c498:	bf00      	nop

  switch(p_cli->state)
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	7c1b      	ldrb	r3, [r3, #16]
 800c49e:	3b01      	subs	r3, #1
 800c4a0:	2b03      	cmp	r3, #3
 800c4a2:	f200 80d2 	bhi.w	800c64a <cliUpdate+0x4b2>
 800c4a6:	a201      	add	r2, pc, #4	; (adr r2, 800c4ac <cliUpdate+0x314>)
 800c4a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4ac:	0800c4bd 	.word	0x0800c4bd
 800c4b0:	0800c4c5 	.word	0x0800c4c5
 800c4b4:	0800c4d9 	.word	0x0800c4d9
 800c4b8:	0800c641 	.word	0x0800c641
  {
    case CLI_RX_SP1:
      p_cli->state = CLI_RX_SP2;
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	2202      	movs	r2, #2
 800c4c0:	741a      	strb	r2, [r3, #16]
      break;
 800c4c2:	e0c2      	b.n	800c64a <cliUpdate+0x4b2>

    case CLI_RX_SP2:
      p_cli->state = CLI_RX_SP3;
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	2203      	movs	r2, #3
 800c4c8:	741a      	strb	r2, [r3, #16]
      break;
 800c4ca:	e0be      	b.n	800c64a <cliUpdate+0x4b2>
 800c4cc:	08015764 	.word	0x08015764
 800c4d0:	0801576c 	.word	0x0801576c
 800c4d4:	08015774 	.word	0x08015774

    case CLI_RX_SP3:
      p_cli->state = CLI_RX_IDLE;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	2200      	movs	r2, #0
 800c4dc:	741a      	strb	r2, [r3, #16]

      if (rx_data == CLI_KEY_LEFT)
 800c4de:	78fb      	ldrb	r3, [r7, #3]
 800c4e0:	2b44      	cmp	r3, #68	; 0x44
 800c4e2:	d11a      	bne.n	800c51a <cliUpdate+0x382>
      {
        if (line->cursor > 0)
 800c4e4:	69fb      	ldr	r3, [r7, #28]
 800c4e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d015      	beq.n	800c51a <cliUpdate+0x382>
        {
          line->cursor--;
 800c4ee:	69fb      	ldr	r3, [r7, #28]
 800c4f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c4f4:	3b01      	subs	r3, #1
 800c4f6:	b2da      	uxtb	r2, r3
 800c4f8:	69fb      	ldr	r3, [r7, #28]
 800c4fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          tx_buf[0] = 0x1B;
 800c4fe:	231b      	movs	r3, #27
 800c500:	733b      	strb	r3, [r7, #12]
          tx_buf[1] = 0x5B;
 800c502:	235b      	movs	r3, #91	; 0x5b
 800c504:	737b      	strb	r3, [r7, #13]
          tx_buf[2] = rx_data;
 800c506:	78fb      	ldrb	r3, [r7, #3]
 800c508:	73bb      	strb	r3, [r7, #14]
          uartWrite(p_cli->ch, tx_buf, 3);
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	781b      	ldrb	r3, [r3, #0]
 800c50e:	f107 010c 	add.w	r1, r7, #12
 800c512:	2203      	movs	r2, #3
 800c514:	4618      	mov	r0, r3
 800c516:	f003 fa13 	bl	800f940 <uartWrite>
        }
      }

      if (rx_data == CLI_KEY_RIGHT)
 800c51a:	78fb      	ldrb	r3, [r7, #3]
 800c51c:	2b43      	cmp	r3, #67	; 0x43
 800c51e:	d11d      	bne.n	800c55c <cliUpdate+0x3c4>
      {
        if (line->cursor < line->buf_len)
 800c520:	69fb      	ldr	r3, [r7, #28]
 800c522:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 800c526:	69fb      	ldr	r3, [r7, #28]
 800c528:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c52c:	429a      	cmp	r2, r3
 800c52e:	d207      	bcs.n	800c540 <cliUpdate+0x3a8>
        {
          line->cursor++;
 800c530:	69fb      	ldr	r3, [r7, #28]
 800c532:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c536:	3301      	adds	r3, #1
 800c538:	b2da      	uxtb	r2, r3
 800c53a:	69fb      	ldr	r3, [r7, #28]
 800c53c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        }
        tx_buf[0] = 0x1B;
 800c540:	231b      	movs	r3, #27
 800c542:	733b      	strb	r3, [r7, #12]
        tx_buf[1] = 0x5B;
 800c544:	235b      	movs	r3, #91	; 0x5b
 800c546:	737b      	strb	r3, [r7, #13]
        tx_buf[2] = rx_data;
 800c548:	78fb      	ldrb	r3, [r7, #3]
 800c54a:	73bb      	strb	r3, [r7, #14]
        uartWrite(p_cli->ch, tx_buf, 3);
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	781b      	ldrb	r3, [r3, #0]
 800c550:	f107 010c 	add.w	r1, r7, #12
 800c554:	2203      	movs	r2, #3
 800c556:	4618      	mov	r0, r3
 800c558:	f003 f9f2 	bl	800f940 <uartWrite>
      }

      if (rx_data == CLI_KEY_UP)
 800c55c:	78fb      	ldrb	r3, [r7, #3]
 800c55e:	2b41      	cmp	r3, #65	; 0x41
 800c560:	d10c      	bne.n	800c57c <cliUpdate+0x3e4>
      {
        cliLineChange(p_cli, true);
 800c562:	2101      	movs	r1, #1
 800c564:	6878      	ldr	r0, [r7, #4]
 800c566:	f000 f8d9 	bl	800c71c <cliLineChange>
        uartPrintf(p_cli->ch, (char *)p_cli->line.buf);
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	781a      	ldrb	r2, [r3, #0]
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	f503 63b9 	add.w	r3, r3, #1480	; 0x5c8
 800c574:	4619      	mov	r1, r3
 800c576:	4610      	mov	r0, r2
 800c578:	f003 fa0e 	bl	800f998 <uartPrintf>
      }

      if (rx_data == CLI_KEY_DOWN)
 800c57c:	78fb      	ldrb	r3, [r7, #3]
 800c57e:	2b42      	cmp	r3, #66	; 0x42
 800c580:	d10c      	bne.n	800c59c <cliUpdate+0x404>
      {
        cliLineChange(p_cli, false);
 800c582:	2100      	movs	r1, #0
 800c584:	6878      	ldr	r0, [r7, #4]
 800c586:	f000 f8c9 	bl	800c71c <cliLineChange>
        uartPrintf(p_cli->ch, (char *)p_cli->line.buf);
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	781a      	ldrb	r2, [r3, #0]
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	f503 63b9 	add.w	r3, r3, #1480	; 0x5c8
 800c594:	4619      	mov	r1, r3
 800c596:	4610      	mov	r0, r2
 800c598:	f003 f9fe 	bl	800f998 <uartPrintf>
      }

      if (rx_data == CLI_KEY_HOME)
 800c59c:	78fb      	ldrb	r3, [r7, #3]
 800c59e:	2b31      	cmp	r3, #49	; 0x31
 800c5a0:	d10f      	bne.n	800c5c2 <cliUpdate+0x42a>
      {
        uartPrintf(p_cli->ch, "\x1B[%dD", line->cursor);
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	7818      	ldrb	r0, [r3, #0]
 800c5a6:	69fb      	ldr	r3, [r7, #28]
 800c5a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c5ac:	461a      	mov	r2, r3
 800c5ae:	492a      	ldr	r1, [pc, #168]	; (800c658 <cliUpdate+0x4c0>)
 800c5b0:	f003 f9f2 	bl	800f998 <uartPrintf>
        line->cursor = 0;
 800c5b4:	69fb      	ldr	r3, [r7, #28]
 800c5b6:	2200      	movs	r2, #0
 800c5b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        p_cli->state = CLI_RX_SP4;
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	2204      	movs	r2, #4
 800c5c0:	741a      	strb	r2, [r3, #16]
      }

      if (rx_data == CLI_KEY_END)
 800c5c2:	78fb      	ldrb	r3, [r7, #3]
 800c5c4:	2b34      	cmp	r3, #52	; 0x34
 800c5c6:	d13f      	bne.n	800c648 <cliUpdate+0x4b0>
      {
        uint16_t mov_len;

        if (line->cursor < line->count)
 800c5c8:	69fb      	ldr	r3, [r7, #28]
 800c5ca:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 800c5ce:	69fb      	ldr	r3, [r7, #28]
 800c5d0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c5d4:	429a      	cmp	r2, r3
 800c5d6:	d210      	bcs.n	800c5fa <cliUpdate+0x462>
        {
          mov_len = line->count - line->cursor;
 800c5d8:	69fb      	ldr	r3, [r7, #28]
 800c5da:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c5de:	b29a      	uxth	r2, r3
 800c5e0:	69fb      	ldr	r3, [r7, #28]
 800c5e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c5e6:	b29b      	uxth	r3, r3
 800c5e8:	1ad3      	subs	r3, r2, r3
 800c5ea:	82fb      	strh	r3, [r7, #22]
          uartPrintf(p_cli->ch, "\x1B[%dC", mov_len);
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	781b      	ldrb	r3, [r3, #0]
 800c5f0:	8afa      	ldrh	r2, [r7, #22]
 800c5f2:	491a      	ldr	r1, [pc, #104]	; (800c65c <cliUpdate+0x4c4>)
 800c5f4:	4618      	mov	r0, r3
 800c5f6:	f003 f9cf 	bl	800f998 <uartPrintf>
        }
        if (line->cursor > line->count)
 800c5fa:	69fb      	ldr	r3, [r7, #28]
 800c5fc:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 800c600:	69fb      	ldr	r3, [r7, #28]
 800c602:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c606:	429a      	cmp	r2, r3
 800c608:	d910      	bls.n	800c62c <cliUpdate+0x494>
        {
          mov_len = line->cursor - line->count;
 800c60a:	69fb      	ldr	r3, [r7, #28]
 800c60c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c610:	b29a      	uxth	r2, r3
 800c612:	69fb      	ldr	r3, [r7, #28]
 800c614:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c618:	b29b      	uxth	r3, r3
 800c61a:	1ad3      	subs	r3, r2, r3
 800c61c:	82fb      	strh	r3, [r7, #22]
          uartPrintf(p_cli->ch, "\x1B[%dD", mov_len);
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	781b      	ldrb	r3, [r3, #0]
 800c622:	8afa      	ldrh	r2, [r7, #22]
 800c624:	490c      	ldr	r1, [pc, #48]	; (800c658 <cliUpdate+0x4c0>)
 800c626:	4618      	mov	r0, r3
 800c628:	f003 f9b6 	bl	800f998 <uartPrintf>
        }
        line->cursor = line->count;
 800c62c:	69fb      	ldr	r3, [r7, #28]
 800c62e:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 800c632:	69fb      	ldr	r3, [r7, #28]
 800c634:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        p_cli->state = CLI_RX_SP4;
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	2204      	movs	r2, #4
 800c63c:	741a      	strb	r2, [r3, #16]
      }
      break;
 800c63e:	e003      	b.n	800c648 <cliUpdate+0x4b0>

    case CLI_RX_SP4:
      p_cli->state = CLI_RX_IDLE;
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	2200      	movs	r2, #0
 800c644:	741a      	strb	r2, [r3, #16]
      break;
 800c646:	e000      	b.n	800c64a <cliUpdate+0x4b2>
      break;
 800c648:	bf00      	nop



//  cliShowLog(p_cli); // skkim 220918

  return ret;
 800c64a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800c64e:	4618      	mov	r0, r3
 800c650:	3730      	adds	r7, #48	; 0x30
 800c652:	46bd      	mov	sp, r7
 800c654:	bd80      	pop	{r7, pc}
 800c656:	bf00      	nop
 800c658:	08015780 	.word	0x08015780
 800c65c:	08015788 	.word	0x08015788

0800c660 <cliLineClean>:

void cliLineClean(cli_t *p_cli)
{
 800c660:	b480      	push	{r7}
 800c662:	b083      	sub	sp, #12
 800c664:	af00      	add	r7, sp, #0
 800c666:	6078      	str	r0, [r7, #4]
  p_cli->line.count   = 0;
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	2200      	movs	r2, #0
 800c66c:	f883 260a 	strb.w	r2, [r3, #1546]	; 0x60a
  p_cli->line.cursor  = 0;
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	2200      	movs	r2, #0
 800c674:	f883 2609 	strb.w	r2, [r3, #1545]	; 0x609
  p_cli->line.buf_len = CLI_LINE_BUF_MAX - 1;
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	223f      	movs	r2, #63	; 0x3f
 800c67c:	f883 2608 	strb.w	r2, [r3, #1544]	; 0x608
  p_cli->line.buf[0]  = 0;
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	2200      	movs	r2, #0
 800c684:	f883 25c8 	strb.w	r2, [r3, #1480]	; 0x5c8
}
 800c688:	bf00      	nop
 800c68a:	370c      	adds	r7, #12
 800c68c:	46bd      	mov	sp, r7
 800c68e:	bc80      	pop	{r7}
 800c690:	4770      	bx	lr

0800c692 <cliLineAdd>:

void cliLineAdd(cli_t *p_cli)
{
 800c692:	b580      	push	{r7, lr}
 800c694:	b082      	sub	sp, #8
 800c696:	af00      	add	r7, sp, #0
 800c698:	6078      	str	r0, [r7, #4]

  p_cli->line_buf[p_cli->hist_line_last] = p_cli->line;
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 800c6a0:	461a      	mov	r2, r3
 800c6a2:	6879      	ldr	r1, [r7, #4]
 800c6a4:	4613      	mov	r3, r2
 800c6a6:	015b      	lsls	r3, r3, #5
 800c6a8:	4413      	add	r3, r2
 800c6aa:	005b      	lsls	r3, r3, #1
 800c6ac:	4413      	add	r3, r2
 800c6ae:	440b      	add	r3, r1
 800c6b0:	f503 72cc 	add.w	r2, r3, #408	; 0x198
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	4610      	mov	r0, r2
 800c6b8:	f503 63b9 	add.w	r3, r3, #1480	; 0x5c8
 800c6bc:	2243      	movs	r2, #67	; 0x43
 800c6be:	4619      	mov	r1, r3
 800c6c0:	f005 fcf0 	bl	80120a4 <memcpy>

  if (p_cli->hist_line_count < CLI_LINE_HIS_MAX)
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 800c6ca:	2b0f      	cmp	r3, #15
 800c6cc:	d807      	bhi.n	800c6de <cliLineAdd+0x4c>
  {
    p_cli->hist_line_count++;
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 800c6d4:	3301      	adds	r3, #1
 800c6d6:	b2da      	uxtb	r2, r3
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
  }

  p_cli->hist_line_i    = p_cli->hist_line_last;
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 800c6e4:	b25a      	sxtb	r2, r3
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
  p_cli->hist_line_last = (p_cli->hist_line_last + 1) % CLI_LINE_HIS_MAX;
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 800c6f2:	3301      	adds	r3, #1
 800c6f4:	425a      	negs	r2, r3
 800c6f6:	f003 030f 	and.w	r3, r3, #15
 800c6fa:	f002 020f 	and.w	r2, r2, #15
 800c6fe:	bf58      	it	pl
 800c700:	4253      	negpl	r3, r2
 800c702:	b2da      	uxtb	r2, r3
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
  p_cli->hist_line_new  = true;
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	2201      	movs	r2, #1
 800c70e:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194
}
 800c712:	bf00      	nop
 800c714:	3708      	adds	r7, #8
 800c716:	46bd      	mov	sp, r7
 800c718:	bd80      	pop	{r7, pc}
	...

0800c71c <cliLineChange>:

void cliLineChange(cli_t *p_cli, int8_t key_up)
{
 800c71c:	b580      	push	{r7, lr}
 800c71e:	b084      	sub	sp, #16
 800c720:	af00      	add	r7, sp, #0
 800c722:	6078      	str	r0, [r7, #4]
 800c724:	460b      	mov	r3, r1
 800c726:	70fb      	strb	r3, [r7, #3]
  uint8_t change_i;


  if (p_cli->hist_line_count == 0)
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d076      	beq.n	800c820 <cliLineChange+0x104>
  {
    return;
  }


  if (p_cli->line.cursor > 0)
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	f893 3609 	ldrb.w	r3, [r3, #1545]	; 0x609
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d008      	beq.n	800c74e <cliLineChange+0x32>
  {
    uartPrintf(p_cli->ch, "\x1B[%dD", p_cli->line.cursor);
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	7818      	ldrb	r0, [r3, #0]
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	f893 3609 	ldrb.w	r3, [r3, #1545]	; 0x609
 800c746:	461a      	mov	r2, r3
 800c748:	4937      	ldr	r1, [pc, #220]	; (800c828 <cliLineChange+0x10c>)
 800c74a:	f003 f925 	bl	800f998 <uartPrintf>
  }
  if (p_cli->line.count > 0)
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	f893 360a 	ldrb.w	r3, [r3, #1546]	; 0x60a
 800c754:	2b00      	cmp	r3, #0
 800c756:	d008      	beq.n	800c76a <cliLineChange+0x4e>
  {
    uartPrintf(p_cli->ch, "\x1B[%dP", p_cli->line.count);
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	7818      	ldrb	r0, [r3, #0]
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	f893 360a 	ldrb.w	r3, [r3, #1546]	; 0x60a
 800c762:	461a      	mov	r2, r3
 800c764:	4931      	ldr	r1, [pc, #196]	; (800c82c <cliLineChange+0x110>)
 800c766:	f003 f917 	bl	800f998 <uartPrintf>
  }


  if (key_up == true)
 800c76a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c76e:	2b01      	cmp	r3, #1
 800c770:	d125      	bne.n	800c7be <cliLineChange+0xa2>
  {
    if (p_cli->hist_line_new == true)
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	f893 3194 	ldrb.w	r3, [r3, #404]	; 0x194
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d006      	beq.n	800c78a <cliLineChange+0x6e>
    {
      p_cli->hist_line_i = p_cli->hist_line_last;
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 800c782:	b25a      	sxtb	r2, r3
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
    }
    p_cli->hist_line_i = (p_cli->hist_line_i + p_cli->hist_line_count - 1) % p_cli->hist_line_count;
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 800c790:	461a      	mov	r2, r3
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 800c798:	4413      	add	r3, r2
 800c79a:	3b01      	subs	r3, #1
 800c79c:	687a      	ldr	r2, [r7, #4]
 800c79e:	f892 2197 	ldrb.w	r2, [r2, #407]	; 0x197
 800c7a2:	fb93 f1f2 	sdiv	r1, r3, r2
 800c7a6:	fb01 f202 	mul.w	r2, r1, r2
 800c7aa:	1a9b      	subs	r3, r3, r2
 800c7ac:	b25a      	sxtb	r2, r3
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
    change_i = p_cli->hist_line_i;
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 800c7ba:	73fb      	strb	r3, [r7, #15]
 800c7bc:	e013      	b.n	800c7e6 <cliLineChange+0xca>
  }
  else
  {
    p_cli->hist_line_i = (p_cli->hist_line_i + 1) % p_cli->hist_line_count;
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 800c7c4:	3301      	adds	r3, #1
 800c7c6:	687a      	ldr	r2, [r7, #4]
 800c7c8:	f892 2197 	ldrb.w	r2, [r2, #407]	; 0x197
 800c7cc:	fb93 f1f2 	sdiv	r1, r3, r2
 800c7d0:	fb01 f202 	mul.w	r2, r1, r2
 800c7d4:	1a9b      	subs	r3, r3, r2
 800c7d6:	b25a      	sxtb	r2, r3
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
    change_i = p_cli->hist_line_i;
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 800c7e4:	73fb      	strb	r3, [r7, #15]
  }

  p_cli->line = p_cli->line_buf[change_i];
 800c7e6:	7bfa      	ldrb	r2, [r7, #15]
 800c7e8:	6879      	ldr	r1, [r7, #4]
 800c7ea:	6878      	ldr	r0, [r7, #4]
 800c7ec:	4613      	mov	r3, r2
 800c7ee:	015b      	lsls	r3, r3, #5
 800c7f0:	4413      	add	r3, r2
 800c7f2:	005b      	lsls	r3, r3, #1
 800c7f4:	4413      	add	r3, r2
 800c7f6:	4403      	add	r3, r0
 800c7f8:	f503 72cc 	add.w	r2, r3, #408	; 0x198
 800c7fc:	f501 63b9 	add.w	r3, r1, #1480	; 0x5c8
 800c800:	4611      	mov	r1, r2
 800c802:	2243      	movs	r2, #67	; 0x43
 800c804:	4618      	mov	r0, r3
 800c806:	f005 fc4d 	bl	80120a4 <memcpy>
  p_cli->line.cursor = p_cli->line.count;
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	f893 260a 	ldrb.w	r2, [r3, #1546]	; 0x60a
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	f883 2609 	strb.w	r2, [r3, #1545]	; 0x609

  p_cli->hist_line_new = false;
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	2200      	movs	r2, #0
 800c81a:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194
 800c81e:	e000      	b.n	800c822 <cliLineChange+0x106>
    return;
 800c820:	bf00      	nop
}
 800c822:	3710      	adds	r7, #16
 800c824:	46bd      	mov	sp, r7
 800c826:	bd80      	pop	{r7, pc}
 800c828:	08015780 	.word	0x08015780
 800c82c:	08015790 	.word	0x08015790

0800c830 <cliRunCmd>:

bool cliRunCmd(cli_t *p_cli)
{
 800c830:	b580      	push	{r7, lr}
 800c832:	b084      	sub	sp, #16
 800c834:	af00      	add	r7, sp, #0
 800c836:	6078      	str	r0, [r7, #4]
  bool ret = false;
 800c838:	2300      	movs	r3, #0
 800c83a:	72fb      	strb	r3, [r7, #11]


  if (cliParseArgs(p_cli) == true)
 800c83c:	6878      	ldr	r0, [r7, #4]
 800c83e:	f000 f851 	bl	800c8e4 <cliParseArgs>
 800c842:	4603      	mov	r3, r0
 800c844:	2b00      	cmp	r3, #0
 800c846:	d045      	beq.n	800c8d4 <cliRunCmd+0xa4>
  {
    cliPrintf("\r\n");
 800c848:	4825      	ldr	r0, [pc, #148]	; (800c8e0 <cliRunCmd+0xb0>)
 800c84a:	f000 f893 	bl	800c974 <cliPrintf>

    cliToUpper(p_cli->argv[0]);
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800c854:	4618      	mov	r0, r3
 800c856:	f000 f8b3 	bl	800c9c0 <cliToUpper>

    for (int i=0; i<p_cli->cmd_count; i++)
 800c85a:	2300      	movs	r3, #0
 800c85c:	60fb      	str	r3, [r7, #12]
 800c85e:	e032      	b.n	800c8c6 <cliRunCmd+0x96>
    {
      if (strcmp(p_cli->argv[0], p_cli->cmd_list[i].cmd_str) == 0)
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
 800c866:	68fa      	ldr	r2, [r7, #12]
 800c868:	4613      	mov	r3, r2
 800c86a:	009b      	lsls	r3, r3, #2
 800c86c:	4413      	add	r3, r2
 800c86e:	009b      	lsls	r3, r3, #2
 800c870:	f503 63c2 	add.w	r3, r3, #1552	; 0x610
 800c874:	687a      	ldr	r2, [r7, #4]
 800c876:	4413      	add	r3, r2
 800c878:	4619      	mov	r1, r3
 800c87a:	f7f3 fca5 	bl	80001c8 <strcmp>
 800c87e:	4603      	mov	r3, r0
 800c880:	2b00      	cmp	r3, #0
 800c882:	d11d      	bne.n	800c8c0 <cliRunCmd+0x90>
      {
        p_cli->cmd_args.argc =  p_cli->argc - 1;
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	f8b3 3112 	ldrh.w	r3, [r3, #274]	; 0x112
 800c88a:	3b01      	subs	r3, #1
 800c88c:	b29a      	uxth	r2, r3
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	f8a3 2750 	strh.w	r2, [r3, #1872]	; 0x750
        p_cli->cmd_args.argv = &p_cli->argv[1];
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	f503 728c 	add.w	r2, r3, #280	; 0x118
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	f8c3 2754 	str.w	r2, [r3, #1876]	; 0x754
        p_cli->cmd_list[i].cmd_func(&p_cli->cmd_args);
 800c8a0:	6879      	ldr	r1, [r7, #4]
 800c8a2:	68fa      	ldr	r2, [r7, #12]
 800c8a4:	4613      	mov	r3, r2
 800c8a6:	009b      	lsls	r3, r3, #2
 800c8a8:	4413      	add	r3, r2
 800c8aa:	009b      	lsls	r3, r3, #2
 800c8ac:	440b      	add	r3, r1
 800c8ae:	f503 63c4 	add.w	r3, r3, #1568	; 0x620
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	687a      	ldr	r2, [r7, #4]
 800c8b6:	f502 62ea 	add.w	r2, r2, #1872	; 0x750
 800c8ba:	4610      	mov	r0, r2
 800c8bc:	4798      	blx	r3
        break;
 800c8be:	e009      	b.n	800c8d4 <cliRunCmd+0xa4>
    for (int i=0; i<p_cli->cmd_count; i++)
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	3301      	adds	r3, #1
 800c8c4:	60fb      	str	r3, [r7, #12]
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	f8b3 360c 	ldrh.w	r3, [r3, #1548]	; 0x60c
 800c8cc:	461a      	mov	r2, r3
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	4293      	cmp	r3, r2
 800c8d2:	dbc5      	blt.n	800c860 <cliRunCmd+0x30>
      }
    }
  }

  return ret;
 800c8d4:	7afb      	ldrb	r3, [r7, #11]
}
 800c8d6:	4618      	mov	r0, r3
 800c8d8:	3710      	adds	r7, #16
 800c8da:	46bd      	mov	sp, r7
 800c8dc:	bd80      	pop	{r7, pc}
 800c8de:	bf00      	nop
 800c8e0:	08015798 	.word	0x08015798

0800c8e4 <cliParseArgs>:

bool cliParseArgs(cli_t *p_cli)
{
 800c8e4:	b580      	push	{r7, lr}
 800c8e6:	b088      	sub	sp, #32
 800c8e8:	af00      	add	r7, sp, #0
 800c8ea:	6078      	str	r0, [r7, #4]
  bool ret = false;
 800c8ec:	2300      	movs	r3, #0
 800c8ee:	77fb      	strb	r3, [r7, #31]
  char *tok;
  char *next_ptr;
  uint16_t argc = 0;
 800c8f0:	2300      	movs	r3, #0
 800c8f2:	82fb      	strh	r3, [r7, #22]
  static const char *delim = " \f\n\r\t\v";
  char *cmdline;
  char **argv;

  p_cli->argc = 0;
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	2200      	movs	r2, #0
 800c8f8:	f8a3 2112 	strh.w	r2, [r3, #274]	; 0x112

  cmdline = (char *)p_cli->line.buf;
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	f503 63b9 	add.w	r3, r3, #1480	; 0x5c8
 800c902:	613b      	str	r3, [r7, #16]
  argv    = p_cli->argv;
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	f503 738a 	add.w	r3, r3, #276	; 0x114
 800c90a:	60fb      	str	r3, [r7, #12]

  argv[argc] = NULL;
 800c90c:	8afb      	ldrh	r3, [r7, #22]
 800c90e:	009b      	lsls	r3, r3, #2
 800c910:	68fa      	ldr	r2, [r7, #12]
 800c912:	4413      	add	r3, r2
 800c914:	2200      	movs	r2, #0
 800c916:	601a      	str	r2, [r3, #0]

  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 800c918:	4b15      	ldr	r3, [pc, #84]	; (800c970 <cliParseArgs+0x8c>)
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	f107 0208 	add.w	r2, r7, #8
 800c920:	4619      	mov	r1, r3
 800c922:	6938      	ldr	r0, [r7, #16]
 800c924:	f006 fb8e 	bl	8013044 <strtok_r>
 800c928:	61b8      	str	r0, [r7, #24]
 800c92a:	e010      	b.n	800c94e <cliParseArgs+0x6a>
  {
    argv[argc++] = tok;
 800c92c:	8afb      	ldrh	r3, [r7, #22]
 800c92e:	1c5a      	adds	r2, r3, #1
 800c930:	82fa      	strh	r2, [r7, #22]
 800c932:	009b      	lsls	r3, r3, #2
 800c934:	68fa      	ldr	r2, [r7, #12]
 800c936:	4413      	add	r3, r2
 800c938:	69ba      	ldr	r2, [r7, #24]
 800c93a:	601a      	str	r2, [r3, #0]
  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 800c93c:	4b0c      	ldr	r3, [pc, #48]	; (800c970 <cliParseArgs+0x8c>)
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	f107 0208 	add.w	r2, r7, #8
 800c944:	4619      	mov	r1, r3
 800c946:	2000      	movs	r0, #0
 800c948:	f006 fb7c 	bl	8013044 <strtok_r>
 800c94c:	61b8      	str	r0, [r7, #24]
 800c94e:	69bb      	ldr	r3, [r7, #24]
 800c950:	2b00      	cmp	r3, #0
 800c952:	d1eb      	bne.n	800c92c <cliParseArgs+0x48>
  }

  p_cli->argc = argc;
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	8afa      	ldrh	r2, [r7, #22]
 800c958:	f8a3 2112 	strh.w	r2, [r3, #274]	; 0x112

  if (argc > 0)
 800c95c:	8afb      	ldrh	r3, [r7, #22]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d001      	beq.n	800c966 <cliParseArgs+0x82>
  {
    ret = true;
 800c962:	2301      	movs	r3, #1
 800c964:	77fb      	strb	r3, [r7, #31]
  }

  return ret;
 800c966:	7ffb      	ldrb	r3, [r7, #31]
}
 800c968:	4618      	mov	r0, r3
 800c96a:	3720      	adds	r7, #32
 800c96c:	46bd      	mov	sp, r7
 800c96e:	bd80      	pop	{r7, pc}
 800c970:	20000194 	.word	0x20000194

0800c974 <cliPrintf>:

void cliPrintf(const char *fmt, ...)
{
 800c974:	b40f      	push	{r0, r1, r2, r3}
 800c976:	b580      	push	{r7, lr}
 800c978:	b084      	sub	sp, #16
 800c97a:	af00      	add	r7, sp, #0
  va_list arg;
  va_start (arg, fmt);
 800c97c:	f107 031c 	add.w	r3, r7, #28
 800c980:	607b      	str	r3, [r7, #4]
  int32_t len;
  cli_t *p_cli = &cli_node;
 800c982:	4b0e      	ldr	r3, [pc, #56]	; (800c9bc <cliPrintf+0x48>)
 800c984:	60fb      	str	r3, [r7, #12]


  len = vsnprintf(p_cli->print_buffer, 1024, fmt, arg);
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	f103 0011 	add.w	r0, r3, #17
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	69ba      	ldr	r2, [r7, #24]
 800c990:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800c994:	f006 fc02 	bl	801319c <vsniprintf>
 800c998:	60b8      	str	r0, [r7, #8]
  va_end (arg);

  uartWrite(p_cli->ch, (uint8_t *)p_cli->print_buffer, len);
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	7818      	ldrb	r0, [r3, #0]
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	3311      	adds	r3, #17
 800c9a2:	68ba      	ldr	r2, [r7, #8]
 800c9a4:	b292      	uxth	r2, r2
 800c9a6:	4619      	mov	r1, r3
 800c9a8:	f002 ffca 	bl	800f940 <uartWrite>
}
 800c9ac:	bf00      	nop
 800c9ae:	3710      	adds	r7, #16
 800c9b0:	46bd      	mov	sp, r7
 800c9b2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c9b6:	b004      	add	sp, #16
 800c9b8:	4770      	bx	lr
 800c9ba:	bf00      	nop
 800c9bc:	20002138 	.word	0x20002138

0800c9c0 <cliToUpper>:

void cliToUpper(char *str)
{
 800c9c0:	b480      	push	{r7}
 800c9c2:	b085      	sub	sp, #20
 800c9c4:	af00      	add	r7, sp, #0
 800c9c6:	6078      	str	r0, [r7, #4]
  uint16_t i;
  uint8_t  str_ch;

  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 800c9c8:	2300      	movs	r3, #0
 800c9ca:	81fb      	strh	r3, [r7, #14]
 800c9cc:	e018      	b.n	800ca00 <cliToUpper+0x40>
  {
    str_ch = str[i];
 800c9ce:	89fb      	ldrh	r3, [r7, #14]
 800c9d0:	687a      	ldr	r2, [r7, #4]
 800c9d2:	4413      	add	r3, r2
 800c9d4:	781b      	ldrb	r3, [r3, #0]
 800c9d6:	737b      	strb	r3, [r7, #13]

    if (str_ch == 0)
 800c9d8:	7b7b      	ldrb	r3, [r7, #13]
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d014      	beq.n	800ca08 <cliToUpper+0x48>
    {
      break;
    }

    if ((str_ch >= 'a') && (str_ch <= 'z'))
 800c9de:	7b7b      	ldrb	r3, [r7, #13]
 800c9e0:	2b60      	cmp	r3, #96	; 0x60
 800c9e2:	d905      	bls.n	800c9f0 <cliToUpper+0x30>
 800c9e4:	7b7b      	ldrb	r3, [r7, #13]
 800c9e6:	2b7a      	cmp	r3, #122	; 0x7a
 800c9e8:	d802      	bhi.n	800c9f0 <cliToUpper+0x30>
    {
      str_ch = str_ch - 'a' + 'A';
 800c9ea:	7b7b      	ldrb	r3, [r7, #13]
 800c9ec:	3b20      	subs	r3, #32
 800c9ee:	737b      	strb	r3, [r7, #13]
    }
    str[i] = str_ch;
 800c9f0:	89fb      	ldrh	r3, [r7, #14]
 800c9f2:	687a      	ldr	r2, [r7, #4]
 800c9f4:	4413      	add	r3, r2
 800c9f6:	7b7a      	ldrb	r2, [r7, #13]
 800c9f8:	701a      	strb	r2, [r3, #0]
  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 800c9fa:	89fb      	ldrh	r3, [r7, #14]
 800c9fc:	3301      	adds	r3, #1
 800c9fe:	81fb      	strh	r3, [r7, #14]
 800ca00:	89fb      	ldrh	r3, [r7, #14]
 800ca02:	2b0f      	cmp	r3, #15
 800ca04:	d9e3      	bls.n	800c9ce <cliToUpper+0xe>
 800ca06:	e000      	b.n	800ca0a <cliToUpper+0x4a>
      break;
 800ca08:	bf00      	nop
  }

  if (i == CLI_CMD_NAME_MAX)
 800ca0a:	89fb      	ldrh	r3, [r7, #14]
 800ca0c:	2b10      	cmp	r3, #16
 800ca0e:	d105      	bne.n	800ca1c <cliToUpper+0x5c>
  {
    str[i-1] = 0;
 800ca10:	89fb      	ldrh	r3, [r7, #14]
 800ca12:	3b01      	subs	r3, #1
 800ca14:	687a      	ldr	r2, [r7, #4]
 800ca16:	4413      	add	r3, r2
 800ca18:	2200      	movs	r2, #0
 800ca1a:	701a      	strb	r2, [r3, #0]
  }
}
 800ca1c:	bf00      	nop
 800ca1e:	3714      	adds	r7, #20
 800ca20:	46bd      	mov	sp, r7
 800ca22:	bc80      	pop	{r7}
 800ca24:	4770      	bx	lr
	...

0800ca28 <cliArgsGetData>:

int32_t cliArgsGetData(uint8_t index)
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	b084      	sub	sp, #16
 800ca2c:	af00      	add	r7, sp, #0
 800ca2e:	4603      	mov	r3, r0
 800ca30:	71fb      	strb	r3, [r7, #7]
  int32_t ret = 0;
 800ca32:	2300      	movs	r3, #0
 800ca34:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 800ca36:	4b0f      	ldr	r3, [pc, #60]	; (800ca74 <cliArgsGetData+0x4c>)
 800ca38:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 800ca3a:	79fb      	ldrb	r3, [r7, #7]
 800ca3c:	b29a      	uxth	r2, r3
 800ca3e:	68bb      	ldr	r3, [r7, #8]
 800ca40:	f8b3 3750 	ldrh.w	r3, [r3, #1872]	; 0x750
 800ca44:	429a      	cmp	r2, r3
 800ca46:	d301      	bcc.n	800ca4c <cliArgsGetData+0x24>
  {
    return 0;
 800ca48:	2300      	movs	r3, #0
 800ca4a:	e00e      	b.n	800ca6a <cliArgsGetData+0x42>
  }

  ret = (int32_t)strtoul((const char * ) p_cli->cmd_args.argv[index], (char **)NULL, (int) 0);
 800ca4c:	68bb      	ldr	r3, [r7, #8]
 800ca4e:	f8d3 2754 	ldr.w	r2, [r3, #1876]	; 0x754
 800ca52:	79fb      	ldrb	r3, [r7, #7]
 800ca54:	009b      	lsls	r3, r3, #2
 800ca56:	4413      	add	r3, r2
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	2200      	movs	r2, #0
 800ca5c:	2100      	movs	r1, #0
 800ca5e:	4618      	mov	r0, r3
 800ca60:	f006 fb66 	bl	8013130 <strtoul>
 800ca64:	4603      	mov	r3, r0
 800ca66:	60fb      	str	r3, [r7, #12]

  return ret;
 800ca68:	68fb      	ldr	r3, [r7, #12]
}
 800ca6a:	4618      	mov	r0, r3
 800ca6c:	3710      	adds	r7, #16
 800ca6e:	46bd      	mov	sp, r7
 800ca70:	bd80      	pop	{r7, pc}
 800ca72:	bf00      	nop
 800ca74:	20002138 	.word	0x20002138

0800ca78 <cliArgsGetFloat>:

float cliArgsGetFloat(uint8_t index)
{
 800ca78:	b580      	push	{r7, lr}
 800ca7a:	b084      	sub	sp, #16
 800ca7c:	af00      	add	r7, sp, #0
 800ca7e:	4603      	mov	r3, r0
 800ca80:	71fb      	strb	r3, [r7, #7]
  float ret = 0.0;
 800ca82:	f04f 0300 	mov.w	r3, #0
 800ca86:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 800ca88:	4b0e      	ldr	r3, [pc, #56]	; (800cac4 <cliArgsGetFloat+0x4c>)
 800ca8a:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 800ca8c:	79fb      	ldrb	r3, [r7, #7]
 800ca8e:	b29a      	uxth	r2, r3
 800ca90:	68bb      	ldr	r3, [r7, #8]
 800ca92:	f8b3 3750 	ldrh.w	r3, [r3, #1872]	; 0x750
 800ca96:	429a      	cmp	r2, r3
 800ca98:	d302      	bcc.n	800caa0 <cliArgsGetFloat+0x28>
  {
    return 0;
 800ca9a:	f04f 0300 	mov.w	r3, #0
 800ca9e:	e00c      	b.n	800caba <cliArgsGetFloat+0x42>
  }

  ret = (float)strtof((const char * ) p_cli->cmd_args.argv[index], (char **)NULL);
 800caa0:	68bb      	ldr	r3, [r7, #8]
 800caa2:	f8d3 2754 	ldr.w	r2, [r3, #1876]	; 0x754
 800caa6:	79fb      	ldrb	r3, [r7, #7]
 800caa8:	009b      	lsls	r3, r3, #2
 800caaa:	4413      	add	r3, r2
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	2100      	movs	r1, #0
 800cab0:	4618      	mov	r0, r3
 800cab2:	f006 fa4d 	bl	8012f50 <strtof>
 800cab6:	60f8      	str	r0, [r7, #12]

  return ret;
 800cab8:	68fb      	ldr	r3, [r7, #12]
}
 800caba:	4618      	mov	r0, r3
 800cabc:	3710      	adds	r7, #16
 800cabe:	46bd      	mov	sp, r7
 800cac0:	bd80      	pop	{r7, pc}
 800cac2:	bf00      	nop
 800cac4:	20002138 	.word	0x20002138

0800cac8 <cliArgsGetStr>:

char *cliArgsGetStr(uint8_t index)
{
 800cac8:	b480      	push	{r7}
 800caca:	b085      	sub	sp, #20
 800cacc:	af00      	add	r7, sp, #0
 800cace:	4603      	mov	r3, r0
 800cad0:	71fb      	strb	r3, [r7, #7]
  char *ret = NULL;
 800cad2:	2300      	movs	r3, #0
 800cad4:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 800cad6:	4b0c      	ldr	r3, [pc, #48]	; (800cb08 <cliArgsGetStr+0x40>)
 800cad8:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 800cada:	79fb      	ldrb	r3, [r7, #7]
 800cadc:	b29a      	uxth	r2, r3
 800cade:	68bb      	ldr	r3, [r7, #8]
 800cae0:	f8b3 3750 	ldrh.w	r3, [r3, #1872]	; 0x750
 800cae4:	429a      	cmp	r2, r3
 800cae6:	d301      	bcc.n	800caec <cliArgsGetStr+0x24>
  {
    return 0;
 800cae8:	2300      	movs	r3, #0
 800caea:	e008      	b.n	800cafe <cliArgsGetStr+0x36>
  }

  ret = p_cli->cmd_args.argv[index];
 800caec:	68bb      	ldr	r3, [r7, #8]
 800caee:	f8d3 2754 	ldr.w	r2, [r3, #1876]	; 0x754
 800caf2:	79fb      	ldrb	r3, [r7, #7]
 800caf4:	009b      	lsls	r3, r3, #2
 800caf6:	4413      	add	r3, r2
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	60fb      	str	r3, [r7, #12]

  return ret;
 800cafc:	68fb      	ldr	r3, [r7, #12]
}
 800cafe:	4618      	mov	r0, r3
 800cb00:	3714      	adds	r7, #20
 800cb02:	46bd      	mov	sp, r7
 800cb04:	bc80      	pop	{r7}
 800cb06:	4770      	bx	lr
 800cb08:	20002138 	.word	0x20002138

0800cb0c <cliArgsIsStr>:

bool cliArgsIsStr(uint8_t index, char *p_str)
{
 800cb0c:	b580      	push	{r7, lr}
 800cb0e:	b084      	sub	sp, #16
 800cb10:	af00      	add	r7, sp, #0
 800cb12:	4603      	mov	r3, r0
 800cb14:	6039      	str	r1, [r7, #0]
 800cb16:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 800cb18:	2300      	movs	r3, #0
 800cb1a:	73fb      	strb	r3, [r7, #15]
  cli_t *p_cli = &cli_node;
 800cb1c:	4b0f      	ldr	r3, [pc, #60]	; (800cb5c <cliArgsIsStr+0x50>)
 800cb1e:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 800cb20:	79fb      	ldrb	r3, [r7, #7]
 800cb22:	b29a      	uxth	r2, r3
 800cb24:	68bb      	ldr	r3, [r7, #8]
 800cb26:	f8b3 3750 	ldrh.w	r3, [r3, #1872]	; 0x750
 800cb2a:	429a      	cmp	r2, r3
 800cb2c:	d301      	bcc.n	800cb32 <cliArgsIsStr+0x26>
  {
    return 0;
 800cb2e:	2300      	movs	r3, #0
 800cb30:	e010      	b.n	800cb54 <cliArgsIsStr+0x48>
  }

  if(strcmp(p_str, p_cli->cmd_args.argv[index]) == 0)
 800cb32:	68bb      	ldr	r3, [r7, #8]
 800cb34:	f8d3 2754 	ldr.w	r2, [r3, #1876]	; 0x754
 800cb38:	79fb      	ldrb	r3, [r7, #7]
 800cb3a:	009b      	lsls	r3, r3, #2
 800cb3c:	4413      	add	r3, r2
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	4619      	mov	r1, r3
 800cb42:	6838      	ldr	r0, [r7, #0]
 800cb44:	f7f3 fb40 	bl	80001c8 <strcmp>
 800cb48:	4603      	mov	r3, r0
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d101      	bne.n	800cb52 <cliArgsIsStr+0x46>
  {
    ret = true;
 800cb4e:	2301      	movs	r3, #1
 800cb50:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800cb52:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb54:	4618      	mov	r0, r3
 800cb56:	3710      	adds	r7, #16
 800cb58:	46bd      	mov	sp, r7
 800cb5a:	bd80      	pop	{r7, pc}
 800cb5c:	20002138 	.word	0x20002138

0800cb60 <cliKeepLoop>:

bool cliKeepLoop(void)
{
 800cb60:	b580      	push	{r7, lr}
 800cb62:	b082      	sub	sp, #8
 800cb64:	af00      	add	r7, sp, #0
  bool ret = true; // skkim 220918
 800cb66:	2301      	movs	r3, #1
 800cb68:	71fb      	strb	r3, [r7, #7]
  cli_t *p_cli = &cli_node;
 800cb6a:	4b0e      	ldr	r3, [pc, #56]	; (800cba4 <cliKeepLoop+0x44>)
 800cb6c:	603b      	str	r3, [r7, #0]


  if (uartAvailable(p_cli->ch) == 0)
 800cb6e:	683b      	ldr	r3, [r7, #0]
 800cb70:	781b      	ldrb	r3, [r3, #0]
 800cb72:	4618      	mov	r0, r3
 800cb74:	f002 fe82 	bl	800f87c <uartAvailable>
 800cb78:	4603      	mov	r3, r0
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d102      	bne.n	800cb84 <cliKeepLoop+0x24>
  {
//    return true;
    ret = true; //skkim 220918
 800cb7e:	2301      	movs	r3, #1
 800cb80:	71fb      	strb	r3, [r7, #7]
 800cb82:	e00a      	b.n	800cb9a <cliKeepLoop+0x3a>
  }
  else
  {
//    return false;
    /* skkim Code Begin 220918 */
    if(uartRead(UART_CLI) == '\x03')
 800cb84:	2000      	movs	r0, #0
 800cb86:	f002 feb1 	bl	800f8ec <uartRead>
 800cb8a:	4603      	mov	r3, r0
 800cb8c:	2b03      	cmp	r3, #3
 800cb8e:	d104      	bne.n	800cb9a <cliKeepLoop+0x3a>
    {
      cliPrintf("cli exit\n");
 800cb90:	4805      	ldr	r0, [pc, #20]	; (800cba8 <cliKeepLoop+0x48>)
 800cb92:	f7ff feef 	bl	800c974 <cliPrintf>
      ret = false;
 800cb96:	2300      	movs	r3, #0
 800cb98:	71fb      	strb	r3, [r7, #7]
    }
    /* skkim Code End */
  }

  return ret; // skkim 220918
 800cb9a:	79fb      	ldrb	r3, [r7, #7]
}
 800cb9c:	4618      	mov	r0, r3
 800cb9e:	3708      	adds	r7, #8
 800cba0:	46bd      	mov	sp, r7
 800cba2:	bd80      	pop	{r7, pc}
 800cba4:	20002138 	.word	0x20002138
 800cba8:	0801579c 	.word	0x0801579c

0800cbac <cliAdd>:

bool cliAdd(const char *cmd_str, void (*p_func)(cli_args_t *))
{
 800cbac:	b580      	push	{r7, lr}
 800cbae:	b086      	sub	sp, #24
 800cbb0:	af00      	add	r7, sp, #0
 800cbb2:	6078      	str	r0, [r7, #4]
 800cbb4:	6039      	str	r1, [r7, #0]
  bool ret = true;
 800cbb6:	2301      	movs	r3, #1
 800cbb8:	75fb      	strb	r3, [r7, #23]
  cli_t *p_cli = &cli_node;
 800cbba:	4b1f      	ldr	r3, [pc, #124]	; (800cc38 <cliAdd+0x8c>)
 800cbbc:	613b      	str	r3, [r7, #16]
  uint16_t index;

  if (p_cli->cmd_count >= CLI_CMD_LIST_MAX)
 800cbbe:	693b      	ldr	r3, [r7, #16]
 800cbc0:	f8b3 360c 	ldrh.w	r3, [r3, #1548]	; 0x60c
 800cbc4:	2b0f      	cmp	r3, #15
 800cbc6:	d901      	bls.n	800cbcc <cliAdd+0x20>
  {
    return false;
 800cbc8:	2300      	movs	r3, #0
 800cbca:	e030      	b.n	800cc2e <cliAdd+0x82>
  }

  index = p_cli->cmd_count;
 800cbcc:	693b      	ldr	r3, [r7, #16]
 800cbce:	f8b3 360c 	ldrh.w	r3, [r3, #1548]	; 0x60c
 800cbd2:	81fb      	strh	r3, [r7, #14]

  strcpy(p_cli->cmd_list[index].cmd_str, cmd_str);
 800cbd4:	89fa      	ldrh	r2, [r7, #14]
 800cbd6:	4613      	mov	r3, r2
 800cbd8:	009b      	lsls	r3, r3, #2
 800cbda:	4413      	add	r3, r2
 800cbdc:	009b      	lsls	r3, r3, #2
 800cbde:	f503 63c2 	add.w	r3, r3, #1552	; 0x610
 800cbe2:	693a      	ldr	r2, [r7, #16]
 800cbe4:	4413      	add	r3, r2
 800cbe6:	6879      	ldr	r1, [r7, #4]
 800cbe8:	4618      	mov	r0, r3
 800cbea:	f005 fb8c 	bl	8012306 <strcpy>
  p_cli->cmd_list[index].cmd_func = p_func;
 800cbee:	89fa      	ldrh	r2, [r7, #14]
 800cbf0:	6939      	ldr	r1, [r7, #16]
 800cbf2:	4613      	mov	r3, r2
 800cbf4:	009b      	lsls	r3, r3, #2
 800cbf6:	4413      	add	r3, r2
 800cbf8:	009b      	lsls	r3, r3, #2
 800cbfa:	440b      	add	r3, r1
 800cbfc:	f503 63c4 	add.w	r3, r3, #1568	; 0x620
 800cc00:	683a      	ldr	r2, [r7, #0]
 800cc02:	601a      	str	r2, [r3, #0]

  cliToUpper(p_cli->cmd_list[index].cmd_str);
 800cc04:	89fa      	ldrh	r2, [r7, #14]
 800cc06:	4613      	mov	r3, r2
 800cc08:	009b      	lsls	r3, r3, #2
 800cc0a:	4413      	add	r3, r2
 800cc0c:	009b      	lsls	r3, r3, #2
 800cc0e:	f503 63c2 	add.w	r3, r3, #1552	; 0x610
 800cc12:	693a      	ldr	r2, [r7, #16]
 800cc14:	4413      	add	r3, r2
 800cc16:	4618      	mov	r0, r3
 800cc18:	f7ff fed2 	bl	800c9c0 <cliToUpper>

  p_cli->cmd_count++;
 800cc1c:	693b      	ldr	r3, [r7, #16]
 800cc1e:	f8b3 360c 	ldrh.w	r3, [r3, #1548]	; 0x60c
 800cc22:	3301      	adds	r3, #1
 800cc24:	b29a      	uxth	r2, r3
 800cc26:	693b      	ldr	r3, [r7, #16]
 800cc28:	f8a3 260c 	strh.w	r2, [r3, #1548]	; 0x60c

  return ret;
 800cc2c:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc2e:	4618      	mov	r0, r3
 800cc30:	3718      	adds	r7, #24
 800cc32:	46bd      	mov	sp, r7
 800cc34:	bd80      	pop	{r7, pc}
 800cc36:	bf00      	nop
 800cc38:	20002138 	.word	0x20002138

0800cc3c <cliShowList>:

void cliShowList(cli_args_t *args)
{
 800cc3c:	b580      	push	{r7, lr}
 800cc3e:	b084      	sub	sp, #16
 800cc40:	af00      	add	r7, sp, #0
 800cc42:	6078      	str	r0, [r7, #4]
  cli_t *p_cli = &cli_node;
 800cc44:	4b15      	ldr	r3, [pc, #84]	; (800cc9c <cliShowList+0x60>)
 800cc46:	60bb      	str	r3, [r7, #8]


  cliPrintf("\r\n");
 800cc48:	4815      	ldr	r0, [pc, #84]	; (800cca0 <cliShowList+0x64>)
 800cc4a:	f7ff fe93 	bl	800c974 <cliPrintf>
  cliPrintf("---------- cmd list ---------\r\n");
 800cc4e:	4815      	ldr	r0, [pc, #84]	; (800cca4 <cliShowList+0x68>)
 800cc50:	f7ff fe90 	bl	800c974 <cliPrintf>

  for (int i=0; i<p_cli->cmd_count; i++)
 800cc54:	2300      	movs	r3, #0
 800cc56:	60fb      	str	r3, [r7, #12]
 800cc58:	e011      	b.n	800cc7e <cliShowList+0x42>
  {
    cliPrintf(p_cli->cmd_list[i].cmd_str);
 800cc5a:	68fa      	ldr	r2, [r7, #12]
 800cc5c:	4613      	mov	r3, r2
 800cc5e:	009b      	lsls	r3, r3, #2
 800cc60:	4413      	add	r3, r2
 800cc62:	009b      	lsls	r3, r3, #2
 800cc64:	f503 63c2 	add.w	r3, r3, #1552	; 0x610
 800cc68:	68ba      	ldr	r2, [r7, #8]
 800cc6a:	4413      	add	r3, r2
 800cc6c:	4618      	mov	r0, r3
 800cc6e:	f7ff fe81 	bl	800c974 <cliPrintf>
    cliPrintf("\r\n");
 800cc72:	480b      	ldr	r0, [pc, #44]	; (800cca0 <cliShowList+0x64>)
 800cc74:	f7ff fe7e 	bl	800c974 <cliPrintf>
  for (int i=0; i<p_cli->cmd_count; i++)
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	3301      	adds	r3, #1
 800cc7c:	60fb      	str	r3, [r7, #12]
 800cc7e:	68bb      	ldr	r3, [r7, #8]
 800cc80:	f8b3 360c 	ldrh.w	r3, [r3, #1548]	; 0x60c
 800cc84:	461a      	mov	r2, r3
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	4293      	cmp	r3, r2
 800cc8a:	dbe6      	blt.n	800cc5a <cliShowList+0x1e>
  }

  cliPrintf("-----------------------------\r\n");
 800cc8c:	4806      	ldr	r0, [pc, #24]	; (800cca8 <cliShowList+0x6c>)
 800cc8e:	f7ff fe71 	bl	800c974 <cliPrintf>
}
 800cc92:	bf00      	nop
 800cc94:	3710      	adds	r7, #16
 800cc96:	46bd      	mov	sp, r7
 800cc98:	bd80      	pop	{r7, pc}
 800cc9a:	bf00      	nop
 800cc9c:	20002138 	.word	0x20002138
 800cca0:	08015798 	.word	0x08015798
 800cca4:	080157a8 	.word	0x080157a8
 800cca8:	080157c8 	.word	0x080157c8

0800ccac <cliMemoryDump>:

void cliMemoryDump(cli_args_t *args)
{
 800ccac:	b580      	push	{r7, lr}
 800ccae:	b08c      	sub	sp, #48	; 0x30
 800ccb0:	af00      	add	r7, sp, #0
 800ccb2:	6078      	str	r0, [r7, #4]
  int idx, size = 16;
 800ccb4:	2310      	movs	r3, #16
 800ccb6:	62bb      	str	r3, [r7, #40]	; 0x28
  unsigned int *addr;
  int idx1, i;
  unsigned int *ascptr;
  unsigned char asc[4];

  int    argc = args->argc;
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	881b      	ldrh	r3, [r3, #0]
 800ccbc:	617b      	str	r3, [r7, #20]
  char **argv = args->argv;
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	685b      	ldr	r3, [r3, #4]
 800ccc2:	613b      	str	r3, [r7, #16]


  if(args->argc < 1)
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	881b      	ldrh	r3, [r3, #0]
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d10c      	bne.n	800cce6 <cliMemoryDump+0x3a>
  {
    cliPrintf("\n");
 800cccc:	4845      	ldr	r0, [pc, #276]	; (800cde4 <cliMemoryDump+0x138>)
 800ccce:	f7ff fe51 	bl	800c974 <cliPrintf>
    cliPrintf("------------[ MD Commands ]-------------\n");
 800ccd2:	4845      	ldr	r0, [pc, #276]	; (800cde8 <cliMemoryDump+0x13c>)
 800ccd4:	f7ff fe4e 	bl	800c974 <cliPrintf>
    cliPrintf(">> md addr [size] \n");
 800ccd8:	4844      	ldr	r0, [pc, #272]	; (800cdec <cliMemoryDump+0x140>)
 800ccda:	f7ff fe4b 	bl	800c974 <cliPrintf>
    cliPrintf("----------------------------------------\n");
 800ccde:	4844      	ldr	r0, [pc, #272]	; (800cdf0 <cliMemoryDump+0x144>)
 800cce0:	f7ff fe48 	bl	800c974 <cliPrintf>
 800cce4:	e07a      	b.n	800cddc <cliMemoryDump+0x130>
    return;
  }

  if(argc > 1)
 800cce6:	697b      	ldr	r3, [r7, #20]
 800cce8:	2b01      	cmp	r3, #1
 800ccea:	dd09      	ble.n	800cd00 <cliMemoryDump+0x54>
  {
    size = (int)strtoul((const char * ) argv[1], (char **)NULL, (int) 0);
 800ccec:	693b      	ldr	r3, [r7, #16]
 800ccee:	3304      	adds	r3, #4
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	2200      	movs	r2, #0
 800ccf4:	2100      	movs	r1, #0
 800ccf6:	4618      	mov	r0, r3
 800ccf8:	f006 fa1a 	bl	8013130 <strtoul>
 800ccfc:	4603      	mov	r3, r0
 800ccfe:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  addr   = (unsigned int *)strtoul((const char * ) argv[0], (char **)NULL, (int) 0);
 800cd00:	693b      	ldr	r3, [r7, #16]
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	2200      	movs	r2, #0
 800cd06:	2100      	movs	r1, #0
 800cd08:	4618      	mov	r0, r3
 800cd0a:	f006 fa11 	bl	8013130 <strtoul>
 800cd0e:	4603      	mov	r3, r0
 800cd10:	627b      	str	r3, [r7, #36]	; 0x24
  ascptr = (unsigned int *)addr;
 800cd12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd14:	61bb      	str	r3, [r7, #24]

  cliPrintf("\n   ");
 800cd16:	4837      	ldr	r0, [pc, #220]	; (800cdf4 <cliMemoryDump+0x148>)
 800cd18:	f7ff fe2c 	bl	800c974 <cliPrintf>
  for (idx = 0; idx<size; idx++)
 800cd1c:	2300      	movs	r3, #0
 800cd1e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800cd20:	e058      	b.n	800cdd4 <cliMemoryDump+0x128>
  {
    if((idx%4) == 0)
 800cd22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd24:	f003 0303 	and.w	r3, r3, #3
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d104      	bne.n	800cd36 <cliMemoryDump+0x8a>
    {
      cliPrintf(" 0x%08X: ", (unsigned int)addr);
 800cd2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd2e:	4619      	mov	r1, r3
 800cd30:	4831      	ldr	r0, [pc, #196]	; (800cdf8 <cliMemoryDump+0x14c>)
 800cd32:	f7ff fe1f 	bl	800c974 <cliPrintf>
    }
    cliPrintf(" 0x%08X", *(addr));
 800cd36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	4619      	mov	r1, r3
 800cd3c:	482f      	ldr	r0, [pc, #188]	; (800cdfc <cliMemoryDump+0x150>)
 800cd3e:	f7ff fe19 	bl	800c974 <cliPrintf>

    if ((idx%4) == 3)
 800cd42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd44:	425a      	negs	r2, r3
 800cd46:	f003 0303 	and.w	r3, r3, #3
 800cd4a:	f002 0203 	and.w	r2, r2, #3
 800cd4e:	bf58      	it	pl
 800cd50:	4253      	negpl	r3, r2
 800cd52:	2b03      	cmp	r3, #3
 800cd54:	d138      	bne.n	800cdc8 <cliMemoryDump+0x11c>
    {
      cliPrintf ("  |");
 800cd56:	482a      	ldr	r0, [pc, #168]	; (800ce00 <cliMemoryDump+0x154>)
 800cd58:	f7ff fe0c 	bl	800c974 <cliPrintf>
      for (idx1= 0; idx1< 4; idx1++)
 800cd5c:	2300      	movs	r3, #0
 800cd5e:	623b      	str	r3, [r7, #32]
 800cd60:	e02c      	b.n	800cdbc <cliMemoryDump+0x110>
 800cd62:	69bb      	ldr	r3, [r7, #24]
 800cd64:	681b      	ldr	r3, [r3, #0]
      {
        memcpy((char *)asc, (char *)ascptr, 4);
 800cd66:	60fb      	str	r3, [r7, #12]
        for (i=0;i<4;i++)
 800cd68:	2300      	movs	r3, #0
 800cd6a:	61fb      	str	r3, [r7, #28]
 800cd6c:	e01d      	b.n	800cdaa <cliMemoryDump+0xfe>
        {
          if (asc[i] > 0x1f && asc[i] < 0x7f)
 800cd6e:	f107 020c 	add.w	r2, r7, #12
 800cd72:	69fb      	ldr	r3, [r7, #28]
 800cd74:	4413      	add	r3, r2
 800cd76:	781b      	ldrb	r3, [r3, #0]
 800cd78:	2b1f      	cmp	r3, #31
 800cd7a:	d910      	bls.n	800cd9e <cliMemoryDump+0xf2>
 800cd7c:	f107 020c 	add.w	r2, r7, #12
 800cd80:	69fb      	ldr	r3, [r7, #28]
 800cd82:	4413      	add	r3, r2
 800cd84:	781b      	ldrb	r3, [r3, #0]
 800cd86:	2b7e      	cmp	r3, #126	; 0x7e
 800cd88:	d809      	bhi.n	800cd9e <cliMemoryDump+0xf2>
          {
            cliPrintf("%c", asc[i]);
 800cd8a:	f107 020c 	add.w	r2, r7, #12
 800cd8e:	69fb      	ldr	r3, [r7, #28]
 800cd90:	4413      	add	r3, r2
 800cd92:	781b      	ldrb	r3, [r3, #0]
 800cd94:	4619      	mov	r1, r3
 800cd96:	481b      	ldr	r0, [pc, #108]	; (800ce04 <cliMemoryDump+0x158>)
 800cd98:	f7ff fdec 	bl	800c974 <cliPrintf>
 800cd9c:	e002      	b.n	800cda4 <cliMemoryDump+0xf8>
          }
          else
          {
            cliPrintf(".");
 800cd9e:	481a      	ldr	r0, [pc, #104]	; (800ce08 <cliMemoryDump+0x15c>)
 800cda0:	f7ff fde8 	bl	800c974 <cliPrintf>
        for (i=0;i<4;i++)
 800cda4:	69fb      	ldr	r3, [r7, #28]
 800cda6:	3301      	adds	r3, #1
 800cda8:	61fb      	str	r3, [r7, #28]
 800cdaa:	69fb      	ldr	r3, [r7, #28]
 800cdac:	2b03      	cmp	r3, #3
 800cdae:	ddde      	ble.n	800cd6e <cliMemoryDump+0xc2>
          }
        }
        ascptr+=1;
 800cdb0:	69bb      	ldr	r3, [r7, #24]
 800cdb2:	3304      	adds	r3, #4
 800cdb4:	61bb      	str	r3, [r7, #24]
      for (idx1= 0; idx1< 4; idx1++)
 800cdb6:	6a3b      	ldr	r3, [r7, #32]
 800cdb8:	3301      	adds	r3, #1
 800cdba:	623b      	str	r3, [r7, #32]
 800cdbc:	6a3b      	ldr	r3, [r7, #32]
 800cdbe:	2b03      	cmp	r3, #3
 800cdc0:	ddcf      	ble.n	800cd62 <cliMemoryDump+0xb6>
      }
      cliPrintf("|\n   ");
 800cdc2:	4812      	ldr	r0, [pc, #72]	; (800ce0c <cliMemoryDump+0x160>)
 800cdc4:	f7ff fdd6 	bl	800c974 <cliPrintf>
    }
    addr++;
 800cdc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdca:	3304      	adds	r3, #4
 800cdcc:	627b      	str	r3, [r7, #36]	; 0x24
  for (idx = 0; idx<size; idx++)
 800cdce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cdd0:	3301      	adds	r3, #1
 800cdd2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800cdd4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cdd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdd8:	429a      	cmp	r2, r3
 800cdda:	dba2      	blt.n	800cd22 <cliMemoryDump+0x76>
  }
}
 800cddc:	3730      	adds	r7, #48	; 0x30
 800cdde:	46bd      	mov	sp, r7
 800cde0:	bd80      	pop	{r7, pc}
 800cde2:	bf00      	nop
 800cde4:	08015754 	.word	0x08015754
 800cde8:	080157e8 	.word	0x080157e8
 800cdec:	08015814 	.word	0x08015814
 800cdf0:	08015828 	.word	0x08015828
 800cdf4:	08015854 	.word	0x08015854
 800cdf8:	0801585c 	.word	0x0801585c
 800cdfc:	08015868 	.word	0x08015868
 800ce00:	08015870 	.word	0x08015870
 800ce04:	08015874 	.word	0x08015874
 800ce08:	08015878 	.word	0x08015878
 800ce0c:	0801587c 	.word	0x0801587c

0800ce10 <coilInit>:
static void cliCoil(cli_args_t *args);
#endif


bool coilInit(void)
{
 800ce10:	b580      	push	{r7, lr}
 800ce12:	b082      	sub	sp, #8
 800ce14:	af00      	add	r7, sp, #0
  bool ret = true;
 800ce16:	2301      	movs	r3, #1
 800ce18:	71fb      	strb	r3, [r7, #7]

#ifdef _USE_HW_CLI
  cliAdd("coil", cliCoil);
 800ce1a:	490a      	ldr	r1, [pc, #40]	; (800ce44 <coilInit+0x34>)
 800ce1c:	480a      	ldr	r0, [pc, #40]	; (800ce48 <coilInit+0x38>)
 800ce1e:	f7ff fec5 	bl	800cbac <cliAdd>
#if (_USE_HW_BOARD == HEATING_MAT || _USE_HW_BOARD == ALL_COIL)

#endif //#if (_USE_HW_BOARD == HEATING_MAT || _USE_HW_BOARD == ALL_COIL)

#if (_USE_HW_BOARD == MAGNETIC_FIELD || _USE_HW_BOARD == ALL_COIL)
  ret &= coilSolenoidOpen();
 800ce22:	f000 f813 	bl	800ce4c <coilSolenoidOpen>
 800ce26:	4603      	mov	r3, r0
 800ce28:	461a      	mov	r2, r3
 800ce2a:	79fb      	ldrb	r3, [r7, #7]
 800ce2c:	4013      	ands	r3, r2
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	bf14      	ite	ne
 800ce32:	2301      	movne	r3, #1
 800ce34:	2300      	moveq	r3, #0
 800ce36:	71fb      	strb	r3, [r7, #7]
#endif //#if (_USE_HW_BOARD == MAGNETIC_FIELD || _USE_HW_BOARD == ALL_COIL)

  return ret;
 800ce38:	79fb      	ldrb	r3, [r7, #7]
}
 800ce3a:	4618      	mov	r0, r3
 800ce3c:	3708      	adds	r7, #8
 800ce3e:	46bd      	mov	sp, r7
 800ce40:	bd80      	pop	{r7, pc}
 800ce42:	bf00      	nop
 800ce44:	0800d015 	.word	0x0800d015
 800ce48:	0801588c 	.word	0x0801588c

0800ce4c <coilSolenoidOpen>:


bool coilSolenoidOpen(void)
{
 800ce4c:	b580      	push	{r7, lr}
 800ce4e:	b082      	sub	sp, #8
 800ce50:	af00      	add	r7, sp, #0
  bool ret = true;
 800ce52:	2301      	movs	r3, #1
 800ce54:	71fb      	strb	r3, [r7, #7]

  coilPwmSet(0);
 800ce56:	f04f 0000 	mov.w	r0, #0
 800ce5a:	f000 f82b 	bl	800ceb4 <coilPwmSet>

  eButton[BUTTON_COIL].cnt        = 0;
 800ce5e:	4b13      	ldr	r3, [pc, #76]	; (800ceac <coilSolenoidOpen+0x60>)
 800ce60:	2200      	movs	r2, #0
 800ce62:	60da      	str	r2, [r3, #12]
  eButton[BUTTON_TIMER].cnt       = 0;
 800ce64:	4b11      	ldr	r3, [pc, #68]	; (800ceac <coilSolenoidOpen+0x60>)
 800ce66:	2200      	movs	r2, #0
 800ce68:	631a      	str	r2, [r3, #48]	; 0x30

  eSolenoid.taskState             = SOLENOID_STOP;
 800ce6a:	4b11      	ldr	r3, [pc, #68]	; (800ceb0 <coilSolenoidOpen+0x64>)
 800ce6c:	2200      	movs	r2, #0
 800ce6e:	701a      	strb	r2, [r3, #0]
  eSolenoid.currcheckState        = CURRENTCHECK_OFF;
 800ce70:	4b0f      	ldr	r3, [pc, #60]	; (800ceb0 <coilSolenoidOpen+0x64>)
 800ce72:	2200      	movs	r2, #0
 800ce74:	705a      	strb	r2, [r3, #1]

  eSolenoid.pwmDutyRatio          = HW_COIL_SOLENOID_PWM_DUTY;
 800ce76:	4b0e      	ldr	r3, [pc, #56]	; (800ceb0 <coilSolenoidOpen+0x64>)
 800ce78:	2228      	movs	r2, #40	; 0x28
 800ce7a:	709a      	strb	r2, [r3, #2]
  eSolenoid.unitCutoffCurr        = HW_COIL_SOLENOID_CURR_MIN;
 800ce7c:	4b0c      	ldr	r3, [pc, #48]	; (800ceb0 <coilSolenoidOpen+0x64>)
 800ce7e:	227d      	movs	r2, #125	; 0x7d
 800ce80:	809a      	strh	r2, [r3, #4]
  eSolenoid.unitNumber            = HW_COIL_SOLENOID_UNIT_NUM;
 800ce82:	4b0b      	ldr	r3, [pc, #44]	; (800ceb0 <coilSolenoidOpen+0x64>)
 800ce84:	2202      	movs	r2, #2
 800ce86:	719a      	strb	r2, [r3, #6]

  eSolenoid.timerState            = TIMER_OFF;
 800ce88:	4b09      	ldr	r3, [pc, #36]	; (800ceb0 <coilSolenoidOpen+0x64>)
 800ce8a:	2200      	movs	r2, #0
 800ce8c:	71da      	strb	r2, [r3, #7]
  eSolenoid.startTime             = 0;
 800ce8e:	4b08      	ldr	r3, [pc, #32]	; (800ceb0 <coilSolenoidOpen+0x64>)
 800ce90:	2200      	movs	r2, #0
 800ce92:	609a      	str	r2, [r3, #8]
  eSolenoid.runningTime           = 0;
 800ce94:	4b06      	ldr	r3, [pc, #24]	; (800ceb0 <coilSolenoidOpen+0x64>)
 800ce96:	2200      	movs	r2, #0
 800ce98:	60da      	str	r2, [r3, #12]
  eSolenoid.remainingTime         = 0;
 800ce9a:	4b05      	ldr	r3, [pc, #20]	; (800ceb0 <coilSolenoidOpen+0x64>)
 800ce9c:	2200      	movs	r2, #0
 800ce9e:	611a      	str	r2, [r3, #16]

  return ret;
 800cea0:	79fb      	ldrb	r3, [r7, #7]
}
 800cea2:	4618      	mov	r0, r3
 800cea4:	3708      	adds	r7, #8
 800cea6:	46bd      	mov	sp, r7
 800cea8:	bd80      	pop	{r7, pc}
 800ceaa:	bf00      	nop
 800ceac:	200020f0 	.word	0x200020f0
 800ceb0:	200028a0 	.word	0x200028a0

0800ceb4 <coilPwmSet>:
/*
 * param
 * dr : Duty Rate (float)(5~100)
 */
bool coilPwmSet(float dr)
{
 800ceb4:	b580      	push	{r7, lr}
 800ceb6:	b084      	sub	sp, #16
 800ceb8:	af00      	add	r7, sp, #0
 800ceba:	6078      	str	r0, [r7, #4]
  bool ret = true;
 800cebc:	2301      	movs	r3, #1
 800cebe:	73fb      	strb	r3, [r7, #15]

  if(dr == 100)
 800cec0:	493f      	ldr	r1, [pc, #252]	; (800cfc0 <coilPwmSet+0x10c>)
 800cec2:	6878      	ldr	r0, [r7, #4]
 800cec4:	f7f4 f910 	bl	80010e8 <__aeabi_fcmpeq>
 800cec8:	4603      	mov	r3, r0
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d01c      	beq.n	800cf08 <coilPwmSet+0x54>
  {
    ret &= timPWMSet(TIM_COIL, TIM_CHANNEL_1, 50);
 800cece:	4a3d      	ldr	r2, [pc, #244]	; (800cfc4 <coilPwmSet+0x110>)
 800ced0:	2100      	movs	r1, #0
 800ced2:	2002      	movs	r0, #2
 800ced4:	f002 f9f6 	bl	800f2c4 <timPWMSet>
 800ced8:	4603      	mov	r3, r0
 800ceda:	461a      	mov	r2, r3
 800cedc:	7bfb      	ldrb	r3, [r7, #15]
 800cede:	4013      	ands	r3, r2
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	bf14      	ite	ne
 800cee4:	2301      	movne	r3, #1
 800cee6:	2300      	moveq	r3, #0
 800cee8:	73fb      	strb	r3, [r7, #15]
    ret &= timPWMSet(TIM_COIL, TIM_CHANNEL_2, 100);
 800ceea:	4a35      	ldr	r2, [pc, #212]	; (800cfc0 <coilPwmSet+0x10c>)
 800ceec:	2104      	movs	r1, #4
 800ceee:	2002      	movs	r0, #2
 800cef0:	f002 f9e8 	bl	800f2c4 <timPWMSet>
 800cef4:	4603      	mov	r3, r0
 800cef6:	461a      	mov	r2, r3
 800cef8:	7bfb      	ldrb	r3, [r7, #15]
 800cefa:	4013      	ands	r3, r2
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	bf14      	ite	ne
 800cf00:	2301      	movne	r3, #1
 800cf02:	2300      	moveq	r3, #0
 800cf04:	73fb      	strb	r3, [r7, #15]
 800cf06:	e055      	b.n	800cfb4 <coilPwmSet+0x100>
  }
  else if(dr >= 5 && dr < 100)
 800cf08:	492f      	ldr	r1, [pc, #188]	; (800cfc8 <coilPwmSet+0x114>)
 800cf0a:	6878      	ldr	r0, [r7, #4]
 800cf0c:	f7f4 f90a 	bl	8001124 <__aeabi_fcmpge>
 800cf10:	4603      	mov	r3, r0
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d029      	beq.n	800cf6a <coilPwmSet+0xb6>
 800cf16:	492a      	ldr	r1, [pc, #168]	; (800cfc0 <coilPwmSet+0x10c>)
 800cf18:	6878      	ldr	r0, [r7, #4]
 800cf1a:	f7f4 f8ef 	bl	80010fc <__aeabi_fcmplt>
 800cf1e:	4603      	mov	r3, r0
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d022      	beq.n	800cf6a <coilPwmSet+0xb6>
  {
    ret &= timPWMSet(TIM_COIL, TIM_CHANNEL_1, dr-1);
 800cf24:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800cf28:	6878      	ldr	r0, [r7, #4]
 800cf2a:	f7f3 fe3f 	bl	8000bac <__aeabi_fsub>
 800cf2e:	4603      	mov	r3, r0
 800cf30:	461a      	mov	r2, r3
 800cf32:	2100      	movs	r1, #0
 800cf34:	2002      	movs	r0, #2
 800cf36:	f002 f9c5 	bl	800f2c4 <timPWMSet>
 800cf3a:	4603      	mov	r3, r0
 800cf3c:	461a      	mov	r2, r3
 800cf3e:	7bfb      	ldrb	r3, [r7, #15]
 800cf40:	4013      	ands	r3, r2
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	bf14      	ite	ne
 800cf46:	2301      	movne	r3, #1
 800cf48:	2300      	moveq	r3, #0
 800cf4a:	73fb      	strb	r3, [r7, #15]
    ret &= timPWMSet(TIM_COIL, TIM_CHANNEL_2, dr);
 800cf4c:	687a      	ldr	r2, [r7, #4]
 800cf4e:	2104      	movs	r1, #4
 800cf50:	2002      	movs	r0, #2
 800cf52:	f002 f9b7 	bl	800f2c4 <timPWMSet>
 800cf56:	4603      	mov	r3, r0
 800cf58:	461a      	mov	r2, r3
 800cf5a:	7bfb      	ldrb	r3, [r7, #15]
 800cf5c:	4013      	ands	r3, r2
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	bf14      	ite	ne
 800cf62:	2301      	movne	r3, #1
 800cf64:	2300      	moveq	r3, #0
 800cf66:	73fb      	strb	r3, [r7, #15]
 800cf68:	e024      	b.n	800cfb4 <coilPwmSet+0x100>
  }
  else if(dr < 5)
 800cf6a:	4917      	ldr	r1, [pc, #92]	; (800cfc8 <coilPwmSet+0x114>)
 800cf6c:	6878      	ldr	r0, [r7, #4]
 800cf6e:	f7f4 f8c5 	bl	80010fc <__aeabi_fcmplt>
 800cf72:	4603      	mov	r3, r0
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d01d      	beq.n	800cfb4 <coilPwmSet+0x100>
  {
    ret &= timPWMSet(TIM_COIL, TIM_CHANNEL_1, 0);
 800cf78:	f04f 0200 	mov.w	r2, #0
 800cf7c:	2100      	movs	r1, #0
 800cf7e:	2002      	movs	r0, #2
 800cf80:	f002 f9a0 	bl	800f2c4 <timPWMSet>
 800cf84:	4603      	mov	r3, r0
 800cf86:	461a      	mov	r2, r3
 800cf88:	7bfb      	ldrb	r3, [r7, #15]
 800cf8a:	4013      	ands	r3, r2
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	bf14      	ite	ne
 800cf90:	2301      	movne	r3, #1
 800cf92:	2300      	moveq	r3, #0
 800cf94:	73fb      	strb	r3, [r7, #15]
    ret &= timPWMSet(TIM_COIL, TIM_CHANNEL_2, 0);
 800cf96:	f04f 0200 	mov.w	r2, #0
 800cf9a:	2104      	movs	r1, #4
 800cf9c:	2002      	movs	r0, #2
 800cf9e:	f002 f991 	bl	800f2c4 <timPWMSet>
 800cfa2:	4603      	mov	r3, r0
 800cfa4:	461a      	mov	r2, r3
 800cfa6:	7bfb      	ldrb	r3, [r7, #15]
 800cfa8:	4013      	ands	r3, r2
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	bf14      	ite	ne
 800cfae:	2301      	movne	r3, #1
 800cfb0:	2300      	moveq	r3, #0
 800cfb2:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800cfb4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfb6:	4618      	mov	r0, r3
 800cfb8:	3710      	adds	r7, #16
 800cfba:	46bd      	mov	sp, r7
 800cfbc:	bd80      	pop	{r7, pc}
 800cfbe:	bf00      	nop
 800cfc0:	42c80000 	.word	0x42c80000
 800cfc4:	42480000 	.word	0x42480000
 800cfc8:	40a00000 	.word	0x40a00000

0800cfcc <coilCurr>:

uint32_t coilCurr(uint32_t btn_lv, uint16_t curr_min, uint8_t unit_num, uint8_t curr_gap)
{
 800cfcc:	b480      	push	{r7}
 800cfce:	b085      	sub	sp, #20
 800cfd0:	af00      	add	r7, sp, #0
 800cfd2:	6078      	str	r0, [r7, #4]
 800cfd4:	4608      	mov	r0, r1
 800cfd6:	4611      	mov	r1, r2
 800cfd8:	461a      	mov	r2, r3
 800cfda:	4603      	mov	r3, r0
 800cfdc:	807b      	strh	r3, [r7, #2]
 800cfde:	460b      	mov	r3, r1
 800cfe0:	707b      	strb	r3, [r7, #1]
 800cfe2:	4613      	mov	r3, r2
 800cfe4:	703b      	strb	r3, [r7, #0]
  uint32_t curr;

  if(btn_lv > 0)
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d00a      	beq.n	800d002 <coilCurr+0x36>
    curr = (curr_min * unit_num) - (btn_lv - curr_gap);
 800cfec:	887b      	ldrh	r3, [r7, #2]
 800cfee:	787a      	ldrb	r2, [r7, #1]
 800cff0:	fb02 f303 	mul.w	r3, r2, r3
 800cff4:	4619      	mov	r1, r3
 800cff6:	783a      	ldrb	r2, [r7, #0]
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	1ad3      	subs	r3, r2, r3
 800cffc:	440b      	add	r3, r1
 800cffe:	60fb      	str	r3, [r7, #12]
 800d000:	e002      	b.n	800d008 <coilCurr+0x3c>
  else
    curr = 1000;
 800d002:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800d006:	60fb      	str	r3, [r7, #12]

  return curr;
 800d008:	68fb      	ldr	r3, [r7, #12]
}
 800d00a:	4618      	mov	r0, r3
 800d00c:	3714      	adds	r7, #20
 800d00e:	46bd      	mov	sp, r7
 800d010:	bc80      	pop	{r7}
 800d012:	4770      	bx	lr

0800d014 <cliCoil>:
}


#ifdef _USE_HW_CLI
void cliCoil(cli_args_t *args)
{
 800d014:	b580      	push	{r7, lr}
 800d016:	b084      	sub	sp, #16
 800d018:	af00      	add	r7, sp, #0
 800d01a:	6078      	str	r0, [r7, #4]
  bool ret = true;
 800d01c:	2301      	movs	r3, #1
 800d01e:	73fb      	strb	r3, [r7, #15]

  if(args->isStr(0, "sol") == true)
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	695b      	ldr	r3, [r3, #20]
 800d024:	495d      	ldr	r1, [pc, #372]	; (800d19c <cliCoil+0x188>)
 800d026:	2000      	movs	r0, #0
 800d028:	4798      	blx	r3
 800d02a:	4603      	mov	r3, r0
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	f000 8097 	beq.w	800d160 <cliCoil+0x14c>
  {
    if(args->isStr(1, "info") == true)
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	695b      	ldr	r3, [r3, #20]
 800d036:	495a      	ldr	r1, [pc, #360]	; (800d1a0 <cliCoil+0x18c>)
 800d038:	2001      	movs	r0, #1
 800d03a:	4798      	blx	r3
 800d03c:	4603      	mov	r3, r0
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d022      	beq.n	800d088 <cliCoil+0x74>
    {
      cliPrintf("\n=====< Solenoid Information >=====\n");
 800d042:	4858      	ldr	r0, [pc, #352]	; (800d1a4 <cliCoil+0x190>)
 800d044:	f7ff fc96 	bl	800c974 <cliPrintf>
      cliPrintf("- PWM Duty Rate\t\t: %d [%%]\n", eSolenoid.pwmDutyRatio);
 800d048:	4b57      	ldr	r3, [pc, #348]	; (800d1a8 <cliCoil+0x194>)
 800d04a:	789b      	ldrb	r3, [r3, #2]
 800d04c:	4619      	mov	r1, r3
 800d04e:	4857      	ldr	r0, [pc, #348]	; (800d1ac <cliCoil+0x198>)
 800d050:	f7ff fc90 	bl	800c974 <cliPrintf>
      cliPrintf("- Unit Quantity\t\t: %d [pcs]\n", eSolenoid.unitNumber);
 800d054:	4b54      	ldr	r3, [pc, #336]	; (800d1a8 <cliCoil+0x194>)
 800d056:	799b      	ldrb	r3, [r3, #6]
 800d058:	4619      	mov	r1, r3
 800d05a:	4855      	ldr	r0, [pc, #340]	; (800d1b0 <cliCoil+0x19c>)
 800d05c:	f7ff fc8a 	bl	800c974 <cliPrintf>
      cliPrintf("- Cutoff Current\t: %f [A]/ea\n", (float)eSolenoid.unitCutoffCurr/100);
 800d060:	4b51      	ldr	r3, [pc, #324]	; (800d1a8 <cliCoil+0x194>)
 800d062:	889b      	ldrh	r3, [r3, #4]
 800d064:	4618      	mov	r0, r3
 800d066:	f7f3 fe53 	bl	8000d10 <__aeabi_ui2f>
 800d06a:	4603      	mov	r3, r0
 800d06c:	4951      	ldr	r1, [pc, #324]	; (800d1b4 <cliCoil+0x1a0>)
 800d06e:	4618      	mov	r0, r3
 800d070:	f7f3 ff5a 	bl	8000f28 <__aeabi_fdiv>
 800d074:	4603      	mov	r3, r0
 800d076:	4618      	mov	r0, r3
 800d078:	f7f3 fa1c 	bl	80004b4 <__aeabi_f2d>
 800d07c:	4602      	mov	r2, r0
 800d07e:	460b      	mov	r3, r1
 800d080:	484d      	ldr	r0, [pc, #308]	; (800d1b8 <cliCoil+0x1a4>)
 800d082:	f7ff fc77 	bl	800c974 <cliPrintf>
 800d086:	e06d      	b.n	800d164 <cliCoil+0x150>
    }
    else if(args->isStr(1, "duty") == true)
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	695b      	ldr	r3, [r3, #20]
 800d08c:	494b      	ldr	r1, [pc, #300]	; (800d1bc <cliCoil+0x1a8>)
 800d08e:	2001      	movs	r0, #1
 800d090:	4798      	blx	r3
 800d092:	4603      	mov	r3, r0
 800d094:	2b00      	cmp	r3, #0
 800d096:	d020      	beq.n	800d0da <cliCoil+0xc6>
    {
      if(args->getData(2) >= 0 && args->getData(2) <= 100)
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	689b      	ldr	r3, [r3, #8]
 800d09c:	2002      	movs	r0, #2
 800d09e:	4798      	blx	r3
 800d0a0:	4603      	mov	r3, r0
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	db15      	blt.n	800d0d2 <cliCoil+0xbe>
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	689b      	ldr	r3, [r3, #8]
 800d0aa:	2002      	movs	r0, #2
 800d0ac:	4798      	blx	r3
 800d0ae:	4603      	mov	r3, r0
 800d0b0:	2b64      	cmp	r3, #100	; 0x64
 800d0b2:	dc0e      	bgt.n	800d0d2 <cliCoil+0xbe>
      {
        eSolenoid.pwmDutyRatio = (uint8_t)args->getData(2);
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	689b      	ldr	r3, [r3, #8]
 800d0b8:	2002      	movs	r0, #2
 800d0ba:	4798      	blx	r3
 800d0bc:	4603      	mov	r3, r0
 800d0be:	b2da      	uxtb	r2, r3
 800d0c0:	4b39      	ldr	r3, [pc, #228]	; (800d1a8 <cliCoil+0x194>)
 800d0c2:	709a      	strb	r2, [r3, #2]
        cliPrintf("\nSuccessfully set duty ratio to %d!!\n", eSolenoid.pwmDutyRatio);
 800d0c4:	4b38      	ldr	r3, [pc, #224]	; (800d1a8 <cliCoil+0x194>)
 800d0c6:	789b      	ldrb	r3, [r3, #2]
 800d0c8:	4619      	mov	r1, r3
 800d0ca:	483d      	ldr	r0, [pc, #244]	; (800d1c0 <cliCoil+0x1ac>)
 800d0cc:	f7ff fc52 	bl	800c974 <cliPrintf>
 800d0d0:	e048      	b.n	800d164 <cliCoil+0x150>
      }
      else
      {
        cliPrintf("\nThe entered number out of range[0~100]\n");
 800d0d2:	483c      	ldr	r0, [pc, #240]	; (800d1c4 <cliCoil+0x1b0>)
 800d0d4:	f7ff fc4e 	bl	800c974 <cliPrintf>
 800d0d8:	e044      	b.n	800d164 <cliCoil+0x150>
      }
    }
    else if(args->isStr(1, "num") == true)
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	695b      	ldr	r3, [r3, #20]
 800d0de:	493a      	ldr	r1, [pc, #232]	; (800d1c8 <cliCoil+0x1b4>)
 800d0e0:	2001      	movs	r0, #1
 800d0e2:	4798      	blx	r3
 800d0e4:	4603      	mov	r3, r0
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d020      	beq.n	800d12c <cliCoil+0x118>
    {
      if(args->getData(2) > 0 && args->getData(2) <= 5)
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	689b      	ldr	r3, [r3, #8]
 800d0ee:	2002      	movs	r0, #2
 800d0f0:	4798      	blx	r3
 800d0f2:	4603      	mov	r3, r0
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	dd15      	ble.n	800d124 <cliCoil+0x110>
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	689b      	ldr	r3, [r3, #8]
 800d0fc:	2002      	movs	r0, #2
 800d0fe:	4798      	blx	r3
 800d100:	4603      	mov	r3, r0
 800d102:	2b05      	cmp	r3, #5
 800d104:	dc0e      	bgt.n	800d124 <cliCoil+0x110>
      {
        eSolenoid.unitNumber = (uint8_t)args->getData(2);
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	689b      	ldr	r3, [r3, #8]
 800d10a:	2002      	movs	r0, #2
 800d10c:	4798      	blx	r3
 800d10e:	4603      	mov	r3, r0
 800d110:	b2da      	uxtb	r2, r3
 800d112:	4b25      	ldr	r3, [pc, #148]	; (800d1a8 <cliCoil+0x194>)
 800d114:	719a      	strb	r2, [r3, #6]
        cliPrintf("\nSuccessfully set units to %d!!\n", eSolenoid.unitNumber);
 800d116:	4b24      	ldr	r3, [pc, #144]	; (800d1a8 <cliCoil+0x194>)
 800d118:	799b      	ldrb	r3, [r3, #6]
 800d11a:	4619      	mov	r1, r3
 800d11c:	482b      	ldr	r0, [pc, #172]	; (800d1cc <cliCoil+0x1b8>)
 800d11e:	f7ff fc29 	bl	800c974 <cliPrintf>
 800d122:	e01f      	b.n	800d164 <cliCoil+0x150>
      }
      else
      {
        cliPrintf("\nThe entered number out of range[1~5]\n");
 800d124:	482a      	ldr	r0, [pc, #168]	; (800d1d0 <cliCoil+0x1bc>)
 800d126:	f7ff fc25 	bl	800c974 <cliPrintf>
 800d12a:	e01b      	b.n	800d164 <cliCoil+0x150>
      }
    }
    else if(args->isStr(1, "curr") == true)
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	695b      	ldr	r3, [r3, #20]
 800d130:	4928      	ldr	r1, [pc, #160]	; (800d1d4 <cliCoil+0x1c0>)
 800d132:	2001      	movs	r0, #1
 800d134:	4798      	blx	r3
 800d136:	4603      	mov	r3, r0
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d00e      	beq.n	800d15a <cliCoil+0x146>
    {
      eSolenoid.unitCutoffCurr = (uint16_t)args->getData(2);
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	689b      	ldr	r3, [r3, #8]
 800d140:	2002      	movs	r0, #2
 800d142:	4798      	blx	r3
 800d144:	4603      	mov	r3, r0
 800d146:	b29a      	uxth	r2, r3
 800d148:	4b17      	ldr	r3, [pc, #92]	; (800d1a8 <cliCoil+0x194>)
 800d14a:	809a      	strh	r2, [r3, #4]
      cliPrintf("\nSuccessfully set the cutoff current to %d!!\n", eSolenoid.unitCutoffCurr);
 800d14c:	4b16      	ldr	r3, [pc, #88]	; (800d1a8 <cliCoil+0x194>)
 800d14e:	889b      	ldrh	r3, [r3, #4]
 800d150:	4619      	mov	r1, r3
 800d152:	4821      	ldr	r0, [pc, #132]	; (800d1d8 <cliCoil+0x1c4>)
 800d154:	f7ff fc0e 	bl	800c974 <cliPrintf>
 800d158:	e004      	b.n	800d164 <cliCoil+0x150>
    }
    else
    {
      ret = false;
 800d15a:	2300      	movs	r3, #0
 800d15c:	73fb      	strb	r3, [r7, #15]
 800d15e:	e001      	b.n	800d164 <cliCoil+0x150>
    }
  }
  else
  {
    ret = false;
 800d160:	2300      	movs	r3, #0
 800d162:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == false)
 800d164:	7bfb      	ldrb	r3, [r7, #15]
 800d166:	f083 0301 	eor.w	r3, r3, #1
 800d16a:	b2db      	uxtb	r3, r3
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d011      	beq.n	800d194 <cliCoil+0x180>
  {
    cliPrintf("\n--------------------[ Coil Commands ]---------------------------------\n\n");
 800d170:	481a      	ldr	r0, [pc, #104]	; (800d1dc <cliCoil+0x1c8>)
 800d172:	f7ff fbff 	bl	800c974 <cliPrintf>

    cliPrintf(">> coil sol info\t\t: Solenoid Information\n\n");
 800d176:	481a      	ldr	r0, [pc, #104]	; (800d1e0 <cliCoil+0x1cc>)
 800d178:	f7ff fbfc 	bl	800c974 <cliPrintf>
    cliPrintf(">> coil sol duty [d]\t\t: Solenoid Duty(0~100)\n");
 800d17c:	4819      	ldr	r0, [pc, #100]	; (800d1e4 <cliCoil+0x1d0>)
 800d17e:	f7ff fbf9 	bl	800c974 <cliPrintf>
    cliPrintf(">> coil sol num [n]\t\t: Solenoid Unit Number(1~5)\n");
 800d182:	4819      	ldr	r0, [pc, #100]	; (800d1e8 <cliCoil+0x1d4>)
 800d184:	f7ff fbf6 	bl	800c974 <cliPrintf>
    cliPrintf(">> coil sol curr [c]\t\t: Solenoid Minimum Current per a Unit\n");
 800d188:	4818      	ldr	r0, [pc, #96]	; (800d1ec <cliCoil+0x1d8>)
 800d18a:	f7ff fbf3 	bl	800c974 <cliPrintf>

    cliPrintf("\n----------------------------------------------------------------------\n\n");
 800d18e:	4818      	ldr	r0, [pc, #96]	; (800d1f0 <cliCoil+0x1dc>)
 800d190:	f7ff fbf0 	bl	800c974 <cliPrintf>
  }
}
 800d194:	bf00      	nop
 800d196:	3710      	adds	r7, #16
 800d198:	46bd      	mov	sp, r7
 800d19a:	bd80      	pop	{r7, pc}
 800d19c:	08015894 	.word	0x08015894
 800d1a0:	08015898 	.word	0x08015898
 800d1a4:	080158a0 	.word	0x080158a0
 800d1a8:	200028a0 	.word	0x200028a0
 800d1ac:	080158c8 	.word	0x080158c8
 800d1b0:	080158e4 	.word	0x080158e4
 800d1b4:	42c80000 	.word	0x42c80000
 800d1b8:	08015904 	.word	0x08015904
 800d1bc:	08015924 	.word	0x08015924
 800d1c0:	0801592c 	.word	0x0801592c
 800d1c4:	08015954 	.word	0x08015954
 800d1c8:	08015980 	.word	0x08015980
 800d1cc:	08015984 	.word	0x08015984
 800d1d0:	080159a8 	.word	0x080159a8
 800d1d4:	080159d0 	.word	0x080159d0
 800d1d8:	080159d8 	.word	0x080159d8
 800d1dc:	08015a08 	.word	0x08015a08
 800d1e0:	08015a54 	.word	0x08015a54
 800d1e4:	08015a80 	.word	0x08015a80
 800d1e8:	08015ab0 	.word	0x08015ab0
 800d1ec:	08015ae4 	.word	0x08015ae4
 800d1f0:	08015b24 	.word	0x08015b24

0800d1f4 <Task_Solenoid>:

solenoidState_t eSolenoid;


void Task_Solenoid(uint32_t taskPeriod)
{
 800d1f4:	b590      	push	{r4, r7, lr}
 800d1f6:	b085      	sub	sp, #20
 800d1f8:	af00      	add	r7, sp, #0
 800d1fa:	6078      	str	r0, [r7, #4]
//  static uint8_t  cnt = 0;
  uint32_t ElapsedTime, RemainingTime;

  if(timTask_Run(&eTmr_Task_Coil, taskPeriod) == true)
 800d1fc:	6879      	ldr	r1, [r7, #4]
 800d1fe:	48a6      	ldr	r0, [pc, #664]	; (800d498 <Task_Solenoid+0x2a4>)
 800d200:	f002 f940 	bl	800f484 <timTask_Run>
 800d204:	4603      	mov	r3, r0
 800d206:	2b00      	cmp	r3, #0
 800d208:	f000 81ac 	beq.w	800d564 <Task_Solenoid+0x370>
  {

    //********************* Solenoid Task Code Begin *********************//
    adc1DataGet();
 800d20c:	f7fe fb0e 	bl	800b82c <adc1DataGet>

    if(msWait("Task_Solenoid", 0, 100) == true)
 800d210:	2264      	movs	r2, #100	; 0x64
 800d212:	2100      	movs	r1, #0
 800d214:	48a1      	ldr	r0, [pc, #644]	; (800d49c <Task_Solenoid+0x2a8>)
 800d216:	f001 fce7 	bl	800ebe8 <msWait>
 800d21a:	4603      	mov	r3, r0
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d03c      	beq.n	800d29a <Task_Solenoid+0xa6>
    {
      uartPrintf(UART_DEBUG, "Vin:%d, ", eADC_Data.Vin);
 800d220:	4b9f      	ldr	r3, [pc, #636]	; (800d4a0 <Task_Solenoid+0x2ac>)
 800d222:	685b      	ldr	r3, [r3, #4]
 800d224:	461a      	mov	r2, r3
 800d226:	499f      	ldr	r1, [pc, #636]	; (800d4a4 <Task_Solenoid+0x2b0>)
 800d228:	2001      	movs	r0, #1
 800d22a:	f002 fbb5 	bl	800f998 <uartPrintf>
      uartPrintf(UART_DEBUG, "Vout:%d, ", eADC_Data.Vout);
 800d22e:	4b9c      	ldr	r3, [pc, #624]	; (800d4a0 <Task_Solenoid+0x2ac>)
 800d230:	689b      	ldr	r3, [r3, #8]
 800d232:	461a      	mov	r2, r3
 800d234:	499c      	ldr	r1, [pc, #624]	; (800d4a8 <Task_Solenoid+0x2b4>)
 800d236:	2001      	movs	r0, #1
 800d238:	f002 fbae 	bl	800f998 <uartPrintf>
      uartPrintf(UART_DEBUG, "Iin:%d, ", eADC_Data.Iin);
 800d23c:	4b98      	ldr	r3, [pc, #608]	; (800d4a0 <Task_Solenoid+0x2ac>)
 800d23e:	68db      	ldr	r3, [r3, #12]
 800d240:	461a      	mov	r2, r3
 800d242:	499a      	ldr	r1, [pc, #616]	; (800d4ac <Task_Solenoid+0x2b8>)
 800d244:	2001      	movs	r0, #1
 800d246:	f002 fba7 	bl	800f998 <uartPrintf>
      uartPrintf(UART_DEBUG, "Iset:%d, ", coilCurr(eButton[BUTTON_COIL].cnt, eSolenoid.unitCutoffCurr, eSolenoid.unitNumber, CURR_GAP));
 800d24a:	4b99      	ldr	r3, [pc, #612]	; (800d4b0 <Task_Solenoid+0x2bc>)
 800d24c:	68d8      	ldr	r0, [r3, #12]
 800d24e:	4b99      	ldr	r3, [pc, #612]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d250:	8899      	ldrh	r1, [r3, #4]
 800d252:	4b98      	ldr	r3, [pc, #608]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d254:	799a      	ldrb	r2, [r3, #6]
 800d256:	2301      	movs	r3, #1
 800d258:	f7ff feb8 	bl	800cfcc <coilCurr>
 800d25c:	4603      	mov	r3, r0
 800d25e:	461a      	mov	r2, r3
 800d260:	4995      	ldr	r1, [pc, #596]	; (800d4b8 <Task_Solenoid+0x2c4>)
 800d262:	2001      	movs	r0, #1
 800d264:	f002 fb98 	bl	800f998 <uartPrintf>
      uartPrintf(UART_DEBUG, "BT[FN]:%d, ", eButton[BUTTON_COIL].cnt);
 800d268:	4b91      	ldr	r3, [pc, #580]	; (800d4b0 <Task_Solenoid+0x2bc>)
 800d26a:	68db      	ldr	r3, [r3, #12]
 800d26c:	461a      	mov	r2, r3
 800d26e:	4993      	ldr	r1, [pc, #588]	; (800d4bc <Task_Solenoid+0x2c8>)
 800d270:	2001      	movs	r0, #1
 800d272:	f002 fb91 	bl	800f998 <uartPrintf>
      uartPrintf(UART_DEBUG, "BT[TM]:%d, ", eButton[BUTTON_TIMER].cnt);
 800d276:	4b8e      	ldr	r3, [pc, #568]	; (800d4b0 <Task_Solenoid+0x2bc>)
 800d278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d27a:	461a      	mov	r2, r3
 800d27c:	4990      	ldr	r1, [pc, #576]	; (800d4c0 <Task_Solenoid+0x2cc>)
 800d27e:	2001      	movs	r0, #1
 800d280:	f002 fb8a 	bl	800f998 <uartPrintf>
      uartPrintf(UART_DEBUG, "Timer:%d, ", eButton[BUTTON_TIMER].cnt);
 800d284:	4b8a      	ldr	r3, [pc, #552]	; (800d4b0 <Task_Solenoid+0x2bc>)
 800d286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d288:	461a      	mov	r2, r3
 800d28a:	498e      	ldr	r1, [pc, #568]	; (800d4c4 <Task_Solenoid+0x2d0>)
 800d28c:	2001      	movs	r0, #1
 800d28e:	f002 fb83 	bl	800f998 <uartPrintf>
      uartPrintf(UART_DEBUG, "\n");
 800d292:	498d      	ldr	r1, [pc, #564]	; (800d4c8 <Task_Solenoid+0x2d4>)
 800d294:	2001      	movs	r0, #1
 800d296:	f002 fb7f 	bl	800f998 <uartPrintf>
    }

    if(eButton[BUTTON_COIL].click_new == true)
 800d29a:	4b85      	ldr	r3, [pc, #532]	; (800d4b0 <Task_Solenoid+0x2bc>)
 800d29c:	7d1b      	ldrb	r3, [r3, #20]
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d019      	beq.n	800d2d6 <Task_Solenoid+0xe2>
    { //   
      eButton[BUTTON_COIL].click_new = false;
 800d2a2:	4b83      	ldr	r3, [pc, #524]	; (800d4b0 <Task_Solenoid+0x2bc>)
 800d2a4:	2200      	movs	r2, #0
 800d2a6:	751a      	strb	r2, [r3, #20]

      if(eButton[BUTTON_COIL].cnt == 0)
 800d2a8:	4b81      	ldr	r3, [pc, #516]	; (800d4b0 <Task_Solenoid+0x2bc>)
 800d2aa:	68db      	ldr	r3, [r3, #12]
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d107      	bne.n	800d2c0 <Task_Solenoid+0xcc>
      {
        eSolenoid.taskState = SOLENOID_STOP;
 800d2b0:	4b80      	ldr	r3, [pc, #512]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d2b2:	2200      	movs	r2, #0
 800d2b4:	701a      	strb	r2, [r3, #0]
        ledCtrl(LED_POWER, LED_OFF);
 800d2b6:	2100      	movs	r1, #0
 800d2b8:	2000      	movs	r0, #0
 800d2ba:	f001 fb51 	bl	800e960 <ledCtrl>
 800d2be:	e00a      	b.n	800d2d6 <Task_Solenoid+0xe2>
      }
      else if(eButton[BUTTON_COIL].cnt > 0)
 800d2c0:	4b7b      	ldr	r3, [pc, #492]	; (800d4b0 <Task_Solenoid+0x2bc>)
 800d2c2:	68db      	ldr	r3, [r3, #12]
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d006      	beq.n	800d2d6 <Task_Solenoid+0xe2>
      {
        eSolenoid.taskState = SOLENOID_START;
 800d2c8:	4b7a      	ldr	r3, [pc, #488]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d2ca:	2202      	movs	r2, #2
 800d2cc:	701a      	strb	r2, [r3, #0]
        ledCtrl(LED_POWER, LED_ON);
 800d2ce:	2101      	movs	r1, #1
 800d2d0:	2000      	movs	r0, #0
 800d2d2:	f001 fb45 	bl	800e960 <ledCtrl>
      }
    }

    if(eButton[BUTTON_TIMER].click_new == true)
 800d2d6:	4b76      	ldr	r3, [pc, #472]	; (800d4b0 <Task_Solenoid+0x2bc>)
 800d2d8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d038      	beq.n	800d352 <Task_Solenoid+0x15e>
    { //   
      if(eButton[BUTTON_TIMER].cnt > 0 && eButton[BUTTON_COIL].cnt > 0)
 800d2e0:	4b73      	ldr	r3, [pc, #460]	; (800d4b0 <Task_Solenoid+0x2bc>)
 800d2e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d01b      	beq.n	800d320 <Task_Solenoid+0x12c>
 800d2e8:	4b71      	ldr	r3, [pc, #452]	; (800d4b0 <Task_Solenoid+0x2bc>)
 800d2ea:	68db      	ldr	r3, [r3, #12]
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d017      	beq.n	800d320 <Task_Solenoid+0x12c>
      {
        eButton[BUTTON_TIMER].click_new = false;
 800d2f0:	4b6f      	ldr	r3, [pc, #444]	; (800d4b0 <Task_Solenoid+0x2bc>)
 800d2f2:	2200      	movs	r2, #0
 800d2f4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        eSolenoid.startTime     = millis();
 800d2f8:	f001 fc1c 	bl	800eb34 <millis>
 800d2fc:	4603      	mov	r3, r0
 800d2fe:	4a6d      	ldr	r2, [pc, #436]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d300:	6093      	str	r3, [r2, #8]
        eSolenoid.runningTime   = eButton[BUTTON_TIMER].cnt * (UNIT_TIME);
 800d302:	4b6b      	ldr	r3, [pc, #428]	; (800d4b0 <Task_Solenoid+0x2bc>)
 800d304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d306:	4a71      	ldr	r2, [pc, #452]	; (800d4cc <Task_Solenoid+0x2d8>)
 800d308:	fb02 f303 	mul.w	r3, r2, r3
 800d30c:	4a69      	ldr	r2, [pc, #420]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d30e:	60d3      	str	r3, [r2, #12]
        eSolenoid.timerState    = TIMER_ON;
 800d310:	4b68      	ldr	r3, [pc, #416]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d312:	2201      	movs	r2, #1
 800d314:	71da      	strb	r2, [r3, #7]
        ledCtrl(LED_TIME, LED_ON);
 800d316:	2101      	movs	r1, #1
 800d318:	2001      	movs	r0, #1
 800d31a:	f001 fb21 	bl	800e960 <ledCtrl>
 800d31e:	e03c      	b.n	800d39a <Task_Solenoid+0x1a6>
      }
      else if(eButton[BUTTON_TIMER].cnt == 0)
 800d320:	4b63      	ldr	r3, [pc, #396]	; (800d4b0 <Task_Solenoid+0x2bc>)
 800d322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d324:	2b00      	cmp	r3, #0
 800d326:	d138      	bne.n	800d39a <Task_Solenoid+0x1a6>
      {
        eButton[BUTTON_TIMER].click_new = false;
 800d328:	4b61      	ldr	r3, [pc, #388]	; (800d4b0 <Task_Solenoid+0x2bc>)
 800d32a:	2200      	movs	r2, #0
 800d32c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        eSolenoid.startTime     = 0;
 800d330:	4b60      	ldr	r3, [pc, #384]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d332:	2200      	movs	r2, #0
 800d334:	609a      	str	r2, [r3, #8]
        eSolenoid.runningTime   = 0;
 800d336:	4b5f      	ldr	r3, [pc, #380]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d338:	2200      	movs	r2, #0
 800d33a:	60da      	str	r2, [r3, #12]
        eSolenoid.remainingTime = 0;
 800d33c:	4b5d      	ldr	r3, [pc, #372]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d33e:	2200      	movs	r2, #0
 800d340:	611a      	str	r2, [r3, #16]
        eSolenoid.timerState    = TIMER_OFF;
 800d342:	4b5c      	ldr	r3, [pc, #368]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d344:	2200      	movs	r2, #0
 800d346:	71da      	strb	r2, [r3, #7]
        ledCtrl(LED_TIME, LED_OFF);
 800d348:	2100      	movs	r1, #0
 800d34a:	2001      	movs	r0, #1
 800d34c:	f001 fb08 	bl	800e960 <ledCtrl>
 800d350:	e023      	b.n	800d39a <Task_Solenoid+0x1a6>
      }
    }
    else
    { //    
      if(eSolenoid.timerState == TIMER_ON && eButton[BUTTON_COIL].cnt > 0)
 800d352:	4b58      	ldr	r3, [pc, #352]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d354:	79db      	ldrb	r3, [r3, #7]
 800d356:	2b01      	cmp	r3, #1
 800d358:	d11f      	bne.n	800d39a <Task_Solenoid+0x1a6>
 800d35a:	4b55      	ldr	r3, [pc, #340]	; (800d4b0 <Task_Solenoid+0x2bc>)
 800d35c:	68db      	ldr	r3, [r3, #12]
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d01b      	beq.n	800d39a <Task_Solenoid+0x1a6>
      {
        ElapsedTime = millis() - eSolenoid.startTime;
 800d362:	f001 fbe7 	bl	800eb34 <millis>
 800d366:	4602      	mov	r2, r0
 800d368:	4b52      	ldr	r3, [pc, #328]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d36a:	689b      	ldr	r3, [r3, #8]
 800d36c:	1ad3      	subs	r3, r2, r3
 800d36e:	60fb      	str	r3, [r7, #12]

        if(ElapsedTime > eSolenoid.runningTime)
 800d370:	4b50      	ldr	r3, [pc, #320]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d372:	68db      	ldr	r3, [r3, #12]
 800d374:	68fa      	ldr	r2, [r7, #12]
 800d376:	429a      	cmp	r2, r3
 800d378:	d903      	bls.n	800d382 <Task_Solenoid+0x18e>
        {
          eSolenoid.taskState = SOLENOID_STOP;
 800d37a:	4b4e      	ldr	r3, [pc, #312]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d37c:	2200      	movs	r2, #0
 800d37e:	701a      	strb	r2, [r3, #0]
 800d380:	e00b      	b.n	800d39a <Task_Solenoid+0x1a6>
        }
        else
        {
          RemainingTime = eSolenoid.runningTime - ElapsedTime;
 800d382:	4b4c      	ldr	r3, [pc, #304]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d384:	68da      	ldr	r2, [r3, #12]
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	1ad3      	subs	r3, r2, r3
 800d38a:	60bb      	str	r3, [r7, #8]
          eSolenoid.remainingTime = (uint32_t)(RemainingTime / (MINUTE_UNIT));
 800d38c:	68bb      	ldr	r3, [r7, #8]
 800d38e:	4a50      	ldr	r2, [pc, #320]	; (800d4d0 <Task_Solenoid+0x2dc>)
 800d390:	fba2 2303 	umull	r2, r3, r2, r3
 800d394:	0b9b      	lsrs	r3, r3, #14
 800d396:	4a47      	ldr	r2, [pc, #284]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d398:	6113      	str	r3, [r2, #16]
        }
      }
    }

    switch(eSolenoid.taskState)
 800d39a:	4b46      	ldr	r3, [pc, #280]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d39c:	781b      	ldrb	r3, [r3, #0]
 800d39e:	2b04      	cmp	r3, #4
 800d3a0:	f200 80e7 	bhi.w	800d572 <Task_Solenoid+0x37e>
 800d3a4:	a201      	add	r2, pc, #4	; (adr r2, 800d3ac <Task_Solenoid+0x1b8>)
 800d3a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3aa:	bf00      	nop
 800d3ac:	0800d3c1 	.word	0x0800d3c1
 800d3b0:	0800d403 	.word	0x0800d403
 800d3b4:	0800d411 	.word	0x0800d411
 800d3b8:	0800d445 	.word	0x0800d445
 800d3bc:	0800d4e1 	.word	0x0800d4e1
    {
    case SOLENOID_STOP:
      coilPwmSet(0);
 800d3c0:	f04f 0000 	mov.w	r0, #0
 800d3c4:	f7ff fd76 	bl	800ceb4 <coilPwmSet>
      eButton[BUTTON_COIL].cnt      = 0;
 800d3c8:	4b39      	ldr	r3, [pc, #228]	; (800d4b0 <Task_Solenoid+0x2bc>)
 800d3ca:	2200      	movs	r2, #0
 800d3cc:	60da      	str	r2, [r3, #12]
      eButton[BUTTON_TIMER].cnt     = 0;
 800d3ce:	4b38      	ldr	r3, [pc, #224]	; (800d4b0 <Task_Solenoid+0x2bc>)
 800d3d0:	2200      	movs	r2, #0
 800d3d2:	631a      	str	r2, [r3, #48]	; 0x30

      eSolenoid.taskState           = SOLENOID_STOP_WAIT;
 800d3d4:	4b37      	ldr	r3, [pc, #220]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d3d6:	2201      	movs	r2, #1
 800d3d8:	701a      	strb	r2, [r3, #0]
      eSolenoid.currcheckState      = CURRENTCHECK_OFF;
 800d3da:	4b36      	ldr	r3, [pc, #216]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d3dc:	2200      	movs	r2, #0
 800d3de:	705a      	strb	r2, [r3, #1]
      eSolenoid.timerState          = TIMER_OFF;
 800d3e0:	4b34      	ldr	r3, [pc, #208]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d3e2:	2200      	movs	r2, #0
 800d3e4:	71da      	strb	r2, [r3, #7]

      eSolenoid.startTime           = 0;
 800d3e6:	4b33      	ldr	r3, [pc, #204]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d3e8:	2200      	movs	r2, #0
 800d3ea:	609a      	str	r2, [r3, #8]
      eSolenoid.runningTime         = 0;
 800d3ec:	4b31      	ldr	r3, [pc, #196]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d3ee:	2200      	movs	r2, #0
 800d3f0:	60da      	str	r2, [r3, #12]
      eSolenoid.remainingTime       = 0;
 800d3f2:	4b30      	ldr	r3, [pc, #192]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d3f4:	2200      	movs	r2, #0
 800d3f6:	611a      	str	r2, [r3, #16]

      ledCtrl(LED_COIL, LED_OFF);
 800d3f8:	2100      	movs	r1, #0
 800d3fa:	2002      	movs	r0, #2
 800d3fc:	f001 fab0 	bl	800e960 <ledCtrl>
      break;
 800d400:	e0b7      	b.n	800d572 <Task_Solenoid+0x37e>

    case SOLENOID_STOP_WAIT:
      if(msWait("SOLENOID_STOP_WAIT", 0, 1000) == true)
 800d402:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d406:	2100      	movs	r1, #0
 800d408:	4832      	ldr	r0, [pc, #200]	; (800d4d4 <Task_Solenoid+0x2e0>)
 800d40a:	f001 fbed 	bl	800ebe8 <msWait>
      {
//        ledCtrl(LED_COIL, LED_TOGGLE);
      }
      break;
 800d40e:	e0b0      	b.n	800d572 <Task_Solenoid+0x37e>

    case SOLENOID_START:
      coilPwmSet(eSolenoid.pwmDutyRatio);
 800d410:	4b28      	ldr	r3, [pc, #160]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d412:	789b      	ldrb	r3, [r3, #2]
 800d414:	4618      	mov	r0, r3
 800d416:	f7f3 fc7b 	bl	8000d10 <__aeabi_ui2f>
 800d41a:	4603      	mov	r3, r0
 800d41c:	4618      	mov	r0, r3
 800d41e:	f7ff fd49 	bl	800ceb4 <coilPwmSet>

      if(msWait("SOLENOID_START", 0, 2000) == true)
 800d422:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800d426:	2100      	movs	r1, #0
 800d428:	482b      	ldr	r0, [pc, #172]	; (800d4d8 <Task_Solenoid+0x2e4>)
 800d42a:	f001 fbdd 	bl	800ebe8 <msWait>
 800d42e:	4603      	mov	r3, r0
 800d430:	2b00      	cmp	r3, #0
 800d432:	f000 8099 	beq.w	800d568 <Task_Solenoid+0x374>
      {
        eSolenoid.taskState       = SOLENOID_START_WAIT;
 800d436:	4b1f      	ldr	r3, [pc, #124]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d438:	2203      	movs	r2, #3
 800d43a:	701a      	strb	r2, [r3, #0]
        eSolenoid.currcheckState  = CURRENTCHECK_OFF;
 800d43c:	4b1d      	ldr	r3, [pc, #116]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d43e:	2200      	movs	r2, #0
 800d440:	705a      	strb	r2, [r3, #1]
      }

      break;
 800d442:	e091      	b.n	800d568 <Task_Solenoid+0x374>

    case SOLENOID_START_WAIT:
      if(eADC_Data.Iin < coilCurr(eButton[BUTTON_COIL].cnt, eSolenoid.unitCutoffCurr, eSolenoid.unitNumber, CURR_GAP))
 800d444:	4b16      	ldr	r3, [pc, #88]	; (800d4a0 <Task_Solenoid+0x2ac>)
 800d446:	68dc      	ldr	r4, [r3, #12]
 800d448:	4b19      	ldr	r3, [pc, #100]	; (800d4b0 <Task_Solenoid+0x2bc>)
 800d44a:	68d8      	ldr	r0, [r3, #12]
 800d44c:	4b19      	ldr	r3, [pc, #100]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d44e:	8899      	ldrh	r1, [r3, #4]
 800d450:	4b18      	ldr	r3, [pc, #96]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d452:	799a      	ldrb	r2, [r3, #6]
 800d454:	2301      	movs	r3, #1
 800d456:	f7ff fdb9 	bl	800cfcc <coilCurr>
 800d45a:	4603      	mov	r3, r0
 800d45c:	429c      	cmp	r4, r3
 800d45e:	d20e      	bcs.n	800d47e <Task_Solenoid+0x28a>
      {
        coilPwmSet(0);
 800d460:	f04f 0000 	mov.w	r0, #0
 800d464:	f7ff fd26 	bl	800ceb4 <coilPwmSet>

        eSolenoid.taskState       = SOLENOID_CURRENTCHECK;
 800d468:	4b12      	ldr	r3, [pc, #72]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d46a:	2204      	movs	r2, #4
 800d46c:	701a      	strb	r2, [r3, #0]
        eSolenoid.currcheckState  = CURRENTCHECK_OFF;
 800d46e:	4b11      	ldr	r3, [pc, #68]	; (800d4b4 <Task_Solenoid+0x2c0>)
 800d470:	2200      	movs	r2, #0
 800d472:	705a      	strb	r2, [r3, #1]

        ledCtrl(LED_COIL, LED_OFF);
 800d474:	2100      	movs	r1, #0
 800d476:	2002      	movs	r0, #2
 800d478:	f001 fa72 	bl	800e960 <ledCtrl>
        if(msWait("SOLENOID_START_WAIT", 0, 100) == true)
        {
          ledCtrl(LED_COIL, LED_TOGGLE);
        }
      }
      break;
 800d47c:	e076      	b.n	800d56c <Task_Solenoid+0x378>
        if(msWait("SOLENOID_START_WAIT", 0, 100) == true)
 800d47e:	2264      	movs	r2, #100	; 0x64
 800d480:	2100      	movs	r1, #0
 800d482:	4816      	ldr	r0, [pc, #88]	; (800d4dc <Task_Solenoid+0x2e8>)
 800d484:	f001 fbb0 	bl	800ebe8 <msWait>
 800d488:	4603      	mov	r3, r0
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d06e      	beq.n	800d56c <Task_Solenoid+0x378>
          ledCtrl(LED_COIL, LED_TOGGLE);
 800d48e:	2102      	movs	r1, #2
 800d490:	2002      	movs	r0, #2
 800d492:	f001 fa65 	bl	800e960 <ledCtrl>
      break;
 800d496:	e069      	b.n	800d56c <Task_Solenoid+0x378>
 800d498:	200042b4 	.word	0x200042b4
 800d49c:	08015b70 	.word	0x08015b70
 800d4a0:	200020c0 	.word	0x200020c0
 800d4a4:	08015b80 	.word	0x08015b80
 800d4a8:	08015b8c 	.word	0x08015b8c
 800d4ac:	08015b98 	.word	0x08015b98
 800d4b0:	200020f0 	.word	0x200020f0
 800d4b4:	200028a0 	.word	0x200028a0
 800d4b8:	08015ba4 	.word	0x08015ba4
 800d4bc:	08015bb0 	.word	0x08015bb0
 800d4c0:	08015bbc 	.word	0x08015bbc
 800d4c4:	08015bc8 	.word	0x08015bc8
 800d4c8:	08015bd4 	.word	0x08015bd4
 800d4cc:	0036ee80 	.word	0x0036ee80
 800d4d0:	45e7b273 	.word	0x45e7b273
 800d4d4:	08015bd8 	.word	0x08015bd8
 800d4d8:	08015bec 	.word	0x08015bec
 800d4dc:	08015bfc 	.word	0x08015bfc

    case SOLENOID_CURRENTCHECK:
      if(eSolenoid.currcheckState == CURRENTCHECK_OFF)
 800d4e0:	4b26      	ldr	r3, [pc, #152]	; (800d57c <Task_Solenoid+0x388>)
 800d4e2:	785b      	ldrb	r3, [r3, #1]
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	d115      	bne.n	800d514 <Task_Solenoid+0x320>
      {
        if(msWait("CURRENTCHECK_START", 0, 10000) == true)
 800d4e8:	f242 7210 	movw	r2, #10000	; 0x2710
 800d4ec:	2100      	movs	r1, #0
 800d4ee:	4824      	ldr	r0, [pc, #144]	; (800d580 <Task_Solenoid+0x38c>)
 800d4f0:	f001 fb7a 	bl	800ebe8 <msWait>
 800d4f4:	4603      	mov	r3, r0
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d03a      	beq.n	800d570 <Task_Solenoid+0x37c>
        {
          coilPwmSet(eSolenoid.pwmDutyRatio);
 800d4fa:	4b20      	ldr	r3, [pc, #128]	; (800d57c <Task_Solenoid+0x388>)
 800d4fc:	789b      	ldrb	r3, [r3, #2]
 800d4fe:	4618      	mov	r0, r3
 800d500:	f7f3 fc06 	bl	8000d10 <__aeabi_ui2f>
 800d504:	4603      	mov	r3, r0
 800d506:	4618      	mov	r0, r3
 800d508:	f7ff fcd4 	bl	800ceb4 <coilPwmSet>
          eSolenoid.currcheckState = CURRENTCHECK_ON;
 800d50c:	4b1b      	ldr	r3, [pc, #108]	; (800d57c <Task_Solenoid+0x388>)
 800d50e:	2201      	movs	r2, #1
 800d510:	705a      	strb	r2, [r3, #1]
            coilPwmSet(0);
            eSolenoid.currcheckState  = CURRENTCHECK_OFF;
          }
        }
      }
      break;
 800d512:	e02d      	b.n	800d570 <Task_Solenoid+0x37c>
      else if(eSolenoid.currcheckState == CURRENTCHECK_ON)
 800d514:	4b19      	ldr	r3, [pc, #100]	; (800d57c <Task_Solenoid+0x388>)
 800d516:	785b      	ldrb	r3, [r3, #1]
 800d518:	2b01      	cmp	r3, #1
 800d51a:	d129      	bne.n	800d570 <Task_Solenoid+0x37c>
        if(msWait("CURRCHECK", 0, 500) == true)
 800d51c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800d520:	2100      	movs	r1, #0
 800d522:	4818      	ldr	r0, [pc, #96]	; (800d584 <Task_Solenoid+0x390>)
 800d524:	f001 fb60 	bl	800ebe8 <msWait>
 800d528:	4603      	mov	r3, r0
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d020      	beq.n	800d570 <Task_Solenoid+0x37c>
          if(eADC_Data.Iin > coilCurr(eButton[BUTTON_COIL].cnt, eSolenoid.unitCutoffCurr, eSolenoid.unitNumber, CURR_GAP) + 2)
 800d52e:	4b16      	ldr	r3, [pc, #88]	; (800d588 <Task_Solenoid+0x394>)
 800d530:	68dc      	ldr	r4, [r3, #12]
 800d532:	4b16      	ldr	r3, [pc, #88]	; (800d58c <Task_Solenoid+0x398>)
 800d534:	68d8      	ldr	r0, [r3, #12]
 800d536:	4b11      	ldr	r3, [pc, #68]	; (800d57c <Task_Solenoid+0x388>)
 800d538:	8899      	ldrh	r1, [r3, #4]
 800d53a:	4b10      	ldr	r3, [pc, #64]	; (800d57c <Task_Solenoid+0x388>)
 800d53c:	799a      	ldrb	r2, [r3, #6]
 800d53e:	2301      	movs	r3, #1
 800d540:	f7ff fd44 	bl	800cfcc <coilCurr>
 800d544:	4603      	mov	r3, r0
 800d546:	3302      	adds	r3, #2
 800d548:	429c      	cmp	r4, r3
 800d54a:	d903      	bls.n	800d554 <Task_Solenoid+0x360>
            eSolenoid.taskState = SOLENOID_START;
 800d54c:	4b0b      	ldr	r3, [pc, #44]	; (800d57c <Task_Solenoid+0x388>)
 800d54e:	2202      	movs	r2, #2
 800d550:	701a      	strb	r2, [r3, #0]
      break;
 800d552:	e00d      	b.n	800d570 <Task_Solenoid+0x37c>
            coilPwmSet(0);
 800d554:	f04f 0000 	mov.w	r0, #0
 800d558:	f7ff fcac 	bl	800ceb4 <coilPwmSet>
            eSolenoid.currcheckState  = CURRENTCHECK_OFF;
 800d55c:	4b07      	ldr	r3, [pc, #28]	; (800d57c <Task_Solenoid+0x388>)
 800d55e:	2200      	movs	r2, #0
 800d560:	705a      	strb	r2, [r3, #1]
      break;
 800d562:	e005      	b.n	800d570 <Task_Solenoid+0x37c>
    }
    //********************* Solenoid Task Code End *********************//

  }
 800d564:	bf00      	nop
 800d566:	e004      	b.n	800d572 <Task_Solenoid+0x37e>
      break;
 800d568:	bf00      	nop
 800d56a:	e002      	b.n	800d572 <Task_Solenoid+0x37e>
      break;
 800d56c:	bf00      	nop
 800d56e:	e000      	b.n	800d572 <Task_Solenoid+0x37e>
      break;
 800d570:	bf00      	nop
}
 800d572:	bf00      	nop
 800d574:	3714      	adds	r7, #20
 800d576:	46bd      	mov	sp, r7
 800d578:	bd90      	pop	{r4, r7, pc}
 800d57a:	bf00      	nop
 800d57c:	200028a0 	.word	0x200028a0
 800d580:	08015c10 	.word	0x08015c10
 800d584:	08015c24 	.word	0x08015c24
 800d588:	200020c0 	.word	0x200020c0
 800d58c:	200020f0 	.word	0x200020f0

0800d590 <eepromInit>:
uint16_t VirtAddVarTab[(NB_OF_VAR*4)]; //by skkim
uint16_t VarDataTab[(NB_OF_VAR*4)]; //by skkim


bool eepromInit(void)
{
 800d590:	b590      	push	{r4, r7, lr}
 800d592:	b085      	sub	sp, #20
 800d594:	af00      	add	r7, sp, #0
  bool ret = true;
 800d596:	2301      	movs	r3, #1
 800d598:	72fb      	strb	r3, [r7, #11]

  eepromCreatFirstVariables();
 800d59a:	f000 f82d 	bl	800d5f8 <eepromCreatFirstVariables>

  /* Unlock the Flash Program Erase controller */
  HAL_FLASH_Unlock();
 800d59e:	f7f6 f9df 	bl	8003960 <HAL_FLASH_Unlock>

  /* EEPROM Init */
  if( EE_Init() != EE_OK)
 800d5a2:	f003 fe81 	bl	80112a8 <EE_Init>
 800d5a6:	4603      	mov	r3, r0
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d001      	beq.n	800d5b0 <eepromInit+0x20>
  {
    Error_Handler();
 800d5ac:	f7f4 fae4 	bl	8001b78 <Error_Handler>
  }

  // First access check
  if(EE_CheckFirstAccess() == true)
 800d5b0:	f004 fa9e 	bl	8011af0 <EE_CheckFirstAccess>
 800d5b4:	4603      	mov	r3, r0
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d017      	beq.n	800d5ea <eepromInit+0x5a>
  {
    char inputchar[4] = "NON";
 800d5ba:	4b0e      	ldr	r3, [pc, #56]	; (800d5f4 <eepromInit+0x64>)
 800d5bc:	607b      	str	r3, [r7, #4]

    for(int i=0; i<var_num; i++)
 800d5be:	2300      	movs	r3, #0
 800d5c0:	60fb      	str	r3, [r7, #12]
 800d5c2:	e00f      	b.n	800d5e4 <eepromInit+0x54>
    {
      eepromWrite(CHAR, i, strlen(inputchar), inputchar);
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	b29c      	uxth	r4, r3
 800d5c8:	1d3b      	adds	r3, r7, #4
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	f7f2 fe06 	bl	80001dc <strlen>
 800d5d0:	4603      	mov	r3, r0
 800d5d2:	b2da      	uxtb	r2, r3
 800d5d4:	1d3b      	adds	r3, r7, #4
 800d5d6:	4621      	mov	r1, r4
 800d5d8:	2000      	movs	r0, #0
 800d5da:	f000 f85b 	bl	800d694 <eepromWrite>
    for(int i=0; i<var_num; i++)
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	3301      	adds	r3, #1
 800d5e2:	60fb      	str	r3, [r7, #12]
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	2b07      	cmp	r3, #7
 800d5e8:	ddec      	ble.n	800d5c4 <eepromInit+0x34>
    }
  }

  return ret;
 800d5ea:	7afb      	ldrb	r3, [r7, #11]
}
 800d5ec:	4618      	mov	r0, r3
 800d5ee:	3714      	adds	r7, #20
 800d5f0:	46bd      	mov	sp, r7
 800d5f2:	bd90      	pop	{r4, r7, pc}
 800d5f4:	004e4f4e 	.word	0x004e4f4e

0800d5f8 <eepromCreatFirstVariables>:

bool eepromCreatFirstVariables(void)
{
 800d5f8:	b480      	push	{r7}
 800d5fa:	b085      	sub	sp, #20
 800d5fc:	af00      	add	r7, sp, #0
  bool ret = true;
 800d5fe:	2301      	movs	r3, #1
 800d600:	70fb      	strb	r3, [r7, #3]

  uint16_t var, data;

  for(int i=0; i<NB_OF_VAR; i++)
 800d602:	2300      	movs	r3, #0
 800d604:	60bb      	str	r3, [r7, #8]
 800d606:	e037      	b.n	800d678 <eepromCreatFirstVariables+0x80>
  {
    for(int j=0; j<4; j++)
 800d608:	2300      	movs	r3, #0
 800d60a:	607b      	str	r3, [r7, #4]
 800d60c:	e02e      	b.n	800d66c <eepromCreatFirstVariables+0x74>
    {
      var = ((uint16_t)i << SHIFT_SIZE) | j;
 800d60e:	68bb      	ldr	r3, [r7, #8]
 800d610:	b29b      	uxth	r3, r3
 800d612:	021b      	lsls	r3, r3, #8
 800d614:	b21a      	sxth	r2, r3
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	b21b      	sxth	r3, r3
 800d61a:	4313      	orrs	r3, r2
 800d61c:	b21b      	sxth	r3, r3
 800d61e:	803b      	strh	r3, [r7, #0]

      if(j==0)
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	2b00      	cmp	r3, #0
 800d624:	d102      	bne.n	800d62c <eepromCreatFirstVariables+0x34>
        data = UINT8_T;
 800d626:	2302      	movs	r3, #2
 800d628:	81fb      	strh	r3, [r7, #14]
 800d62a:	e008      	b.n	800d63e <eepromCreatFirstVariables+0x46>
      else if(j==1)
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	2b01      	cmp	r3, #1
 800d630:	d102      	bne.n	800d638 <eepromCreatFirstVariables+0x40>
        data = 2;
 800d632:	2302      	movs	r3, #2
 800d634:	81fb      	strh	r3, [r7, #14]
 800d636:	e002      	b.n	800d63e <eepromCreatFirstVariables+0x46>
      else
        data = 0x0100;
 800d638:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d63c:	81fb      	strh	r3, [r7, #14]

      VirtAddVarTab[(i*3)+j]  = var;
 800d63e:	68ba      	ldr	r2, [r7, #8]
 800d640:	4613      	mov	r3, r2
 800d642:	005b      	lsls	r3, r3, #1
 800d644:	441a      	add	r2, r3
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	4413      	add	r3, r2
 800d64a:	4910      	ldr	r1, [pc, #64]	; (800d68c <eepromCreatFirstVariables+0x94>)
 800d64c:	883a      	ldrh	r2, [r7, #0]
 800d64e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
      VarDataTab[(i*3)+j]     = data;
 800d652:	68ba      	ldr	r2, [r7, #8]
 800d654:	4613      	mov	r3, r2
 800d656:	005b      	lsls	r3, r3, #1
 800d658:	441a      	add	r2, r3
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	4413      	add	r3, r2
 800d65e:	490c      	ldr	r1, [pc, #48]	; (800d690 <eepromCreatFirstVariables+0x98>)
 800d660:	89fa      	ldrh	r2, [r7, #14]
 800d662:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    for(int j=0; j<4; j++)
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	3301      	adds	r3, #1
 800d66a:	607b      	str	r3, [r7, #4]
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	2b03      	cmp	r3, #3
 800d670:	ddcd      	ble.n	800d60e <eepromCreatFirstVariables+0x16>
  for(int i=0; i<NB_OF_VAR; i++)
 800d672:	68bb      	ldr	r3, [r7, #8]
 800d674:	3301      	adds	r3, #1
 800d676:	60bb      	str	r3, [r7, #8]
 800d678:	68bb      	ldr	r3, [r7, #8]
 800d67a:	2b07      	cmp	r3, #7
 800d67c:	ddc4      	ble.n	800d608 <eepromCreatFirstVariables+0x10>
    }
  }

  return ret;
 800d67e:	78fb      	ldrb	r3, [r7, #3]
}
 800d680:	4618      	mov	r0, r3
 800d682:	3714      	adds	r7, #20
 800d684:	46bd      	mov	sp, r7
 800d686:	bc80      	pop	{r7}
 800d688:	4770      	bx	lr
 800d68a:	bf00      	nop
 800d68c:	200028b4 	.word	0x200028b4
 800d690:	200028f4 	.word	0x200028f4

0800d694 <eepromWrite>:
 * var      :  (eeprom_mid.h -> eeprom_var_e)
 * arrNum   :     ,   1
 * ...      :  (pointer)
 */
bool eepromWrite(uint8_t dataType, uint16_t var, uint8_t arrNum, ...)
{
 800d694:	b40c      	push	{r2, r3}
 800d696:	b580      	push	{r7, lr}
 800d698:	b084      	sub	sp, #16
 800d69a:	af00      	add	r7, sp, #0
 800d69c:	4603      	mov	r3, r0
 800d69e:	460a      	mov	r2, r1
 800d6a0:	71fb      	strb	r3, [r7, #7]
 800d6a2:	4613      	mov	r3, r2
 800d6a4:	80bb      	strh	r3, [r7, #4]
  bool ret = true;
 800d6a6:	2301      	movs	r3, #1
 800d6a8:	73fb      	strb	r3, [r7, #15]

  va_list ap;
  va_start (ap, arrNum);
 800d6aa:	f107 031c 	add.w	r3, r7, #28
 800d6ae:	60bb      	str	r3, [r7, #8]

  switch (dataType)
 800d6b0:	79fb      	ldrb	r3, [r7, #7]
 800d6b2:	2b07      	cmp	r3, #7
 800d6b4:	d862      	bhi.n	800d77c <eepromWrite+0xe8>
 800d6b6:	a201      	add	r2, pc, #4	; (adr r2, 800d6bc <eepromWrite+0x28>)
 800d6b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6bc:	0800d6dd 	.word	0x0800d6dd
 800d6c0:	0800d6f1 	.word	0x0800d6f1
 800d6c4:	0800d705 	.word	0x0800d705
 800d6c8:	0800d719 	.word	0x0800d719
 800d6cc:	0800d72d 	.word	0x0800d72d
 800d6d0:	0800d741 	.word	0x0800d741
 800d6d4:	0800d755 	.word	0x0800d755
 800d6d8:	0800d769 	.word	0x0800d769
  {
      case 0:   eepromWrite_char      (dataType, var, arrNum, va_arg(ap, char *));      break;
 800d6dc:	68bb      	ldr	r3, [r7, #8]
 800d6de:	1d1a      	adds	r2, r3, #4
 800d6e0:	60ba      	str	r2, [r7, #8]
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	7e3a      	ldrb	r2, [r7, #24]
 800d6e6:	88b9      	ldrh	r1, [r7, #4]
 800d6e8:	79f8      	ldrb	r0, [r7, #7]
 800d6ea:	f000 f857 	bl	800d79c <eepromWrite_char>
 800d6ee:	e04a      	b.n	800d786 <eepromWrite+0xf2>
      case 1:   eepromWrite_int8_t    (dataType, var, arrNum, va_arg(ap, int8_t *));    break;
 800d6f0:	68bb      	ldr	r3, [r7, #8]
 800d6f2:	1d1a      	adds	r2, r3, #4
 800d6f4:	60ba      	str	r2, [r7, #8]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	7e3a      	ldrb	r2, [r7, #24]
 800d6fa:	88b9      	ldrh	r1, [r7, #4]
 800d6fc:	79f8      	ldrb	r0, [r7, #7]
 800d6fe:	f000 f8c7 	bl	800d890 <eepromWrite_int8_t>
 800d702:	e040      	b.n	800d786 <eepromWrite+0xf2>
      case 2:   eepromWrite_uint8_t   (dataType, var, arrNum, va_arg(ap, uint8_t *));   break;
 800d704:	68bb      	ldr	r3, [r7, #8]
 800d706:	1d1a      	adds	r2, r3, #4
 800d708:	60ba      	str	r2, [r7, #8]
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	7e3a      	ldrb	r2, [r7, #24]
 800d70e:	88b9      	ldrh	r1, [r7, #4]
 800d710:	79f8      	ldrb	r0, [r7, #7]
 800d712:	f000 f93e 	bl	800d992 <eepromWrite_uint8_t>
 800d716:	e036      	b.n	800d786 <eepromWrite+0xf2>
      case 3:   eepromWrite_int16_t   (dataType, var, arrNum, va_arg(ap, int16_t *));   break;
 800d718:	68bb      	ldr	r3, [r7, #8]
 800d71a:	1d1a      	adds	r2, r3, #4
 800d71c:	60ba      	str	r2, [r7, #8]
 800d71e:	681b      	ldr	r3, [r3, #0]
 800d720:	7e3a      	ldrb	r2, [r7, #24]
 800d722:	88b9      	ldrh	r1, [r7, #4]
 800d724:	79f8      	ldrb	r0, [r7, #7]
 800d726:	f000 f9ae 	bl	800da86 <eepromWrite_int16_t>
 800d72a:	e02c      	b.n	800d786 <eepromWrite+0xf2>
      case 4:   eepromWrite_uint16_t  (dataType, var, arrNum, va_arg(ap, uint16_t *));  break;
 800d72c:	68bb      	ldr	r3, [r7, #8]
 800d72e:	1d1a      	adds	r2, r3, #4
 800d730:	60ba      	str	r2, [r7, #8]
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	7e3a      	ldrb	r2, [r7, #24]
 800d736:	88b9      	ldrh	r1, [r7, #4]
 800d738:	79f8      	ldrb	r0, [r7, #7]
 800d73a:	f000 f9f9 	bl	800db30 <eepromWrite_uint16_t>
 800d73e:	e022      	b.n	800d786 <eepromWrite+0xf2>
      case 5:   eepromWrite_int32_t   (dataType, var, arrNum, va_arg(ap, int32_t *));   break;
 800d740:	68bb      	ldr	r3, [r7, #8]
 800d742:	1d1a      	adds	r2, r3, #4
 800d744:	60ba      	str	r2, [r7, #8]
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	7e3a      	ldrb	r2, [r7, #24]
 800d74a:	88b9      	ldrh	r1, [r7, #4]
 800d74c:	79f8      	ldrb	r0, [r7, #7]
 800d74e:	f000 fa43 	bl	800dbd8 <eepromWrite_int32_t>
 800d752:	e018      	b.n	800d786 <eepromWrite+0xf2>
      case 6:   eepromWrite_uint32_t  (dataType, var, arrNum, va_arg(ap, uint32_t *));  break;
 800d754:	68bb      	ldr	r3, [r7, #8]
 800d756:	1d1a      	adds	r2, r3, #4
 800d758:	60ba      	str	r2, [r7, #8]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	7e3a      	ldrb	r2, [r7, #24]
 800d75e:	88b9      	ldrh	r1, [r7, #4]
 800d760:	79f8      	ldrb	r0, [r7, #7]
 800d762:	f000 faab 	bl	800dcbc <eepromWrite_uint32_t>
 800d766:	e00e      	b.n	800d786 <eepromWrite+0xf2>
      case 7:   eepromWrite_float     (dataType, var, arrNum, va_arg(ap, float *));     break;
 800d768:	68bb      	ldr	r3, [r7, #8]
 800d76a:	1d1a      	adds	r2, r3, #4
 800d76c:	60ba      	str	r2, [r7, #8]
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	7e3a      	ldrb	r2, [r7, #24]
 800d772:	88b9      	ldrh	r1, [r7, #4]
 800d774:	79f8      	ldrb	r0, [r7, #7]
 800d776:	f000 fb13 	bl	800dda0 <eepromWrite_float>
 800d77a:	e004      	b.n	800d786 <eepromWrite+0xf2>
      default:  uartPrintf(UART_CLI, "eepromWrite() Error");   break;
 800d77c:	4906      	ldr	r1, [pc, #24]	; (800d798 <eepromWrite+0x104>)
 800d77e:	2000      	movs	r0, #0
 800d780:	f002 f90a 	bl	800f998 <uartPrintf>
 800d784:	bf00      	nop
  }

  return ret;
 800d786:	7bfb      	ldrb	r3, [r7, #15]
}
 800d788:	4618      	mov	r0, r3
 800d78a:	3710      	adds	r7, #16
 800d78c:	46bd      	mov	sp, r7
 800d78e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d792:	b002      	add	sp, #8
 800d794:	4770      	bx	lr
 800d796:	bf00      	nop
 800d798:	08015c30 	.word	0x08015c30

0800d79c <eepromWrite_char>:

//////////////////////////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////////////////////////////
bool eepromWrite_char(uint8_t dataType, uint16_t var, uint8_t arrNum, char *data)
{
 800d79c:	b580      	push	{r7, lr}
 800d79e:	b086      	sub	sp, #24
 800d7a0:	af00      	add	r7, sp, #0
 800d7a2:	603b      	str	r3, [r7, #0]
 800d7a4:	4603      	mov	r3, r0
 800d7a6:	71fb      	strb	r3, [r7, #7]
 800d7a8:	460b      	mov	r3, r1
 800d7aa:	80bb      	strh	r3, [r7, #4]
 800d7ac:	4613      	mov	r3, r2
 800d7ae:	71bb      	strb	r3, [r7, #6]
  bool ret = true;
 800d7b0:	2301      	movs	r3, #1
 800d7b2:	73fb      	strb	r3, [r7, #15]
  uint16_t base_addr;
  uint16_t data_temp;

  if(arrNum == 0) return false;
 800d7b4:	79bb      	ldrb	r3, [r7, #6]
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d101      	bne.n	800d7be <eepromWrite_char+0x22>
 800d7ba:	2300      	movs	r3, #0
 800d7bc:	e064      	b.n	800d888 <eepromWrite_char+0xec>

  base_addr = ((uint16_t)var << SHIFT_SIZE);
 800d7be:	88bb      	ldrh	r3, [r7, #4]
 800d7c0:	021b      	lsls	r3, r3, #8
 800d7c2:	81bb      	strh	r3, [r7, #12]

  if((EE_WriteVariable(base_addr++, dataType)) != HAL_OK)
 800d7c4:	89bb      	ldrh	r3, [r7, #12]
 800d7c6:	1c5a      	adds	r2, r3, #1
 800d7c8:	81ba      	strh	r2, [r7, #12]
 800d7ca:	79fa      	ldrb	r2, [r7, #7]
 800d7cc:	b292      	uxth	r2, r2
 800d7ce:	4611      	mov	r1, r2
 800d7d0:	4618      	mov	r0, r3
 800d7d2:	f003 ffb7 	bl	8011744 <EE_WriteVariable>
 800d7d6:	4603      	mov	r3, r0
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d001      	beq.n	800d7e0 <eepromWrite_char+0x44>
  {
    Error_Handler();
 800d7dc:	f7f4 f9cc 	bl	8001b78 <Error_Handler>
  }

  if((EE_WriteVariable(base_addr++, arrNum)) != HAL_OK)
 800d7e0:	89bb      	ldrh	r3, [r7, #12]
 800d7e2:	1c5a      	adds	r2, r3, #1
 800d7e4:	81ba      	strh	r2, [r7, #12]
 800d7e6:	79ba      	ldrb	r2, [r7, #6]
 800d7e8:	b292      	uxth	r2, r2
 800d7ea:	4611      	mov	r1, r2
 800d7ec:	4618      	mov	r0, r3
 800d7ee:	f003 ffa9 	bl	8011744 <EE_WriteVariable>
 800d7f2:	4603      	mov	r3, r0
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d001      	beq.n	800d7fc <eepromWrite_char+0x60>
  {
    Error_Handler();
 800d7f8:	f7f4 f9be 	bl	8001b78 <Error_Handler>
  }

  for(int i=0; i<arrNum; i++)
 800d7fc:	2300      	movs	r3, #0
 800d7fe:	613b      	str	r3, [r7, #16]
 800d800:	e03d      	b.n	800d87e <eepromWrite_char+0xe2>
  {
    if(i%2 == 0)
 800d802:	693b      	ldr	r3, [r7, #16]
 800d804:	f003 0301 	and.w	r3, r3, #1
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d106      	bne.n	800d81a <eepromWrite_char+0x7e>
      data_temp = ((uint16_t)data[i] << 8) & 0xff00;
 800d80c:	693b      	ldr	r3, [r7, #16]
 800d80e:	683a      	ldr	r2, [r7, #0]
 800d810:	4413      	add	r3, r2
 800d812:	781b      	ldrb	r3, [r3, #0]
 800d814:	021b      	lsls	r3, r3, #8
 800d816:	82fb      	strh	r3, [r7, #22]
 800d818:	e00f      	b.n	800d83a <eepromWrite_char+0x9e>
    else if(i%2 == 1)
 800d81a:	693b      	ldr	r3, [r7, #16]
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	f003 0301 	and.w	r3, r3, #1
 800d822:	bfb8      	it	lt
 800d824:	425b      	neglt	r3, r3
 800d826:	2b01      	cmp	r3, #1
 800d828:	d107      	bne.n	800d83a <eepromWrite_char+0x9e>
      data_temp |= ((uint16_t)data[i] << 0) & 0x00ff;
 800d82a:	693b      	ldr	r3, [r7, #16]
 800d82c:	683a      	ldr	r2, [r7, #0]
 800d82e:	4413      	add	r3, r2
 800d830:	781b      	ldrb	r3, [r3, #0]
 800d832:	b29a      	uxth	r2, r3
 800d834:	8afb      	ldrh	r3, [r7, #22]
 800d836:	4313      	orrs	r3, r2
 800d838:	82fb      	strh	r3, [r7, #22]

    if(i%2 == 1 || i == (arrNum-1))
 800d83a:	693b      	ldr	r3, [r7, #16]
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	f003 0301 	and.w	r3, r3, #1
 800d842:	bfb8      	it	lt
 800d844:	425b      	neglt	r3, r3
 800d846:	2b01      	cmp	r3, #1
 800d848:	d004      	beq.n	800d854 <eepromWrite_char+0xb8>
 800d84a:	79bb      	ldrb	r3, [r7, #6]
 800d84c:	3b01      	subs	r3, #1
 800d84e:	693a      	ldr	r2, [r7, #16]
 800d850:	429a      	cmp	r2, r3
 800d852:	d111      	bne.n	800d878 <eepromWrite_char+0xdc>
    {
      if((EE_WriteVariable(base_addr+(i/2), data_temp)) != HAL_OK)
 800d854:	693b      	ldr	r3, [r7, #16]
 800d856:	0fda      	lsrs	r2, r3, #31
 800d858:	4413      	add	r3, r2
 800d85a:	105b      	asrs	r3, r3, #1
 800d85c:	b29a      	uxth	r2, r3
 800d85e:	89bb      	ldrh	r3, [r7, #12]
 800d860:	4413      	add	r3, r2
 800d862:	b29b      	uxth	r3, r3
 800d864:	8afa      	ldrh	r2, [r7, #22]
 800d866:	4611      	mov	r1, r2
 800d868:	4618      	mov	r0, r3
 800d86a:	f003 ff6b 	bl	8011744 <EE_WriteVariable>
 800d86e:	4603      	mov	r3, r0
 800d870:	2b00      	cmp	r3, #0
 800d872:	d001      	beq.n	800d878 <eepromWrite_char+0xdc>
      {
        Error_Handler();
 800d874:	f7f4 f980 	bl	8001b78 <Error_Handler>
  for(int i=0; i<arrNum; i++)
 800d878:	693b      	ldr	r3, [r7, #16]
 800d87a:	3301      	adds	r3, #1
 800d87c:	613b      	str	r3, [r7, #16]
 800d87e:	79bb      	ldrb	r3, [r7, #6]
 800d880:	693a      	ldr	r2, [r7, #16]
 800d882:	429a      	cmp	r2, r3
 800d884:	dbbd      	blt.n	800d802 <eepromWrite_char+0x66>
      }
    }
  }

  return ret;
 800d886:	7bfb      	ldrb	r3, [r7, #15]
}
 800d888:	4618      	mov	r0, r3
 800d88a:	3718      	adds	r7, #24
 800d88c:	46bd      	mov	sp, r7
 800d88e:	bd80      	pop	{r7, pc}

0800d890 <eepromWrite_int8_t>:

bool eepromWrite_int8_t(uint8_t dataType, uint16_t var, uint8_t arrNum, int8_t *data)
{
 800d890:	b580      	push	{r7, lr}
 800d892:	b086      	sub	sp, #24
 800d894:	af00      	add	r7, sp, #0
 800d896:	603b      	str	r3, [r7, #0]
 800d898:	4603      	mov	r3, r0
 800d89a:	71fb      	strb	r3, [r7, #7]
 800d89c:	460b      	mov	r3, r1
 800d89e:	80bb      	strh	r3, [r7, #4]
 800d8a0:	4613      	mov	r3, r2
 800d8a2:	71bb      	strb	r3, [r7, #6]
  bool ret = true;
 800d8a4:	2301      	movs	r3, #1
 800d8a6:	73fb      	strb	r3, [r7, #15]
  uint16_t base_addr;
  uint16_t data_temp;

  if(arrNum == 0) return false;
 800d8a8:	79bb      	ldrb	r3, [r7, #6]
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d101      	bne.n	800d8b2 <eepromWrite_int8_t+0x22>
 800d8ae:	2300      	movs	r3, #0
 800d8b0:	e06b      	b.n	800d98a <eepromWrite_int8_t+0xfa>

  base_addr = ((uint16_t)var << SHIFT_SIZE);
 800d8b2:	88bb      	ldrh	r3, [r7, #4]
 800d8b4:	021b      	lsls	r3, r3, #8
 800d8b6:	81bb      	strh	r3, [r7, #12]

  if((EE_WriteVariable(base_addr++, dataType)) != HAL_OK)
 800d8b8:	89bb      	ldrh	r3, [r7, #12]
 800d8ba:	1c5a      	adds	r2, r3, #1
 800d8bc:	81ba      	strh	r2, [r7, #12]
 800d8be:	79fa      	ldrb	r2, [r7, #7]
 800d8c0:	b292      	uxth	r2, r2
 800d8c2:	4611      	mov	r1, r2
 800d8c4:	4618      	mov	r0, r3
 800d8c6:	f003 ff3d 	bl	8011744 <EE_WriteVariable>
 800d8ca:	4603      	mov	r3, r0
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d001      	beq.n	800d8d4 <eepromWrite_int8_t+0x44>
  {
    Error_Handler();
 800d8d0:	f7f4 f952 	bl	8001b78 <Error_Handler>
  }

  if((EE_WriteVariable(base_addr++, arrNum)) != HAL_OK)
 800d8d4:	89bb      	ldrh	r3, [r7, #12]
 800d8d6:	1c5a      	adds	r2, r3, #1
 800d8d8:	81ba      	strh	r2, [r7, #12]
 800d8da:	79ba      	ldrb	r2, [r7, #6]
 800d8dc:	b292      	uxth	r2, r2
 800d8de:	4611      	mov	r1, r2
 800d8e0:	4618      	mov	r0, r3
 800d8e2:	f003 ff2f 	bl	8011744 <EE_WriteVariable>
 800d8e6:	4603      	mov	r3, r0
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d001      	beq.n	800d8f0 <eepromWrite_int8_t+0x60>
  {
    Error_Handler();
 800d8ec:	f7f4 f944 	bl	8001b78 <Error_Handler>
  }

  for(int i=0; i<arrNum; i++)
 800d8f0:	2300      	movs	r3, #0
 800d8f2:	613b      	str	r3, [r7, #16]
 800d8f4:	e044      	b.n	800d980 <eepromWrite_int8_t+0xf0>
  {
    if(i%2 == 0)
 800d8f6:	693b      	ldr	r3, [r7, #16]
 800d8f8:	f003 0301 	and.w	r3, r3, #1
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d108      	bne.n	800d912 <eepromWrite_int8_t+0x82>
      data_temp = ((uint16_t)data[i] << 8) & 0xff00;
 800d900:	693b      	ldr	r3, [r7, #16]
 800d902:	683a      	ldr	r2, [r7, #0]
 800d904:	4413      	add	r3, r2
 800d906:	f993 3000 	ldrsb.w	r3, [r3]
 800d90a:	b29b      	uxth	r3, r3
 800d90c:	021b      	lsls	r3, r3, #8
 800d90e:	82fb      	strh	r3, [r7, #22]
 800d910:	e014      	b.n	800d93c <eepromWrite_int8_t+0xac>
    else if(i%2 == 1)
 800d912:	693b      	ldr	r3, [r7, #16]
 800d914:	2b00      	cmp	r3, #0
 800d916:	f003 0301 	and.w	r3, r3, #1
 800d91a:	bfb8      	it	lt
 800d91c:	425b      	neglt	r3, r3
 800d91e:	2b01      	cmp	r3, #1
 800d920:	d10c      	bne.n	800d93c <eepromWrite_int8_t+0xac>
      data_temp |= ((uint16_t)data[i] << 0) & 0x00ff;
 800d922:	693b      	ldr	r3, [r7, #16]
 800d924:	683a      	ldr	r2, [r7, #0]
 800d926:	4413      	add	r3, r2
 800d928:	f993 3000 	ldrsb.w	r3, [r3]
 800d92c:	b21b      	sxth	r3, r3
 800d92e:	b2db      	uxtb	r3, r3
 800d930:	b21a      	sxth	r2, r3
 800d932:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800d936:	4313      	orrs	r3, r2
 800d938:	b21b      	sxth	r3, r3
 800d93a:	82fb      	strh	r3, [r7, #22]

    if(i%2 == 1 || i == (arrNum-1))
 800d93c:	693b      	ldr	r3, [r7, #16]
 800d93e:	2b00      	cmp	r3, #0
 800d940:	f003 0301 	and.w	r3, r3, #1
 800d944:	bfb8      	it	lt
 800d946:	425b      	neglt	r3, r3
 800d948:	2b01      	cmp	r3, #1
 800d94a:	d004      	beq.n	800d956 <eepromWrite_int8_t+0xc6>
 800d94c:	79bb      	ldrb	r3, [r7, #6]
 800d94e:	3b01      	subs	r3, #1
 800d950:	693a      	ldr	r2, [r7, #16]
 800d952:	429a      	cmp	r2, r3
 800d954:	d111      	bne.n	800d97a <eepromWrite_int8_t+0xea>
    {
      if((EE_WriteVariable(base_addr+(i/2), data_temp)) != HAL_OK)
 800d956:	693b      	ldr	r3, [r7, #16]
 800d958:	0fda      	lsrs	r2, r3, #31
 800d95a:	4413      	add	r3, r2
 800d95c:	105b      	asrs	r3, r3, #1
 800d95e:	b29a      	uxth	r2, r3
 800d960:	89bb      	ldrh	r3, [r7, #12]
 800d962:	4413      	add	r3, r2
 800d964:	b29b      	uxth	r3, r3
 800d966:	8afa      	ldrh	r2, [r7, #22]
 800d968:	4611      	mov	r1, r2
 800d96a:	4618      	mov	r0, r3
 800d96c:	f003 feea 	bl	8011744 <EE_WriteVariable>
 800d970:	4603      	mov	r3, r0
 800d972:	2b00      	cmp	r3, #0
 800d974:	d001      	beq.n	800d97a <eepromWrite_int8_t+0xea>
      {
        Error_Handler();
 800d976:	f7f4 f8ff 	bl	8001b78 <Error_Handler>
  for(int i=0; i<arrNum; i++)
 800d97a:	693b      	ldr	r3, [r7, #16]
 800d97c:	3301      	adds	r3, #1
 800d97e:	613b      	str	r3, [r7, #16]
 800d980:	79bb      	ldrb	r3, [r7, #6]
 800d982:	693a      	ldr	r2, [r7, #16]
 800d984:	429a      	cmp	r2, r3
 800d986:	dbb6      	blt.n	800d8f6 <eepromWrite_int8_t+0x66>
      }
    }
  }

  return ret;
 800d988:	7bfb      	ldrb	r3, [r7, #15]
}
 800d98a:	4618      	mov	r0, r3
 800d98c:	3718      	adds	r7, #24
 800d98e:	46bd      	mov	sp, r7
 800d990:	bd80      	pop	{r7, pc}

0800d992 <eepromWrite_uint8_t>:

bool eepromWrite_uint8_t(uint8_t dataType, uint16_t var, uint8_t arrNum, uint8_t *data)
{
 800d992:	b580      	push	{r7, lr}
 800d994:	b086      	sub	sp, #24
 800d996:	af00      	add	r7, sp, #0
 800d998:	603b      	str	r3, [r7, #0]
 800d99a:	4603      	mov	r3, r0
 800d99c:	71fb      	strb	r3, [r7, #7]
 800d99e:	460b      	mov	r3, r1
 800d9a0:	80bb      	strh	r3, [r7, #4]
 800d9a2:	4613      	mov	r3, r2
 800d9a4:	71bb      	strb	r3, [r7, #6]
  bool ret = true;
 800d9a6:	2301      	movs	r3, #1
 800d9a8:	73fb      	strb	r3, [r7, #15]
  uint16_t base_addr;
  uint16_t data_temp;

  if(arrNum == 0) return false;
 800d9aa:	79bb      	ldrb	r3, [r7, #6]
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d101      	bne.n	800d9b4 <eepromWrite_uint8_t+0x22>
 800d9b0:	2300      	movs	r3, #0
 800d9b2:	e064      	b.n	800da7e <eepromWrite_uint8_t+0xec>

  base_addr = ((uint16_t)var << SHIFT_SIZE);
 800d9b4:	88bb      	ldrh	r3, [r7, #4]
 800d9b6:	021b      	lsls	r3, r3, #8
 800d9b8:	81bb      	strh	r3, [r7, #12]

  if((EE_WriteVariable(base_addr++, dataType)) != HAL_OK)
 800d9ba:	89bb      	ldrh	r3, [r7, #12]
 800d9bc:	1c5a      	adds	r2, r3, #1
 800d9be:	81ba      	strh	r2, [r7, #12]
 800d9c0:	79fa      	ldrb	r2, [r7, #7]
 800d9c2:	b292      	uxth	r2, r2
 800d9c4:	4611      	mov	r1, r2
 800d9c6:	4618      	mov	r0, r3
 800d9c8:	f003 febc 	bl	8011744 <EE_WriteVariable>
 800d9cc:	4603      	mov	r3, r0
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d001      	beq.n	800d9d6 <eepromWrite_uint8_t+0x44>
  {
    Error_Handler();
 800d9d2:	f7f4 f8d1 	bl	8001b78 <Error_Handler>
  }

  if((EE_WriteVariable(base_addr++, arrNum)) != HAL_OK)
 800d9d6:	89bb      	ldrh	r3, [r7, #12]
 800d9d8:	1c5a      	adds	r2, r3, #1
 800d9da:	81ba      	strh	r2, [r7, #12]
 800d9dc:	79ba      	ldrb	r2, [r7, #6]
 800d9de:	b292      	uxth	r2, r2
 800d9e0:	4611      	mov	r1, r2
 800d9e2:	4618      	mov	r0, r3
 800d9e4:	f003 feae 	bl	8011744 <EE_WriteVariable>
 800d9e8:	4603      	mov	r3, r0
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d001      	beq.n	800d9f2 <eepromWrite_uint8_t+0x60>
  {
    Error_Handler();
 800d9ee:	f7f4 f8c3 	bl	8001b78 <Error_Handler>
  }

  for(int i=0; i<arrNum; i++)
 800d9f2:	2300      	movs	r3, #0
 800d9f4:	613b      	str	r3, [r7, #16]
 800d9f6:	e03d      	b.n	800da74 <eepromWrite_uint8_t+0xe2>
  {
    if(i%2 == 0)
 800d9f8:	693b      	ldr	r3, [r7, #16]
 800d9fa:	f003 0301 	and.w	r3, r3, #1
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d106      	bne.n	800da10 <eepromWrite_uint8_t+0x7e>
      data_temp = ((uint16_t)data[i] << 8) & 0xff00;
 800da02:	693b      	ldr	r3, [r7, #16]
 800da04:	683a      	ldr	r2, [r7, #0]
 800da06:	4413      	add	r3, r2
 800da08:	781b      	ldrb	r3, [r3, #0]
 800da0a:	021b      	lsls	r3, r3, #8
 800da0c:	82fb      	strh	r3, [r7, #22]
 800da0e:	e00f      	b.n	800da30 <eepromWrite_uint8_t+0x9e>
    else if(i%2 == 1)
 800da10:	693b      	ldr	r3, [r7, #16]
 800da12:	2b00      	cmp	r3, #0
 800da14:	f003 0301 	and.w	r3, r3, #1
 800da18:	bfb8      	it	lt
 800da1a:	425b      	neglt	r3, r3
 800da1c:	2b01      	cmp	r3, #1
 800da1e:	d107      	bne.n	800da30 <eepromWrite_uint8_t+0x9e>
      data_temp |= ((uint16_t)data[i] << 0) & 0x00ff;
 800da20:	693b      	ldr	r3, [r7, #16]
 800da22:	683a      	ldr	r2, [r7, #0]
 800da24:	4413      	add	r3, r2
 800da26:	781b      	ldrb	r3, [r3, #0]
 800da28:	b29a      	uxth	r2, r3
 800da2a:	8afb      	ldrh	r3, [r7, #22]
 800da2c:	4313      	orrs	r3, r2
 800da2e:	82fb      	strh	r3, [r7, #22]

    if(i%2 == 1 || i == (arrNum-1))
 800da30:	693b      	ldr	r3, [r7, #16]
 800da32:	2b00      	cmp	r3, #0
 800da34:	f003 0301 	and.w	r3, r3, #1
 800da38:	bfb8      	it	lt
 800da3a:	425b      	neglt	r3, r3
 800da3c:	2b01      	cmp	r3, #1
 800da3e:	d004      	beq.n	800da4a <eepromWrite_uint8_t+0xb8>
 800da40:	79bb      	ldrb	r3, [r7, #6]
 800da42:	3b01      	subs	r3, #1
 800da44:	693a      	ldr	r2, [r7, #16]
 800da46:	429a      	cmp	r2, r3
 800da48:	d111      	bne.n	800da6e <eepromWrite_uint8_t+0xdc>
    {
      if((EE_WriteVariable(base_addr+(i/2), data_temp)) != HAL_OK)
 800da4a:	693b      	ldr	r3, [r7, #16]
 800da4c:	0fda      	lsrs	r2, r3, #31
 800da4e:	4413      	add	r3, r2
 800da50:	105b      	asrs	r3, r3, #1
 800da52:	b29a      	uxth	r2, r3
 800da54:	89bb      	ldrh	r3, [r7, #12]
 800da56:	4413      	add	r3, r2
 800da58:	b29b      	uxth	r3, r3
 800da5a:	8afa      	ldrh	r2, [r7, #22]
 800da5c:	4611      	mov	r1, r2
 800da5e:	4618      	mov	r0, r3
 800da60:	f003 fe70 	bl	8011744 <EE_WriteVariable>
 800da64:	4603      	mov	r3, r0
 800da66:	2b00      	cmp	r3, #0
 800da68:	d001      	beq.n	800da6e <eepromWrite_uint8_t+0xdc>
      {
        Error_Handler();
 800da6a:	f7f4 f885 	bl	8001b78 <Error_Handler>
  for(int i=0; i<arrNum; i++)
 800da6e:	693b      	ldr	r3, [r7, #16]
 800da70:	3301      	adds	r3, #1
 800da72:	613b      	str	r3, [r7, #16]
 800da74:	79bb      	ldrb	r3, [r7, #6]
 800da76:	693a      	ldr	r2, [r7, #16]
 800da78:	429a      	cmp	r2, r3
 800da7a:	dbbd      	blt.n	800d9f8 <eepromWrite_uint8_t+0x66>
      }
    }
  }

  return ret;
 800da7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800da7e:	4618      	mov	r0, r3
 800da80:	3718      	adds	r7, #24
 800da82:	46bd      	mov	sp, r7
 800da84:	bd80      	pop	{r7, pc}

0800da86 <eepromWrite_int16_t>:

bool eepromWrite_int16_t(uint8_t dataType, uint16_t var, uint8_t arrNum, int16_t *data)
{
 800da86:	b580      	push	{r7, lr}
 800da88:	b086      	sub	sp, #24
 800da8a:	af00      	add	r7, sp, #0
 800da8c:	603b      	str	r3, [r7, #0]
 800da8e:	4603      	mov	r3, r0
 800da90:	71fb      	strb	r3, [r7, #7]
 800da92:	460b      	mov	r3, r1
 800da94:	80bb      	strh	r3, [r7, #4]
 800da96:	4613      	mov	r3, r2
 800da98:	71bb      	strb	r3, [r7, #6]
  bool ret = true;
 800da9a:	2301      	movs	r3, #1
 800da9c:	74fb      	strb	r3, [r7, #19]
  uint16_t base_addr;
  uint16_t data_temp;

  if(arrNum == 0) return false;
 800da9e:	79bb      	ldrb	r3, [r7, #6]
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	d101      	bne.n	800daa8 <eepromWrite_int16_t+0x22>
 800daa4:	2300      	movs	r3, #0
 800daa6:	e03f      	b.n	800db28 <eepromWrite_int16_t+0xa2>

  base_addr = ((uint16_t)var << SHIFT_SIZE);
 800daa8:	88bb      	ldrh	r3, [r7, #4]
 800daaa:	021b      	lsls	r3, r3, #8
 800daac:	823b      	strh	r3, [r7, #16]

  if((EE_WriteVariable(base_addr++, dataType)) != HAL_OK)
 800daae:	8a3b      	ldrh	r3, [r7, #16]
 800dab0:	1c5a      	adds	r2, r3, #1
 800dab2:	823a      	strh	r2, [r7, #16]
 800dab4:	79fa      	ldrb	r2, [r7, #7]
 800dab6:	b292      	uxth	r2, r2
 800dab8:	4611      	mov	r1, r2
 800daba:	4618      	mov	r0, r3
 800dabc:	f003 fe42 	bl	8011744 <EE_WriteVariable>
 800dac0:	4603      	mov	r3, r0
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d001      	beq.n	800daca <eepromWrite_int16_t+0x44>
  {
    Error_Handler();
 800dac6:	f7f4 f857 	bl	8001b78 <Error_Handler>
  }

  if((EE_WriteVariable(base_addr++, arrNum)) != HAL_OK)
 800daca:	8a3b      	ldrh	r3, [r7, #16]
 800dacc:	1c5a      	adds	r2, r3, #1
 800dace:	823a      	strh	r2, [r7, #16]
 800dad0:	79ba      	ldrb	r2, [r7, #6]
 800dad2:	b292      	uxth	r2, r2
 800dad4:	4611      	mov	r1, r2
 800dad6:	4618      	mov	r0, r3
 800dad8:	f003 fe34 	bl	8011744 <EE_WriteVariable>
 800dadc:	4603      	mov	r3, r0
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d001      	beq.n	800dae6 <eepromWrite_int16_t+0x60>
  {
    Error_Handler();
 800dae2:	f7f4 f849 	bl	8001b78 <Error_Handler>
  }

  for(int i=0; i<arrNum; i++)
 800dae6:	2300      	movs	r3, #0
 800dae8:	617b      	str	r3, [r7, #20]
 800daea:	e018      	b.n	800db1e <eepromWrite_int16_t+0x98>
  {
    data_temp = (uint16_t)data[i];
 800daec:	697b      	ldr	r3, [r7, #20]
 800daee:	005b      	lsls	r3, r3, #1
 800daf0:	683a      	ldr	r2, [r7, #0]
 800daf2:	4413      	add	r3, r2
 800daf4:	f9b3 3000 	ldrsh.w	r3, [r3]
 800daf8:	81fb      	strh	r3, [r7, #14]

    if((EE_WriteVariable(base_addr+i, data_temp)) != HAL_OK)
 800dafa:	697b      	ldr	r3, [r7, #20]
 800dafc:	b29a      	uxth	r2, r3
 800dafe:	8a3b      	ldrh	r3, [r7, #16]
 800db00:	4413      	add	r3, r2
 800db02:	b29b      	uxth	r3, r3
 800db04:	89fa      	ldrh	r2, [r7, #14]
 800db06:	4611      	mov	r1, r2
 800db08:	4618      	mov	r0, r3
 800db0a:	f003 fe1b 	bl	8011744 <EE_WriteVariable>
 800db0e:	4603      	mov	r3, r0
 800db10:	2b00      	cmp	r3, #0
 800db12:	d001      	beq.n	800db18 <eepromWrite_int16_t+0x92>
    {
      Error_Handler();
 800db14:	f7f4 f830 	bl	8001b78 <Error_Handler>
  for(int i=0; i<arrNum; i++)
 800db18:	697b      	ldr	r3, [r7, #20]
 800db1a:	3301      	adds	r3, #1
 800db1c:	617b      	str	r3, [r7, #20]
 800db1e:	79bb      	ldrb	r3, [r7, #6]
 800db20:	697a      	ldr	r2, [r7, #20]
 800db22:	429a      	cmp	r2, r3
 800db24:	dbe2      	blt.n	800daec <eepromWrite_int16_t+0x66>
    }
  }

  return ret;
 800db26:	7cfb      	ldrb	r3, [r7, #19]
}
 800db28:	4618      	mov	r0, r3
 800db2a:	3718      	adds	r7, #24
 800db2c:	46bd      	mov	sp, r7
 800db2e:	bd80      	pop	{r7, pc}

0800db30 <eepromWrite_uint16_t>:

bool eepromWrite_uint16_t(uint8_t dataType, uint16_t var, uint8_t arrNum, uint16_t *data)
{
 800db30:	b580      	push	{r7, lr}
 800db32:	b086      	sub	sp, #24
 800db34:	af00      	add	r7, sp, #0
 800db36:	603b      	str	r3, [r7, #0]
 800db38:	4603      	mov	r3, r0
 800db3a:	71fb      	strb	r3, [r7, #7]
 800db3c:	460b      	mov	r3, r1
 800db3e:	80bb      	strh	r3, [r7, #4]
 800db40:	4613      	mov	r3, r2
 800db42:	71bb      	strb	r3, [r7, #6]
  bool ret = true;
 800db44:	2301      	movs	r3, #1
 800db46:	74fb      	strb	r3, [r7, #19]
  uint16_t base_addr;
  uint16_t data_temp;

  if(arrNum == 0) return false;
 800db48:	79bb      	ldrb	r3, [r7, #6]
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d101      	bne.n	800db52 <eepromWrite_uint16_t+0x22>
 800db4e:	2300      	movs	r3, #0
 800db50:	e03e      	b.n	800dbd0 <eepromWrite_uint16_t+0xa0>

  base_addr = ((uint16_t)var << SHIFT_SIZE);
 800db52:	88bb      	ldrh	r3, [r7, #4]
 800db54:	021b      	lsls	r3, r3, #8
 800db56:	823b      	strh	r3, [r7, #16]

  if((EE_WriteVariable(base_addr++, dataType)) != HAL_OK)
 800db58:	8a3b      	ldrh	r3, [r7, #16]
 800db5a:	1c5a      	adds	r2, r3, #1
 800db5c:	823a      	strh	r2, [r7, #16]
 800db5e:	79fa      	ldrb	r2, [r7, #7]
 800db60:	b292      	uxth	r2, r2
 800db62:	4611      	mov	r1, r2
 800db64:	4618      	mov	r0, r3
 800db66:	f003 fded 	bl	8011744 <EE_WriteVariable>
 800db6a:	4603      	mov	r3, r0
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d001      	beq.n	800db74 <eepromWrite_uint16_t+0x44>
  {
    Error_Handler();
 800db70:	f7f4 f802 	bl	8001b78 <Error_Handler>
  }

  if((EE_WriteVariable(base_addr++, arrNum)) != HAL_OK)
 800db74:	8a3b      	ldrh	r3, [r7, #16]
 800db76:	1c5a      	adds	r2, r3, #1
 800db78:	823a      	strh	r2, [r7, #16]
 800db7a:	79ba      	ldrb	r2, [r7, #6]
 800db7c:	b292      	uxth	r2, r2
 800db7e:	4611      	mov	r1, r2
 800db80:	4618      	mov	r0, r3
 800db82:	f003 fddf 	bl	8011744 <EE_WriteVariable>
 800db86:	4603      	mov	r3, r0
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d001      	beq.n	800db90 <eepromWrite_uint16_t+0x60>
  {
    Error_Handler();
 800db8c:	f7f3 fff4 	bl	8001b78 <Error_Handler>
  }

  for(int i=0; i<arrNum; i++)
 800db90:	2300      	movs	r3, #0
 800db92:	617b      	str	r3, [r7, #20]
 800db94:	e017      	b.n	800dbc6 <eepromWrite_uint16_t+0x96>
  {
    data_temp = (uint16_t)data[i];
 800db96:	697b      	ldr	r3, [r7, #20]
 800db98:	005b      	lsls	r3, r3, #1
 800db9a:	683a      	ldr	r2, [r7, #0]
 800db9c:	4413      	add	r3, r2
 800db9e:	881b      	ldrh	r3, [r3, #0]
 800dba0:	81fb      	strh	r3, [r7, #14]

    if((EE_WriteVariable(base_addr+i, data_temp)) != HAL_OK)
 800dba2:	697b      	ldr	r3, [r7, #20]
 800dba4:	b29a      	uxth	r2, r3
 800dba6:	8a3b      	ldrh	r3, [r7, #16]
 800dba8:	4413      	add	r3, r2
 800dbaa:	b29b      	uxth	r3, r3
 800dbac:	89fa      	ldrh	r2, [r7, #14]
 800dbae:	4611      	mov	r1, r2
 800dbb0:	4618      	mov	r0, r3
 800dbb2:	f003 fdc7 	bl	8011744 <EE_WriteVariable>
 800dbb6:	4603      	mov	r3, r0
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d001      	beq.n	800dbc0 <eepromWrite_uint16_t+0x90>
    {
      Error_Handler();
 800dbbc:	f7f3 ffdc 	bl	8001b78 <Error_Handler>
  for(int i=0; i<arrNum; i++)
 800dbc0:	697b      	ldr	r3, [r7, #20]
 800dbc2:	3301      	adds	r3, #1
 800dbc4:	617b      	str	r3, [r7, #20]
 800dbc6:	79bb      	ldrb	r3, [r7, #6]
 800dbc8:	697a      	ldr	r2, [r7, #20]
 800dbca:	429a      	cmp	r2, r3
 800dbcc:	dbe3      	blt.n	800db96 <eepromWrite_uint16_t+0x66>
    }
  }

  return ret;
 800dbce:	7cfb      	ldrb	r3, [r7, #19]
}
 800dbd0:	4618      	mov	r0, r3
 800dbd2:	3718      	adds	r7, #24
 800dbd4:	46bd      	mov	sp, r7
 800dbd6:	bd80      	pop	{r7, pc}

0800dbd8 <eepromWrite_int32_t>:

bool eepromWrite_int32_t(uint8_t dataType, uint16_t var, uint8_t arrNum, int32_t *data)
{
 800dbd8:	b580      	push	{r7, lr}
 800dbda:	b086      	sub	sp, #24
 800dbdc:	af00      	add	r7, sp, #0
 800dbde:	603b      	str	r3, [r7, #0]
 800dbe0:	4603      	mov	r3, r0
 800dbe2:	71fb      	strb	r3, [r7, #7]
 800dbe4:	460b      	mov	r3, r1
 800dbe6:	80bb      	strh	r3, [r7, #4]
 800dbe8:	4613      	mov	r3, r2
 800dbea:	71bb      	strb	r3, [r7, #6]
  bool ret = true;
 800dbec:	2301      	movs	r3, #1
 800dbee:	74fb      	strb	r3, [r7, #19]
  uint16_t base_addr;
  uint16_t data_temp[2];

  if(arrNum == 0) return false;
 800dbf0:	79bb      	ldrb	r3, [r7, #6]
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d101      	bne.n	800dbfa <eepromWrite_int32_t+0x22>
 800dbf6:	2300      	movs	r3, #0
 800dbf8:	e05c      	b.n	800dcb4 <eepromWrite_int32_t+0xdc>

  base_addr = ((uint16_t)var << SHIFT_SIZE);
 800dbfa:	88bb      	ldrh	r3, [r7, #4]
 800dbfc:	021b      	lsls	r3, r3, #8
 800dbfe:	823b      	strh	r3, [r7, #16]

  if((EE_WriteVariable(base_addr++, dataType)) != HAL_OK)
 800dc00:	8a3b      	ldrh	r3, [r7, #16]
 800dc02:	1c5a      	adds	r2, r3, #1
 800dc04:	823a      	strh	r2, [r7, #16]
 800dc06:	79fa      	ldrb	r2, [r7, #7]
 800dc08:	b292      	uxth	r2, r2
 800dc0a:	4611      	mov	r1, r2
 800dc0c:	4618      	mov	r0, r3
 800dc0e:	f003 fd99 	bl	8011744 <EE_WriteVariable>
 800dc12:	4603      	mov	r3, r0
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d001      	beq.n	800dc1c <eepromWrite_int32_t+0x44>
  {
    Error_Handler();
 800dc18:	f7f3 ffae 	bl	8001b78 <Error_Handler>
  }

  if((EE_WriteVariable(base_addr++, arrNum)) != HAL_OK)
 800dc1c:	8a3b      	ldrh	r3, [r7, #16]
 800dc1e:	1c5a      	adds	r2, r3, #1
 800dc20:	823a      	strh	r2, [r7, #16]
 800dc22:	79ba      	ldrb	r2, [r7, #6]
 800dc24:	b292      	uxth	r2, r2
 800dc26:	4611      	mov	r1, r2
 800dc28:	4618      	mov	r0, r3
 800dc2a:	f003 fd8b 	bl	8011744 <EE_WriteVariable>
 800dc2e:	4603      	mov	r3, r0
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d001      	beq.n	800dc38 <eepromWrite_int32_t+0x60>
  {
    Error_Handler();
 800dc34:	f7f3 ffa0 	bl	8001b78 <Error_Handler>
  }

  for(int i=0; i<arrNum; i++)
 800dc38:	2300      	movs	r3, #0
 800dc3a:	617b      	str	r3, [r7, #20]
 800dc3c:	e035      	b.n	800dcaa <eepromWrite_int32_t+0xd2>
  {
    data_temp[0] = (uint16_t)(((uint32_t)data[i] & 0xffff0000) >> 16);
 800dc3e:	697b      	ldr	r3, [r7, #20]
 800dc40:	009b      	lsls	r3, r3, #2
 800dc42:	683a      	ldr	r2, [r7, #0]
 800dc44:	4413      	add	r3, r2
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	0c1b      	lsrs	r3, r3, #16
 800dc4a:	b29b      	uxth	r3, r3
 800dc4c:	81bb      	strh	r3, [r7, #12]
    data_temp[1] = (uint16_t)(((uint32_t)data[i] & 0x0000ffff) >> 0);
 800dc4e:	697b      	ldr	r3, [r7, #20]
 800dc50:	009b      	lsls	r3, r3, #2
 800dc52:	683a      	ldr	r2, [r7, #0]
 800dc54:	4413      	add	r3, r2
 800dc56:	681b      	ldr	r3, [r3, #0]
 800dc58:	b29b      	uxth	r3, r3
 800dc5a:	81fb      	strh	r3, [r7, #14]

    if((EE_WriteVariable(base_addr+(i*2), data_temp[0])) != HAL_OK)
 800dc5c:	697b      	ldr	r3, [r7, #20]
 800dc5e:	b29b      	uxth	r3, r3
 800dc60:	005b      	lsls	r3, r3, #1
 800dc62:	b29a      	uxth	r2, r3
 800dc64:	8a3b      	ldrh	r3, [r7, #16]
 800dc66:	4413      	add	r3, r2
 800dc68:	b29b      	uxth	r3, r3
 800dc6a:	89ba      	ldrh	r2, [r7, #12]
 800dc6c:	4611      	mov	r1, r2
 800dc6e:	4618      	mov	r0, r3
 800dc70:	f003 fd68 	bl	8011744 <EE_WriteVariable>
 800dc74:	4603      	mov	r3, r0
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d001      	beq.n	800dc7e <eepromWrite_int32_t+0xa6>
    {
      Error_Handler();
 800dc7a:	f7f3 ff7d 	bl	8001b78 <Error_Handler>
    }

    if((EE_WriteVariable(base_addr+(i*2)+1, data_temp[1])) != HAL_OK)
 800dc7e:	697b      	ldr	r3, [r7, #20]
 800dc80:	b29b      	uxth	r3, r3
 800dc82:	005b      	lsls	r3, r3, #1
 800dc84:	b29a      	uxth	r2, r3
 800dc86:	8a3b      	ldrh	r3, [r7, #16]
 800dc88:	4413      	add	r3, r2
 800dc8a:	b29b      	uxth	r3, r3
 800dc8c:	3301      	adds	r3, #1
 800dc8e:	b29b      	uxth	r3, r3
 800dc90:	89fa      	ldrh	r2, [r7, #14]
 800dc92:	4611      	mov	r1, r2
 800dc94:	4618      	mov	r0, r3
 800dc96:	f003 fd55 	bl	8011744 <EE_WriteVariable>
 800dc9a:	4603      	mov	r3, r0
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d001      	beq.n	800dca4 <eepromWrite_int32_t+0xcc>
    {
      Error_Handler();
 800dca0:	f7f3 ff6a 	bl	8001b78 <Error_Handler>
  for(int i=0; i<arrNum; i++)
 800dca4:	697b      	ldr	r3, [r7, #20]
 800dca6:	3301      	adds	r3, #1
 800dca8:	617b      	str	r3, [r7, #20]
 800dcaa:	79bb      	ldrb	r3, [r7, #6]
 800dcac:	697a      	ldr	r2, [r7, #20]
 800dcae:	429a      	cmp	r2, r3
 800dcb0:	dbc5      	blt.n	800dc3e <eepromWrite_int32_t+0x66>
    }
  }

  return ret;
 800dcb2:	7cfb      	ldrb	r3, [r7, #19]
}
 800dcb4:	4618      	mov	r0, r3
 800dcb6:	3718      	adds	r7, #24
 800dcb8:	46bd      	mov	sp, r7
 800dcba:	bd80      	pop	{r7, pc}

0800dcbc <eepromWrite_uint32_t>:

bool eepromWrite_uint32_t(uint8_t dataType, uint16_t var, uint8_t arrNum, uint32_t *data)
{
 800dcbc:	b580      	push	{r7, lr}
 800dcbe:	b086      	sub	sp, #24
 800dcc0:	af00      	add	r7, sp, #0
 800dcc2:	603b      	str	r3, [r7, #0]
 800dcc4:	4603      	mov	r3, r0
 800dcc6:	71fb      	strb	r3, [r7, #7]
 800dcc8:	460b      	mov	r3, r1
 800dcca:	80bb      	strh	r3, [r7, #4]
 800dccc:	4613      	mov	r3, r2
 800dcce:	71bb      	strb	r3, [r7, #6]
  bool ret = true;
 800dcd0:	2301      	movs	r3, #1
 800dcd2:	74fb      	strb	r3, [r7, #19]
  uint16_t base_addr;
  uint16_t data_temp[2];

  if(arrNum == 0) return false;
 800dcd4:	79bb      	ldrb	r3, [r7, #6]
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d101      	bne.n	800dcde <eepromWrite_uint32_t+0x22>
 800dcda:	2300      	movs	r3, #0
 800dcdc:	e05c      	b.n	800dd98 <eepromWrite_uint32_t+0xdc>

  base_addr = ((uint16_t)var << SHIFT_SIZE);
 800dcde:	88bb      	ldrh	r3, [r7, #4]
 800dce0:	021b      	lsls	r3, r3, #8
 800dce2:	823b      	strh	r3, [r7, #16]

  if((EE_WriteVariable(base_addr++, dataType)) != HAL_OK)
 800dce4:	8a3b      	ldrh	r3, [r7, #16]
 800dce6:	1c5a      	adds	r2, r3, #1
 800dce8:	823a      	strh	r2, [r7, #16]
 800dcea:	79fa      	ldrb	r2, [r7, #7]
 800dcec:	b292      	uxth	r2, r2
 800dcee:	4611      	mov	r1, r2
 800dcf0:	4618      	mov	r0, r3
 800dcf2:	f003 fd27 	bl	8011744 <EE_WriteVariable>
 800dcf6:	4603      	mov	r3, r0
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	d001      	beq.n	800dd00 <eepromWrite_uint32_t+0x44>
  {
    Error_Handler();
 800dcfc:	f7f3 ff3c 	bl	8001b78 <Error_Handler>
  }

  if((EE_WriteVariable(base_addr++, arrNum)) != HAL_OK)
 800dd00:	8a3b      	ldrh	r3, [r7, #16]
 800dd02:	1c5a      	adds	r2, r3, #1
 800dd04:	823a      	strh	r2, [r7, #16]
 800dd06:	79ba      	ldrb	r2, [r7, #6]
 800dd08:	b292      	uxth	r2, r2
 800dd0a:	4611      	mov	r1, r2
 800dd0c:	4618      	mov	r0, r3
 800dd0e:	f003 fd19 	bl	8011744 <EE_WriteVariable>
 800dd12:	4603      	mov	r3, r0
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d001      	beq.n	800dd1c <eepromWrite_uint32_t+0x60>
  {
    Error_Handler();
 800dd18:	f7f3 ff2e 	bl	8001b78 <Error_Handler>
  }

  for(int i=0; i<arrNum; i++)
 800dd1c:	2300      	movs	r3, #0
 800dd1e:	617b      	str	r3, [r7, #20]
 800dd20:	e035      	b.n	800dd8e <eepromWrite_uint32_t+0xd2>
  {
    data_temp[0] = (uint16_t)(((uint32_t)data[i] & 0xffff0000) >> 16);
 800dd22:	697b      	ldr	r3, [r7, #20]
 800dd24:	009b      	lsls	r3, r3, #2
 800dd26:	683a      	ldr	r2, [r7, #0]
 800dd28:	4413      	add	r3, r2
 800dd2a:	681b      	ldr	r3, [r3, #0]
 800dd2c:	0c1b      	lsrs	r3, r3, #16
 800dd2e:	b29b      	uxth	r3, r3
 800dd30:	81bb      	strh	r3, [r7, #12]
    data_temp[1] = (uint16_t)(((uint32_t)data[i] & 0x0000ffff) >> 0);
 800dd32:	697b      	ldr	r3, [r7, #20]
 800dd34:	009b      	lsls	r3, r3, #2
 800dd36:	683a      	ldr	r2, [r7, #0]
 800dd38:	4413      	add	r3, r2
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	b29b      	uxth	r3, r3
 800dd3e:	81fb      	strh	r3, [r7, #14]

    if((EE_WriteVariable(base_addr+(i*2), data_temp[0])) != HAL_OK)
 800dd40:	697b      	ldr	r3, [r7, #20]
 800dd42:	b29b      	uxth	r3, r3
 800dd44:	005b      	lsls	r3, r3, #1
 800dd46:	b29a      	uxth	r2, r3
 800dd48:	8a3b      	ldrh	r3, [r7, #16]
 800dd4a:	4413      	add	r3, r2
 800dd4c:	b29b      	uxth	r3, r3
 800dd4e:	89ba      	ldrh	r2, [r7, #12]
 800dd50:	4611      	mov	r1, r2
 800dd52:	4618      	mov	r0, r3
 800dd54:	f003 fcf6 	bl	8011744 <EE_WriteVariable>
 800dd58:	4603      	mov	r3, r0
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d001      	beq.n	800dd62 <eepromWrite_uint32_t+0xa6>
    {
      Error_Handler();
 800dd5e:	f7f3 ff0b 	bl	8001b78 <Error_Handler>
    }

    if((EE_WriteVariable(base_addr+(i*2)+1, data_temp[1])) != HAL_OK)
 800dd62:	697b      	ldr	r3, [r7, #20]
 800dd64:	b29b      	uxth	r3, r3
 800dd66:	005b      	lsls	r3, r3, #1
 800dd68:	b29a      	uxth	r2, r3
 800dd6a:	8a3b      	ldrh	r3, [r7, #16]
 800dd6c:	4413      	add	r3, r2
 800dd6e:	b29b      	uxth	r3, r3
 800dd70:	3301      	adds	r3, #1
 800dd72:	b29b      	uxth	r3, r3
 800dd74:	89fa      	ldrh	r2, [r7, #14]
 800dd76:	4611      	mov	r1, r2
 800dd78:	4618      	mov	r0, r3
 800dd7a:	f003 fce3 	bl	8011744 <EE_WriteVariable>
 800dd7e:	4603      	mov	r3, r0
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d001      	beq.n	800dd88 <eepromWrite_uint32_t+0xcc>
    {
      Error_Handler();
 800dd84:	f7f3 fef8 	bl	8001b78 <Error_Handler>
  for(int i=0; i<arrNum; i++)
 800dd88:	697b      	ldr	r3, [r7, #20]
 800dd8a:	3301      	adds	r3, #1
 800dd8c:	617b      	str	r3, [r7, #20]
 800dd8e:	79bb      	ldrb	r3, [r7, #6]
 800dd90:	697a      	ldr	r2, [r7, #20]
 800dd92:	429a      	cmp	r2, r3
 800dd94:	dbc5      	blt.n	800dd22 <eepromWrite_uint32_t+0x66>
    }
  }

  return ret;
 800dd96:	7cfb      	ldrb	r3, [r7, #19]
}
 800dd98:	4618      	mov	r0, r3
 800dd9a:	3718      	adds	r7, #24
 800dd9c:	46bd      	mov	sp, r7
 800dd9e:	bd80      	pop	{r7, pc}

0800dda0 <eepromWrite_float>:

bool eepromWrite_float(uint8_t dataType, uint16_t var, uint8_t arrNum, float *data)
{
 800dda0:	b580      	push	{r7, lr}
 800dda2:	b086      	sub	sp, #24
 800dda4:	af00      	add	r7, sp, #0
 800dda6:	603b      	str	r3, [r7, #0]
 800dda8:	4603      	mov	r3, r0
 800ddaa:	71fb      	strb	r3, [r7, #7]
 800ddac:	460b      	mov	r3, r1
 800ddae:	80bb      	strh	r3, [r7, #4]
 800ddb0:	4613      	mov	r3, r2
 800ddb2:	71bb      	strb	r3, [r7, #6]
  bool ret = true;
 800ddb4:	2301      	movs	r3, #1
 800ddb6:	74fb      	strb	r3, [r7, #19]
  uint16_t base_addr;
  uint16_t data_temp[2];
  uint32_t float2hex_data;

  if(arrNum == 0) return false;
 800ddb8:	79bb      	ldrb	r3, [r7, #6]
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d101      	bne.n	800ddc2 <eepromWrite_float+0x22>
 800ddbe:	2300      	movs	r3, #0
 800ddc0:	e05d      	b.n	800de7e <eepromWrite_float+0xde>

  base_addr = ((uint16_t)var << SHIFT_SIZE);
 800ddc2:	88bb      	ldrh	r3, [r7, #4]
 800ddc4:	021b      	lsls	r3, r3, #8
 800ddc6:	823b      	strh	r3, [r7, #16]

  if((EE_WriteVariable(base_addr++, dataType)) != HAL_OK)
 800ddc8:	8a3b      	ldrh	r3, [r7, #16]
 800ddca:	1c5a      	adds	r2, r3, #1
 800ddcc:	823a      	strh	r2, [r7, #16]
 800ddce:	79fa      	ldrb	r2, [r7, #7]
 800ddd0:	b292      	uxth	r2, r2
 800ddd2:	4611      	mov	r1, r2
 800ddd4:	4618      	mov	r0, r3
 800ddd6:	f003 fcb5 	bl	8011744 <EE_WriteVariable>
 800ddda:	4603      	mov	r3, r0
 800dddc:	2b00      	cmp	r3, #0
 800ddde:	d001      	beq.n	800dde4 <eepromWrite_float+0x44>
  {
    Error_Handler();
 800dde0:	f7f3 feca 	bl	8001b78 <Error_Handler>
  }

  if((EE_WriteVariable(base_addr++, arrNum)) != HAL_OK)
 800dde4:	8a3b      	ldrh	r3, [r7, #16]
 800dde6:	1c5a      	adds	r2, r3, #1
 800dde8:	823a      	strh	r2, [r7, #16]
 800ddea:	79ba      	ldrb	r2, [r7, #6]
 800ddec:	b292      	uxth	r2, r2
 800ddee:	4611      	mov	r1, r2
 800ddf0:	4618      	mov	r0, r3
 800ddf2:	f003 fca7 	bl	8011744 <EE_WriteVariable>
 800ddf6:	4603      	mov	r3, r0
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	d001      	beq.n	800de00 <eepromWrite_float+0x60>
  {
    Error_Handler();
 800ddfc:	f7f3 febc 	bl	8001b78 <Error_Handler>
  }

  for(int i=0; i<arrNum; i++)
 800de00:	2300      	movs	r3, #0
 800de02:	617b      	str	r3, [r7, #20]
 800de04:	e036      	b.n	800de74 <eepromWrite_float+0xd4>
  {
    float2hex_data = Float2Hex(data[i]);
 800de06:	697b      	ldr	r3, [r7, #20]
 800de08:	009b      	lsls	r3, r3, #2
 800de0a:	683a      	ldr	r2, [r7, #0]
 800de0c:	4413      	add	r3, r2
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	4618      	mov	r0, r3
 800de12:	f001 f87e 	bl	800ef12 <Float2Hex>
 800de16:	60f8      	str	r0, [r7, #12]

    data_temp[0] = (uint16_t)(((uint32_t)float2hex_data & 0xffff0000) >> 16);
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	0c1b      	lsrs	r3, r3, #16
 800de1c:	b29b      	uxth	r3, r3
 800de1e:	813b      	strh	r3, [r7, #8]
    data_temp[1] = (uint16_t)(((uint32_t)float2hex_data & 0x0000ffff) >> 0);
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	b29b      	uxth	r3, r3
 800de24:	817b      	strh	r3, [r7, #10]

    if((EE_WriteVariable(base_addr+(i*2), data_temp[0])) != HAL_OK)
 800de26:	697b      	ldr	r3, [r7, #20]
 800de28:	b29b      	uxth	r3, r3
 800de2a:	005b      	lsls	r3, r3, #1
 800de2c:	b29a      	uxth	r2, r3
 800de2e:	8a3b      	ldrh	r3, [r7, #16]
 800de30:	4413      	add	r3, r2
 800de32:	b29b      	uxth	r3, r3
 800de34:	893a      	ldrh	r2, [r7, #8]
 800de36:	4611      	mov	r1, r2
 800de38:	4618      	mov	r0, r3
 800de3a:	f003 fc83 	bl	8011744 <EE_WriteVariable>
 800de3e:	4603      	mov	r3, r0
 800de40:	2b00      	cmp	r3, #0
 800de42:	d001      	beq.n	800de48 <eepromWrite_float+0xa8>
    {
      Error_Handler();
 800de44:	f7f3 fe98 	bl	8001b78 <Error_Handler>
    }

    if((EE_WriteVariable(base_addr+(i*2)+1, data_temp[1])) != HAL_OK)
 800de48:	697b      	ldr	r3, [r7, #20]
 800de4a:	b29b      	uxth	r3, r3
 800de4c:	005b      	lsls	r3, r3, #1
 800de4e:	b29a      	uxth	r2, r3
 800de50:	8a3b      	ldrh	r3, [r7, #16]
 800de52:	4413      	add	r3, r2
 800de54:	b29b      	uxth	r3, r3
 800de56:	3301      	adds	r3, #1
 800de58:	b29b      	uxth	r3, r3
 800de5a:	897a      	ldrh	r2, [r7, #10]
 800de5c:	4611      	mov	r1, r2
 800de5e:	4618      	mov	r0, r3
 800de60:	f003 fc70 	bl	8011744 <EE_WriteVariable>
 800de64:	4603      	mov	r3, r0
 800de66:	2b00      	cmp	r3, #0
 800de68:	d001      	beq.n	800de6e <eepromWrite_float+0xce>
    {
      Error_Handler();
 800de6a:	f7f3 fe85 	bl	8001b78 <Error_Handler>
  for(int i=0; i<arrNum; i++)
 800de6e:	697b      	ldr	r3, [r7, #20]
 800de70:	3301      	adds	r3, #1
 800de72:	617b      	str	r3, [r7, #20]
 800de74:	79bb      	ldrb	r3, [r7, #6]
 800de76:	697a      	ldr	r2, [r7, #20]
 800de78:	429a      	cmp	r2, r3
 800de7a:	dbc4      	blt.n	800de06 <eepromWrite_float+0x66>
    }
  }

  return ret;
 800de7c:	7cfb      	ldrb	r3, [r7, #19]
}
 800de7e:	4618      	mov	r0, r3
 800de80:	3718      	adds	r7, #24
 800de82:	46bd      	mov	sp, r7
 800de84:	bd80      	pop	{r7, pc}
	...

0800de88 <flashInit>:
static void cliFlash(cli_args_t *args);
#endif


bool flashInit(void)
{
 800de88:	b580      	push	{r7, lr}
 800de8a:	b082      	sub	sp, #8
 800de8c:	af00      	add	r7, sp, #0
  bool ret = true;
 800de8e:	2301      	movs	r3, #1
 800de90:	71fb      	strb	r3, [r7, #7]

#ifdef _USE_HW_CLI
  cliAdd("flash", cliFlash);
 800de92:	4904      	ldr	r1, [pc, #16]	; (800dea4 <flashInit+0x1c>)
 800de94:	4804      	ldr	r0, [pc, #16]	; (800dea8 <flashInit+0x20>)
 800de96:	f7fe fe89 	bl	800cbac <cliAdd>
    flash_tbl[i].addr   = FLASH_BASE_ADDRESS + (i * FLASH_PAGE_SIZE);
    flash_tbl[i].length = FLASH_PAGE_SIZE;
  }
#endif //#ifdef _USE_FLASH_PAGE

  return ret;
 800de9a:	79fb      	ldrb	r3, [r7, #7]
}
 800de9c:	4618      	mov	r0, r3
 800de9e:	3708      	adds	r7, #8
 800dea0:	46bd      	mov	sp, r7
 800dea2:	bd80      	pop	{r7, pc}
 800dea4:	0800e06d 	.word	0x0800e06d
 800dea8:	08015c58 	.word	0x08015c58

0800deac <flashErase>:


bool flashErase(uint32_t addr, uint32_t length)
{
 800deac:	b580      	push	{r7, lr}
 800deae:	b08c      	sub	sp, #48	; 0x30
 800deb0:	af00      	add	r7, sp, #0
 800deb2:	6078      	str	r0, [r7, #4]
 800deb4:	6039      	str	r1, [r7, #0]
  bool ret = false;
 800deb6:	2300      	movs	r3, #0
 800deb8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  HAL_StatusTypeDef status;
  FLASH_EraseInitTypeDef init;
  uint32_t page_error;

  int16_t start_sector_num = -1;
 800debc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800dec0:	85bb      	strh	r3, [r7, #44]	; 0x2c
  uint32_t sector_count = 0;
 800dec2:	2300      	movs	r3, #0
 800dec4:	62bb      	str	r3, [r7, #40]	; 0x28

  for(int i=0; i<FLASH_SECTOR_MAX; i++)
 800dec6:	2300      	movs	r3, #0
 800dec8:	627b      	str	r3, [r7, #36]	; 0x24
 800deca:	e015      	b.n	800def8 <flashErase+0x4c>
  {
    if(flashInSector(i, addr, length) == true)
 800decc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dece:	b29b      	uxth	r3, r3
 800ded0:	683a      	ldr	r2, [r7, #0]
 800ded2:	6879      	ldr	r1, [r7, #4]
 800ded4:	4618      	mov	r0, r3
 800ded6:	f000 f871 	bl	800dfbc <flashInSector>
 800deda:	4603      	mov	r3, r0
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d008      	beq.n	800def2 <flashErase+0x46>
    {
      if(start_sector_num < 0)
 800dee0:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	da01      	bge.n	800deec <flashErase+0x40>
      {
        start_sector_num = i;
 800dee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deea:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }
      sector_count++;
 800deec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800deee:	3301      	adds	r3, #1
 800def0:	62bb      	str	r3, [r7, #40]	; 0x28
  for(int i=0; i<FLASH_SECTOR_MAX; i++)
 800def2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800def4:	3301      	adds	r3, #1
 800def6:	627b      	str	r3, [r7, #36]	; 0x24
 800def8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800defa:	2b0b      	cmp	r3, #11
 800defc:	dde6      	ble.n	800decc <flashErase+0x20>
    }
  }

  if(sector_count > 0)
 800defe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df00:	2b00      	cmp	r3, #0
 800df02:	d020      	beq.n	800df46 <flashErase+0x9a>
  {
    HAL_FLASH_Unlock();
 800df04:	f7f5 fd2c 	bl	8003960 <HAL_FLASH_Unlock>
    init.NbSectors    = sector_count;
    init.VoltageRange = FLASH_VOLTAGE_RANGE_3;
#endif //#ifdef _USE_FLASH_PAGE

#ifdef _USE_FLASH_SECTOR
    init.TypeErase    = FLASH_TYPEERASE_SECTORS;
 800df08:	2300      	movs	r3, #0
 800df0a:	60fb      	str	r3, [r7, #12]
    init.Banks        = FLASH_BANK_1;
 800df0c:	2301      	movs	r3, #1
 800df0e:	613b      	str	r3, [r7, #16]
    init.Sector       = start_sector_num;
 800df10:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800df14:	617b      	str	r3, [r7, #20]
    init.NbSectors    = sector_count;
 800df16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df18:	61bb      	str	r3, [r7, #24]
    init.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800df1a:	2302      	movs	r3, #2
 800df1c:	61fb      	str	r3, [r7, #28]
#endif //#ifdef _USE_FLASH_SECTOR

    status = HAL_FLASHEx_Erase(&init, &page_error);
 800df1e:	f107 0208 	add.w	r2, r7, #8
 800df22:	f107 030c 	add.w	r3, r7, #12
 800df26:	4611      	mov	r1, r2
 800df28:	4618      	mov	r0, r3
 800df2a:	f7f5 fe77 	bl	8003c1c <HAL_FLASHEx_Erase>
 800df2e:	4603      	mov	r3, r0
 800df30:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    if(status == HAL_OK)
 800df34:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800df38:	2b00      	cmp	r3, #0
 800df3a:	d102      	bne.n	800df42 <flashErase+0x96>
    {
      ret = true;
 800df3c:	2301      	movs	r3, #1
 800df3e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    HAL_FLASH_Lock();
 800df42:	f7f5 fd2f 	bl	80039a4 <HAL_FLASH_Lock>
  }

  return ret;
 800df46:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800df4a:	4618      	mov	r0, r3
 800df4c:	3730      	adds	r7, #48	; 0x30
 800df4e:	46bd      	mov	sp, r7
 800df50:	bd80      	pop	{r7, pc}

0800df52 <flashWrite>:


bool flashWrite(uint32_t addr, uint8_t *p_data, uint32_t length)
{
 800df52:	b5b0      	push	{r4, r5, r7, lr}
 800df54:	b088      	sub	sp, #32
 800df56:	af00      	add	r7, sp, #0
 800df58:	60f8      	str	r0, [r7, #12]
 800df5a:	60b9      	str	r1, [r7, #8]
 800df5c:	607a      	str	r2, [r7, #4]
 bool ret = true;
 800df5e:	2301      	movs	r3, #1
 800df60:	77fb      	strb	r3, [r7, #31]
   }
 }
#endif //#ifdef _USE_FLASH_PAGE

#ifdef _USE_FLASH_SECTOR
 HAL_FLASH_Unlock();
 800df62:	f7f5 fcfd 	bl	8003960 <HAL_FLASH_Unlock>

 for(int i=0; i<length; i++)
 800df66:	2300      	movs	r3, #0
 800df68:	61bb      	str	r3, [r7, #24]
 800df6a:	e01b      	b.n	800dfa4 <flashWrite+0x52>
 {
   uint8_t data;

   data  = p_data[i];
 800df6c:	69bb      	ldr	r3, [r7, #24]
 800df6e:	68ba      	ldr	r2, [r7, #8]
 800df70:	4413      	add	r3, r2
 800df72:	781b      	ldrb	r3, [r3, #0]
 800df74:	75fb      	strb	r3, [r7, #23]

   status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, addr + i, (uint64_t)data);
 800df76:	69ba      	ldr	r2, [r7, #24]
 800df78:	68fb      	ldr	r3, [r7, #12]
 800df7a:	18d1      	adds	r1, r2, r3
 800df7c:	7dfb      	ldrb	r3, [r7, #23]
 800df7e:	2200      	movs	r2, #0
 800df80:	461c      	mov	r4, r3
 800df82:	4615      	mov	r5, r2
 800df84:	4622      	mov	r2, r4
 800df86:	462b      	mov	r3, r5
 800df88:	2000      	movs	r0, #0
 800df8a:	f7f5 fc95 	bl	80038b8 <HAL_FLASH_Program>
 800df8e:	4603      	mov	r3, r0
 800df90:	75bb      	strb	r3, [r7, #22]

   if(status != HAL_OK)
 800df92:	7dbb      	ldrb	r3, [r7, #22]
 800df94:	2b00      	cmp	r3, #0
 800df96:	d002      	beq.n	800df9e <flashWrite+0x4c>
   {
     ret = false;
 800df98:	2300      	movs	r3, #0
 800df9a:	77fb      	strb	r3, [r7, #31]
     break;
 800df9c:	e006      	b.n	800dfac <flashWrite+0x5a>
 for(int i=0; i<length; i++)
 800df9e:	69bb      	ldr	r3, [r7, #24]
 800dfa0:	3301      	adds	r3, #1
 800dfa2:	61bb      	str	r3, [r7, #24]
 800dfa4:	69bb      	ldr	r3, [r7, #24]
 800dfa6:	687a      	ldr	r2, [r7, #4]
 800dfa8:	429a      	cmp	r2, r3
 800dfaa:	d8df      	bhi.n	800df6c <flashWrite+0x1a>
   }
 }
#endif //#ifdef _USE_FLASH_SECTOR

 HAL_FLASH_Lock();
 800dfac:	f7f5 fcfa 	bl	80039a4 <HAL_FLASH_Lock>

 return ret;
 800dfb0:	7ffb      	ldrb	r3, [r7, #31]
}
 800dfb2:	4618      	mov	r0, r3
 800dfb4:	3720      	adds	r7, #32
 800dfb6:	46bd      	mov	sp, r7
 800dfb8:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800dfbc <flashInSector>:
  return ret;
}


bool flashInSector(uint16_t sector_num, uint32_t addr, uint32_t length)
{
 800dfbc:	b480      	push	{r7}
 800dfbe:	b08b      	sub	sp, #44	; 0x2c
 800dfc0:	af00      	add	r7, sp, #0
 800dfc2:	4603      	mov	r3, r0
 800dfc4:	60b9      	str	r1, [r7, #8]
 800dfc6:	607a      	str	r2, [r7, #4]
 800dfc8:	81fb      	strh	r3, [r7, #14]
  bool ret = false;
 800dfca:	2300      	movs	r3, #0
 800dfcc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t sector_start;
  uint32_t sector_end;
  uint32_t flash_start;
  uint32_t flash_end;

  sector_start  = flash_tbl[sector_num].addr;
 800dfd0:	89fb      	ldrh	r3, [r7, #14]
 800dfd2:	4a25      	ldr	r2, [pc, #148]	; (800e068 <flashInSector+0xac>)
 800dfd4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800dfd8:	623b      	str	r3, [r7, #32]
  sector_end    = flash_tbl[sector_num].addr + flash_tbl[sector_num].length - 1;
 800dfda:	89fb      	ldrh	r3, [r7, #14]
 800dfdc:	4a22      	ldr	r2, [pc, #136]	; (800e068 <flashInSector+0xac>)
 800dfde:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800dfe2:	89fb      	ldrh	r3, [r7, #14]
 800dfe4:	4920      	ldr	r1, [pc, #128]	; (800e068 <flashInSector+0xac>)
 800dfe6:	00db      	lsls	r3, r3, #3
 800dfe8:	440b      	add	r3, r1
 800dfea:	685b      	ldr	r3, [r3, #4]
 800dfec:	4413      	add	r3, r2
 800dfee:	3b01      	subs	r3, #1
 800dff0:	61fb      	str	r3, [r7, #28]

  flash_start   = addr;
 800dff2:	68bb      	ldr	r3, [r7, #8]
 800dff4:	61bb      	str	r3, [r7, #24]
  flash_end     = addr + length - 1;
 800dff6:	68ba      	ldr	r2, [r7, #8]
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	4413      	add	r3, r2
 800dffc:	3b01      	subs	r3, #1
 800dffe:	617b      	str	r3, [r7, #20]

  if(sector_start >= flash_start && sector_start <= flash_end)
 800e000:	6a3a      	ldr	r2, [r7, #32]
 800e002:	69bb      	ldr	r3, [r7, #24]
 800e004:	429a      	cmp	r2, r3
 800e006:	d306      	bcc.n	800e016 <flashInSector+0x5a>
 800e008:	6a3a      	ldr	r2, [r7, #32]
 800e00a:	697b      	ldr	r3, [r7, #20]
 800e00c:	429a      	cmp	r2, r3
 800e00e:	d802      	bhi.n	800e016 <flashInSector+0x5a>
  {
    ret = true;
 800e010:	2301      	movs	r3, #1
 800e012:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if(sector_end >= flash_start && sector_end <= flash_end)
 800e016:	69fa      	ldr	r2, [r7, #28]
 800e018:	69bb      	ldr	r3, [r7, #24]
 800e01a:	429a      	cmp	r2, r3
 800e01c:	d306      	bcc.n	800e02c <flashInSector+0x70>
 800e01e:	69fa      	ldr	r2, [r7, #28]
 800e020:	697b      	ldr	r3, [r7, #20]
 800e022:	429a      	cmp	r2, r3
 800e024:	d802      	bhi.n	800e02c <flashInSector+0x70>
  {
    ret = true;
 800e026:	2301      	movs	r3, #1
 800e028:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if(flash_start >= sector_start && flash_start <= sector_end)
 800e02c:	69ba      	ldr	r2, [r7, #24]
 800e02e:	6a3b      	ldr	r3, [r7, #32]
 800e030:	429a      	cmp	r2, r3
 800e032:	d306      	bcc.n	800e042 <flashInSector+0x86>
 800e034:	69ba      	ldr	r2, [r7, #24]
 800e036:	69fb      	ldr	r3, [r7, #28]
 800e038:	429a      	cmp	r2, r3
 800e03a:	d802      	bhi.n	800e042 <flashInSector+0x86>
  {
    ret = true;
 800e03c:	2301      	movs	r3, #1
 800e03e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if(flash_end >= sector_start && flash_end <= sector_end)
 800e042:	697a      	ldr	r2, [r7, #20]
 800e044:	6a3b      	ldr	r3, [r7, #32]
 800e046:	429a      	cmp	r2, r3
 800e048:	d306      	bcc.n	800e058 <flashInSector+0x9c>
 800e04a:	697a      	ldr	r2, [r7, #20]
 800e04c:	69fb      	ldr	r3, [r7, #28]
 800e04e:	429a      	cmp	r2, r3
 800e050:	d802      	bhi.n	800e058 <flashInSector+0x9c>
  {
    ret = true;
 800e052:	2301      	movs	r3, #1
 800e054:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return ret;
 800e058:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800e05c:	4618      	mov	r0, r3
 800e05e:	372c      	adds	r7, #44	; 0x2c
 800e060:	46bd      	mov	sp, r7
 800e062:	bc80      	pop	{r7}
 800e064:	4770      	bx	lr
 800e066:	bf00      	nop
 800e068:	0801607c 	.word	0x0801607c

0800e06c <cliFlash>:



#ifdef _USE_HW_CLI
void cliFlash(cli_args_t *args)
{
 800e06c:	b580      	push	{r7, lr}
 800e06e:	b08e      	sub	sp, #56	; 0x38
 800e070:	af00      	add	r7, sp, #0
 800e072:	6078      	str	r0, [r7, #4]
 bool ret = false;
 800e074:	2300      	movs	r3, #0
 800e076:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

 if(args->isStr(0, "info") == true &&
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	695b      	ldr	r3, [r3, #20]
 800e07e:	498e      	ldr	r1, [pc, #568]	; (800e2b8 <cliFlash+0x24c>)
 800e080:	2000      	movs	r0, #0
 800e082:	4798      	blx	r3
 800e084:	4603      	mov	r3, r0
 800e086:	2b00      	cmp	r3, #0
 800e088:	d01d      	beq.n	800e0c6 <cliFlash+0x5a>
     args->argc == 1)
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	881b      	ldrh	r3, [r3, #0]
 if(args->isStr(0, "info") == true &&
 800e08e:	2b01      	cmp	r3, #1
 800e090:	d119      	bne.n	800e0c6 <cliFlash+0x5a>
 {
   for(int i=0; i<FLASH_SECTOR_MAX; i++)
 800e092:	2300      	movs	r3, #0
 800e094:	633b      	str	r3, [r7, #48]	; 0x30
 800e096:	e010      	b.n	800e0ba <cliFlash+0x4e>
   {
     cliPrintf("0x%X : %dKB\n", flash_tbl[i].addr, flash_tbl[i].length/1024);
 800e098:	4a88      	ldr	r2, [pc, #544]	; (800e2bc <cliFlash+0x250>)
 800e09a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e09c:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800e0a0:	4a86      	ldr	r2, [pc, #536]	; (800e2bc <cliFlash+0x250>)
 800e0a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0a4:	00db      	lsls	r3, r3, #3
 800e0a6:	4413      	add	r3, r2
 800e0a8:	685b      	ldr	r3, [r3, #4]
 800e0aa:	0a9b      	lsrs	r3, r3, #10
 800e0ac:	461a      	mov	r2, r3
 800e0ae:	4884      	ldr	r0, [pc, #528]	; (800e2c0 <cliFlash+0x254>)
 800e0b0:	f7fe fc60 	bl	800c974 <cliPrintf>
   for(int i=0; i<FLASH_SECTOR_MAX; i++)
 800e0b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0b6:	3301      	adds	r3, #1
 800e0b8:	633b      	str	r3, [r7, #48]	; 0x30
 800e0ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0bc:	2b0b      	cmp	r3, #11
 800e0be:	ddeb      	ble.n	800e098 <cliFlash+0x2c>
   }

   ret = true;
 800e0c0:	2301      	movs	r3, #1
 800e0c2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 }

 if(args->isStr(0, "read") == true &&
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	695b      	ldr	r3, [r3, #20]
 800e0ca:	497e      	ldr	r1, [pc, #504]	; (800e2c4 <cliFlash+0x258>)
 800e0cc:	2000      	movs	r0, #0
 800e0ce:	4798      	blx	r3
 800e0d0:	4603      	mov	r3, r0
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	d035      	beq.n	800e142 <cliFlash+0xd6>
     args->getData(1) > 0 &&
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	689b      	ldr	r3, [r3, #8]
 800e0da:	2001      	movs	r0, #1
 800e0dc:	4798      	blx	r3
 800e0de:	4603      	mov	r3, r0
 if(args->isStr(0, "read") == true &&
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	dd2e      	ble.n	800e142 <cliFlash+0xd6>
     args->getData(2) > 0 &&
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	689b      	ldr	r3, [r3, #8]
 800e0e8:	2002      	movs	r0, #2
 800e0ea:	4798      	blx	r3
 800e0ec:	4603      	mov	r3, r0
     args->getData(1) > 0 &&
 800e0ee:	2b00      	cmp	r3, #0
 800e0f0:	dd27      	ble.n	800e142 <cliFlash+0xd6>
     args->argc == 3)
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	881b      	ldrh	r3, [r3, #0]
     args->getData(2) > 0 &&
 800e0f6:	2b03      	cmp	r3, #3
 800e0f8:	d123      	bne.n	800e142 <cliFlash+0xd6>
 {
   uint32_t addr;
   uint32_t length;

   addr   = (uint32_t)args->getData(1);
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	689b      	ldr	r3, [r3, #8]
 800e0fe:	2001      	movs	r0, #1
 800e100:	4798      	blx	r3
 800e102:	4603      	mov	r3, r0
 800e104:	62bb      	str	r3, [r7, #40]	; 0x28
   length = (uint32_t)args->getData(2);
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	689b      	ldr	r3, [r3, #8]
 800e10a:	2002      	movs	r0, #2
 800e10c:	4798      	blx	r3
 800e10e:	4603      	mov	r3, r0
 800e110:	627b      	str	r3, [r7, #36]	; 0x24

   for(int i=0; i<length; i++)
 800e112:	2300      	movs	r3, #0
 800e114:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e116:	e00d      	b.n	800e134 <cliFlash+0xc8>
   {
     cliPrintf("0x%X : 0x%X\n", addr+i, *((uint8_t *)(addr+i)));
 800e118:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e11a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e11c:	18d1      	adds	r1, r2, r3
 800e11e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e122:	4413      	add	r3, r2
 800e124:	781b      	ldrb	r3, [r3, #0]
 800e126:	461a      	mov	r2, r3
 800e128:	4867      	ldr	r0, [pc, #412]	; (800e2c8 <cliFlash+0x25c>)
 800e12a:	f7fe fc23 	bl	800c974 <cliPrintf>
   for(int i=0; i<length; i++)
 800e12e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e130:	3301      	adds	r3, #1
 800e132:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e134:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e136:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e138:	429a      	cmp	r2, r3
 800e13a:	d8ed      	bhi.n	800e118 <cliFlash+0xac>
   }

   ret = true;
 800e13c:	2301      	movs	r3, #1
 800e13e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 }

 if(args->isStr(0, "erase") == true &&
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	695b      	ldr	r3, [r3, #20]
 800e146:	4961      	ldr	r1, [pc, #388]	; (800e2cc <cliFlash+0x260>)
 800e148:	2000      	movs	r0, #0
 800e14a:	4798      	blx	r3
 800e14c:	4603      	mov	r3, r0
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d02e      	beq.n	800e1b0 <cliFlash+0x144>
     args->getData(1) > 0 &&
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	689b      	ldr	r3, [r3, #8]
 800e156:	2001      	movs	r0, #1
 800e158:	4798      	blx	r3
 800e15a:	4603      	mov	r3, r0
 if(args->isStr(0, "erase") == true &&
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	dd27      	ble.n	800e1b0 <cliFlash+0x144>
     args->getData(2) > 0 &&
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	689b      	ldr	r3, [r3, #8]
 800e164:	2002      	movs	r0, #2
 800e166:	4798      	blx	r3
 800e168:	4603      	mov	r3, r0
     args->getData(1) > 0 &&
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	dd20      	ble.n	800e1b0 <cliFlash+0x144>
     args->argc == 3)
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	881b      	ldrh	r3, [r3, #0]
     args->getData(2) > 0 &&
 800e172:	2b03      	cmp	r3, #3
 800e174:	d11c      	bne.n	800e1b0 <cliFlash+0x144>
 {
   uint32_t addr;
   uint32_t length;

   addr   = (uint32_t)args->getData(1);
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	689b      	ldr	r3, [r3, #8]
 800e17a:	2001      	movs	r0, #1
 800e17c:	4798      	blx	r3
 800e17e:	4603      	mov	r3, r0
 800e180:	623b      	str	r3, [r7, #32]
   length = (uint32_t)args->getData(2);
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	689b      	ldr	r3, [r3, #8]
 800e186:	2002      	movs	r0, #2
 800e188:	4798      	blx	r3
 800e18a:	4603      	mov	r3, r0
 800e18c:	61fb      	str	r3, [r7, #28]

   if(flashErase(addr, length) == true)
 800e18e:	69f9      	ldr	r1, [r7, #28]
 800e190:	6a38      	ldr	r0, [r7, #32]
 800e192:	f7ff fe8b 	bl	800deac <flashErase>
 800e196:	4603      	mov	r3, r0
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d003      	beq.n	800e1a4 <cliFlash+0x138>
   {
     cliPrintf("Erase OK\n");
 800e19c:	484c      	ldr	r0, [pc, #304]	; (800e2d0 <cliFlash+0x264>)
 800e19e:	f7fe fbe9 	bl	800c974 <cliPrintf>
 800e1a2:	e002      	b.n	800e1aa <cliFlash+0x13e>
   }
   else
   {
     cliPrintf("Erase Fail\n");
 800e1a4:	484b      	ldr	r0, [pc, #300]	; (800e2d4 <cliFlash+0x268>)
 800e1a6:	f7fe fbe5 	bl	800c974 <cliPrintf>
   }

   ret = true;
 800e1aa:	2301      	movs	r3, #1
 800e1ac:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 }

 if(args->isStr(0, "write") == true &&
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	695b      	ldr	r3, [r3, #20]
 800e1b4:	4948      	ldr	r1, [pc, #288]	; (800e2d8 <cliFlash+0x26c>)
 800e1b6:	2000      	movs	r0, #0
 800e1b8:	4798      	blx	r3
 800e1ba:	4603      	mov	r3, r0
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d031      	beq.n	800e224 <cliFlash+0x1b8>
     args->getData(1) > 0 &&
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	689b      	ldr	r3, [r3, #8]
 800e1c4:	2001      	movs	r0, #1
 800e1c6:	4798      	blx	r3
 800e1c8:	4603      	mov	r3, r0
 if(args->isStr(0, "write") == true &&
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	dd2a      	ble.n	800e224 <cliFlash+0x1b8>
     args->getData(2) > 0 &&
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	689b      	ldr	r3, [r3, #8]
 800e1d2:	2002      	movs	r0, #2
 800e1d4:	4798      	blx	r3
 800e1d6:	4603      	mov	r3, r0
     args->getData(1) > 0 &&
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	dd23      	ble.n	800e224 <cliFlash+0x1b8>
     args->argc == 3)
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	881b      	ldrh	r3, [r3, #0]
     args->getData(2) > 0 &&
 800e1e0:	2b03      	cmp	r3, #3
 800e1e2:	d11f      	bne.n	800e224 <cliFlash+0x1b8>
 {
   uint32_t addr;
   uint32_t data;

   addr = (uint32_t)args->getData(1);
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	689b      	ldr	r3, [r3, #8]
 800e1e8:	2001      	movs	r0, #1
 800e1ea:	4798      	blx	r3
 800e1ec:	4603      	mov	r3, r0
 800e1ee:	61bb      	str	r3, [r7, #24]
   data = (uint32_t)args->getData(2);
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	689b      	ldr	r3, [r3, #8]
 800e1f4:	2002      	movs	r0, #2
 800e1f6:	4798      	blx	r3
 800e1f8:	4603      	mov	r3, r0
 800e1fa:	60fb      	str	r3, [r7, #12]

   if(flashWrite(addr, (uint8_t *)&data, 4) == true)
 800e1fc:	f107 030c 	add.w	r3, r7, #12
 800e200:	2204      	movs	r2, #4
 800e202:	4619      	mov	r1, r3
 800e204:	69b8      	ldr	r0, [r7, #24]
 800e206:	f7ff fea4 	bl	800df52 <flashWrite>
 800e20a:	4603      	mov	r3, r0
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d003      	beq.n	800e218 <cliFlash+0x1ac>
   {
     cliPrintf("Write OK\n");
 800e210:	4832      	ldr	r0, [pc, #200]	; (800e2dc <cliFlash+0x270>)
 800e212:	f7fe fbaf 	bl	800c974 <cliPrintf>
 800e216:	e002      	b.n	800e21e <cliFlash+0x1b2>
   }
   else
   {
     cliPrintf("Write Fail\n");
 800e218:	4831      	ldr	r0, [pc, #196]	; (800e2e0 <cliFlash+0x274>)
 800e21a:	f7fe fbab 	bl	800c974 <cliPrintf>
   }

   ret = true;
 800e21e:	2301      	movs	r3, #1
 800e220:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 }

#ifdef _USE_SW_EEPROM
 if(args->isStr(0, "eeprom") == true &&
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	695b      	ldr	r3, [r3, #20]
 800e228:	492e      	ldr	r1, [pc, #184]	; (800e2e4 <cliFlash+0x278>)
 800e22a:	2000      	movs	r0, #0
 800e22c:	4798      	blx	r3
 800e22e:	4603      	mov	r3, r0
 800e230:	2b00      	cmp	r3, #0
 800e232:	d021      	beq.n	800e278 <cliFlash+0x20c>
     args->isStr(1, "format") == true &&
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	695b      	ldr	r3, [r3, #20]
 800e238:	492b      	ldr	r1, [pc, #172]	; (800e2e8 <cliFlash+0x27c>)
 800e23a:	2001      	movs	r0, #1
 800e23c:	4798      	blx	r3
 800e23e:	4603      	mov	r3, r0
 if(args->isStr(0, "eeprom") == true &&
 800e240:	2b00      	cmp	r3, #0
 800e242:	d019      	beq.n	800e278 <cliFlash+0x20c>
     args->argc == 2)
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	881b      	ldrh	r3, [r3, #0]
     args->isStr(1, "format") == true &&
 800e248:	2b02      	cmp	r3, #2
 800e24a:	d115      	bne.n	800e278 <cliFlash+0x20c>
 {
   uint32_t addr;
   uint32_t length;

   addr   = (uint32_t)SW_EEPROM_START_ADDR;
 800e24c:	4b27      	ldr	r3, [pc, #156]	; (800e2ec <cliFlash+0x280>)
 800e24e:	617b      	str	r3, [r7, #20]
   length = (uint32_t)SW_EEPROM_PAGE_SIZE*2;
 800e250:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800e254:	613b      	str	r3, [r7, #16]

   if(flashErase(addr, length) == true)
 800e256:	6939      	ldr	r1, [r7, #16]
 800e258:	6978      	ldr	r0, [r7, #20]
 800e25a:	f7ff fe27 	bl	800deac <flashErase>
 800e25e:	4603      	mov	r3, r0
 800e260:	2b00      	cmp	r3, #0
 800e262:	d003      	beq.n	800e26c <cliFlash+0x200>
   {
     cliPrintf("EEPROM format Complete!!\n");
 800e264:	4822      	ldr	r0, [pc, #136]	; (800e2f0 <cliFlash+0x284>)
 800e266:	f7fe fb85 	bl	800c974 <cliPrintf>
 800e26a:	e002      	b.n	800e272 <cliFlash+0x206>
   }
   else
   {
     cliPrintf("EEPROM format Fail!!\n");
 800e26c:	4821      	ldr	r0, [pc, #132]	; (800e2f4 <cliFlash+0x288>)
 800e26e:	f7fe fb81 	bl	800c974 <cliPrintf>
   }

   ret = true;
 800e272:	2301      	movs	r3, #1
 800e274:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 }
#endif //#ifdef _USE_SW_EEPROM


 if(ret != true)
 800e278:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e27c:	f083 0301 	eor.w	r3, r3, #1
 800e280:	b2db      	uxtb	r3, r3
 800e282:	2b00      	cmp	r3, #0
 800e284:	d014      	beq.n	800e2b0 <cliFlash+0x244>
 {
   cliPrintf("\n------------[ Flash Commands ]-------------\n\n");
 800e286:	481c      	ldr	r0, [pc, #112]	; (800e2f8 <cliFlash+0x28c>)
 800e288:	f7fe fb74 	bl	800c974 <cliPrintf>

   cliPrintf(">> flash info\n");
 800e28c:	481b      	ldr	r0, [pc, #108]	; (800e2fc <cliFlash+0x290>)
 800e28e:	f7fe fb71 	bl	800c974 <cliPrintf>
   cliPrintf(">> flash read  [addr] [length]\n");
 800e292:	481b      	ldr	r0, [pc, #108]	; (800e300 <cliFlash+0x294>)
 800e294:	f7fe fb6e 	bl	800c974 <cliPrintf>
   cliPrintf(">> flash erase [addr] [length]\n");
 800e298:	481a      	ldr	r0, [pc, #104]	; (800e304 <cliFlash+0x298>)
 800e29a:	f7fe fb6b 	bl	800c974 <cliPrintf>
   cliPrintf(">> flash write [addr] [data]\n");
 800e29e:	481a      	ldr	r0, [pc, #104]	; (800e308 <cliFlash+0x29c>)
 800e2a0:	f7fe fb68 	bl	800c974 <cliPrintf>

#ifdef _USE_SW_EEPROM
   cliPrintf("\n>> flash eeprom format\n");
 800e2a4:	4819      	ldr	r0, [pc, #100]	; (800e30c <cliFlash+0x2a0>)
 800e2a6:	f7fe fb65 	bl	800c974 <cliPrintf>
#endif //#ifdef _USE_SW_EEPROM

   cliPrintf("\n-------------------------------------------\n\n");
 800e2aa:	4819      	ldr	r0, [pc, #100]	; (800e310 <cliFlash+0x2a4>)
 800e2ac:	f7fe fb62 	bl	800c974 <cliPrintf>
 }
}
 800e2b0:	bf00      	nop
 800e2b2:	3738      	adds	r7, #56	; 0x38
 800e2b4:	46bd      	mov	sp, r7
 800e2b6:	bd80      	pop	{r7, pc}
 800e2b8:	08015c60 	.word	0x08015c60
 800e2bc:	0801607c 	.word	0x0801607c
 800e2c0:	08015c68 	.word	0x08015c68
 800e2c4:	08015c78 	.word	0x08015c78
 800e2c8:	08015c80 	.word	0x08015c80
 800e2cc:	08015c90 	.word	0x08015c90
 800e2d0:	08015c98 	.word	0x08015c98
 800e2d4:	08015ca4 	.word	0x08015ca4
 800e2d8:	08015cb0 	.word	0x08015cb0
 800e2dc:	08015cb8 	.word	0x08015cb8
 800e2e0:	08015cc4 	.word	0x08015cc4
 800e2e4:	08015cd0 	.word	0x08015cd0
 800e2e8:	08015cd8 	.word	0x08015cd8
 800e2ec:	080a0000 	.word	0x080a0000
 800e2f0:	08015ce0 	.word	0x08015ce0
 800e2f4:	08015cfc 	.word	0x08015cfc
 800e2f8:	08015d14 	.word	0x08015d14
 800e2fc:	08015d44 	.word	0x08015d44
 800e300:	08015d54 	.word	0x08015d54
 800e304:	08015d74 	.word	0x08015d74
 800e308:	08015d94 	.word	0x08015d94
 800e30c:	08015db4 	.word	0x08015db4
 800e310:	08015dd0 	.word	0x08015dd0

0800e314 <gpioInit>:
static void cliGpio(cli_args_t *arg);
#endif


bool gpioInit(void)
{
 800e314:	b580      	push	{r7, lr}
 800e316:	b082      	sub	sp, #8
 800e318:	af00      	add	r7, sp, #0
  bool ret = true;
 800e31a:	2301      	movs	r3, #1
 800e31c:	70fb      	strb	r3, [r7, #3]

  for(int i=0; i<GPIO_CH_MAX; i++)
 800e31e:	2300      	movs	r3, #0
 800e320:	607b      	str	r3, [r7, #4]
 800e322:	e02b      	b.n	800e37c <gpioInit+0x68>
  {
    gpioPortRcc(i, gpio_tbl[i].port); // skkim 220915
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	b2d8      	uxtb	r0, r3
 800e328:	491a      	ldr	r1, [pc, #104]	; (800e394 <gpioInit+0x80>)
 800e32a:	687a      	ldr	r2, [r7, #4]
 800e32c:	4613      	mov	r3, r2
 800e32e:	005b      	lsls	r3, r3, #1
 800e330:	4413      	add	r3, r2
 800e332:	009b      	lsls	r3, r3, #2
 800e334:	440b      	add	r3, r1
 800e336:	681b      	ldr	r3, [r3, #0]
 800e338:	4619      	mov	r1, r3
 800e33a:	f000 f831 	bl	800e3a0 <gpioPortRcc>
    gpioPinMode(i, gpio_tbl[i].mode);
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	b2d8      	uxtb	r0, r3
 800e342:	4914      	ldr	r1, [pc, #80]	; (800e394 <gpioInit+0x80>)
 800e344:	687a      	ldr	r2, [r7, #4]
 800e346:	4613      	mov	r3, r2
 800e348:	005b      	lsls	r3, r3, #1
 800e34a:	4413      	add	r3, r2
 800e34c:	009b      	lsls	r3, r3, #2
 800e34e:	440b      	add	r3, r1
 800e350:	3306      	adds	r3, #6
 800e352:	781b      	ldrb	r3, [r3, #0]
 800e354:	4619      	mov	r1, r3
 800e356:	f000 f91d 	bl	800e594 <gpioPinMode>
    gpioPinWrite(i, gpio_tbl[i].init_value);
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	b2d8      	uxtb	r0, r3
 800e35e:	490d      	ldr	r1, [pc, #52]	; (800e394 <gpioInit+0x80>)
 800e360:	687a      	ldr	r2, [r7, #4]
 800e362:	4613      	mov	r3, r2
 800e364:	005b      	lsls	r3, r3, #1
 800e366:	4413      	add	r3, r2
 800e368:	009b      	lsls	r3, r3, #2
 800e36a:	440b      	add	r3, r1
 800e36c:	3309      	adds	r3, #9
 800e36e:	781b      	ldrb	r3, [r3, #0]
 800e370:	4619      	mov	r1, r3
 800e372:	f000 f97f 	bl	800e674 <gpioPinWrite>
  for(int i=0; i<GPIO_CH_MAX; i++)
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	3301      	adds	r3, #1
 800e37a:	607b      	str	r3, [r7, #4]
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	2b01      	cmp	r3, #1
 800e380:	ddd0      	ble.n	800e324 <gpioInit+0x10>
  }

#ifdef _USE_HW_CLI
  cliAdd("gpio", cliGpio);
 800e382:	4905      	ldr	r1, [pc, #20]	; (800e398 <gpioInit+0x84>)
 800e384:	4805      	ldr	r0, [pc, #20]	; (800e39c <gpioInit+0x88>)
 800e386:	f7fe fc11 	bl	800cbac <cliAdd>
#endif

  return ret;
 800e38a:	78fb      	ldrb	r3, [r7, #3]
}
 800e38c:	4618      	mov	r0, r3
 800e38e:	3708      	adds	r7, #8
 800e390:	46bd      	mov	sp, r7
 800e392:	bd80      	pop	{r7, pc}
 800e394:	20000198 	.word	0x20000198
 800e398:	0800e781 	.word	0x0800e781
 800e39c:	08015e00 	.word	0x08015e00

0800e3a0 <gpioPortRcc>:


// skkim 220915
bool gpioPortRcc(uint8_t ch, GPIO_TypeDef *port)
{
 800e3a0:	b480      	push	{r7}
 800e3a2:	b08f      	sub	sp, #60	; 0x3c
 800e3a4:	af00      	add	r7, sp, #0
 800e3a6:	4603      	mov	r3, r0
 800e3a8:	6039      	str	r1, [r7, #0]
 800e3aa:	71fb      	strb	r3, [r7, #7]
  bool ret = true;
 800e3ac:	2301      	movs	r3, #1
 800e3ae:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t portaddr=0;
 800e3b2:	2300      	movs	r3, #0
 800e3b4:	633b      	str	r3, [r7, #48]	; 0x30

  portaddr = (uint32_t)port; // port address
 800e3b6:	683b      	ldr	r3, [r7, #0]
 800e3b8:	633b      	str	r3, [r7, #48]	; 0x30

  switch(portaddr)
 800e3ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3bc:	4a6b      	ldr	r2, [pc, #428]	; (800e56c <gpioPortRcc+0x1cc>)
 800e3be:	4293      	cmp	r3, r2
 800e3c0:	f000 80be 	beq.w	800e540 <gpioPortRcc+0x1a0>
 800e3c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3c6:	4a69      	ldr	r2, [pc, #420]	; (800e56c <gpioPortRcc+0x1cc>)
 800e3c8:	4293      	cmp	r3, r2
 800e3ca:	f200 80c8 	bhi.w	800e55e <gpioPortRcc+0x1be>
 800e3ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3d0:	4a67      	ldr	r2, [pc, #412]	; (800e570 <gpioPortRcc+0x1d0>)
 800e3d2:	4293      	cmp	r3, r2
 800e3d4:	f000 80a5 	beq.w	800e522 <gpioPortRcc+0x182>
 800e3d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3da:	4a65      	ldr	r2, [pc, #404]	; (800e570 <gpioPortRcc+0x1d0>)
 800e3dc:	4293      	cmp	r3, r2
 800e3de:	f200 80be 	bhi.w	800e55e <gpioPortRcc+0x1be>
 800e3e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3e4:	4a63      	ldr	r2, [pc, #396]	; (800e574 <gpioPortRcc+0x1d4>)
 800e3e6:	4293      	cmp	r3, r2
 800e3e8:	f000 808c 	beq.w	800e504 <gpioPortRcc+0x164>
 800e3ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3ee:	4a61      	ldr	r2, [pc, #388]	; (800e574 <gpioPortRcc+0x1d4>)
 800e3f0:	4293      	cmp	r3, r2
 800e3f2:	f200 80b4 	bhi.w	800e55e <gpioPortRcc+0x1be>
 800e3f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3f8:	4a5f      	ldr	r2, [pc, #380]	; (800e578 <gpioPortRcc+0x1d8>)
 800e3fa:	4293      	cmp	r3, r2
 800e3fc:	d073      	beq.n	800e4e6 <gpioPortRcc+0x146>
 800e3fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e400:	4a5d      	ldr	r2, [pc, #372]	; (800e578 <gpioPortRcc+0x1d8>)
 800e402:	4293      	cmp	r3, r2
 800e404:	f200 80ab 	bhi.w	800e55e <gpioPortRcc+0x1be>
 800e408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e40a:	4a5c      	ldr	r2, [pc, #368]	; (800e57c <gpioPortRcc+0x1dc>)
 800e40c:	4293      	cmp	r3, r2
 800e40e:	d05b      	beq.n	800e4c8 <gpioPortRcc+0x128>
 800e410:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e412:	4a5a      	ldr	r2, [pc, #360]	; (800e57c <gpioPortRcc+0x1dc>)
 800e414:	4293      	cmp	r3, r2
 800e416:	f200 80a2 	bhi.w	800e55e <gpioPortRcc+0x1be>
 800e41a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e41c:	4a58      	ldr	r2, [pc, #352]	; (800e580 <gpioPortRcc+0x1e0>)
 800e41e:	4293      	cmp	r3, r2
 800e420:	d043      	beq.n	800e4aa <gpioPortRcc+0x10a>
 800e422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e424:	4a56      	ldr	r2, [pc, #344]	; (800e580 <gpioPortRcc+0x1e0>)
 800e426:	4293      	cmp	r3, r2
 800e428:	f200 8099 	bhi.w	800e55e <gpioPortRcc+0x1be>
 800e42c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e42e:	4a55      	ldr	r2, [pc, #340]	; (800e584 <gpioPortRcc+0x1e4>)
 800e430:	4293      	cmp	r3, r2
 800e432:	d02b      	beq.n	800e48c <gpioPortRcc+0xec>
 800e434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e436:	4a53      	ldr	r2, [pc, #332]	; (800e584 <gpioPortRcc+0x1e4>)
 800e438:	4293      	cmp	r3, r2
 800e43a:	f200 8090 	bhi.w	800e55e <gpioPortRcc+0x1be>
 800e43e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e440:	4a51      	ldr	r2, [pc, #324]	; (800e588 <gpioPortRcc+0x1e8>)
 800e442:	4293      	cmp	r3, r2
 800e444:	d004      	beq.n	800e450 <gpioPortRcc+0xb0>
 800e446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e448:	4a50      	ldr	r2, [pc, #320]	; (800e58c <gpioPortRcc+0x1ec>)
 800e44a:	4293      	cmp	r3, r2
 800e44c:	d00f      	beq.n	800e46e <gpioPortRcc+0xce>
 800e44e:	e086      	b.n	800e55e <gpioPortRcc+0x1be>
  {
    case (uint32_t)GPIOA:
      __HAL_RCC_GPIOA_CLK_ENABLE();
 800e450:	2300      	movs	r3, #0
 800e452:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e454:	4b4e      	ldr	r3, [pc, #312]	; (800e590 <gpioPortRcc+0x1f0>)
 800e456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e458:	4a4d      	ldr	r2, [pc, #308]	; (800e590 <gpioPortRcc+0x1f0>)
 800e45a:	f043 0301 	orr.w	r3, r3, #1
 800e45e:	6313      	str	r3, [r2, #48]	; 0x30
 800e460:	4b4b      	ldr	r3, [pc, #300]	; (800e590 <gpioPortRcc+0x1f0>)
 800e462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e464:	f003 0301 	and.w	r3, r3, #1
 800e468:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e46a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      break;
 800e46c:	e077      	b.n	800e55e <gpioPortRcc+0x1be>
    case (uint32_t)GPIOB:
      __HAL_RCC_GPIOB_CLK_ENABLE();
 800e46e:	2300      	movs	r3, #0
 800e470:	62bb      	str	r3, [r7, #40]	; 0x28
 800e472:	4b47      	ldr	r3, [pc, #284]	; (800e590 <gpioPortRcc+0x1f0>)
 800e474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e476:	4a46      	ldr	r2, [pc, #280]	; (800e590 <gpioPortRcc+0x1f0>)
 800e478:	f043 0302 	orr.w	r3, r3, #2
 800e47c:	6313      	str	r3, [r2, #48]	; 0x30
 800e47e:	4b44      	ldr	r3, [pc, #272]	; (800e590 <gpioPortRcc+0x1f0>)
 800e480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e482:	f003 0302 	and.w	r3, r3, #2
 800e486:	62bb      	str	r3, [r7, #40]	; 0x28
 800e488:	6abb      	ldr	r3, [r7, #40]	; 0x28
      break;
 800e48a:	e068      	b.n	800e55e <gpioPortRcc+0x1be>
    case (uint32_t)GPIOC:
      __HAL_RCC_GPIOC_CLK_ENABLE();
 800e48c:	2300      	movs	r3, #0
 800e48e:	627b      	str	r3, [r7, #36]	; 0x24
 800e490:	4b3f      	ldr	r3, [pc, #252]	; (800e590 <gpioPortRcc+0x1f0>)
 800e492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e494:	4a3e      	ldr	r2, [pc, #248]	; (800e590 <gpioPortRcc+0x1f0>)
 800e496:	f043 0304 	orr.w	r3, r3, #4
 800e49a:	6313      	str	r3, [r2, #48]	; 0x30
 800e49c:	4b3c      	ldr	r3, [pc, #240]	; (800e590 <gpioPortRcc+0x1f0>)
 800e49e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e4a0:	f003 0304 	and.w	r3, r3, #4
 800e4a4:	627b      	str	r3, [r7, #36]	; 0x24
 800e4a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
      break;
 800e4a8:	e059      	b.n	800e55e <gpioPortRcc+0x1be>
    case (uint32_t)GPIOD:
      __HAL_RCC_GPIOD_CLK_ENABLE();
 800e4aa:	2300      	movs	r3, #0
 800e4ac:	623b      	str	r3, [r7, #32]
 800e4ae:	4b38      	ldr	r3, [pc, #224]	; (800e590 <gpioPortRcc+0x1f0>)
 800e4b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e4b2:	4a37      	ldr	r2, [pc, #220]	; (800e590 <gpioPortRcc+0x1f0>)
 800e4b4:	f043 0308 	orr.w	r3, r3, #8
 800e4b8:	6313      	str	r3, [r2, #48]	; 0x30
 800e4ba:	4b35      	ldr	r3, [pc, #212]	; (800e590 <gpioPortRcc+0x1f0>)
 800e4bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e4be:	f003 0308 	and.w	r3, r3, #8
 800e4c2:	623b      	str	r3, [r7, #32]
 800e4c4:	6a3b      	ldr	r3, [r7, #32]
      break;
 800e4c6:	e04a      	b.n	800e55e <gpioPortRcc+0x1be>
    case (uint32_t)GPIOE:
      __HAL_RCC_GPIOE_CLK_ENABLE();
 800e4c8:	2300      	movs	r3, #0
 800e4ca:	61fb      	str	r3, [r7, #28]
 800e4cc:	4b30      	ldr	r3, [pc, #192]	; (800e590 <gpioPortRcc+0x1f0>)
 800e4ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e4d0:	4a2f      	ldr	r2, [pc, #188]	; (800e590 <gpioPortRcc+0x1f0>)
 800e4d2:	f043 0310 	orr.w	r3, r3, #16
 800e4d6:	6313      	str	r3, [r2, #48]	; 0x30
 800e4d8:	4b2d      	ldr	r3, [pc, #180]	; (800e590 <gpioPortRcc+0x1f0>)
 800e4da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e4dc:	f003 0310 	and.w	r3, r3, #16
 800e4e0:	61fb      	str	r3, [r7, #28]
 800e4e2:	69fb      	ldr	r3, [r7, #28]
      break;
 800e4e4:	e03b      	b.n	800e55e <gpioPortRcc+0x1be>
    case (uint32_t)GPIOF:
      __HAL_RCC_GPIOF_CLK_ENABLE();
 800e4e6:	2300      	movs	r3, #0
 800e4e8:	61bb      	str	r3, [r7, #24]
 800e4ea:	4b29      	ldr	r3, [pc, #164]	; (800e590 <gpioPortRcc+0x1f0>)
 800e4ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e4ee:	4a28      	ldr	r2, [pc, #160]	; (800e590 <gpioPortRcc+0x1f0>)
 800e4f0:	f043 0320 	orr.w	r3, r3, #32
 800e4f4:	6313      	str	r3, [r2, #48]	; 0x30
 800e4f6:	4b26      	ldr	r3, [pc, #152]	; (800e590 <gpioPortRcc+0x1f0>)
 800e4f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e4fa:	f003 0320 	and.w	r3, r3, #32
 800e4fe:	61bb      	str	r3, [r7, #24]
 800e500:	69bb      	ldr	r3, [r7, #24]
      break;
 800e502:	e02c      	b.n	800e55e <gpioPortRcc+0x1be>
    case (uint32_t)GPIOG:
      __HAL_RCC_GPIOG_CLK_ENABLE();
 800e504:	2300      	movs	r3, #0
 800e506:	617b      	str	r3, [r7, #20]
 800e508:	4b21      	ldr	r3, [pc, #132]	; (800e590 <gpioPortRcc+0x1f0>)
 800e50a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e50c:	4a20      	ldr	r2, [pc, #128]	; (800e590 <gpioPortRcc+0x1f0>)
 800e50e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e512:	6313      	str	r3, [r2, #48]	; 0x30
 800e514:	4b1e      	ldr	r3, [pc, #120]	; (800e590 <gpioPortRcc+0x1f0>)
 800e516:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e518:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e51c:	617b      	str	r3, [r7, #20]
 800e51e:	697b      	ldr	r3, [r7, #20]
      break;
 800e520:	e01d      	b.n	800e55e <gpioPortRcc+0x1be>
    case (uint32_t)GPIOH:
      __HAL_RCC_GPIOH_CLK_ENABLE();
 800e522:	2300      	movs	r3, #0
 800e524:	613b      	str	r3, [r7, #16]
 800e526:	4b1a      	ldr	r3, [pc, #104]	; (800e590 <gpioPortRcc+0x1f0>)
 800e528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e52a:	4a19      	ldr	r2, [pc, #100]	; (800e590 <gpioPortRcc+0x1f0>)
 800e52c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e530:	6313      	str	r3, [r2, #48]	; 0x30
 800e532:	4b17      	ldr	r3, [pc, #92]	; (800e590 <gpioPortRcc+0x1f0>)
 800e534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e536:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e53a:	613b      	str	r3, [r7, #16]
 800e53c:	693b      	ldr	r3, [r7, #16]
      break;
 800e53e:	e00e      	b.n	800e55e <gpioPortRcc+0x1be>
    case (uint32_t)GPIOI:
      __HAL_RCC_GPIOI_CLK_ENABLE();
 800e540:	2300      	movs	r3, #0
 800e542:	60fb      	str	r3, [r7, #12]
 800e544:	4b12      	ldr	r3, [pc, #72]	; (800e590 <gpioPortRcc+0x1f0>)
 800e546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e548:	4a11      	ldr	r2, [pc, #68]	; (800e590 <gpioPortRcc+0x1f0>)
 800e54a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e54e:	6313      	str	r3, [r2, #48]	; 0x30
 800e550:	4b0f      	ldr	r3, [pc, #60]	; (800e590 <gpioPortRcc+0x1f0>)
 800e552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e554:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e558:	60fb      	str	r3, [r7, #12]
 800e55a:	68fb      	ldr	r3, [r7, #12]
      break;
 800e55c:	bf00      	nop
  }

  return ret;
 800e55e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 800e562:	4618      	mov	r0, r3
 800e564:	373c      	adds	r7, #60	; 0x3c
 800e566:	46bd      	mov	sp, r7
 800e568:	bc80      	pop	{r7}
 800e56a:	4770      	bx	lr
 800e56c:	40022000 	.word	0x40022000
 800e570:	40021c00 	.word	0x40021c00
 800e574:	40021800 	.word	0x40021800
 800e578:	40021400 	.word	0x40021400
 800e57c:	40021000 	.word	0x40021000
 800e580:	40020c00 	.word	0x40020c00
 800e584:	40020800 	.word	0x40020800
 800e588:	40020000 	.word	0x40020000
 800e58c:	40020400 	.word	0x40020400
 800e590:	40023800 	.word	0x40023800

0800e594 <gpioPinMode>:


bool gpioPinMode(uint8_t ch, uint8_t mode)
{
 800e594:	b580      	push	{r7, lr}
 800e596:	b088      	sub	sp, #32
 800e598:	af00      	add	r7, sp, #0
 800e59a:	4603      	mov	r3, r0
 800e59c:	460a      	mov	r2, r1
 800e59e:	71fb      	strb	r3, [r7, #7]
 800e5a0:	4613      	mov	r3, r2
 800e5a2:	71bb      	strb	r3, [r7, #6]
  bool ret = true;
 800e5a4:	2301      	movs	r3, #1
 800e5a6:	77fb      	strb	r3, [r7, #31]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e5a8:	f107 0308 	add.w	r3, r7, #8
 800e5ac:	2200      	movs	r2, #0
 800e5ae:	601a      	str	r2, [r3, #0]
 800e5b0:	605a      	str	r2, [r3, #4]
 800e5b2:	609a      	str	r2, [r3, #8]
 800e5b4:	60da      	str	r2, [r3, #12]
 800e5b6:	611a      	str	r2, [r3, #16]

  switch(mode)
 800e5b8:	79bb      	ldrb	r3, [r7, #6]
 800e5ba:	2b07      	cmp	r3, #7
 800e5bc:	d83a      	bhi.n	800e634 <gpioPinMode+0xa0>
 800e5be:	a201      	add	r2, pc, #4	; (adr r2, 800e5c4 <gpioPinMode+0x30>)
 800e5c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5c4:	0800e5e5 	.word	0x0800e5e5
 800e5c8:	0800e5ef 	.word	0x0800e5ef
 800e5cc:	0800e5f9 	.word	0x0800e5f9
 800e5d0:	0800e603 	.word	0x0800e603
 800e5d4:	0800e60d 	.word	0x0800e60d
 800e5d8:	0800e617 	.word	0x0800e617
 800e5dc:	0800e621 	.word	0x0800e621
 800e5e0:	0800e62b 	.word	0x0800e62b
  {
    case _DEF_INPUT:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e5e4:	2300      	movs	r3, #0
 800e5e6:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e5e8:	2300      	movs	r3, #0
 800e5ea:	613b      	str	r3, [r7, #16]
      break;
 800e5ec:	e022      	b.n	800e634 <gpioPinMode+0xa0>
    case _DEF_INPUT_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e5ee:	2300      	movs	r3, #0
 800e5f0:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 800e5f2:	2301      	movs	r3, #1
 800e5f4:	613b      	str	r3, [r7, #16]
      break;
 800e5f6:	e01d      	b.n	800e634 <gpioPinMode+0xa0>
    case _DEF_INPUT_PULLDOWN:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e5f8:	2300      	movs	r3, #0
 800e5fa:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800e5fc:	2302      	movs	r3, #2
 800e5fe:	613b      	str	r3, [r7, #16]
      break;
 800e600:	e018      	b.n	800e634 <gpioPinMode+0xa0>
    case _DEF_OUTPUT:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e602:	2301      	movs	r3, #1
 800e604:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e606:	2300      	movs	r3, #0
 800e608:	613b      	str	r3, [r7, #16]
      break;
 800e60a:	e013      	b.n	800e634 <gpioPinMode+0xa0>
    case _DEF_OUTPUT_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e60c:	2301      	movs	r3, #1
 800e60e:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 800e610:	2301      	movs	r3, #1
 800e612:	613b      	str	r3, [r7, #16]
      break;
 800e614:	e00e      	b.n	800e634 <gpioPinMode+0xa0>
    case _DEF_OUTPUT_PULLDOWN:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e616:	2301      	movs	r3, #1
 800e618:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800e61a:	2302      	movs	r3, #2
 800e61c:	613b      	str	r3, [r7, #16]
      break;
 800e61e:	e009      	b.n	800e634 <gpioPinMode+0xa0>
    case _DEF_OUTPUT_OD:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800e620:	2311      	movs	r3, #17
 800e622:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e624:	2300      	movs	r3, #0
 800e626:	613b      	str	r3, [r7, #16]
      break;
 800e628:	e004      	b.n	800e634 <gpioPinMode+0xa0>
    case _DEF_OUTPUT_OD_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800e62a:	2311      	movs	r3, #17
 800e62c:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 800e62e:	2301      	movs	r3, #1
 800e630:	613b      	str	r3, [r7, #16]
      break;
 800e632:	bf00      	nop
  }

  GPIO_InitStruct.Pin = gpio_tbl[ch].pin;
 800e634:	79fa      	ldrb	r2, [r7, #7]
 800e636:	490e      	ldr	r1, [pc, #56]	; (800e670 <gpioPinMode+0xdc>)
 800e638:	4613      	mov	r3, r2
 800e63a:	005b      	lsls	r3, r3, #1
 800e63c:	4413      	add	r3, r2
 800e63e:	009b      	lsls	r3, r3, #2
 800e640:	440b      	add	r3, r1
 800e642:	3304      	adds	r3, #4
 800e644:	881b      	ldrh	r3, [r3, #0]
 800e646:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(gpio_tbl[ch].port, &GPIO_InitStruct);
 800e648:	79fa      	ldrb	r2, [r7, #7]
 800e64a:	4909      	ldr	r1, [pc, #36]	; (800e670 <gpioPinMode+0xdc>)
 800e64c:	4613      	mov	r3, r2
 800e64e:	005b      	lsls	r3, r3, #1
 800e650:	4413      	add	r3, r2
 800e652:	009b      	lsls	r3, r3, #2
 800e654:	440b      	add	r3, r1
 800e656:	681b      	ldr	r3, [r3, #0]
 800e658:	f107 0208 	add.w	r2, r7, #8
 800e65c:	4611      	mov	r1, r2
 800e65e:	4618      	mov	r0, r3
 800e660:	f7f5 fc04 	bl	8003e6c <HAL_GPIO_Init>

  return ret;
 800e664:	7ffb      	ldrb	r3, [r7, #31]
}
 800e666:	4618      	mov	r0, r3
 800e668:	3720      	adds	r7, #32
 800e66a:	46bd      	mov	sp, r7
 800e66c:	bd80      	pop	{r7, pc}
 800e66e:	bf00      	nop
 800e670:	20000198 	.word	0x20000198

0800e674 <gpioPinWrite>:


void gpioPinWrite(uint8_t ch, bool value)
{
 800e674:	b590      	push	{r4, r7, lr}
 800e676:	b083      	sub	sp, #12
 800e678:	af00      	add	r7, sp, #0
 800e67a:	4603      	mov	r3, r0
 800e67c:	460a      	mov	r2, r1
 800e67e:	71fb      	strb	r3, [r7, #7]
 800e680:	4613      	mov	r3, r2
 800e682:	71bb      	strb	r3, [r7, #6]
  if(ch >= GPIO_CH_MAX)
 800e684:	79fb      	ldrb	r3, [r7, #7]
 800e686:	2b01      	cmp	r3, #1
 800e688:	d83e      	bhi.n	800e708 <gpioPinWrite+0x94>
  {
    return;
  }

  if(value == GPIO_ON)
 800e68a:	79bb      	ldrb	r3, [r7, #6]
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d01d      	beq.n	800e6cc <gpioPinWrite+0x58>
  {
    HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].on_state);
 800e690:	79fa      	ldrb	r2, [r7, #7]
 800e692:	491f      	ldr	r1, [pc, #124]	; (800e710 <gpioPinWrite+0x9c>)
 800e694:	4613      	mov	r3, r2
 800e696:	005b      	lsls	r3, r3, #1
 800e698:	4413      	add	r3, r2
 800e69a:	009b      	lsls	r3, r3, #2
 800e69c:	440b      	add	r3, r1
 800e69e:	6818      	ldr	r0, [r3, #0]
 800e6a0:	79fa      	ldrb	r2, [r7, #7]
 800e6a2:	491b      	ldr	r1, [pc, #108]	; (800e710 <gpioPinWrite+0x9c>)
 800e6a4:	4613      	mov	r3, r2
 800e6a6:	005b      	lsls	r3, r3, #1
 800e6a8:	4413      	add	r3, r2
 800e6aa:	009b      	lsls	r3, r3, #2
 800e6ac:	440b      	add	r3, r1
 800e6ae:	3304      	adds	r3, #4
 800e6b0:	8819      	ldrh	r1, [r3, #0]
 800e6b2:	79fa      	ldrb	r2, [r7, #7]
 800e6b4:	4c16      	ldr	r4, [pc, #88]	; (800e710 <gpioPinWrite+0x9c>)
 800e6b6:	4613      	mov	r3, r2
 800e6b8:	005b      	lsls	r3, r3, #1
 800e6ba:	4413      	add	r3, r2
 800e6bc:	009b      	lsls	r3, r3, #2
 800e6be:	4423      	add	r3, r4
 800e6c0:	3307      	adds	r3, #7
 800e6c2:	781b      	ldrb	r3, [r3, #0]
 800e6c4:	461a      	mov	r2, r3
 800e6c6:	f7f5 fe84 	bl	80043d2 <HAL_GPIO_WritePin>
 800e6ca:	e01e      	b.n	800e70a <gpioPinWrite+0x96>
  }
  else
  {
    HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].off_state);
 800e6cc:	79fa      	ldrb	r2, [r7, #7]
 800e6ce:	4910      	ldr	r1, [pc, #64]	; (800e710 <gpioPinWrite+0x9c>)
 800e6d0:	4613      	mov	r3, r2
 800e6d2:	005b      	lsls	r3, r3, #1
 800e6d4:	4413      	add	r3, r2
 800e6d6:	009b      	lsls	r3, r3, #2
 800e6d8:	440b      	add	r3, r1
 800e6da:	6818      	ldr	r0, [r3, #0]
 800e6dc:	79fa      	ldrb	r2, [r7, #7]
 800e6de:	490c      	ldr	r1, [pc, #48]	; (800e710 <gpioPinWrite+0x9c>)
 800e6e0:	4613      	mov	r3, r2
 800e6e2:	005b      	lsls	r3, r3, #1
 800e6e4:	4413      	add	r3, r2
 800e6e6:	009b      	lsls	r3, r3, #2
 800e6e8:	440b      	add	r3, r1
 800e6ea:	3304      	adds	r3, #4
 800e6ec:	8819      	ldrh	r1, [r3, #0]
 800e6ee:	79fa      	ldrb	r2, [r7, #7]
 800e6f0:	4c07      	ldr	r4, [pc, #28]	; (800e710 <gpioPinWrite+0x9c>)
 800e6f2:	4613      	mov	r3, r2
 800e6f4:	005b      	lsls	r3, r3, #1
 800e6f6:	4413      	add	r3, r2
 800e6f8:	009b      	lsls	r3, r3, #2
 800e6fa:	4423      	add	r3, r4
 800e6fc:	3308      	adds	r3, #8
 800e6fe:	781b      	ldrb	r3, [r3, #0]
 800e700:	461a      	mov	r2, r3
 800e702:	f7f5 fe66 	bl	80043d2 <HAL_GPIO_WritePin>
 800e706:	e000      	b.n	800e70a <gpioPinWrite+0x96>
    return;
 800e708:	bf00      	nop
  }
}
 800e70a:	370c      	adds	r7, #12
 800e70c:	46bd      	mov	sp, r7
 800e70e:	bd90      	pop	{r4, r7, pc}
 800e710:	20000198 	.word	0x20000198

0800e714 <gpioPinRead>:


bool gpioPinRead(uint8_t ch)
{
 800e714:	b580      	push	{r7, lr}
 800e716:	b084      	sub	sp, #16
 800e718:	af00      	add	r7, sp, #0
 800e71a:	4603      	mov	r3, r0
 800e71c:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 800e71e:	2300      	movs	r3, #0
 800e720:	73fb      	strb	r3, [r7, #15]

  if(ch >= GPIO_CH_MAX)
 800e722:	79fb      	ldrb	r3, [r7, #7]
 800e724:	2b01      	cmp	r3, #1
 800e726:	d901      	bls.n	800e72c <gpioPinRead+0x18>
  {
    return false;
 800e728:	2300      	movs	r3, #0
 800e72a:	e023      	b.n	800e774 <gpioPinRead+0x60>
  }

  if(HAL_GPIO_ReadPin(gpio_tbl[ch].port, gpio_tbl[ch].pin) == gpio_tbl[ch].on_state)
 800e72c:	79fa      	ldrb	r2, [r7, #7]
 800e72e:	4913      	ldr	r1, [pc, #76]	; (800e77c <gpioPinRead+0x68>)
 800e730:	4613      	mov	r3, r2
 800e732:	005b      	lsls	r3, r3, #1
 800e734:	4413      	add	r3, r2
 800e736:	009b      	lsls	r3, r3, #2
 800e738:	440b      	add	r3, r1
 800e73a:	6818      	ldr	r0, [r3, #0]
 800e73c:	79fa      	ldrb	r2, [r7, #7]
 800e73e:	490f      	ldr	r1, [pc, #60]	; (800e77c <gpioPinRead+0x68>)
 800e740:	4613      	mov	r3, r2
 800e742:	005b      	lsls	r3, r3, #1
 800e744:	4413      	add	r3, r2
 800e746:	009b      	lsls	r3, r3, #2
 800e748:	440b      	add	r3, r1
 800e74a:	3304      	adds	r3, #4
 800e74c:	881b      	ldrh	r3, [r3, #0]
 800e74e:	4619      	mov	r1, r3
 800e750:	f7f5 fe28 	bl	80043a4 <HAL_GPIO_ReadPin>
 800e754:	4603      	mov	r3, r0
 800e756:	4618      	mov	r0, r3
 800e758:	79fa      	ldrb	r2, [r7, #7]
 800e75a:	4908      	ldr	r1, [pc, #32]	; (800e77c <gpioPinRead+0x68>)
 800e75c:	4613      	mov	r3, r2
 800e75e:	005b      	lsls	r3, r3, #1
 800e760:	4413      	add	r3, r2
 800e762:	009b      	lsls	r3, r3, #2
 800e764:	440b      	add	r3, r1
 800e766:	3307      	adds	r3, #7
 800e768:	781b      	ldrb	r3, [r3, #0]
 800e76a:	4298      	cmp	r0, r3
 800e76c:	d101      	bne.n	800e772 <gpioPinRead+0x5e>
  {
    ret = true;
 800e76e:	2301      	movs	r3, #1
 800e770:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800e772:	7bfb      	ldrb	r3, [r7, #15]
}
 800e774:	4618      	mov	r0, r3
 800e776:	3710      	adds	r7, #16
 800e778:	46bd      	mov	sp, r7
 800e77a:	bd80      	pop	{r7, pc}
 800e77c:	20000198 	.word	0x20000198

0800e780 <cliGpio>:



#ifdef _USE_HW_CLI
void cliGpio(cli_args_t *args)
{
 800e780:	b590      	push	{r4, r7, lr}
 800e782:	b087      	sub	sp, #28
 800e784:	af00      	add	r7, sp, #0
 800e786:	6078      	str	r0, [r7, #4]
  bool ret = false;
 800e788:	2300      	movs	r3, #0
 800e78a:	75fb      	strb	r3, [r7, #23]

  if(args->argc == 1 && args->isStr(0, "show") == true)
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	881b      	ldrh	r3, [r3, #0]
 800e790:	2b01      	cmp	r3, #1
 800e792:	d128      	bne.n	800e7e6 <cliGpio+0x66>
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	695b      	ldr	r3, [r3, #20]
 800e798:	494e      	ldr	r1, [pc, #312]	; (800e8d4 <cliGpio+0x154>)
 800e79a:	2000      	movs	r0, #0
 800e79c:	4798      	blx	r3
 800e79e:	4603      	mov	r3, r0
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d020      	beq.n	800e7e6 <cliGpio+0x66>
  {
    while(cliKeepLoop())
 800e7a4:	e018      	b.n	800e7d8 <cliGpio+0x58>
    {
      for(int i=0; i<GPIO_CH_MAX; i++)
 800e7a6:	2300      	movs	r3, #0
 800e7a8:	613b      	str	r3, [r7, #16]
 800e7aa:	e00c      	b.n	800e7c6 <cliGpio+0x46>
      {
        cliPrintf("%d", gpioPinRead(i));
 800e7ac:	693b      	ldr	r3, [r7, #16]
 800e7ae:	b2db      	uxtb	r3, r3
 800e7b0:	4618      	mov	r0, r3
 800e7b2:	f7ff ffaf 	bl	800e714 <gpioPinRead>
 800e7b6:	4603      	mov	r3, r0
 800e7b8:	4619      	mov	r1, r3
 800e7ba:	4847      	ldr	r0, [pc, #284]	; (800e8d8 <cliGpio+0x158>)
 800e7bc:	f7fe f8da 	bl	800c974 <cliPrintf>
      for(int i=0; i<GPIO_CH_MAX; i++)
 800e7c0:	693b      	ldr	r3, [r7, #16]
 800e7c2:	3301      	adds	r3, #1
 800e7c4:	613b      	str	r3, [r7, #16]
 800e7c6:	693b      	ldr	r3, [r7, #16]
 800e7c8:	2b01      	cmp	r3, #1
 800e7ca:	ddef      	ble.n	800e7ac <cliGpio+0x2c>
      }
      cliPrintf("\n");
 800e7cc:	4843      	ldr	r0, [pc, #268]	; (800e8dc <cliGpio+0x15c>)
 800e7ce:	f7fe f8d1 	bl	800c974 <cliPrintf>
      delay(100);
 800e7d2:	2064      	movs	r0, #100	; 0x64
 800e7d4:	f000 f9a3 	bl	800eb1e <delay>
    while(cliKeepLoop())
 800e7d8:	f7fe f9c2 	bl	800cb60 <cliKeepLoop>
 800e7dc:	4603      	mov	r3, r0
 800e7de:	2b00      	cmp	r3, #0
 800e7e0:	d1e1      	bne.n	800e7a6 <cliGpio+0x26>
    }

    ret = true;
 800e7e2:	2301      	movs	r3, #1
 800e7e4:	75fb      	strb	r3, [r7, #23]
  }

  if(args->argc == 2 && args->isStr(0, "read") == true)
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	881b      	ldrh	r3, [r3, #0]
 800e7ea:	2b02      	cmp	r3, #2
 800e7ec:	d123      	bne.n	800e836 <cliGpio+0xb6>
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	695b      	ldr	r3, [r3, #20]
 800e7f2:	493b      	ldr	r1, [pc, #236]	; (800e8e0 <cliGpio+0x160>)
 800e7f4:	2000      	movs	r0, #0
 800e7f6:	4798      	blx	r3
 800e7f8:	4603      	mov	r3, r0
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d01b      	beq.n	800e836 <cliGpio+0xb6>
  {
    uint8_t ch;

    ch = (uint8_t)args->getData(1);
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	689b      	ldr	r3, [r3, #8]
 800e802:	2001      	movs	r0, #1
 800e804:	4798      	blx	r3
 800e806:	4603      	mov	r3, r0
 800e808:	73fb      	strb	r3, [r7, #15]

    while(cliKeepLoop())
 800e80a:	e00d      	b.n	800e828 <cliGpio+0xa8>
    {
      cliPrintf("gpio read %d : %d\n", ch, gpioPinRead(ch));
 800e80c:	7bfc      	ldrb	r4, [r7, #15]
 800e80e:	7bfb      	ldrb	r3, [r7, #15]
 800e810:	4618      	mov	r0, r3
 800e812:	f7ff ff7f 	bl	800e714 <gpioPinRead>
 800e816:	4603      	mov	r3, r0
 800e818:	461a      	mov	r2, r3
 800e81a:	4621      	mov	r1, r4
 800e81c:	4831      	ldr	r0, [pc, #196]	; (800e8e4 <cliGpio+0x164>)
 800e81e:	f7fe f8a9 	bl	800c974 <cliPrintf>
      delay(100);
 800e822:	2064      	movs	r0, #100	; 0x64
 800e824:	f000 f97b 	bl	800eb1e <delay>
    while(cliKeepLoop())
 800e828:	f7fe f99a 	bl	800cb60 <cliKeepLoop>
 800e82c:	4603      	mov	r3, r0
 800e82e:	2b00      	cmp	r3, #0
 800e830:	d1ec      	bne.n	800e80c <cliGpio+0x8c>
    }

    ret = true;
 800e832:	2301      	movs	r3, #1
 800e834:	75fb      	strb	r3, [r7, #23]
  }

  if(args->argc == 3 && args->isStr(0, "write") == true)
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	881b      	ldrh	r3, [r3, #0]
 800e83a:	2b03      	cmp	r3, #3
 800e83c:	d12b      	bne.n	800e896 <cliGpio+0x116>
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	695b      	ldr	r3, [r3, #20]
 800e842:	4929      	ldr	r1, [pc, #164]	; (800e8e8 <cliGpio+0x168>)
 800e844:	2000      	movs	r0, #0
 800e846:	4798      	blx	r3
 800e848:	4603      	mov	r3, r0
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	d023      	beq.n	800e896 <cliGpio+0x116>
  {
    uint8_t ch;
    uint8_t value;

    ch    = (uint8_t)args->getData(1);
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	689b      	ldr	r3, [r3, #8]
 800e852:	2001      	movs	r0, #1
 800e854:	4798      	blx	r3
 800e856:	4603      	mov	r3, r0
 800e858:	73bb      	strb	r3, [r7, #14]
    value = (uint8_t)args->getData(2);
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	689b      	ldr	r3, [r3, #8]
 800e85e:	2002      	movs	r0, #2
 800e860:	4798      	blx	r3
 800e862:	4603      	mov	r3, r0
 800e864:	737b      	strb	r3, [r7, #13]

    gpioPinWrite(ch, value);
 800e866:	7b7b      	ldrb	r3, [r7, #13]
 800e868:	2b00      	cmp	r3, #0
 800e86a:	bf14      	ite	ne
 800e86c:	2301      	movne	r3, #1
 800e86e:	2300      	moveq	r3, #0
 800e870:	b2da      	uxtb	r2, r3
 800e872:	7bbb      	ldrb	r3, [r7, #14]
 800e874:	4611      	mov	r1, r2
 800e876:	4618      	mov	r0, r3
 800e878:	f7ff fefc 	bl	800e674 <gpioPinWrite>
    cliPrintf("gpio read %d : %d\n", ch, gpioPinRead(ch));
 800e87c:	7bbc      	ldrb	r4, [r7, #14]
 800e87e:	7bbb      	ldrb	r3, [r7, #14]
 800e880:	4618      	mov	r0, r3
 800e882:	f7ff ff47 	bl	800e714 <gpioPinRead>
 800e886:	4603      	mov	r3, r0
 800e888:	461a      	mov	r2, r3
 800e88a:	4621      	mov	r1, r4
 800e88c:	4815      	ldr	r0, [pc, #84]	; (800e8e4 <cliGpio+0x164>)
 800e88e:	f7fe f871 	bl	800c974 <cliPrintf>

    ret = true;
 800e892:	2301      	movs	r3, #1
 800e894:	75fb      	strb	r3, [r7, #23]
  }

  if(ret != true)
 800e896:	7dfb      	ldrb	r3, [r7, #23]
 800e898:	f083 0301 	eor.w	r3, r3, #1
 800e89c:	b2db      	uxtb	r3, r3
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d013      	beq.n	800e8ca <cliGpio+0x14a>
  {
    cliPrintf("\n");
 800e8a2:	480e      	ldr	r0, [pc, #56]	; (800e8dc <cliGpio+0x15c>)
 800e8a4:	f7fe f866 	bl	800c974 <cliPrintf>
    cliPrintf("------------[ GPIO Commands ]-------------\n");
 800e8a8:	4810      	ldr	r0, [pc, #64]	; (800e8ec <cliGpio+0x16c>)
 800e8aa:	f7fe f863 	bl	800c974 <cliPrintf>
    cliPrintf(">> gpio show\n");
 800e8ae:	4810      	ldr	r0, [pc, #64]	; (800e8f0 <cliGpio+0x170>)
 800e8b0:	f7fe f860 	bl	800c974 <cliPrintf>
    cliPrintf(">> gpio read ch[0~%d]\n", GPIO_CH_MAX-1);
 800e8b4:	2101      	movs	r1, #1
 800e8b6:	480f      	ldr	r0, [pc, #60]	; (800e8f4 <cliGpio+0x174>)
 800e8b8:	f7fe f85c 	bl	800c974 <cliPrintf>
    cliPrintf(">> gpio write ch[0~%d] 0:1\n", GPIO_CH_MAX-1);
 800e8bc:	2101      	movs	r1, #1
 800e8be:	480e      	ldr	r0, [pc, #56]	; (800e8f8 <cliGpio+0x178>)
 800e8c0:	f7fe f858 	bl	800c974 <cliPrintf>
    cliPrintf("------------------------------------------\n");
 800e8c4:	480d      	ldr	r0, [pc, #52]	; (800e8fc <cliGpio+0x17c>)
 800e8c6:	f7fe f855 	bl	800c974 <cliPrintf>
  }
}
 800e8ca:	bf00      	nop
 800e8cc:	371c      	adds	r7, #28
 800e8ce:	46bd      	mov	sp, r7
 800e8d0:	bd90      	pop	{r4, r7, pc}
 800e8d2:	bf00      	nop
 800e8d4:	08015e08 	.word	0x08015e08
 800e8d8:	08015e10 	.word	0x08015e10
 800e8dc:	08015e14 	.word	0x08015e14
 800e8e0:	08015e18 	.word	0x08015e18
 800e8e4:	08015e20 	.word	0x08015e20
 800e8e8:	08015e34 	.word	0x08015e34
 800e8ec:	08015e3c 	.word	0x08015e3c
 800e8f0:	08015e68 	.word	0x08015e68
 800e8f4:	08015e78 	.word	0x08015e78
 800e8f8:	08015e90 	.word	0x08015e90
 800e8fc:	08015eac 	.word	0x08015eac

0800e900 <Task_LED>:

#ifdef _USE_HW_LED


void Task_LED(uint32_t taskPeriod)
{
 800e900:	b580      	push	{r7, lr}
 800e902:	b082      	sub	sp, #8
 800e904:	af00      	add	r7, sp, #0
 800e906:	6078      	str	r0, [r7, #4]
  if(timTask_Run(&eTmr_Task_LED, taskPeriod) == true)
 800e908:	6879      	ldr	r1, [r7, #4]
 800e90a:	4803      	ldr	r0, [pc, #12]	; (800e918 <Task_LED+0x18>)
 800e90c:	f000 fdba 	bl	800f484 <timTask_Run>
  {
    //********************* LED Task Code Begin *********************//

    //********************* LED Task Code end *********************//
  }
}
 800e910:	bf00      	nop
 800e912:	3708      	adds	r7, #8
 800e914:	46bd      	mov	sp, r7
 800e916:	bd80      	pop	{r7, pc}
 800e918:	20004274 	.word	0x20004274

0800e91c <ledInit>:
static void cliLed(cli_args_t *args);
#endif


bool ledInit(void)
{
 800e91c:	b580      	push	{r7, lr}
 800e91e:	b082      	sub	sp, #8
 800e920:	af00      	add	r7, sp, #0
  bool ret = true;
 800e922:	2301      	movs	r3, #1
 800e924:	70fb      	strb	r3, [r7, #3]

#ifdef _USE_HW_CLI
  cliAdd("led", cliLed);
 800e926:	490c      	ldr	r1, [pc, #48]	; (800e958 <ledInit+0x3c>)
 800e928:	480c      	ldr	r0, [pc, #48]	; (800e95c <ledInit+0x40>)
 800e92a:	f7fe f93f 	bl	800cbac <cliAdd>
#endif

  for(int i=0; i<LED_CH_MAX; i++)
 800e92e:	2300      	movs	r3, #0
 800e930:	607b      	str	r3, [r7, #4]
 800e932:	e008      	b.n	800e946 <ledInit+0x2a>
  {
    ledCtrl(i, LED_OFF);
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	b2db      	uxtb	r3, r3
 800e938:	2100      	movs	r1, #0
 800e93a:	4618      	mov	r0, r3
 800e93c:	f000 f810 	bl	800e960 <ledCtrl>
  for(int i=0; i<LED_CH_MAX; i++)
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	3301      	adds	r3, #1
 800e944:	607b      	str	r3, [r7, #4]
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	2b02      	cmp	r3, #2
 800e94a:	ddf3      	ble.n	800e934 <ledInit+0x18>
  }

  return ret;
 800e94c:	78fb      	ldrb	r3, [r7, #3]
}
 800e94e:	4618      	mov	r0, r3
 800e950:	3708      	adds	r7, #8
 800e952:	46bd      	mov	sp, r7
 800e954:	bd80      	pop	{r7, pc}
 800e956:	bf00      	nop
 800e958:	0800e9f9 	.word	0x0800e9f9
 800e95c:	08015ed8 	.word	0x08015ed8

0800e960 <ledCtrl>:

/*
 * ch : def.h -> _DEF_LEDx
 */
void ledCtrl(uint8_t ch, uint8_t state)
{
 800e960:	b580      	push	{r7, lr}
 800e962:	b082      	sub	sp, #8
 800e964:	af00      	add	r7, sp, #0
 800e966:	4603      	mov	r3, r0
 800e968:	460a      	mov	r2, r1
 800e96a:	71fb      	strb	r3, [r7, #7]
 800e96c:	4613      	mov	r3, r2
 800e96e:	71bb      	strb	r3, [r7, #6]
  if(ch >= LED_CH_MAX) return;
 800e970:	79fb      	ldrb	r3, [r7, #7]
 800e972:	2b02      	cmp	r3, #2
 800e974:	d83a      	bhi.n	800e9ec <ledCtrl+0x8c>

  if(state == LED_OFF)
 800e976:	79bb      	ldrb	r3, [r7, #6]
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d111      	bne.n	800e9a0 <ledCtrl+0x40>
  {
    HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].off_state);
 800e97c:	79fb      	ldrb	r3, [r7, #7]
 800e97e:	4a1d      	ldr	r2, [pc, #116]	; (800e9f4 <ledCtrl+0x94>)
 800e980:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800e984:	79fb      	ldrb	r3, [r7, #7]
 800e986:	4a1b      	ldr	r2, [pc, #108]	; (800e9f4 <ledCtrl+0x94>)
 800e988:	00db      	lsls	r3, r3, #3
 800e98a:	4413      	add	r3, r2
 800e98c:	8899      	ldrh	r1, [r3, #4]
 800e98e:	79fb      	ldrb	r3, [r7, #7]
 800e990:	4a18      	ldr	r2, [pc, #96]	; (800e9f4 <ledCtrl+0x94>)
 800e992:	00db      	lsls	r3, r3, #3
 800e994:	4413      	add	r3, r2
 800e996:	79db      	ldrb	r3, [r3, #7]
 800e998:	461a      	mov	r2, r3
 800e99a:	f7f5 fd1a 	bl	80043d2 <HAL_GPIO_WritePin>
 800e99e:	e026      	b.n	800e9ee <ledCtrl+0x8e>
  }
  else if(state == LED_ON)
 800e9a0:	79bb      	ldrb	r3, [r7, #6]
 800e9a2:	2b01      	cmp	r3, #1
 800e9a4:	d111      	bne.n	800e9ca <ledCtrl+0x6a>
  {
    HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].on_state);
 800e9a6:	79fb      	ldrb	r3, [r7, #7]
 800e9a8:	4a12      	ldr	r2, [pc, #72]	; (800e9f4 <ledCtrl+0x94>)
 800e9aa:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800e9ae:	79fb      	ldrb	r3, [r7, #7]
 800e9b0:	4a10      	ldr	r2, [pc, #64]	; (800e9f4 <ledCtrl+0x94>)
 800e9b2:	00db      	lsls	r3, r3, #3
 800e9b4:	4413      	add	r3, r2
 800e9b6:	8899      	ldrh	r1, [r3, #4]
 800e9b8:	79fb      	ldrb	r3, [r7, #7]
 800e9ba:	4a0e      	ldr	r2, [pc, #56]	; (800e9f4 <ledCtrl+0x94>)
 800e9bc:	00db      	lsls	r3, r3, #3
 800e9be:	4413      	add	r3, r2
 800e9c0:	799b      	ldrb	r3, [r3, #6]
 800e9c2:	461a      	mov	r2, r3
 800e9c4:	f7f5 fd05 	bl	80043d2 <HAL_GPIO_WritePin>
 800e9c8:	e011      	b.n	800e9ee <ledCtrl+0x8e>
  }
  else if(state == LED_TOGGLE)
 800e9ca:	79bb      	ldrb	r3, [r7, #6]
 800e9cc:	2b02      	cmp	r3, #2
 800e9ce:	d10e      	bne.n	800e9ee <ledCtrl+0x8e>
  {
    HAL_GPIO_TogglePin(led_tbl[ch].port, led_tbl[ch].pin);
 800e9d0:	79fb      	ldrb	r3, [r7, #7]
 800e9d2:	4a08      	ldr	r2, [pc, #32]	; (800e9f4 <ledCtrl+0x94>)
 800e9d4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800e9d8:	79fb      	ldrb	r3, [r7, #7]
 800e9da:	4906      	ldr	r1, [pc, #24]	; (800e9f4 <ledCtrl+0x94>)
 800e9dc:	00db      	lsls	r3, r3, #3
 800e9de:	440b      	add	r3, r1
 800e9e0:	889b      	ldrh	r3, [r3, #4]
 800e9e2:	4619      	mov	r1, r3
 800e9e4:	4610      	mov	r0, r2
 800e9e6:	f7f5 fd0c 	bl	8004402 <HAL_GPIO_TogglePin>
 800e9ea:	e000      	b.n	800e9ee <ledCtrl+0x8e>
  if(ch >= LED_CH_MAX) return;
 800e9ec:	bf00      	nop
  }
}
 800e9ee:	3708      	adds	r7, #8
 800e9f0:	46bd      	mov	sp, r7
 800e9f2:	bd80      	pop	{r7, pc}
 800e9f4:	200001b0 	.word	0x200001b0

0800e9f8 <cliLed>:

#ifdef _USE_HW_CLI
void cliLed(cli_args_t *args)
{
 800e9f8:	b580      	push	{r7, lr}
 800e9fa:	b086      	sub	sp, #24
 800e9fc:	af00      	add	r7, sp, #0
 800e9fe:	6078      	str	r0, [r7, #4]
  bool ret = false;
 800ea00:	2300      	movs	r3, #0
 800ea02:	75fb      	strb	r3, [r7, #23]

  if (args->argc == 3 && args->isStr(0, "toggle") == true)
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	881b      	ldrh	r3, [r3, #0]
 800ea08:	2b03      	cmp	r3, #3
 800ea0a:	d134      	bne.n	800ea76 <cliLed+0x7e>
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	695b      	ldr	r3, [r3, #20]
 800ea10:	4924      	ldr	r1, [pc, #144]	; (800eaa4 <cliLed+0xac>)
 800ea12:	2000      	movs	r0, #0
 800ea14:	4798      	blx	r3
 800ea16:	4603      	mov	r3, r0
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	d02c      	beq.n	800ea76 <cliLed+0x7e>
  {
    uint8_t  led_ch;
    uint32_t toggle_time;
    uint32_t pre_time;

    led_ch      = args->getData(1);
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	689b      	ldr	r3, [r3, #8]
 800ea20:	2001      	movs	r0, #1
 800ea22:	4798      	blx	r3
 800ea24:	4603      	mov	r3, r0
 800ea26:	75bb      	strb	r3, [r7, #22]
    toggle_time = args->getData(2);
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	689b      	ldr	r3, [r3, #8]
 800ea2c:	2002      	movs	r0, #2
 800ea2e:	4798      	blx	r3
 800ea30:	4603      	mov	r3, r0
 800ea32:	60fb      	str	r3, [r7, #12]

    if (led_ch > 0)
 800ea34:	7dbb      	ldrb	r3, [r7, #22]
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d002      	beq.n	800ea40 <cliLed+0x48>
    {
      led_ch--;
 800ea3a:	7dbb      	ldrb	r3, [r7, #22]
 800ea3c:	3b01      	subs	r3, #1
 800ea3e:	75bb      	strb	r3, [r7, #22]
    }

    pre_time = millis();
 800ea40:	f000 f878 	bl	800eb34 <millis>
 800ea44:	6138      	str	r0, [r7, #16]
    while(cliKeepLoop())
 800ea46:	e00f      	b.n	800ea68 <cliLed+0x70>
    {
      if (millis()-pre_time >= toggle_time)
 800ea48:	f000 f874 	bl	800eb34 <millis>
 800ea4c:	4602      	mov	r2, r0
 800ea4e:	693b      	ldr	r3, [r7, #16]
 800ea50:	1ad3      	subs	r3, r2, r3
 800ea52:	68fa      	ldr	r2, [r7, #12]
 800ea54:	429a      	cmp	r2, r3
 800ea56:	d807      	bhi.n	800ea68 <cliLed+0x70>
      {
        pre_time = millis();
 800ea58:	f000 f86c 	bl	800eb34 <millis>
 800ea5c:	6138      	str	r0, [r7, #16]
        ledCtrl(led_ch, LED_TOGGLE);
 800ea5e:	7dbb      	ldrb	r3, [r7, #22]
 800ea60:	2102      	movs	r1, #2
 800ea62:	4618      	mov	r0, r3
 800ea64:	f7ff ff7c 	bl	800e960 <ledCtrl>
    while(cliKeepLoop())
 800ea68:	f7fe f87a 	bl	800cb60 <cliKeepLoop>
 800ea6c:	4603      	mov	r3, r0
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d1ea      	bne.n	800ea48 <cliLed+0x50>
      }
    }
    ret = true;
 800ea72:	2301      	movs	r3, #1
 800ea74:	75fb      	strb	r3, [r7, #23]
  }

  if (ret != true)
 800ea76:	7dfb      	ldrb	r3, [r7, #23]
 800ea78:	f083 0301 	eor.w	r3, r3, #1
 800ea7c:	b2db      	uxtb	r3, r3
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d00c      	beq.n	800ea9c <cliLed+0xa4>
  {
    cliPrintf("\n");
 800ea82:	4809      	ldr	r0, [pc, #36]	; (800eaa8 <cliLed+0xb0>)
 800ea84:	f7fd ff76 	bl	800c974 <cliPrintf>
    cliPrintf("------------[ LED Commands ]-------------\n");
 800ea88:	4808      	ldr	r0, [pc, #32]	; (800eaac <cliLed+0xb4>)
 800ea8a:	f7fd ff73 	bl	800c974 <cliPrintf>
    cliPrintf(">> led toggle ch[1~%d] time(ms)\n", LED_CH_MAX);
 800ea8e:	2103      	movs	r1, #3
 800ea90:	4807      	ldr	r0, [pc, #28]	; (800eab0 <cliLed+0xb8>)
 800ea92:	f7fd ff6f 	bl	800c974 <cliPrintf>
    cliPrintf("-----------------------------------------\n");
 800ea96:	4807      	ldr	r0, [pc, #28]	; (800eab4 <cliLed+0xbc>)
 800ea98:	f7fd ff6c 	bl	800c974 <cliPrintf>
  }
}
 800ea9c:	bf00      	nop
 800ea9e:	3718      	adds	r7, #24
 800eaa0:	46bd      	mov	sp, r7
 800eaa2:	bd80      	pop	{r7, pc}
 800eaa4:	08015edc 	.word	0x08015edc
 800eaa8:	08015ee4 	.word	0x08015ee4
 800eaac:	08015ee8 	.word	0x08015ee8
 800eab0:	08015f14 	.word	0x08015f14
 800eab4:	08015f38 	.word	0x08015f38

0800eab8 <apInit>:

#include "user.h"


void apInit(void)
{
 800eab8:	b580      	push	{r7, lr}
 800eaba:	af00      	add	r7, sp, #0
#ifdef _USE_HW_CLI
  cliOpen(UART_CLI, 115200); // USB CDC
 800eabc:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800eac0:	2000      	movs	r0, #0
 800eac2:	f7fd fb03 	bl	800c0cc <cliOpen>
#endif
//  adcStartDma();
}
 800eac6:	bf00      	nop
 800eac8:	bd80      	pop	{r7, pc}

0800eaca <apMain>:


void apMain(void)
{
 800eaca:	b580      	push	{r7, lr}
 800eacc:	b082      	sub	sp, #8
 800eace:	af00      	add	r7, sp, #0
  uint32_t pre_time;

  pre_time = millis();
 800ead0:	f000 f830 	bl	800eb34 <millis>
 800ead4:	6078      	str	r0, [r7, #4]

  while(1)
  {
    if(millis()-pre_time >= 500)
 800ead6:	f000 f82d 	bl	800eb34 <millis>
 800eada:	4602      	mov	r2, r0
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	1ad3      	subs	r3, r2, r3
 800eae0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800eae4:	d302      	bcc.n	800eaec <apMain+0x22>
    {
//      ledCtrl(_DEF_LED1, LED_TOGGLE);

      pre_time = millis();
 800eae6:	f000 f825 	bl	800eb34 <millis>
 800eaea:	6078      	str	r0, [r7, #4]
    }

    Task_ADC(50);
 800eaec:	2032      	movs	r0, #50	; 0x32
 800eaee:	f7fc fe59 	bl	800b7a4 <Task_ADC>
    Task_USB(1);
 800eaf2:	2001      	movs	r0, #1
 800eaf4:	f001 f80c 	bl	800fb10 <Task_USB>
    Task_UART(100);
 800eaf8:	2064      	movs	r0, #100	; 0x64
 800eafa:	f000 fe03 	bl	800f704 <Task_UART>
    Task_Button(10);
 800eafe:	200a      	movs	r0, #10
 800eb00:	f7fc fff2 	bl	800bae8 <Task_Button>
    Task_LED(10);
 800eb04:	200a      	movs	r0, #10
 800eb06:	f7ff fefb 	bl	800e900 <Task_LED>
    Task_LCD(10);
 800eb0a:	200a      	movs	r0, #10
 800eb0c:	f001 fc88 	bl	8010420 <Task_LCD>
#if (_USE_HW_BOARD == HEATING_MAT || _USE_HW_BOARD == ALL_COIL)
    Task_Heat(130);
#endif //#if (_USE_HW_BOARD == HEATING_MAT || _USE_HW_BOARD == ALL_COIL)

#if (_USE_HW_BOARD == MAGNETIC_FIELD || _USE_HW_BOARD == ALL_COIL)
    Task_Solenoid(50);
 800eb10:	2032      	movs	r0, #50	; 0x32
 800eb12:	f7fe fb6f 	bl	800d1f4 <Task_Solenoid>
#endif //#if (_USE_HW_BOARD == MAGNETIC_FIELD || _USE_HW_BOARD == ALL_COIL)

#ifdef _USE_HW_CLI
    cliMain(10);
 800eb16:	200a      	movs	r0, #10
 800eb18:	f7fd fb0e 	bl	800c138 <cliMain>
    if(millis()-pre_time >= 500)
 800eb1c:	e7db      	b.n	800ead6 <apMain+0xc>

0800eb1e <delay>:

ms_wait_t eWaitList[WAIT_LIST_MAX];


void delay(uint32_t ms)
{
 800eb1e:	b580      	push	{r7, lr}
 800eb20:	b082      	sub	sp, #8
 800eb22:	af00      	add	r7, sp, #0
 800eb24:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 800eb26:	6878      	ldr	r0, [r7, #4]
 800eb28:	f7f3 fc9a 	bl	8002460 <HAL_Delay>
}
 800eb2c:	bf00      	nop
 800eb2e:	3708      	adds	r7, #8
 800eb30:	46bd      	mov	sp, r7
 800eb32:	bd80      	pop	{r7, pc}

0800eb34 <millis>:


uint32_t millis(void)
{
 800eb34:	b580      	push	{r7, lr}
 800eb36:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800eb38:	f7f3 fc88 	bl	800244c <HAL_GetTick>
 800eb3c:	4603      	mov	r3, r0
}
 800eb3e:	4618      	mov	r0, r3
 800eb40:	bd80      	pop	{r7, pc}
	...

0800eb44 <msWait_ExistListScan>:


uint8_t msWait_ExistListScan(char *name)
{
 800eb44:	b580      	push	{r7, lr}
 800eb46:	b084      	sub	sp, #16
 800eb48:	af00      	add	r7, sp, #0
 800eb4a:	6078      	str	r0, [r7, #4]
  uint8_t ret = WAIT_LIST_MAX;
 800eb4c:	2380      	movs	r3, #128	; 0x80
 800eb4e:	73fb      	strb	r3, [r7, #15]

  for(int i=0; i<WAIT_LIST_MAX; i++)
 800eb50:	2300      	movs	r3, #0
 800eb52:	60bb      	str	r3, [r7, #8]
 800eb54:	e012      	b.n	800eb7c <msWait_ExistListScan+0x38>
  {
    if(strcmp(eWaitList[i].name, name) == 0)
 800eb56:	68ba      	ldr	r2, [r7, #8]
 800eb58:	4613      	mov	r3, r2
 800eb5a:	005b      	lsls	r3, r3, #1
 800eb5c:	4413      	add	r3, r2
 800eb5e:	011b      	lsls	r3, r3, #4
 800eb60:	4a0a      	ldr	r2, [pc, #40]	; (800eb8c <msWait_ExistListScan+0x48>)
 800eb62:	4413      	add	r3, r2
 800eb64:	6879      	ldr	r1, [r7, #4]
 800eb66:	4618      	mov	r0, r3
 800eb68:	f7f1 fb2e 	bl	80001c8 <strcmp>
 800eb6c:	4603      	mov	r3, r0
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d101      	bne.n	800eb76 <msWait_ExistListScan+0x32>
    {
      ret = i;
 800eb72:	68bb      	ldr	r3, [r7, #8]
 800eb74:	73fb      	strb	r3, [r7, #15]
  for(int i=0; i<WAIT_LIST_MAX; i++)
 800eb76:	68bb      	ldr	r3, [r7, #8]
 800eb78:	3301      	adds	r3, #1
 800eb7a:	60bb      	str	r3, [r7, #8]
 800eb7c:	68bb      	ldr	r3, [r7, #8]
 800eb7e:	2b7f      	cmp	r3, #127	; 0x7f
 800eb80:	dde9      	ble.n	800eb56 <msWait_ExistListScan+0x12>
    }
  }

  return ret;
 800eb82:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb84:	4618      	mov	r0, r3
 800eb86:	3710      	adds	r7, #16
 800eb88:	46bd      	mov	sp, r7
 800eb8a:	bd80      	pop	{r7, pc}
 800eb8c:	20002934 	.word	0x20002934

0800eb90 <msWait_EmptyListScan>:


uint8_t msWait_EmptyListScan(void)
{
 800eb90:	b480      	push	{r7}
 800eb92:	b083      	sub	sp, #12
 800eb94:	af00      	add	r7, sp, #0
  uint8_t ret = WAIT_LIST_MAX;
 800eb96:	2380      	movs	r3, #128	; 0x80
 800eb98:	71fb      	strb	r3, [r7, #7]
  bool    find_empty = false;
 800eb9a:	2300      	movs	r3, #0
 800eb9c:	71bb      	strb	r3, [r7, #6]

  for(int i=0; i<WAIT_LIST_MAX; i++)
 800eb9e:	2300      	movs	r3, #0
 800eba0:	603b      	str	r3, [r7, #0]
 800eba2:	e016      	b.n	800ebd2 <msWait_EmptyListScan+0x42>
  {
    if(strlen(eWaitList[i].name) == 0)
 800eba4:	683a      	ldr	r2, [r7, #0]
 800eba6:	4613      	mov	r3, r2
 800eba8:	005b      	lsls	r3, r3, #1
 800ebaa:	4413      	add	r3, r2
 800ebac:	011b      	lsls	r3, r3, #4
 800ebae:	4a0d      	ldr	r2, [pc, #52]	; (800ebe4 <msWait_EmptyListScan+0x54>)
 800ebb0:	4413      	add	r3, r2
 800ebb2:	781b      	ldrb	r3, [r3, #0]
 800ebb4:	2b00      	cmp	r3, #0
 800ebb6:	d109      	bne.n	800ebcc <msWait_EmptyListScan+0x3c>
    {
      if(find_empty == false)
 800ebb8:	79bb      	ldrb	r3, [r7, #6]
 800ebba:	f083 0301 	eor.w	r3, r3, #1
 800ebbe:	b2db      	uxtb	r3, r3
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	d003      	beq.n	800ebcc <msWait_EmptyListScan+0x3c>
      {
        ret = i;
 800ebc4:	683b      	ldr	r3, [r7, #0]
 800ebc6:	71fb      	strb	r3, [r7, #7]
        find_empty = true;
 800ebc8:	2301      	movs	r3, #1
 800ebca:	71bb      	strb	r3, [r7, #6]
  for(int i=0; i<WAIT_LIST_MAX; i++)
 800ebcc:	683b      	ldr	r3, [r7, #0]
 800ebce:	3301      	adds	r3, #1
 800ebd0:	603b      	str	r3, [r7, #0]
 800ebd2:	683b      	ldr	r3, [r7, #0]
 800ebd4:	2b7f      	cmp	r3, #127	; 0x7f
 800ebd6:	dde5      	ble.n	800eba4 <msWait_EmptyListScan+0x14>
      }
    }
  }

  return ret;
 800ebd8:	79fb      	ldrb	r3, [r7, #7]
}
 800ebda:	4618      	mov	r0, r3
 800ebdc:	370c      	adds	r7, #12
 800ebde:	46bd      	mov	sp, r7
 800ebe0:	bc80      	pop	{r7}
 800ebe2:	4770      	bx	lr
 800ebe4:	20002934 	.word	0x20002934

0800ebe8 <msWait>:
 * name     : wait -  1~99
 * ch       :  (  0)
 * wait_ms  : wait (ms)
 */
bool msWait(char *name, int ch, uint32_t wait_ms)
{
 800ebe8:	b590      	push	{r4, r7, lr}
 800ebea:	b0b1      	sub	sp, #196	; 0xc4
 800ebec:	af02      	add	r7, sp, #8
 800ebee:	60f8      	str	r0, [r7, #12]
 800ebf0:	60b9      	str	r1, [r7, #8]
 800ebf2:	607a      	str	r2, [r7, #4]
  bool ret = false;
 800ebf4:	2300      	movs	r3, #0
 800ebf6:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
  bool exist = 0;
 800ebfa:	2300      	movs	r3, #0
 800ebfc:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
  bool empty = 0;
 800ec00:	2300      	movs	r3, #0
 800ec02:	f887 30b5 	strb.w	r3, [r7, #181]	; 0xb5
  uint8_t idx = 0;
 800ec06:	2300      	movs	r3, #0
 800ec08:	f887 30b4 	strb.w	r3, [r7, #180]	; 0xb4

  char c_name[130];
  char c_ch[30];

  strncpy(c_name, name, 100);
 800ec0c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ec10:	2264      	movs	r2, #100	; 0x64
 800ec12:	68f9      	ldr	r1, [r7, #12]
 800ec14:	4618      	mov	r0, r3
 800ec16:	f003 fb7e 	bl	8012316 <strncpy>
  sprintf(c_ch, "%d", ch);
 800ec1a:	f107 0310 	add.w	r3, r7, #16
 800ec1e:	68ba      	ldr	r2, [r7, #8]
 800ec20:	4974      	ldr	r1, [pc, #464]	; (800edf4 <msWait+0x20c>)
 800ec22:	4618      	mov	r0, r3
 800ec24:	f003 fb40 	bl	80122a8 <siprintf>

  strcat(c_name, c_ch);
 800ec28:	f107 0210 	add.w	r2, r7, #16
 800ec2c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ec30:	4611      	mov	r1, r2
 800ec32:	4618      	mov	r0, r3
 800ec34:	f003 fb58 	bl	80122e8 <strcat>

  idx = msWait_ExistListScan(c_name);
 800ec38:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ec3c:	4618      	mov	r0, r3
 800ec3e:	f7ff ff81 	bl	800eb44 <msWait_ExistListScan>
 800ec42:	4603      	mov	r3, r0
 800ec44:	f887 30b4 	strb.w	r3, [r7, #180]	; 0xb4

  if(idx < WAIT_LIST_MAX) exist = true;
 800ec48:	f997 30b4 	ldrsb.w	r3, [r7, #180]	; 0xb4
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	db03      	blt.n	800ec58 <msWait+0x70>
 800ec50:	2301      	movs	r3, #1
 800ec52:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
 800ec56:	e006      	b.n	800ec66 <msWait+0x7e>
  else if(idx == WAIT_LIST_MAX) exist = false;
 800ec58:	f897 30b4 	ldrb.w	r3, [r7, #180]	; 0xb4
 800ec5c:	2b80      	cmp	r3, #128	; 0x80
 800ec5e:	d102      	bne.n	800ec66 <msWait+0x7e>
 800ec60:	2300      	movs	r3, #0
 800ec62:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6

  if(exist == true)
 800ec66:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d04b      	beq.n	800ed06 <msWait+0x11e>
  {
    if(millis() - eWaitList[idx].start_time > wait_ms)
 800ec6e:	f7ff ff61 	bl	800eb34 <millis>
 800ec72:	4601      	mov	r1, r0
 800ec74:	f897 20b4 	ldrb.w	r2, [r7, #180]	; 0xb4
 800ec78:	485f      	ldr	r0, [pc, #380]	; (800edf8 <msWait+0x210>)
 800ec7a:	4613      	mov	r3, r2
 800ec7c:	005b      	lsls	r3, r3, #1
 800ec7e:	4413      	add	r3, r2
 800ec80:	011b      	lsls	r3, r3, #4
 800ec82:	4403      	add	r3, r0
 800ec84:	3324      	adds	r3, #36	; 0x24
 800ec86:	681b      	ldr	r3, [r3, #0]
 800ec88:	1acb      	subs	r3, r1, r3
 800ec8a:	687a      	ldr	r2, [r7, #4]
 800ec8c:	429a      	cmp	r2, r3
 800ec8e:	f080 80ab 	bcs.w	800ede8 <msWait+0x200>
    {
      strcpy(eWaitList[idx].name, "");
 800ec92:	f897 20b4 	ldrb.w	r2, [r7, #180]	; 0xb4
 800ec96:	4613      	mov	r3, r2
 800ec98:	005b      	lsls	r3, r3, #1
 800ec9a:	4413      	add	r3, r2
 800ec9c:	011b      	lsls	r3, r3, #4
 800ec9e:	4a56      	ldr	r2, [pc, #344]	; (800edf8 <msWait+0x210>)
 800eca0:	4413      	add	r3, r2
 800eca2:	2200      	movs	r2, #0
 800eca4:	701a      	strb	r2, [r3, #0]
      eWaitList[idx].start_time = 0;
 800eca6:	f897 20b4 	ldrb.w	r2, [r7, #180]	; 0xb4
 800ecaa:	4953      	ldr	r1, [pc, #332]	; (800edf8 <msWait+0x210>)
 800ecac:	4613      	mov	r3, r2
 800ecae:	005b      	lsls	r3, r3, #1
 800ecb0:	4413      	add	r3, r2
 800ecb2:	011b      	lsls	r3, r3, #4
 800ecb4:	440b      	add	r3, r1
 800ecb6:	3324      	adds	r3, #36	; 0x24
 800ecb8:	2200      	movs	r2, #0
 800ecba:	601a      	str	r2, [r3, #0]
      eWaitList[idx].wait_time = 0;
 800ecbc:	f897 20b4 	ldrb.w	r2, [r7, #180]	; 0xb4
 800ecc0:	494d      	ldr	r1, [pc, #308]	; (800edf8 <msWait+0x210>)
 800ecc2:	4613      	mov	r3, r2
 800ecc4:	005b      	lsls	r3, r3, #1
 800ecc6:	4413      	add	r3, r2
 800ecc8:	011b      	lsls	r3, r3, #4
 800ecca:	440b      	add	r3, r1
 800eccc:	3328      	adds	r3, #40	; 0x28
 800ecce:	2200      	movs	r2, #0
 800ecd0:	601a      	str	r2, [r3, #0]
      eWaitList[idx].end_cnt = 0;
 800ecd2:	f897 20b4 	ldrb.w	r2, [r7, #180]	; 0xb4
 800ecd6:	4948      	ldr	r1, [pc, #288]	; (800edf8 <msWait+0x210>)
 800ecd8:	4613      	mov	r3, r2
 800ecda:	005b      	lsls	r3, r3, #1
 800ecdc:	4413      	add	r3, r2
 800ecde:	011b      	lsls	r3, r3, #4
 800ece0:	440b      	add	r3, r1
 800ece2:	332c      	adds	r3, #44	; 0x2c
 800ece4:	2200      	movs	r2, #0
 800ece6:	701a      	strb	r2, [r3, #0]
      eWaitList[idx].active = 0;
 800ece8:	f897 20b4 	ldrb.w	r2, [r7, #180]	; 0xb4
 800ecec:	4942      	ldr	r1, [pc, #264]	; (800edf8 <msWait+0x210>)
 800ecee:	4613      	mov	r3, r2
 800ecf0:	005b      	lsls	r3, r3, #1
 800ecf2:	4413      	add	r3, r2
 800ecf4:	011b      	lsls	r3, r3, #4
 800ecf6:	440b      	add	r3, r1
 800ecf8:	3320      	adds	r3, #32
 800ecfa:	2200      	movs	r2, #0
 800ecfc:	701a      	strb	r2, [r3, #0]

      ret = true;
 800ecfe:	2301      	movs	r3, #1
 800ed00:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
 800ed04:	e070      	b.n	800ede8 <msWait+0x200>
    }
  }
  else if(exist == false)
 800ed06:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 800ed0a:	f083 0301 	eor.w	r3, r3, #1
 800ed0e:	b2db      	uxtb	r3, r3
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	d069      	beq.n	800ede8 <msWait+0x200>
  {
    idx = msWait_EmptyListScan();
 800ed14:	f7ff ff3c 	bl	800eb90 <msWait_EmptyListScan>
 800ed18:	4603      	mov	r3, r0
 800ed1a:	f887 30b4 	strb.w	r3, [r7, #180]	; 0xb4

    if(idx < WAIT_LIST_MAX) empty = true;
 800ed1e:	f997 30b4 	ldrsb.w	r3, [r7, #180]	; 0xb4
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	db03      	blt.n	800ed2e <msWait+0x146>
 800ed26:	2301      	movs	r3, #1
 800ed28:	f887 30b5 	strb.w	r3, [r7, #181]	; 0xb5
 800ed2c:	e006      	b.n	800ed3c <msWait+0x154>
    else if(idx == WAIT_LIST_MAX) empty = false;
 800ed2e:	f897 30b4 	ldrb.w	r3, [r7, #180]	; 0xb4
 800ed32:	2b80      	cmp	r3, #128	; 0x80
 800ed34:	d102      	bne.n	800ed3c <msWait+0x154>
 800ed36:	2300      	movs	r3, #0
 800ed38:	f887 30b5 	strb.w	r3, [r7, #181]	; 0xb5

    if(empty == true)
 800ed3c:	f897 30b5 	ldrb.w	r3, [r7, #181]	; 0xb5
 800ed40:	2b00      	cmp	r3, #0
 800ed42:	d03f      	beq.n	800edc4 <msWait+0x1dc>
    {
      strcpy(eWaitList[idx].name, c_name);
 800ed44:	f897 20b4 	ldrb.w	r2, [r7, #180]	; 0xb4
 800ed48:	4613      	mov	r3, r2
 800ed4a:	005b      	lsls	r3, r3, #1
 800ed4c:	4413      	add	r3, r2
 800ed4e:	011b      	lsls	r3, r3, #4
 800ed50:	4a29      	ldr	r2, [pc, #164]	; (800edf8 <msWait+0x210>)
 800ed52:	4413      	add	r3, r2
 800ed54:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800ed58:	4611      	mov	r1, r2
 800ed5a:	4618      	mov	r0, r3
 800ed5c:	f003 fad3 	bl	8012306 <strcpy>
      eWaitList[idx].start_time = millis();
 800ed60:	f897 40b4 	ldrb.w	r4, [r7, #180]	; 0xb4
 800ed64:	f7ff fee6 	bl	800eb34 <millis>
 800ed68:	4602      	mov	r2, r0
 800ed6a:	4923      	ldr	r1, [pc, #140]	; (800edf8 <msWait+0x210>)
 800ed6c:	4623      	mov	r3, r4
 800ed6e:	005b      	lsls	r3, r3, #1
 800ed70:	4423      	add	r3, r4
 800ed72:	011b      	lsls	r3, r3, #4
 800ed74:	440b      	add	r3, r1
 800ed76:	3324      	adds	r3, #36	; 0x24
 800ed78:	601a      	str	r2, [r3, #0]
      eWaitList[idx].wait_time = wait_ms;
 800ed7a:	f897 20b4 	ldrb.w	r2, [r7, #180]	; 0xb4
 800ed7e:	491e      	ldr	r1, [pc, #120]	; (800edf8 <msWait+0x210>)
 800ed80:	4613      	mov	r3, r2
 800ed82:	005b      	lsls	r3, r3, #1
 800ed84:	4413      	add	r3, r2
 800ed86:	011b      	lsls	r3, r3, #4
 800ed88:	440b      	add	r3, r1
 800ed8a:	3328      	adds	r3, #40	; 0x28
 800ed8c:	687a      	ldr	r2, [r7, #4]
 800ed8e:	601a      	str	r2, [r3, #0]
      eWaitList[idx].end_cnt = 0;
 800ed90:	f897 20b4 	ldrb.w	r2, [r7, #180]	; 0xb4
 800ed94:	4918      	ldr	r1, [pc, #96]	; (800edf8 <msWait+0x210>)
 800ed96:	4613      	mov	r3, r2
 800ed98:	005b      	lsls	r3, r3, #1
 800ed9a:	4413      	add	r3, r2
 800ed9c:	011b      	lsls	r3, r3, #4
 800ed9e:	440b      	add	r3, r1
 800eda0:	332c      	adds	r3, #44	; 0x2c
 800eda2:	2200      	movs	r2, #0
 800eda4:	701a      	strb	r2, [r3, #0]
      eWaitList[idx].active = 1;
 800eda6:	f897 20b4 	ldrb.w	r2, [r7, #180]	; 0xb4
 800edaa:	4913      	ldr	r1, [pc, #76]	; (800edf8 <msWait+0x210>)
 800edac:	4613      	mov	r3, r2
 800edae:	005b      	lsls	r3, r3, #1
 800edb0:	4413      	add	r3, r2
 800edb2:	011b      	lsls	r3, r3, #4
 800edb4:	440b      	add	r3, r1
 800edb6:	3320      	adds	r3, #32
 800edb8:	2201      	movs	r2, #1
 800edba:	701a      	strb	r2, [r3, #0]

      ret = false;
 800edbc:	2300      	movs	r3, #0
 800edbe:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
 800edc2:	e011      	b.n	800ede8 <msWait+0x200>
    }
    else if(empty == false)
 800edc4:	f897 30b5 	ldrb.w	r3, [r7, #181]	; 0xb5
 800edc8:	f083 0301 	eor.w	r3, r3, #1
 800edcc:	b2db      	uxtb	r3, r3
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d00a      	beq.n	800ede8 <msWait+0x200>
    {
      uartPrintfNotice(UART_CLI, error, "msWait(\"%s\", %d) -> eWaitList[] overflow!!\n", name, wait_ms);
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	9300      	str	r3, [sp, #0]
 800edd6:	68fb      	ldr	r3, [r7, #12]
 800edd8:	4a08      	ldr	r2, [pc, #32]	; (800edfc <msWait+0x214>)
 800edda:	2100      	movs	r1, #0
 800eddc:	2000      	movs	r0, #0
 800edde:	f000 fe15 	bl	800fa0c <uartPrintfNotice>
      ret = false;
 800ede2:	2300      	movs	r3, #0
 800ede4:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
    }
  }

  return ret;
 800ede8:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
}
 800edec:	4618      	mov	r0, r3
 800edee:	37bc      	adds	r7, #188	; 0xbc
 800edf0:	46bd      	mov	sp, r7
 800edf2:	bd90      	pop	{r4, r7, pc}
 800edf4:	08015f64 	.word	0x08015f64
 800edf8:	20002934 	.word	0x20002934
 800edfc:	08015f68 	.word	0x08015f68

0800ee00 <msWait_Delete>:


void msWait_Delete(char *name, int ch)
{
 800ee00:	b580      	push	{r7, lr}
 800ee02:	b0ac      	sub	sp, #176	; 0xb0
 800ee04:	af00      	add	r7, sp, #0
 800ee06:	6078      	str	r0, [r7, #4]
 800ee08:	6039      	str	r1, [r7, #0]
  bool exist = 0;
 800ee0a:	2300      	movs	r3, #0
 800ee0c:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
  uint8_t idx = 0;
 800ee10:	2300      	movs	r3, #0
 800ee12:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae

  char c_name[130];
  char c_ch[30];

  strncpy(c_name, name, 100);
 800ee16:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ee1a:	2264      	movs	r2, #100	; 0x64
 800ee1c:	6879      	ldr	r1, [r7, #4]
 800ee1e:	4618      	mov	r0, r3
 800ee20:	f003 fa79 	bl	8012316 <strncpy>
  sprintf(c_ch, "%d", ch);
 800ee24:	f107 030c 	add.w	r3, r7, #12
 800ee28:	683a      	ldr	r2, [r7, #0]
 800ee2a:	4930      	ldr	r1, [pc, #192]	; (800eeec <msWait_Delete+0xec>)
 800ee2c:	4618      	mov	r0, r3
 800ee2e:	f003 fa3b 	bl	80122a8 <siprintf>

  strcat(c_name, c_ch);
 800ee32:	f107 020c 	add.w	r2, r7, #12
 800ee36:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ee3a:	4611      	mov	r1, r2
 800ee3c:	4618      	mov	r0, r3
 800ee3e:	f003 fa53 	bl	80122e8 <strcat>

  idx = msWait_ExistListScan(c_name);
 800ee42:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ee46:	4618      	mov	r0, r3
 800ee48:	f7ff fe7c 	bl	800eb44 <msWait_ExistListScan>
 800ee4c:	4603      	mov	r3, r0
 800ee4e:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae

  if(idx < WAIT_LIST_MAX) exist = true;
 800ee52:	f997 30ae 	ldrsb.w	r3, [r7, #174]	; 0xae
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	db03      	blt.n	800ee62 <msWait_Delete+0x62>
 800ee5a:	2301      	movs	r3, #1
 800ee5c:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
 800ee60:	e006      	b.n	800ee70 <msWait_Delete+0x70>
  else if(idx == WAIT_LIST_MAX) exist = false;
 800ee62:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 800ee66:	2b80      	cmp	r3, #128	; 0x80
 800ee68:	d102      	bne.n	800ee70 <msWait_Delete+0x70>
 800ee6a:	2300      	movs	r3, #0
 800ee6c:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf

  if(exist == true)
 800ee70:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 800ee74:	2b00      	cmp	r3, #0
 800ee76:	d035      	beq.n	800eee4 <msWait_Delete+0xe4>
  {
    strcpy(eWaitList[idx].name, "");
 800ee78:	f897 20ae 	ldrb.w	r2, [r7, #174]	; 0xae
 800ee7c:	4613      	mov	r3, r2
 800ee7e:	005b      	lsls	r3, r3, #1
 800ee80:	4413      	add	r3, r2
 800ee82:	011b      	lsls	r3, r3, #4
 800ee84:	4a1a      	ldr	r2, [pc, #104]	; (800eef0 <msWait_Delete+0xf0>)
 800ee86:	4413      	add	r3, r2
 800ee88:	2200      	movs	r2, #0
 800ee8a:	701a      	strb	r2, [r3, #0]
    eWaitList[idx].active = 0;
 800ee8c:	f897 20ae 	ldrb.w	r2, [r7, #174]	; 0xae
 800ee90:	4917      	ldr	r1, [pc, #92]	; (800eef0 <msWait_Delete+0xf0>)
 800ee92:	4613      	mov	r3, r2
 800ee94:	005b      	lsls	r3, r3, #1
 800ee96:	4413      	add	r3, r2
 800ee98:	011b      	lsls	r3, r3, #4
 800ee9a:	440b      	add	r3, r1
 800ee9c:	3320      	adds	r3, #32
 800ee9e:	2200      	movs	r2, #0
 800eea0:	701a      	strb	r2, [r3, #0]
    eWaitList[idx].start_time = 0;
 800eea2:	f897 20ae 	ldrb.w	r2, [r7, #174]	; 0xae
 800eea6:	4912      	ldr	r1, [pc, #72]	; (800eef0 <msWait_Delete+0xf0>)
 800eea8:	4613      	mov	r3, r2
 800eeaa:	005b      	lsls	r3, r3, #1
 800eeac:	4413      	add	r3, r2
 800eeae:	011b      	lsls	r3, r3, #4
 800eeb0:	440b      	add	r3, r1
 800eeb2:	3324      	adds	r3, #36	; 0x24
 800eeb4:	2200      	movs	r2, #0
 800eeb6:	601a      	str	r2, [r3, #0]
    eWaitList[idx].wait_time = 0;
 800eeb8:	f897 20ae 	ldrb.w	r2, [r7, #174]	; 0xae
 800eebc:	490c      	ldr	r1, [pc, #48]	; (800eef0 <msWait_Delete+0xf0>)
 800eebe:	4613      	mov	r3, r2
 800eec0:	005b      	lsls	r3, r3, #1
 800eec2:	4413      	add	r3, r2
 800eec4:	011b      	lsls	r3, r3, #4
 800eec6:	440b      	add	r3, r1
 800eec8:	3328      	adds	r3, #40	; 0x28
 800eeca:	2200      	movs	r2, #0
 800eecc:	601a      	str	r2, [r3, #0]
    eWaitList[idx].end_cnt = 0;
 800eece:	f897 20ae 	ldrb.w	r2, [r7, #174]	; 0xae
 800eed2:	4907      	ldr	r1, [pc, #28]	; (800eef0 <msWait_Delete+0xf0>)
 800eed4:	4613      	mov	r3, r2
 800eed6:	005b      	lsls	r3, r3, #1
 800eed8:	4413      	add	r3, r2
 800eeda:	011b      	lsls	r3, r3, #4
 800eedc:	440b      	add	r3, r1
 800eede:	332c      	adds	r3, #44	; 0x2c
 800eee0:	2200      	movs	r2, #0
 800eee2:	701a      	strb	r2, [r3, #0]
  }
}
 800eee4:	bf00      	nop
 800eee6:	37b0      	adds	r7, #176	; 0xb0
 800eee8:	46bd      	mov	sp, r7
 800eeea:	bd80      	pop	{r7, pc}
 800eeec:	08015f64 	.word	0x08015f64
 800eef0:	20002934 	.word	0x20002934

0800eef4 <__io_putchar>:
  }
}


int __io_putchar(int ch)
{
 800eef4:	b580      	push	{r7, lr}
 800eef6:	b082      	sub	sp, #8
 800eef8:	af00      	add	r7, sp, #0
 800eefa:	6078      	str	r0, [r7, #4]
  uartWrite(UART_CLI, (uint8_t *)&ch, 1);
 800eefc:	1d3b      	adds	r3, r7, #4
 800eefe:	2201      	movs	r2, #1
 800ef00:	4619      	mov	r1, r3
 800ef02:	2000      	movs	r0, #0
 800ef04:	f000 fd1c 	bl	800f940 <uartWrite>
  return 1;
 800ef08:	2301      	movs	r3, #1
}
 800ef0a:	4618      	mov	r0, r3
 800ef0c:	3708      	adds	r7, #8
 800ef0e:	46bd      	mov	sp, r7
 800ef10:	bd80      	pop	{r7, pc}

0800ef12 <Float2Hex>:


// (union)    (https://docs.microsoft.com/ko-kr/cpp/cpp/data-type-ranges?view=msvc-170)
uint32_t Float2Hex(float flt)
{
 800ef12:	b480      	push	{r7}
 800ef14:	b087      	sub	sp, #28
 800ef16:	af00      	add	r7, sp, #0
 800ef18:	6078      	str	r0, [r7, #4]
    unsigned char result1;
    unsigned short result2;
    unsigned long int result3;
    uint32_t result;

    f2h.storage = flt;     // (float)of.storage
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	60bb      	str	r3, [r7, #8]
    result1 = f2h.bit.sign;
 800ef1e:	7afb      	ldrb	r3, [r7, #11]
 800ef20:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800ef24:	b2db      	uxtb	r3, r3
 800ef26:	75fb      	strb	r3, [r7, #23]
    result2 = f2h.bit.expt;
 800ef28:	897b      	ldrh	r3, [r7, #10]
 800ef2a:	f3c3 13c7 	ubfx	r3, r3, #7, #8
 800ef2e:	b2db      	uxtb	r3, r3
 800ef30:	82bb      	strh	r3, [r7, #20]
    result3 = f2h.bit.mant;
 800ef32:	68bb      	ldr	r3, [r7, #8]
 800ef34:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800ef38:	613b      	str	r3, [r7, #16]

    result = (result1<<31)|(result2<<23)|(result3);
 800ef3a:	7dfb      	ldrb	r3, [r7, #23]
 800ef3c:	07da      	lsls	r2, r3, #31
 800ef3e:	8abb      	ldrh	r3, [r7, #20]
 800ef40:	05db      	lsls	r3, r3, #23
 800ef42:	4313      	orrs	r3, r2
 800ef44:	461a      	mov	r2, r3
 800ef46:	693b      	ldr	r3, [r7, #16]
 800ef48:	4313      	orrs	r3, r2
 800ef4a:	60fb      	str	r3, [r7, #12]

    return result;
 800ef4c:	68fb      	ldr	r3, [r7, #12]
}
 800ef4e:	4618      	mov	r0, r3
 800ef50:	371c      	adds	r7, #28
 800ef52:	46bd      	mov	sp, r7
 800ef54:	bc80      	pop	{r7}
 800ef56:	4770      	bx	lr

0800ef58 <timInit>:
#ifdef _USE_HW_CLI
static void cliTim(cli_args_t *args);
#endif

bool timInit(void)
{
 800ef58:	b580      	push	{r7, lr}
 800ef5a:	b082      	sub	sp, #8
 800ef5c:	af00      	add	r7, sp, #0
  bool ret = true;
 800ef5e:	2301      	movs	r3, #1
 800ef60:	71fb      	strb	r3, [r7, #7]

  ret &= timOpen();
 800ef62:	f000 f821 	bl	800efa8 <timOpen>
 800ef66:	4603      	mov	r3, r0
 800ef68:	461a      	mov	r2, r3
 800ef6a:	79fb      	ldrb	r3, [r7, #7]
 800ef6c:	4013      	ands	r3, r2
 800ef6e:	2b00      	cmp	r3, #0
 800ef70:	bf14      	ite	ne
 800ef72:	2301      	movne	r3, #1
 800ef74:	2300      	moveq	r3, #0
 800ef76:	71fb      	strb	r3, [r7, #7]
  ret &= timStart();
 800ef78:	f000 f886 	bl	800f088 <timStart>
 800ef7c:	4603      	mov	r3, r0
 800ef7e:	461a      	mov	r2, r3
 800ef80:	79fb      	ldrb	r3, [r7, #7]
 800ef82:	4013      	ands	r3, r2
 800ef84:	2b00      	cmp	r3, #0
 800ef86:	bf14      	ite	ne
 800ef88:	2301      	movne	r3, #1
 800ef8a:	2300      	moveq	r3, #0
 800ef8c:	71fb      	strb	r3, [r7, #7]

#ifdef _USE_HW_CLI
  cliAdd("tim", cliTim);
 800ef8e:	4904      	ldr	r1, [pc, #16]	; (800efa0 <timInit+0x48>)
 800ef90:	4804      	ldr	r0, [pc, #16]	; (800efa4 <timInit+0x4c>)
 800ef92:	f7fd fe0b 	bl	800cbac <cliAdd>
#endif

  return ret;
 800ef96:	79fb      	ldrb	r3, [r7, #7]
}
 800ef98:	4618      	mov	r0, r3
 800ef9a:	3708      	adds	r7, #8
 800ef9c:	46bd      	mov	sp, r7
 800ef9e:	bd80      	pop	{r7, pc}
 800efa0:	0800f645 	.word	0x0800f645
 800efa4:	08015f94 	.word	0x08015f94

0800efa8 <timOpen>:

bool timOpen(void)
{
 800efa8:	b580      	push	{r7, lr}
 800efaa:	b082      	sub	sp, #8
 800efac:	af00      	add	r7, sp, #0
  bool ret = true;
 800efae:	2301      	movs	r3, #1
 800efb0:	71fb      	strb	r3, [r7, #7]

  ret &= timSet(TIM_TASK, &htim14,  HW_TIM_APB1_CLOCK,  HW_TIM_TASK_FREQ);
 800efb2:	4b2e      	ldr	r3, [pc, #184]	; (800f06c <timOpen+0xc4>)
 800efb4:	4a2e      	ldr	r2, [pc, #184]	; (800f070 <timOpen+0xc8>)
 800efb6:	492f      	ldr	r1, [pc, #188]	; (800f074 <timOpen+0xcc>)
 800efb8:	2000      	movs	r0, #0
 800efba:	f000 f889 	bl	800f0d0 <timSet>
 800efbe:	4603      	mov	r3, r0
 800efc0:	461a      	mov	r2, r3
 800efc2:	79fb      	ldrb	r3, [r7, #7]
 800efc4:	4013      	ands	r3, r2
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	bf14      	ite	ne
 800efca:	2301      	movne	r3, #1
 800efcc:	2300      	moveq	r3, #0
 800efce:	71fb      	strb	r3, [r7, #7]

  ret &= timSet(TIM_COIL, &htim3,   HW_TIM_APB1_CLOCK, HW_TIM_COIL_FREQ);
 800efd0:	4b29      	ldr	r3, [pc, #164]	; (800f078 <timOpen+0xd0>)
 800efd2:	4a27      	ldr	r2, [pc, #156]	; (800f070 <timOpen+0xc8>)
 800efd4:	4929      	ldr	r1, [pc, #164]	; (800f07c <timOpen+0xd4>)
 800efd6:	2002      	movs	r0, #2
 800efd8:	f000 f87a 	bl	800f0d0 <timSet>
 800efdc:	4603      	mov	r3, r0
 800efde:	461a      	mov	r2, r3
 800efe0:	79fb      	ldrb	r3, [r7, #7]
 800efe2:	4013      	ands	r3, r2
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	bf14      	ite	ne
 800efe8:	2301      	movne	r3, #1
 800efea:	2300      	moveq	r3, #0
 800efec:	71fb      	strb	r3, [r7, #7]
  ret &= timPWMSet(TIM_COIL, TIM_CHANNEL_1, 50);
 800efee:	4a24      	ldr	r2, [pc, #144]	; (800f080 <timOpen+0xd8>)
 800eff0:	2100      	movs	r1, #0
 800eff2:	2002      	movs	r0, #2
 800eff4:	f000 f966 	bl	800f2c4 <timPWMSet>
 800eff8:	4603      	mov	r3, r0
 800effa:	461a      	mov	r2, r3
 800effc:	79fb      	ldrb	r3, [r7, #7]
 800effe:	4013      	ands	r3, r2
 800f000:	2b00      	cmp	r3, #0
 800f002:	bf14      	ite	ne
 800f004:	2301      	movne	r3, #1
 800f006:	2300      	moveq	r3, #0
 800f008:	71fb      	strb	r3, [r7, #7]
  ret &= timPWMSet(TIM_COIL, TIM_CHANNEL_2, 0);
 800f00a:	f04f 0200 	mov.w	r2, #0
 800f00e:	2104      	movs	r1, #4
 800f010:	2002      	movs	r0, #2
 800f012:	f000 f957 	bl	800f2c4 <timPWMSet>
 800f016:	4603      	mov	r3, r0
 800f018:	461a      	mov	r2, r3
 800f01a:	79fb      	ldrb	r3, [r7, #7]
 800f01c:	4013      	ands	r3, r2
 800f01e:	2b00      	cmp	r3, #0
 800f020:	bf14      	ite	ne
 800f022:	2301      	movne	r3, #1
 800f024:	2300      	moveq	r3, #0
 800f026:	71fb      	strb	r3, [r7, #7]

  ret &= timSet(TIM_ADC,  &htim2,   HW_TIM_APB1_CLOCK, HW_TIM_COIL_FREQ);
 800f028:	4b13      	ldr	r3, [pc, #76]	; (800f078 <timOpen+0xd0>)
 800f02a:	4a11      	ldr	r2, [pc, #68]	; (800f070 <timOpen+0xc8>)
 800f02c:	4915      	ldr	r1, [pc, #84]	; (800f084 <timOpen+0xdc>)
 800f02e:	2001      	movs	r0, #1
 800f030:	f000 f84e 	bl	800f0d0 <timSet>
 800f034:	4603      	mov	r3, r0
 800f036:	461a      	mov	r2, r3
 800f038:	79fb      	ldrb	r3, [r7, #7]
 800f03a:	4013      	ands	r3, r2
 800f03c:	2b00      	cmp	r3, #0
 800f03e:	bf14      	ite	ne
 800f040:	2301      	movne	r3, #1
 800f042:	2300      	moveq	r3, #0
 800f044:	71fb      	strb	r3, [r7, #7]
//  ret &= timPWMSet(TIM_ADC, TIM_CHANNEL_1, 50);
  ret &= timPWMSet(TIM_ADC, TIM_CHANNEL_2, 50);
 800f046:	4a0e      	ldr	r2, [pc, #56]	; (800f080 <timOpen+0xd8>)
 800f048:	2104      	movs	r1, #4
 800f04a:	2001      	movs	r0, #1
 800f04c:	f000 f93a 	bl	800f2c4 <timPWMSet>
 800f050:	4603      	mov	r3, r0
 800f052:	461a      	mov	r2, r3
 800f054:	79fb      	ldrb	r3, [r7, #7]
 800f056:	4013      	ands	r3, r2
 800f058:	2b00      	cmp	r3, #0
 800f05a:	bf14      	ite	ne
 800f05c:	2301      	movne	r3, #1
 800f05e:	2300      	moveq	r3, #0
 800f060:	71fb      	strb	r3, [r7, #7]

  return ret;
 800f062:	79fb      	ldrb	r3, [r7, #7]
}
 800f064:	4618      	mov	r0, r3
 800f066:	3708      	adds	r7, #8
 800f068:	46bd      	mov	sp, r7
 800f06a:	bd80      	pop	{r7, pc}
 800f06c:	461c4000 	.word	0x461c4000
 800f070:	03938700 	.word	0x03938700
 800f074:	200006a0 	.word	0x200006a0
 800f078:	40f9999a 	.word	0x40f9999a
 800f07c:	20000658 	.word	0x20000658
 800f080:	42480000 	.word	0x42480000
 800f084:	20000610 	.word	0x20000610

0800f088 <timStart>:

bool timStart(void)
{
 800f088:	b580      	push	{r7, lr}
 800f08a:	b082      	sub	sp, #8
 800f08c:	af00      	add	r7, sp, #0
  bool ret = true;
 800f08e:	2301      	movs	r3, #1
 800f090:	71fb      	strb	r3, [r7, #7]

  //TIM Start TIM_TASK
  HAL_TIM_Base_Start_IT(&htim14);
 800f092:	480c      	ldr	r0, [pc, #48]	; (800f0c4 <timStart+0x3c>)
 800f094:	f7f7 f86c 	bl	8006170 <HAL_TIM_Base_Start_IT>

  //TIM Start TIM_COIL
  HAL_TIM_OC_Start(&htim3, TIM_CHANNEL_1);
 800f098:	2100      	movs	r1, #0
 800f09a:	480b      	ldr	r0, [pc, #44]	; (800f0c8 <timStart+0x40>)
 800f09c:	f7f7 f92e 	bl	80062fc <HAL_TIM_OC_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800f0a0:	2104      	movs	r1, #4
 800f0a2:	4809      	ldr	r0, [pc, #36]	; (800f0c8 <timStart+0x40>)
 800f0a4:	f7f7 fa4a 	bl	800653c <HAL_TIM_PWM_Start>

  //TIM Start TIM_ADC
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800f0a8:	2100      	movs	r1, #0
 800f0aa:	4808      	ldr	r0, [pc, #32]	; (800f0cc <timStart+0x44>)
 800f0ac:	f7f7 fa46 	bl	800653c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800f0b0:	2104      	movs	r1, #4
 800f0b2:	4806      	ldr	r0, [pc, #24]	; (800f0cc <timStart+0x44>)
 800f0b4:	f7f7 fa42 	bl	800653c <HAL_TIM_PWM_Start>

  return ret;
 800f0b8:	79fb      	ldrb	r3, [r7, #7]
}
 800f0ba:	4618      	mov	r0, r3
 800f0bc:	3708      	adds	r7, #8
 800f0be:	46bd      	mov	sp, r7
 800f0c0:	bd80      	pop	{r7, pc}
 800f0c2:	bf00      	nop
 800f0c4:	200006a0 	.word	0x200006a0
 800f0c8:	20000658 	.word	0x20000658
 800f0cc:	20000610 	.word	0x20000610

0800f0d0 <timSet>:


bool timSet(uint8_t tim, TIM_HandleTypeDef *htim, uint32_t clock, float freq)
{
 800f0d0:	b590      	push	{r4, r7, lr}
 800f0d2:	b087      	sub	sp, #28
 800f0d4:	af00      	add	r7, sp, #0
 800f0d6:	60b9      	str	r1, [r7, #8]
 800f0d8:	607a      	str	r2, [r7, #4]
 800f0da:	603b      	str	r3, [r7, #0]
 800f0dc:	4603      	mov	r3, r0
 800f0de:	73fb      	strb	r3, [r7, #15]
  bool ret = false;
 800f0e0:	2300      	movs	r3, #0
 800f0e2:	75fb      	strb	r3, [r7, #23]
  float peri_temp;

  if(freq > 0 && freq <= clock)
 800f0e4:	f04f 0100 	mov.w	r1, #0
 800f0e8:	6838      	ldr	r0, [r7, #0]
 800f0ea:	f7f2 f825 	bl	8001138 <__aeabi_fcmpgt>
 800f0ee:	4603      	mov	r3, r0
 800f0f0:	2b00      	cmp	r3, #0
 800f0f2:	f000 80d8 	beq.w	800f2a6 <timSet+0x1d6>
 800f0f6:	6878      	ldr	r0, [r7, #4]
 800f0f8:	f7f1 fe0a 	bl	8000d10 <__aeabi_ui2f>
 800f0fc:	4603      	mov	r3, r0
 800f0fe:	4619      	mov	r1, r3
 800f100:	6838      	ldr	r0, [r7, #0]
 800f102:	f7f2 f805 	bl	8001110 <__aeabi_fcmple>
 800f106:	4603      	mov	r3, r0
 800f108:	2b00      	cmp	r3, #0
 800f10a:	f000 80cc 	beq.w	800f2a6 <timSet+0x1d6>
  {
    eTim[tim].htim   = htim;
 800f10e:	7bfb      	ldrb	r3, [r7, #15]
 800f110:	4a68      	ldr	r2, [pc, #416]	; (800f2b4 <timSet+0x1e4>)
 800f112:	2154      	movs	r1, #84	; 0x54
 800f114:	fb01 f303 	mul.w	r3, r1, r3
 800f118:	4413      	add	r3, r2
 800f11a:	68ba      	ldr	r2, [r7, #8]
 800f11c:	601a      	str	r2, [r3, #0]
    eTim[tim].clock  = clock;
 800f11e:	7bfb      	ldrb	r3, [r7, #15]
 800f120:	4a64      	ldr	r2, [pc, #400]	; (800f2b4 <timSet+0x1e4>)
 800f122:	2154      	movs	r1, #84	; 0x54
 800f124:	fb01 f303 	mul.w	r3, r1, r3
 800f128:	4413      	add	r3, r2
 800f12a:	3304      	adds	r3, #4
 800f12c:	687a      	ldr	r2, [r7, #4]
 800f12e:	601a      	str	r2, [r3, #0]
    eTim[tim].freq   = freq;
 800f130:	7bfb      	ldrb	r3, [r7, #15]
 800f132:	4a60      	ldr	r2, [pc, #384]	; (800f2b4 <timSet+0x1e4>)
 800f134:	2154      	movs	r1, #84	; 0x54
 800f136:	fb01 f303 	mul.w	r3, r1, r3
 800f13a:	4413      	add	r3, r2
 800f13c:	3308      	adds	r3, #8
 800f13e:	683a      	ldr	r2, [r7, #0]
 800f140:	601a      	str	r2, [r3, #0]

    peri_temp = (float)clock / freq;
 800f142:	6878      	ldr	r0, [r7, #4]
 800f144:	f7f1 fde4 	bl	8000d10 <__aeabi_ui2f>
 800f148:	4603      	mov	r3, r0
 800f14a:	6839      	ldr	r1, [r7, #0]
 800f14c:	4618      	mov	r0, r3
 800f14e:	f7f1 feeb 	bl	8000f28 <__aeabi_fdiv>
 800f152:	4603      	mov	r3, r0
 800f154:	613b      	str	r3, [r7, #16]

    if(peri_temp >= HW_TIM_PERIOD_MAX)
 800f156:	4958      	ldr	r1, [pc, #352]	; (800f2b8 <timSet+0x1e8>)
 800f158:	6938      	ldr	r0, [r7, #16]
 800f15a:	f7f1 ffe3 	bl	8001124 <__aeabi_fcmpge>
 800f15e:	4603      	mov	r3, r0
 800f160:	2b00      	cmp	r3, #0
 800f162:	d044      	beq.n	800f1ee <timSet+0x11e>
    {
      eTim[tim].prescaler = (uint32_t)((peri_temp / (float)HW_TIM_PERIOD) + 0.5);
 800f164:	4955      	ldr	r1, [pc, #340]	; (800f2bc <timSet+0x1ec>)
 800f166:	6938      	ldr	r0, [r7, #16]
 800f168:	f7f1 fede 	bl	8000f28 <__aeabi_fdiv>
 800f16c:	4603      	mov	r3, r0
 800f16e:	4618      	mov	r0, r3
 800f170:	f7f1 f9a0 	bl	80004b4 <__aeabi_f2d>
 800f174:	f04f 0200 	mov.w	r2, #0
 800f178:	4b51      	ldr	r3, [pc, #324]	; (800f2c0 <timSet+0x1f0>)
 800f17a:	f7f1 f83d 	bl	80001f8 <__adddf3>
 800f17e:	4602      	mov	r2, r0
 800f180:	460b      	mov	r3, r1
 800f182:	7bfc      	ldrb	r4, [r7, #15]
 800f184:	4610      	mov	r0, r2
 800f186:	4619      	mov	r1, r3
 800f188:	f7f1 fc9c 	bl	8000ac4 <__aeabi_d2uiz>
 800f18c:	4602      	mov	r2, r0
 800f18e:	4949      	ldr	r1, [pc, #292]	; (800f2b4 <timSet+0x1e4>)
 800f190:	2354      	movs	r3, #84	; 0x54
 800f192:	fb04 f303 	mul.w	r3, r4, r3
 800f196:	440b      	add	r3, r1
 800f198:	330c      	adds	r3, #12
 800f19a:	601a      	str	r2, [r3, #0]
      eTim[tim].period = (uint32_t)((peri_temp / (float)eTim[tim].prescaler) + 0.5);
 800f19c:	7bfb      	ldrb	r3, [r7, #15]
 800f19e:	4a45      	ldr	r2, [pc, #276]	; (800f2b4 <timSet+0x1e4>)
 800f1a0:	2154      	movs	r1, #84	; 0x54
 800f1a2:	fb01 f303 	mul.w	r3, r1, r3
 800f1a6:	4413      	add	r3, r2
 800f1a8:	330c      	adds	r3, #12
 800f1aa:	681b      	ldr	r3, [r3, #0]
 800f1ac:	4618      	mov	r0, r3
 800f1ae:	f7f1 fdaf 	bl	8000d10 <__aeabi_ui2f>
 800f1b2:	4603      	mov	r3, r0
 800f1b4:	4619      	mov	r1, r3
 800f1b6:	6938      	ldr	r0, [r7, #16]
 800f1b8:	f7f1 feb6 	bl	8000f28 <__aeabi_fdiv>
 800f1bc:	4603      	mov	r3, r0
 800f1be:	4618      	mov	r0, r3
 800f1c0:	f7f1 f978 	bl	80004b4 <__aeabi_f2d>
 800f1c4:	f04f 0200 	mov.w	r2, #0
 800f1c8:	4b3d      	ldr	r3, [pc, #244]	; (800f2c0 <timSet+0x1f0>)
 800f1ca:	f7f1 f815 	bl	80001f8 <__adddf3>
 800f1ce:	4602      	mov	r2, r0
 800f1d0:	460b      	mov	r3, r1
 800f1d2:	7bfc      	ldrb	r4, [r7, #15]
 800f1d4:	4610      	mov	r0, r2
 800f1d6:	4619      	mov	r1, r3
 800f1d8:	f7f1 fc74 	bl	8000ac4 <__aeabi_d2uiz>
 800f1dc:	4602      	mov	r2, r0
 800f1de:	4935      	ldr	r1, [pc, #212]	; (800f2b4 <timSet+0x1e4>)
 800f1e0:	2354      	movs	r3, #84	; 0x54
 800f1e2:	fb04 f303 	mul.w	r3, r4, r3
 800f1e6:	440b      	add	r3, r1
 800f1e8:	3310      	adds	r3, #16
 800f1ea:	601a      	str	r2, [r3, #0]
 800f1ec:	e01b      	b.n	800f226 <timSet+0x156>
    }
    else if(peri_temp < HW_TIM_PERIOD_MAX)
 800f1ee:	4932      	ldr	r1, [pc, #200]	; (800f2b8 <timSet+0x1e8>)
 800f1f0:	6938      	ldr	r0, [r7, #16]
 800f1f2:	f7f1 ff83 	bl	80010fc <__aeabi_fcmplt>
 800f1f6:	4603      	mov	r3, r0
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d014      	beq.n	800f226 <timSet+0x156>
    {
      eTim[tim].prescaler = 1;
 800f1fc:	7bfb      	ldrb	r3, [r7, #15]
 800f1fe:	4a2d      	ldr	r2, [pc, #180]	; (800f2b4 <timSet+0x1e4>)
 800f200:	2154      	movs	r1, #84	; 0x54
 800f202:	fb01 f303 	mul.w	r3, r1, r3
 800f206:	4413      	add	r3, r2
 800f208:	330c      	adds	r3, #12
 800f20a:	2201      	movs	r2, #1
 800f20c:	601a      	str	r2, [r3, #0]
      eTim[tim].period = (uint32_t)peri_temp;
 800f20e:	7bfc      	ldrb	r4, [r7, #15]
 800f210:	6938      	ldr	r0, [r7, #16]
 800f212:	f7f1 ffb1 	bl	8001178 <__aeabi_f2uiz>
 800f216:	4602      	mov	r2, r0
 800f218:	4926      	ldr	r1, [pc, #152]	; (800f2b4 <timSet+0x1e4>)
 800f21a:	2354      	movs	r3, #84	; 0x54
 800f21c:	fb04 f303 	mul.w	r3, r4, r3
 800f220:	440b      	add	r3, r1
 800f222:	3310      	adds	r3, #16
 800f224:	601a      	str	r2, [r3, #0]
    }

    if(eTim[tim].prescaler > 0 && eTim[tim].period > 0)
 800f226:	7bfb      	ldrb	r3, [r7, #15]
 800f228:	4a22      	ldr	r2, [pc, #136]	; (800f2b4 <timSet+0x1e4>)
 800f22a:	2154      	movs	r1, #84	; 0x54
 800f22c:	fb01 f303 	mul.w	r3, r1, r3
 800f230:	4413      	add	r3, r2
 800f232:	330c      	adds	r3, #12
 800f234:	681b      	ldr	r3, [r3, #0]
 800f236:	2b00      	cmp	r3, #0
 800f238:	d032      	beq.n	800f2a0 <timSet+0x1d0>
 800f23a:	7bfb      	ldrb	r3, [r7, #15]
 800f23c:	4a1d      	ldr	r2, [pc, #116]	; (800f2b4 <timSet+0x1e4>)
 800f23e:	2154      	movs	r1, #84	; 0x54
 800f240:	fb01 f303 	mul.w	r3, r1, r3
 800f244:	4413      	add	r3, r2
 800f246:	3310      	adds	r3, #16
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	d028      	beq.n	800f2a0 <timSet+0x1d0>
    {
      __HAL_TIM_SET_PRESCALER(htim, (eTim[tim].prescaler - 1));
 800f24e:	7bfb      	ldrb	r3, [r7, #15]
 800f250:	4a18      	ldr	r2, [pc, #96]	; (800f2b4 <timSet+0x1e4>)
 800f252:	2154      	movs	r1, #84	; 0x54
 800f254:	fb01 f303 	mul.w	r3, r1, r3
 800f258:	4413      	add	r3, r2
 800f25a:	330c      	adds	r3, #12
 800f25c:	681a      	ldr	r2, [r3, #0]
 800f25e:	68bb      	ldr	r3, [r7, #8]
 800f260:	681b      	ldr	r3, [r3, #0]
 800f262:	3a01      	subs	r2, #1
 800f264:	629a      	str	r2, [r3, #40]	; 0x28
      __HAL_TIM_SET_AUTORELOAD(htim, (eTim[tim].period - 1));
 800f266:	7bfb      	ldrb	r3, [r7, #15]
 800f268:	4a12      	ldr	r2, [pc, #72]	; (800f2b4 <timSet+0x1e4>)
 800f26a:	2154      	movs	r1, #84	; 0x54
 800f26c:	fb01 f303 	mul.w	r3, r1, r3
 800f270:	4413      	add	r3, r2
 800f272:	3310      	adds	r3, #16
 800f274:	681a      	ldr	r2, [r3, #0]
 800f276:	68bb      	ldr	r3, [r7, #8]
 800f278:	681b      	ldr	r3, [r3, #0]
 800f27a:	3a01      	subs	r2, #1
 800f27c:	62da      	str	r2, [r3, #44]	; 0x2c
 800f27e:	7bfb      	ldrb	r3, [r7, #15]
 800f280:	4a0c      	ldr	r2, [pc, #48]	; (800f2b4 <timSet+0x1e4>)
 800f282:	2154      	movs	r1, #84	; 0x54
 800f284:	fb01 f303 	mul.w	r3, r1, r3
 800f288:	4413      	add	r3, r2
 800f28a:	3310      	adds	r3, #16
 800f28c:	681b      	ldr	r3, [r3, #0]
 800f28e:	1e5a      	subs	r2, r3, #1
 800f290:	68bb      	ldr	r3, [r7, #8]
 800f292:	60da      	str	r2, [r3, #12]
      delay(50);
 800f294:	2032      	movs	r0, #50	; 0x32
 800f296:	f7ff fc42 	bl	800eb1e <delay>

      ret = true;
 800f29a:	2301      	movs	r3, #1
 800f29c:	75fb      	strb	r3, [r7, #23]
    if(eTim[tim].prescaler > 0 && eTim[tim].period > 0)
 800f29e:	e004      	b.n	800f2aa <timSet+0x1da>
    }
    else
    {
      ret = false;
 800f2a0:	2300      	movs	r3, #0
 800f2a2:	75fb      	strb	r3, [r7, #23]
    if(eTim[tim].prescaler > 0 && eTim[tim].period > 0)
 800f2a4:	e001      	b.n	800f2aa <timSet+0x1da>
    }
  }
  else
  {
    ret = false;
 800f2a6:	2300      	movs	r3, #0
 800f2a8:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800f2aa:	7dfb      	ldrb	r3, [r7, #23]
}
 800f2ac:	4618      	mov	r0, r3
 800f2ae:	371c      	adds	r7, #28
 800f2b0:	46bd      	mov	sp, r7
 800f2b2:	bd90      	pop	{r4, r7, pc}
 800f2b4:	20004134 	.word	0x20004134
 800f2b8:	44fa0000 	.word	0x44fa0000
 800f2bc:	447a0000 	.word	0x447a0000
 800f2c0:	3fe00000 	.word	0x3fe00000

0800f2c4 <timPWMSet>:

bool timPWMSet(uint8_t tim, uint32_t ch, float dr)
{
 800f2c4:	b590      	push	{r4, r7, lr}
 800f2c6:	b089      	sub	sp, #36	; 0x24
 800f2c8:	af00      	add	r7, sp, #0
 800f2ca:	4603      	mov	r3, r0
 800f2cc:	60b9      	str	r1, [r7, #8]
 800f2ce:	607a      	str	r2, [r7, #4]
 800f2d0:	73fb      	strb	r3, [r7, #15]
  bool ret = false;
 800f2d2:	2300      	movs	r3, #0
 800f2d4:	77fb      	strb	r3, [r7, #31]
  uint32_t peri_temp, duty_temp;

  if(dr >= 0 && dr <= 100)
 800f2d6:	f04f 0100 	mov.w	r1, #0
 800f2da:	6878      	ldr	r0, [r7, #4]
 800f2dc:	f7f1 ff22 	bl	8001124 <__aeabi_fcmpge>
 800f2e0:	4603      	mov	r3, r0
 800f2e2:	2b00      	cmp	r3, #0
 800f2e4:	f000 80c0 	beq.w	800f468 <timPWMSet+0x1a4>
 800f2e8:	4963      	ldr	r1, [pc, #396]	; (800f478 <timPWMSet+0x1b4>)
 800f2ea:	6878      	ldr	r0, [r7, #4]
 800f2ec:	f7f1 ff10 	bl	8001110 <__aeabi_fcmple>
 800f2f0:	4603      	mov	r3, r0
 800f2f2:	2b00      	cmp	r3, #0
 800f2f4:	f000 80b8 	beq.w	800f468 <timPWMSet+0x1a4>
  {
    eTim[tim].ch[ch/4].ch         = ch;
 800f2f8:	7bfb      	ldrb	r3, [r7, #15]
 800f2fa:	68ba      	ldr	r2, [r7, #8]
 800f2fc:	0892      	lsrs	r2, r2, #2
 800f2fe:	495f      	ldr	r1, [pc, #380]	; (800f47c <timPWMSet+0x1b8>)
 800f300:	3201      	adds	r2, #1
 800f302:	0112      	lsls	r2, r2, #4
 800f304:	2054      	movs	r0, #84	; 0x54
 800f306:	fb00 f303 	mul.w	r3, r0, r3
 800f30a:	4413      	add	r3, r2
 800f30c:	440b      	add	r3, r1
 800f30e:	3304      	adds	r3, #4
 800f310:	68ba      	ldr	r2, [r7, #8]
 800f312:	601a      	str	r2, [r3, #0]
    eTim[tim].ch[ch/4].duty_rate  = dr;
 800f314:	7bfb      	ldrb	r3, [r7, #15]
 800f316:	68ba      	ldr	r2, [r7, #8]
 800f318:	0892      	lsrs	r2, r2, #2
 800f31a:	4958      	ldr	r1, [pc, #352]	; (800f47c <timPWMSet+0x1b8>)
 800f31c:	3201      	adds	r2, #1
 800f31e:	0112      	lsls	r2, r2, #4
 800f320:	2054      	movs	r0, #84	; 0x54
 800f322:	fb00 f303 	mul.w	r3, r0, r3
 800f326:	4413      	add	r3, r2
 800f328:	440b      	add	r3, r1
 800f32a:	3308      	adds	r3, #8
 800f32c:	687a      	ldr	r2, [r7, #4]
 800f32e:	601a      	str	r2, [r3, #0]

    peri_temp = __HAL_TIM_GET_AUTORELOAD(eTim[tim].htim) + 1;
 800f330:	7bfb      	ldrb	r3, [r7, #15]
 800f332:	4a52      	ldr	r2, [pc, #328]	; (800f47c <timPWMSet+0x1b8>)
 800f334:	2154      	movs	r1, #84	; 0x54
 800f336:	fb01 f303 	mul.w	r3, r1, r3
 800f33a:	4413      	add	r3, r2
 800f33c:	681b      	ldr	r3, [r3, #0]
 800f33e:	681b      	ldr	r3, [r3, #0]
 800f340:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f342:	3301      	adds	r3, #1
 800f344:	61bb      	str	r3, [r7, #24]

    duty_temp = (uint32_t)((((float)peri_temp / 100) * dr) + 0.5);
 800f346:	69b8      	ldr	r0, [r7, #24]
 800f348:	f7f1 fce2 	bl	8000d10 <__aeabi_ui2f>
 800f34c:	4603      	mov	r3, r0
 800f34e:	494a      	ldr	r1, [pc, #296]	; (800f478 <timPWMSet+0x1b4>)
 800f350:	4618      	mov	r0, r3
 800f352:	f7f1 fde9 	bl	8000f28 <__aeabi_fdiv>
 800f356:	4603      	mov	r3, r0
 800f358:	6879      	ldr	r1, [r7, #4]
 800f35a:	4618      	mov	r0, r3
 800f35c:	f7f1 fd30 	bl	8000dc0 <__aeabi_fmul>
 800f360:	4603      	mov	r3, r0
 800f362:	4618      	mov	r0, r3
 800f364:	f7f1 f8a6 	bl	80004b4 <__aeabi_f2d>
 800f368:	f04f 0200 	mov.w	r2, #0
 800f36c:	4b44      	ldr	r3, [pc, #272]	; (800f480 <timPWMSet+0x1bc>)
 800f36e:	f7f0 ff43 	bl	80001f8 <__adddf3>
 800f372:	4602      	mov	r2, r0
 800f374:	460b      	mov	r3, r1
 800f376:	4610      	mov	r0, r2
 800f378:	4619      	mov	r1, r3
 800f37a:	f7f1 fba3 	bl	8000ac4 <__aeabi_d2uiz>
 800f37e:	4603      	mov	r3, r0
 800f380:	617b      	str	r3, [r7, #20]

    eTim[tim].ch[ch/4].duty = duty_temp;
 800f382:	7bfb      	ldrb	r3, [r7, #15]
 800f384:	68ba      	ldr	r2, [r7, #8]
 800f386:	0892      	lsrs	r2, r2, #2
 800f388:	493c      	ldr	r1, [pc, #240]	; (800f47c <timPWMSet+0x1b8>)
 800f38a:	0112      	lsls	r2, r2, #4
 800f38c:	2054      	movs	r0, #84	; 0x54
 800f38e:	fb00 f303 	mul.w	r3, r0, r3
 800f392:	4413      	add	r3, r2
 800f394:	440b      	add	r3, r1
 800f396:	331c      	adds	r3, #28
 800f398:	697a      	ldr	r2, [r7, #20]
 800f39a:	601a      	str	r2, [r3, #0]

    __HAL_TIM_SET_COMPARE(eTim[tim].htim, ch, eTim[tim].ch[ch/4].duty);
 800f39c:	68bb      	ldr	r3, [r7, #8]
 800f39e:	2b00      	cmp	r3, #0
 800f3a0:	d115      	bne.n	800f3ce <timPWMSet+0x10a>
 800f3a2:	7bfa      	ldrb	r2, [r7, #15]
 800f3a4:	68bb      	ldr	r3, [r7, #8]
 800f3a6:	0899      	lsrs	r1, r3, #2
 800f3a8:	7bfb      	ldrb	r3, [r7, #15]
 800f3aa:	4834      	ldr	r0, [pc, #208]	; (800f47c <timPWMSet+0x1b8>)
 800f3ac:	2454      	movs	r4, #84	; 0x54
 800f3ae:	fb04 f303 	mul.w	r3, r4, r3
 800f3b2:	4403      	add	r3, r0
 800f3b4:	681b      	ldr	r3, [r3, #0]
 800f3b6:	681b      	ldr	r3, [r3, #0]
 800f3b8:	4830      	ldr	r0, [pc, #192]	; (800f47c <timPWMSet+0x1b8>)
 800f3ba:	0109      	lsls	r1, r1, #4
 800f3bc:	2454      	movs	r4, #84	; 0x54
 800f3be:	fb04 f202 	mul.w	r2, r4, r2
 800f3c2:	440a      	add	r2, r1
 800f3c4:	4402      	add	r2, r0
 800f3c6:	321c      	adds	r2, #28
 800f3c8:	6812      	ldr	r2, [r2, #0]
 800f3ca:	635a      	str	r2, [r3, #52]	; 0x34
 800f3cc:	e046      	b.n	800f45c <timPWMSet+0x198>
 800f3ce:	68bb      	ldr	r3, [r7, #8]
 800f3d0:	2b04      	cmp	r3, #4
 800f3d2:	d115      	bne.n	800f400 <timPWMSet+0x13c>
 800f3d4:	7bfb      	ldrb	r3, [r7, #15]
 800f3d6:	68ba      	ldr	r2, [r7, #8]
 800f3d8:	0891      	lsrs	r1, r2, #2
 800f3da:	7bfa      	ldrb	r2, [r7, #15]
 800f3dc:	4827      	ldr	r0, [pc, #156]	; (800f47c <timPWMSet+0x1b8>)
 800f3de:	2454      	movs	r4, #84	; 0x54
 800f3e0:	fb04 f202 	mul.w	r2, r4, r2
 800f3e4:	4402      	add	r2, r0
 800f3e6:	6812      	ldr	r2, [r2, #0]
 800f3e8:	6812      	ldr	r2, [r2, #0]
 800f3ea:	4824      	ldr	r0, [pc, #144]	; (800f47c <timPWMSet+0x1b8>)
 800f3ec:	0109      	lsls	r1, r1, #4
 800f3ee:	2454      	movs	r4, #84	; 0x54
 800f3f0:	fb04 f303 	mul.w	r3, r4, r3
 800f3f4:	440b      	add	r3, r1
 800f3f6:	4403      	add	r3, r0
 800f3f8:	331c      	adds	r3, #28
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	6393      	str	r3, [r2, #56]	; 0x38
 800f3fe:	e02d      	b.n	800f45c <timPWMSet+0x198>
 800f400:	68bb      	ldr	r3, [r7, #8]
 800f402:	2b08      	cmp	r3, #8
 800f404:	d115      	bne.n	800f432 <timPWMSet+0x16e>
 800f406:	7bfb      	ldrb	r3, [r7, #15]
 800f408:	68ba      	ldr	r2, [r7, #8]
 800f40a:	0891      	lsrs	r1, r2, #2
 800f40c:	7bfa      	ldrb	r2, [r7, #15]
 800f40e:	481b      	ldr	r0, [pc, #108]	; (800f47c <timPWMSet+0x1b8>)
 800f410:	2454      	movs	r4, #84	; 0x54
 800f412:	fb04 f202 	mul.w	r2, r4, r2
 800f416:	4402      	add	r2, r0
 800f418:	6812      	ldr	r2, [r2, #0]
 800f41a:	6812      	ldr	r2, [r2, #0]
 800f41c:	4817      	ldr	r0, [pc, #92]	; (800f47c <timPWMSet+0x1b8>)
 800f41e:	0109      	lsls	r1, r1, #4
 800f420:	2454      	movs	r4, #84	; 0x54
 800f422:	fb04 f303 	mul.w	r3, r4, r3
 800f426:	440b      	add	r3, r1
 800f428:	4403      	add	r3, r0
 800f42a:	331c      	adds	r3, #28
 800f42c:	681b      	ldr	r3, [r3, #0]
 800f42e:	63d3      	str	r3, [r2, #60]	; 0x3c
 800f430:	e014      	b.n	800f45c <timPWMSet+0x198>
 800f432:	7bfb      	ldrb	r3, [r7, #15]
 800f434:	68ba      	ldr	r2, [r7, #8]
 800f436:	0891      	lsrs	r1, r2, #2
 800f438:	7bfa      	ldrb	r2, [r7, #15]
 800f43a:	4810      	ldr	r0, [pc, #64]	; (800f47c <timPWMSet+0x1b8>)
 800f43c:	2454      	movs	r4, #84	; 0x54
 800f43e:	fb04 f202 	mul.w	r2, r4, r2
 800f442:	4402      	add	r2, r0
 800f444:	6812      	ldr	r2, [r2, #0]
 800f446:	6812      	ldr	r2, [r2, #0]
 800f448:	480c      	ldr	r0, [pc, #48]	; (800f47c <timPWMSet+0x1b8>)
 800f44a:	0109      	lsls	r1, r1, #4
 800f44c:	2454      	movs	r4, #84	; 0x54
 800f44e:	fb04 f303 	mul.w	r3, r4, r3
 800f452:	440b      	add	r3, r1
 800f454:	4403      	add	r3, r0
 800f456:	331c      	adds	r3, #28
 800f458:	681b      	ldr	r3, [r3, #0]
 800f45a:	6413      	str	r3, [r2, #64]	; 0x40
    delay(50);
 800f45c:	2032      	movs	r0, #50	; 0x32
 800f45e:	f7ff fb5e 	bl	800eb1e <delay>

    ret = true;
 800f462:	2301      	movs	r3, #1
 800f464:	77fb      	strb	r3, [r7, #31]
 800f466:	e001      	b.n	800f46c <timPWMSet+0x1a8>
  }
  else
  {
    ret = false;
 800f468:	2300      	movs	r3, #0
 800f46a:	77fb      	strb	r3, [r7, #31]
  }

  return ret;
 800f46c:	7ffb      	ldrb	r3, [r7, #31]
}
 800f46e:	4618      	mov	r0, r3
 800f470:	3724      	adds	r7, #36	; 0x24
 800f472:	46bd      	mov	sp, r7
 800f474:	bd90      	pop	{r4, r7, pc}
 800f476:	bf00      	nop
 800f478:	42c80000 	.word	0x42c80000
 800f47c:	20004134 	.word	0x20004134
 800f480:	3fe00000 	.word	0x3fe00000

0800f484 <timTask_Run>:
  return dr;
}


bool timTask_Run(task_cnt_t *taskTmr, uint32_t taskPeriod)
{
 800f484:	b580      	push	{r7, lr}
 800f486:	b084      	sub	sp, #16
 800f488:	af00      	add	r7, sp, #0
 800f48a:	6078      	str	r0, [r7, #4]
 800f48c:	6039      	str	r1, [r7, #0]
  bool ret = false;
 800f48e:	2300      	movs	r3, #0
 800f490:	73fb      	strb	r3, [r7, #15]

  if(taskTmr->is_set == true)
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	7b5b      	ldrb	r3, [r3, #13]
 800f496:	2b00      	cmp	r3, #0
 800f498:	d00b      	beq.n	800f4b2 <timTask_Run+0x2e>
  {
    if(taskTmr->cnt <= 0)
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	681b      	ldr	r3, [r3, #0]
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	dc0b      	bgt.n	800f4ba <timTask_Run+0x36>
    {
      taskTmr->cnt = taskTmr->cntmax;
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	689b      	ldr	r3, [r3, #8]
 800f4a6:	461a      	mov	r2, r3
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	601a      	str	r2, [r3, #0]
      ret = true;
 800f4ac:	2301      	movs	r3, #1
 800f4ae:	73fb      	strb	r3, [r7, #15]
 800f4b0:	e003      	b.n	800f4ba <timTask_Run+0x36>
    }
  }
  else
  {
    timTask_Set_CntMax(taskTmr, taskPeriod);
 800f4b2:	6839      	ldr	r1, [r7, #0]
 800f4b4:	6878      	ldr	r0, [r7, #4]
 800f4b6:	f000 f805 	bl	800f4c4 <timTask_Set_CntMax>
  }

  return ret;
 800f4ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800f4bc:	4618      	mov	r0, r3
 800f4be:	3710      	adds	r7, #16
 800f4c0:	46bd      	mov	sp, r7
 800f4c2:	bd80      	pop	{r7, pc}

0800f4c4 <timTask_Set_CntMax>:

void timTask_Set_CntMax(task_cnt_t *taskTmr, uint32_t taskPeriod)
{
 800f4c4:	b590      	push	{r4, r7, lr}
 800f4c6:	b083      	sub	sp, #12
 800f4c8:	af00      	add	r7, sp, #0
 800f4ca:	6078      	str	r0, [r7, #4]
 800f4cc:	6039      	str	r1, [r7, #0]
  taskTmr->cnt    = 0;
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	2200      	movs	r2, #0
 800f4d2:	601a      	str	r2, [r3, #0]
  taskTmr->period = taskPeriod;
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	683a      	ldr	r2, [r7, #0]
 800f4d8:	605a      	str	r2, [r3, #4]
  taskTmr->cntmax = (uint32_t)(((float)taskPeriod * ((float)eTim[TIM_TASK].freq/1000)));
 800f4da:	6838      	ldr	r0, [r7, #0]
 800f4dc:	f7f1 fc18 	bl	8000d10 <__aeabi_ui2f>
 800f4e0:	4604      	mov	r4, r0
 800f4e2:	4b0c      	ldr	r3, [pc, #48]	; (800f514 <timTask_Set_CntMax+0x50>)
 800f4e4:	689b      	ldr	r3, [r3, #8]
 800f4e6:	490c      	ldr	r1, [pc, #48]	; (800f518 <timTask_Set_CntMax+0x54>)
 800f4e8:	4618      	mov	r0, r3
 800f4ea:	f7f1 fd1d 	bl	8000f28 <__aeabi_fdiv>
 800f4ee:	4603      	mov	r3, r0
 800f4f0:	4619      	mov	r1, r3
 800f4f2:	4620      	mov	r0, r4
 800f4f4:	f7f1 fc64 	bl	8000dc0 <__aeabi_fmul>
 800f4f8:	4603      	mov	r3, r0
 800f4fa:	4618      	mov	r0, r3
 800f4fc:	f7f1 fe3c 	bl	8001178 <__aeabi_f2uiz>
 800f500:	4602      	mov	r2, r0
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	609a      	str	r2, [r3, #8]
  taskTmr->is_set = true;
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	2201      	movs	r2, #1
 800f50a:	735a      	strb	r2, [r3, #13]
}
 800f50c:	bf00      	nop
 800f50e:	370c      	adds	r7, #12
 800f510:	46bd      	mov	sp, r7
 800f512:	bd90      	pop	{r4, r7, pc}
 800f514:	20004134 	.word	0x20004134
 800f518:	447a0000 	.word	0x447a0000

0800f51c <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f51c:	b480      	push	{r7}
 800f51e:	b083      	sub	sp, #12
 800f520:	af00      	add	r7, sp, #0
 800f522:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM14)
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	681b      	ldr	r3, [r3, #0]
 800f528:	4a35      	ldr	r2, [pc, #212]	; (800f600 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 800f52a:	4293      	cmp	r3, r2
 800f52c:	d162      	bne.n	800f5f4 <HAL_TIM_PeriodElapsedCallback+0xd8>
  {
    if(eTmr_MainClock)          eTmr_MainClock--;
 800f52e:	4b35      	ldr	r3, [pc, #212]	; (800f604 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800f530:	681b      	ldr	r3, [r3, #0]
 800f532:	2b00      	cmp	r3, #0
 800f534:	d004      	beq.n	800f540 <HAL_TIM_PeriodElapsedCallback+0x24>
 800f536:	4b33      	ldr	r3, [pc, #204]	; (800f604 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800f538:	681b      	ldr	r3, [r3, #0]
 800f53a:	3b01      	subs	r3, #1
 800f53c:	4a31      	ldr	r2, [pc, #196]	; (800f604 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800f53e:	6013      	str	r3, [r2, #0]
    if(eTmr_Task_ADC.cnt)       eTmr_Task_ADC.cnt--;
 800f540:	4b31      	ldr	r3, [pc, #196]	; (800f608 <HAL_TIM_PeriodElapsedCallback+0xec>)
 800f542:	681b      	ldr	r3, [r3, #0]
 800f544:	2b00      	cmp	r3, #0
 800f546:	d004      	beq.n	800f552 <HAL_TIM_PeriodElapsedCallback+0x36>
 800f548:	4b2f      	ldr	r3, [pc, #188]	; (800f608 <HAL_TIM_PeriodElapsedCallback+0xec>)
 800f54a:	681b      	ldr	r3, [r3, #0]
 800f54c:	3b01      	subs	r3, #1
 800f54e:	4a2e      	ldr	r2, [pc, #184]	; (800f608 <HAL_TIM_PeriodElapsedCallback+0xec>)
 800f550:	6013      	str	r3, [r2, #0]
    if(eTmr_Task_UART.cnt)      eTmr_Task_UART.cnt--;
 800f552:	4b2e      	ldr	r3, [pc, #184]	; (800f60c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800f554:	681b      	ldr	r3, [r3, #0]
 800f556:	2b00      	cmp	r3, #0
 800f558:	d004      	beq.n	800f564 <HAL_TIM_PeriodElapsedCallback+0x48>
 800f55a:	4b2c      	ldr	r3, [pc, #176]	; (800f60c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800f55c:	681b      	ldr	r3, [r3, #0]
 800f55e:	3b01      	subs	r3, #1
 800f560:	4a2a      	ldr	r2, [pc, #168]	; (800f60c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800f562:	6013      	str	r3, [r2, #0]
    if(eTmr_Task_USB.cnt)       eTmr_Task_USB.cnt--;
 800f564:	4b2a      	ldr	r3, [pc, #168]	; (800f610 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800f566:	681b      	ldr	r3, [r3, #0]
 800f568:	2b00      	cmp	r3, #0
 800f56a:	d004      	beq.n	800f576 <HAL_TIM_PeriodElapsedCallback+0x5a>
 800f56c:	4b28      	ldr	r3, [pc, #160]	; (800f610 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800f56e:	681b      	ldr	r3, [r3, #0]
 800f570:	3b01      	subs	r3, #1
 800f572:	4a27      	ldr	r2, [pc, #156]	; (800f610 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800f574:	6013      	str	r3, [r2, #0]
    if(eTmr_Task_Button.cnt)    eTmr_Task_Button.cnt--;
 800f576:	4b27      	ldr	r3, [pc, #156]	; (800f614 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 800f578:	681b      	ldr	r3, [r3, #0]
 800f57a:	2b00      	cmp	r3, #0
 800f57c:	d004      	beq.n	800f588 <HAL_TIM_PeriodElapsedCallback+0x6c>
 800f57e:	4b25      	ldr	r3, [pc, #148]	; (800f614 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 800f580:	681b      	ldr	r3, [r3, #0]
 800f582:	3b01      	subs	r3, #1
 800f584:	4a23      	ldr	r2, [pc, #140]	; (800f614 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 800f586:	6013      	str	r3, [r2, #0]
    if(eTmr_Task_LED.cnt)       eTmr_Task_LED.cnt--;
 800f588:	4b23      	ldr	r3, [pc, #140]	; (800f618 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 800f58a:	681b      	ldr	r3, [r3, #0]
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d004      	beq.n	800f59a <HAL_TIM_PeriodElapsedCallback+0x7e>
 800f590:	4b21      	ldr	r3, [pc, #132]	; (800f618 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 800f592:	681b      	ldr	r3, [r3, #0]
 800f594:	3b01      	subs	r3, #1
 800f596:	4a20      	ldr	r2, [pc, #128]	; (800f618 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 800f598:	6013      	str	r3, [r2, #0]
    if(eTmr_Task_WDT.cnt)       eTmr_Task_WDT.cnt--;
 800f59a:	4b20      	ldr	r3, [pc, #128]	; (800f61c <HAL_TIM_PeriodElapsedCallback+0x100>)
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	2b00      	cmp	r3, #0
 800f5a0:	d004      	beq.n	800f5ac <HAL_TIM_PeriodElapsedCallback+0x90>
 800f5a2:	4b1e      	ldr	r3, [pc, #120]	; (800f61c <HAL_TIM_PeriodElapsedCallback+0x100>)
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	3b01      	subs	r3, #1
 800f5a8:	4a1c      	ldr	r2, [pc, #112]	; (800f61c <HAL_TIM_PeriodElapsedCallback+0x100>)
 800f5aa:	6013      	str	r3, [r2, #0]
    if(eTmr_Task_CLI.cnt)       eTmr_Task_CLI.cnt--;
 800f5ac:	4b1c      	ldr	r3, [pc, #112]	; (800f620 <HAL_TIM_PeriodElapsedCallback+0x104>)
 800f5ae:	681b      	ldr	r3, [r3, #0]
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	d004      	beq.n	800f5be <HAL_TIM_PeriodElapsedCallback+0xa2>
 800f5b4:	4b1a      	ldr	r3, [pc, #104]	; (800f620 <HAL_TIM_PeriodElapsedCallback+0x104>)
 800f5b6:	681b      	ldr	r3, [r3, #0]
 800f5b8:	3b01      	subs	r3, #1
 800f5ba:	4a19      	ldr	r2, [pc, #100]	; (800f620 <HAL_TIM_PeriodElapsedCallback+0x104>)
 800f5bc:	6013      	str	r3, [r2, #0]
    if(eTmr_Task_TIM_PWM.cnt)   eTmr_Task_TIM_PWM.cnt--;
 800f5be:	4b19      	ldr	r3, [pc, #100]	; (800f624 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800f5c0:	681b      	ldr	r3, [r3, #0]
 800f5c2:	2b00      	cmp	r3, #0
 800f5c4:	d004      	beq.n	800f5d0 <HAL_TIM_PeriodElapsedCallback+0xb4>
 800f5c6:	4b17      	ldr	r3, [pc, #92]	; (800f624 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800f5c8:	681b      	ldr	r3, [r3, #0]
 800f5ca:	3b01      	subs	r3, #1
 800f5cc:	4a15      	ldr	r2, [pc, #84]	; (800f624 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800f5ce:	6013      	str	r3, [r2, #0]
    if(eTmr_Task_Coil.cnt)      eTmr_Task_Coil.cnt--;
 800f5d0:	4b15      	ldr	r3, [pc, #84]	; (800f628 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 800f5d2:	681b      	ldr	r3, [r3, #0]
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	d004      	beq.n	800f5e2 <HAL_TIM_PeriodElapsedCallback+0xc6>
 800f5d8:	4b13      	ldr	r3, [pc, #76]	; (800f628 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 800f5da:	681b      	ldr	r3, [r3, #0]
 800f5dc:	3b01      	subs	r3, #1
 800f5de:	4a12      	ldr	r2, [pc, #72]	; (800f628 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 800f5e0:	6013      	str	r3, [r2, #0]
    if(eTmr_Task_LCD.cnt)       eTmr_Task_LCD.cnt--;
 800f5e2:	4b12      	ldr	r3, [pc, #72]	; (800f62c <HAL_TIM_PeriodElapsedCallback+0x110>)
 800f5e4:	681b      	ldr	r3, [r3, #0]
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	d004      	beq.n	800f5f4 <HAL_TIM_PeriodElapsedCallback+0xd8>
 800f5ea:	4b10      	ldr	r3, [pc, #64]	; (800f62c <HAL_TIM_PeriodElapsedCallback+0x110>)
 800f5ec:	681b      	ldr	r3, [r3, #0]
 800f5ee:	3b01      	subs	r3, #1
 800f5f0:	4a0e      	ldr	r2, [pc, #56]	; (800f62c <HAL_TIM_PeriodElapsedCallback+0x110>)
 800f5f2:	6013      	str	r3, [r2, #0]
  }
}
 800f5f4:	bf00      	nop
 800f5f6:	370c      	adds	r7, #12
 800f5f8:	46bd      	mov	sp, r7
 800f5fa:	bc80      	pop	{r7}
 800f5fc:	4770      	bx	lr
 800f5fe:	bf00      	nop
 800f600:	40002000 	.word	0x40002000
 800f604:	20004230 	.word	0x20004230
 800f608:	20004234 	.word	0x20004234
 800f60c:	20004244 	.word	0x20004244
 800f610:	20004254 	.word	0x20004254
 800f614:	20004264 	.word	0x20004264
 800f618:	20004274 	.word	0x20004274
 800f61c:	20004284 	.word	0x20004284
 800f620:	20004294 	.word	0x20004294
 800f624:	200042a4 	.word	0x200042a4
 800f628:	200042b4 	.word	0x200042b4
 800f62c:	200042c4 	.word	0x200042c4

0800f630 <HAL_TIM_OC_DelayElapsedCallback>:


void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f630:	b480      	push	{r7}
 800f632:	b083      	sub	sp, #12
 800f634:	af00      	add	r7, sp, #0
 800f636:	6078      	str	r0, [r7, #4]

}
 800f638:	bf00      	nop
 800f63a:	370c      	adds	r7, #12
 800f63c:	46bd      	mov	sp, r7
 800f63e:	bc80      	pop	{r7}
 800f640:	4770      	bx	lr
	...

0800f644 <cliTim>:


#ifdef _USE_HW_CLI
void cliTim(cli_args_t *args)
{
 800f644:	b580      	push	{r7, lr}
 800f646:	b086      	sub	sp, #24
 800f648:	af00      	add	r7, sp, #0
 800f64a:	6078      	str	r0, [r7, #4]
  bool ret = false;
 800f64c:	2300      	movs	r3, #0
 800f64e:	75fb      	strb	r3, [r7, #23]

  if (args->argc == 3 && args->isStr(0, "toggle") == true)
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	881b      	ldrh	r3, [r3, #0]
 800f654:	2b03      	cmp	r3, #3
 800f656:	d134      	bne.n	800f6c2 <cliTim+0x7e>
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	695b      	ldr	r3, [r3, #20]
 800f65c:	4924      	ldr	r1, [pc, #144]	; (800f6f0 <cliTim+0xac>)
 800f65e:	2000      	movs	r0, #0
 800f660:	4798      	blx	r3
 800f662:	4603      	mov	r3, r0
 800f664:	2b00      	cmp	r3, #0
 800f666:	d02c      	beq.n	800f6c2 <cliTim+0x7e>
  {
    uint8_t  led_ch;
    uint32_t toggle_time;
    uint32_t pre_time;

    led_ch      = args->getData(1);
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	689b      	ldr	r3, [r3, #8]
 800f66c:	2001      	movs	r0, #1
 800f66e:	4798      	blx	r3
 800f670:	4603      	mov	r3, r0
 800f672:	75bb      	strb	r3, [r7, #22]
    toggle_time = args->getData(2);
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	689b      	ldr	r3, [r3, #8]
 800f678:	2002      	movs	r0, #2
 800f67a:	4798      	blx	r3
 800f67c:	4603      	mov	r3, r0
 800f67e:	60fb      	str	r3, [r7, #12]

    if (led_ch > 0)
 800f680:	7dbb      	ldrb	r3, [r7, #22]
 800f682:	2b00      	cmp	r3, #0
 800f684:	d002      	beq.n	800f68c <cliTim+0x48>
    {
      led_ch--;
 800f686:	7dbb      	ldrb	r3, [r7, #22]
 800f688:	3b01      	subs	r3, #1
 800f68a:	75bb      	strb	r3, [r7, #22]
    }

    pre_time = millis();
 800f68c:	f7ff fa52 	bl	800eb34 <millis>
 800f690:	6138      	str	r0, [r7, #16]
    while(cliKeepLoop())
 800f692:	e00f      	b.n	800f6b4 <cliTim+0x70>
    {
      if (millis()-pre_time >= toggle_time)
 800f694:	f7ff fa4e 	bl	800eb34 <millis>
 800f698:	4602      	mov	r2, r0
 800f69a:	693b      	ldr	r3, [r7, #16]
 800f69c:	1ad3      	subs	r3, r2, r3
 800f69e:	68fa      	ldr	r2, [r7, #12]
 800f6a0:	429a      	cmp	r2, r3
 800f6a2:	d807      	bhi.n	800f6b4 <cliTim+0x70>
      {
        pre_time = millis();
 800f6a4:	f7ff fa46 	bl	800eb34 <millis>
 800f6a8:	6138      	str	r0, [r7, #16]
        ledCtrl(led_ch, LED_TOGGLE);
 800f6aa:	7dbb      	ldrb	r3, [r7, #22]
 800f6ac:	2102      	movs	r1, #2
 800f6ae:	4618      	mov	r0, r3
 800f6b0:	f7ff f956 	bl	800e960 <ledCtrl>
    while(cliKeepLoop())
 800f6b4:	f7fd fa54 	bl	800cb60 <cliKeepLoop>
 800f6b8:	4603      	mov	r3, r0
 800f6ba:	2b00      	cmp	r3, #0
 800f6bc:	d1ea      	bne.n	800f694 <cliTim+0x50>
      }
    }
    ret = true;
 800f6be:	2301      	movs	r3, #1
 800f6c0:	75fb      	strb	r3, [r7, #23]
  }

  if (ret != true)
 800f6c2:	7dfb      	ldrb	r3, [r7, #23]
 800f6c4:	f083 0301 	eor.w	r3, r3, #1
 800f6c8:	b2db      	uxtb	r3, r3
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	d00c      	beq.n	800f6e8 <cliTim+0xa4>
  {
    cliPrintf("\n");
 800f6ce:	4809      	ldr	r0, [pc, #36]	; (800f6f4 <cliTim+0xb0>)
 800f6d0:	f7fd f950 	bl	800c974 <cliPrintf>
    cliPrintf("------------[ Timer Commands ]-------------\n");
 800f6d4:	4808      	ldr	r0, [pc, #32]	; (800f6f8 <cliTim+0xb4>)
 800f6d6:	f7fd f94d 	bl	800c974 <cliPrintf>
    cliPrintf(">> tim toggle ch[1~%d] time(ms)\n", LED_CH_MAX);
 800f6da:	2103      	movs	r1, #3
 800f6dc:	4807      	ldr	r0, [pc, #28]	; (800f6fc <cliTim+0xb8>)
 800f6de:	f7fd f949 	bl	800c974 <cliPrintf>
    cliPrintf("-------------------------------------------\n");
 800f6e2:	4807      	ldr	r0, [pc, #28]	; (800f700 <cliTim+0xbc>)
 800f6e4:	f7fd f946 	bl	800c974 <cliPrintf>
  }
}
 800f6e8:	bf00      	nop
 800f6ea:	3718      	adds	r7, #24
 800f6ec:	46bd      	mov	sp, r7
 800f6ee:	bd80      	pop	{r7, pc}
 800f6f0:	08015f98 	.word	0x08015f98
 800f6f4:	08015fa0 	.word	0x08015fa0
 800f6f8:	08015fa4 	.word	0x08015fa4
 800f6fc:	08015fd4 	.word	0x08015fd4
 800f700:	08015ff8 	.word	0x08015ff8

0800f704 <Task_UART>:
uint8_t Int1Src;
uint8_t Int2Src;


void Task_UART(uint32_t taskPeriod)
{
 800f704:	b580      	push	{r7, lr}
 800f706:	b082      	sub	sp, #8
 800f708:	af00      	add	r7, sp, #0
 800f70a:	6078      	str	r0, [r7, #4]
  if(timTask_Run(&eTmr_Task_UART, taskPeriod) == true)
 800f70c:	6879      	ldr	r1, [r7, #4]
 800f70e:	4803      	ldr	r0, [pc, #12]	; (800f71c <Task_UART+0x18>)
 800f710:	f7ff feb8 	bl	800f484 <timTask_Run>
//      uartPrintf(UART_CLI, "%f ", var_float_rd[i]);
//    uartPrintf(UART_CLI, "\n\n");

    //********************* UART Task Code End *********************//
  }
}
 800f714:	bf00      	nop
 800f716:	3708      	adds	r7, #8
 800f718:	46bd      	mov	sp, r7
 800f71a:	bd80      	pop	{r7, pc}
 800f71c:	20004244 	.word	0x20004244

0800f720 <uartInit>:
qbuffer_t eQbuffer[UART_CH_MAX];
uint8_t eRxData[UART_CH_MAX];


bool uartInit(void)
{
 800f720:	b480      	push	{r7}
 800f722:	b083      	sub	sp, #12
 800f724:	af00      	add	r7, sp, #0
  for (int i=0; i<UART_CH_MAX; i++)
 800f726:	2300      	movs	r3, #0
 800f728:	607b      	str	r3, [r7, #4]
 800f72a:	e007      	b.n	800f73c <uartInit+0x1c>
  {
    is_open[i] = false;
 800f72c:	4a08      	ldr	r2, [pc, #32]	; (800f750 <uartInit+0x30>)
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	4413      	add	r3, r2
 800f732:	2200      	movs	r2, #0
 800f734:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<UART_CH_MAX; i++)
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	3301      	adds	r3, #1
 800f73a:	607b      	str	r3, [r7, #4]
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	2b01      	cmp	r3, #1
 800f740:	ddf4      	ble.n	800f72c <uartInit+0xc>
  }

  return true;
 800f742:	2301      	movs	r3, #1
}
 800f744:	4618      	mov	r0, r3
 800f746:	370c      	adds	r7, #12
 800f748:	46bd      	mov	sp, r7
 800f74a:	bc80      	pop	{r7}
 800f74c:	4770      	bx	lr
 800f74e:	bf00      	nop
 800f750:	200042d4 	.word	0x200042d4

0800f754 <uartOpen>:
 *
 * @ baud - Baud Rate
 *
 */
bool uartOpen(uint8_t ch, uint32_t baud)
{
 800f754:	b580      	push	{r7, lr}
 800f756:	b088      	sub	sp, #32
 800f758:	af04      	add	r7, sp, #16
 800f75a:	4603      	mov	r3, r0
 800f75c:	6039      	str	r1, [r7, #0]
 800f75e:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 800f760:	2300      	movs	r3, #0
 800f762:	73fb      	strb	r3, [r7, #15]

  switch(ch)
 800f764:	79fb      	ldrb	r3, [r7, #7]
 800f766:	2b00      	cmp	r3, #0
 800f768:	d002      	beq.n	800f770 <uartOpen+0x1c>
 800f76a:	2b01      	cmp	r3, #1
 800f76c:	d01e      	beq.n	800f7ac <uartOpen+0x58>
 800f76e:	e041      	b.n	800f7f4 <uartOpen+0xa0>
  {
    case _DEF_UART1:

      ret = qbufferCreate(&eQbuffer[ch], &sRx_buf[ch][0], UART_BUF_SIZE);
 800f770:	79fb      	ldrb	r3, [r7, #7]
 800f772:	011b      	lsls	r3, r3, #4
 800f774:	4a22      	ldr	r2, [pc, #136]	; (800f800 <uartOpen+0xac>)
 800f776:	1898      	adds	r0, r3, r2
 800f778:	79fb      	ldrb	r3, [r7, #7]
 800f77a:	025b      	lsls	r3, r3, #9
 800f77c:	4a21      	ldr	r2, [pc, #132]	; (800f804 <uartOpen+0xb0>)
 800f77e:	4413      	add	r3, r2
 800f780:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f784:	4619      	mov	r1, r3
 800f786:	f000 fabb 	bl	800fd00 <qbufferCreate>
 800f78a:	4603      	mov	r3, r0
 800f78c:	73fb      	strb	r3, [r7, #15]

      if(ret == true)
 800f78e:	7bfb      	ldrb	r3, [r7, #15]
 800f790:	2b00      	cmp	r3, #0
 800f792:	d02c      	beq.n	800f7ee <uartOpen+0x9a>
      {
        qbufferFlush(&eQbuffer[ch]);
 800f794:	79fb      	ldrb	r3, [r7, #7]
 800f796:	011b      	lsls	r3, r3, #4
 800f798:	4a19      	ldr	r2, [pc, #100]	; (800f800 <uartOpen+0xac>)
 800f79a:	4413      	add	r3, r2
 800f79c:	4618      	mov	r0, r3
 800f79e:	f000 fb5c 	bl	800fe5a <qbufferFlush>
        is_open[ch] = true;
 800f7a2:	79fb      	ldrb	r3, [r7, #7]
 800f7a4:	4a18      	ldr	r2, [pc, #96]	; (800f808 <uartOpen+0xb4>)
 800f7a6:	2101      	movs	r1, #1
 800f7a8:	54d1      	strb	r1, [r2, r3]
      }
      break;
 800f7aa:	e020      	b.n	800f7ee <uartOpen+0x9a>

    case _DEF_UART2:

      ret = uartOpen_RxDMA(ch, baud, &huart3, &hdma_usart3_rx, &eQbuffer[ch], &sRx_buf[ch][0], UART_BUF_SIZE);
 800f7ac:	79fb      	ldrb	r3, [r7, #7]
 800f7ae:	011b      	lsls	r3, r3, #4
 800f7b0:	4a13      	ldr	r2, [pc, #76]	; (800f800 <uartOpen+0xac>)
 800f7b2:	4413      	add	r3, r2
 800f7b4:	79fa      	ldrb	r2, [r7, #7]
 800f7b6:	0252      	lsls	r2, r2, #9
 800f7b8:	4912      	ldr	r1, [pc, #72]	; (800f804 <uartOpen+0xb0>)
 800f7ba:	440a      	add	r2, r1
 800f7bc:	79f8      	ldrb	r0, [r7, #7]
 800f7be:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f7c2:	9102      	str	r1, [sp, #8]
 800f7c4:	9201      	str	r2, [sp, #4]
 800f7c6:	9300      	str	r3, [sp, #0]
 800f7c8:	4b10      	ldr	r3, [pc, #64]	; (800f80c <uartOpen+0xb8>)
 800f7ca:	4a11      	ldr	r2, [pc, #68]	; (800f810 <uartOpen+0xbc>)
 800f7cc:	6839      	ldr	r1, [r7, #0]
 800f7ce:	f000 f821 	bl	800f814 <uartOpen_RxDMA>
 800f7d2:	4603      	mov	r3, r0
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	bf14      	ite	ne
 800f7d8:	2301      	movne	r3, #1
 800f7da:	2300      	moveq	r3, #0
 800f7dc:	73fb      	strb	r3, [r7, #15]

      if(ret == true)
 800f7de:	7bfb      	ldrb	r3, [r7, #15]
 800f7e0:	2b00      	cmp	r3, #0
 800f7e2:	d006      	beq.n	800f7f2 <uartOpen+0x9e>
      {
        is_open[ch] = true;
 800f7e4:	79fb      	ldrb	r3, [r7, #7]
 800f7e6:	4a08      	ldr	r2, [pc, #32]	; (800f808 <uartOpen+0xb4>)
 800f7e8:	2101      	movs	r1, #1
 800f7ea:	54d1      	strb	r1, [r2, r3]
      }
      break;
 800f7ec:	e001      	b.n	800f7f2 <uartOpen+0x9e>
      break;
 800f7ee:	bf00      	nop
 800f7f0:	e000      	b.n	800f7f4 <uartOpen+0xa0>
      break;
 800f7f2:	bf00      	nop
  }

  return ret;
 800f7f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800f7f6:	4618      	mov	r0, r3
 800f7f8:	3710      	adds	r7, #16
 800f7fa:	46bd      	mov	sp, r7
 800f7fc:	bd80      	pop	{r7, pc}
 800f7fe:	bf00      	nop
 800f800:	200046d8 	.word	0x200046d8
 800f804:	200042d8 	.word	0x200042d8
 800f808:	200042d4 	.word	0x200042d4
 800f80c:	2000072c 	.word	0x2000072c
 800f810:	200006e8 	.word	0x200006e8

0800f814 <uartOpen_RxDMA>:


/* skkim Code Begin */
uint32_t uartOpen_RxDMA(uint8_t ch, uint32_t baud, UART_HandleTypeDef *huart, DMA_HandleTypeDef *hdma_uart_rx, qbuffer_t *qbuffer, uint8_t *rx_buf, uint32_t buf_size)
{
 800f814:	b580      	push	{r7, lr}
 800f816:	b086      	sub	sp, #24
 800f818:	af00      	add	r7, sp, #0
 800f81a:	60b9      	str	r1, [r7, #8]
 800f81c:	607a      	str	r2, [r7, #4]
 800f81e:	603b      	str	r3, [r7, #0]
 800f820:	4603      	mov	r3, r0
 800f822:	73fb      	strb	r3, [r7, #15]
  uint32_t ret;

  huart->Init.BaudRate = baud;
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	68ba      	ldr	r2, [r7, #8]
 800f828:	605a      	str	r2, [r3, #4]

  HAL_UART_DeInit(huart);
 800f82a:	6878      	ldr	r0, [r7, #4]
 800f82c:	f7f7 fef9 	bl	8007622 <HAL_UART_DeInit>

  if(HAL_UART_Init(huart) == HAL_OK)
 800f830:	6878      	ldr	r0, [r7, #4]
 800f832:	f7f7 fea9 	bl	8007588 <HAL_UART_Init>
 800f836:	4603      	mov	r3, r0
 800f838:	2b00      	cmp	r3, #0
 800f83a:	d118      	bne.n	800f86e <uartOpen_RxDMA+0x5a>
  {
    if(HAL_UART_Receive_DMA(huart, rx_buf, buf_size) == HAL_OK)
 800f83c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f83e:	b29b      	uxth	r3, r3
 800f840:	461a      	mov	r2, r3
 800f842:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f844:	6878      	ldr	r0, [r7, #4]
 800f846:	f7f7 ffad 	bl	80077a4 <HAL_UART_Receive_DMA>
 800f84a:	4603      	mov	r3, r0
 800f84c:	2b00      	cmp	r3, #0
 800f84e:	d110      	bne.n	800f872 <uartOpen_RxDMA+0x5e>
    {
      qbufferCreate(qbuffer, rx_buf, buf_size);
 800f850:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f852:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f854:	6a38      	ldr	r0, [r7, #32]
 800f856:	f000 fa53 	bl	800fd00 <qbufferCreate>

      //Flush
      qbufferFlush(&qbuffer[ch]);
 800f85a:	7bfb      	ldrb	r3, [r7, #15]
 800f85c:	011b      	lsls	r3, r3, #4
 800f85e:	6a3a      	ldr	r2, [r7, #32]
 800f860:	4413      	add	r3, r2
 800f862:	4618      	mov	r0, r3
 800f864:	f000 faf9 	bl	800fe5a <qbufferFlush>
      ret = true;
 800f868:	2301      	movs	r3, #1
 800f86a:	617b      	str	r3, [r7, #20]
 800f86c:	e001      	b.n	800f872 <uartOpen_RxDMA+0x5e>
    }
  }
  else
  {
    ret = false;
 800f86e:	2300      	movs	r3, #0
 800f870:	617b      	str	r3, [r7, #20]
  }

  return ret;
 800f872:	697b      	ldr	r3, [r7, #20]
}
 800f874:	4618      	mov	r0, r3
 800f876:	3718      	adds	r7, #24
 800f878:	46bd      	mov	sp, r7
 800f87a:	bd80      	pop	{r7, pc}

0800f87c <uartAvailable>:
/* skkim Code End */


uint32_t uartAvailable(uint8_t ch)
{
 800f87c:	b580      	push	{r7, lr}
 800f87e:	b084      	sub	sp, #16
 800f880:	af00      	add	r7, sp, #0
 800f882:	4603      	mov	r3, r0
 800f884:	71fb      	strb	r3, [r7, #7]
  uint32_t ret = 0;
 800f886:	2300      	movs	r3, #0
 800f888:	60fb      	str	r3, [r7, #12]

  switch(ch)
 800f88a:	79fb      	ldrb	r3, [r7, #7]
 800f88c:	2b00      	cmp	r3, #0
 800f88e:	d002      	beq.n	800f896 <uartAvailable+0x1a>
 800f890:	2b01      	cmp	r3, #1
 800f892:	d009      	beq.n	800f8a8 <uartAvailable+0x2c>
 800f894:	e020      	b.n	800f8d8 <uartAvailable+0x5c>
  {
    case _DEF_UART1:
      ret = qbufferAvailable(&eQbuffer[ch]);
 800f896:	79fb      	ldrb	r3, [r7, #7]
 800f898:	011b      	lsls	r3, r3, #4
 800f89a:	4a12      	ldr	r2, [pc, #72]	; (800f8e4 <uartAvailable+0x68>)
 800f89c:	4413      	add	r3, r2
 800f89e:	4618      	mov	r0, r3
 800f8a0:	f000 fac1 	bl	800fe26 <qbufferAvailable>
 800f8a4:	60f8      	str	r0, [r7, #12]
      break;
 800f8a6:	e017      	b.n	800f8d8 <uartAvailable+0x5c>

    case _DEF_UART2:
      eQbuffer[ch].in = (eQbuffer[ch].len - hdma_usart3_rx.Instance->NDTR);
 800f8a8:	79fb      	ldrb	r3, [r7, #7]
 800f8aa:	4a0e      	ldr	r2, [pc, #56]	; (800f8e4 <uartAvailable+0x68>)
 800f8ac:	011b      	lsls	r3, r3, #4
 800f8ae:	4413      	add	r3, r2
 800f8b0:	3308      	adds	r3, #8
 800f8b2:	6819      	ldr	r1, [r3, #0]
 800f8b4:	4b0c      	ldr	r3, [pc, #48]	; (800f8e8 <uartAvailable+0x6c>)
 800f8b6:	681b      	ldr	r3, [r3, #0]
 800f8b8:	685a      	ldr	r2, [r3, #4]
 800f8ba:	79fb      	ldrb	r3, [r7, #7]
 800f8bc:	1a8a      	subs	r2, r1, r2
 800f8be:	4909      	ldr	r1, [pc, #36]	; (800f8e4 <uartAvailable+0x68>)
 800f8c0:	011b      	lsls	r3, r3, #4
 800f8c2:	440b      	add	r3, r1
 800f8c4:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&eQbuffer[ch]);
 800f8c6:	79fb      	ldrb	r3, [r7, #7]
 800f8c8:	011b      	lsls	r3, r3, #4
 800f8ca:	4a06      	ldr	r2, [pc, #24]	; (800f8e4 <uartAvailable+0x68>)
 800f8cc:	4413      	add	r3, r2
 800f8ce:	4618      	mov	r0, r3
 800f8d0:	f000 faa9 	bl	800fe26 <qbufferAvailable>
 800f8d4:	60f8      	str	r0, [r7, #12]
      break;
 800f8d6:	bf00      	nop
  }

  return ret;
 800f8d8:	68fb      	ldr	r3, [r7, #12]
}
 800f8da:	4618      	mov	r0, r3
 800f8dc:	3710      	adds	r7, #16
 800f8de:	46bd      	mov	sp, r7
 800f8e0:	bd80      	pop	{r7, pc}
 800f8e2:	bf00      	nop
 800f8e4:	200046d8 	.word	0x200046d8
 800f8e8:	2000072c 	.word	0x2000072c

0800f8ec <uartRead>:


uint8_t uartRead(uint8_t ch)
{
 800f8ec:	b580      	push	{r7, lr}
 800f8ee:	b084      	sub	sp, #16
 800f8f0:	af00      	add	r7, sp, #0
 800f8f2:	4603      	mov	r3, r0
 800f8f4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 0;
 800f8f6:	2300      	movs	r3, #0
 800f8f8:	73fb      	strb	r3, [r7, #15]

  switch(ch)
 800f8fa:	79fb      	ldrb	r3, [r7, #7]
 800f8fc:	2b00      	cmp	r3, #0
 800f8fe:	d002      	beq.n	800f906 <uartRead+0x1a>
 800f900:	2b01      	cmp	r3, #1
 800f902:	d00b      	beq.n	800f91c <uartRead+0x30>
 800f904:	e015      	b.n	800f932 <uartRead+0x46>
  {
    case _DEF_UART1:
      qbufferPop(&eQbuffer[ch], &ret, 1);
 800f906:	79fb      	ldrb	r3, [r7, #7]
 800f908:	011b      	lsls	r3, r3, #4
 800f90a:	4a0c      	ldr	r2, [pc, #48]	; (800f93c <uartRead+0x50>)
 800f90c:	4413      	add	r3, r2
 800f90e:	f107 010f 	add.w	r1, r7, #15
 800f912:	2201      	movs	r2, #1
 800f914:	4618      	mov	r0, r3
 800f916:	f000 fa4a 	bl	800fdae <qbufferPop>
      break;
 800f91a:	e00a      	b.n	800f932 <uartRead+0x46>

    case _DEF_UART2:
      qbufferPop(&eQbuffer[ch], &ret, 1);
 800f91c:	79fb      	ldrb	r3, [r7, #7]
 800f91e:	011b      	lsls	r3, r3, #4
 800f920:	4a06      	ldr	r2, [pc, #24]	; (800f93c <uartRead+0x50>)
 800f922:	4413      	add	r3, r2
 800f924:	f107 010f 	add.w	r1, r7, #15
 800f928:	2201      	movs	r2, #1
 800f92a:	4618      	mov	r0, r3
 800f92c:	f000 fa3f 	bl	800fdae <qbufferPop>
      break;
 800f930:	bf00      	nop
  }

  return ret;
 800f932:	7bfb      	ldrb	r3, [r7, #15]
}
 800f934:	4618      	mov	r0, r3
 800f936:	3710      	adds	r7, #16
 800f938:	46bd      	mov	sp, r7
 800f93a:	bd80      	pop	{r7, pc}
 800f93c:	200046d8 	.word	0x200046d8

0800f940 <uartWrite>:


uint32_t uartWrite(uint8_t ch, uint8_t *p_data, uint16_t length)
{
 800f940:	b580      	push	{r7, lr}
 800f942:	b084      	sub	sp, #16
 800f944:	af00      	add	r7, sp, #0
 800f946:	4603      	mov	r3, r0
 800f948:	6039      	str	r1, [r7, #0]
 800f94a:	71fb      	strb	r3, [r7, #7]
 800f94c:	4613      	mov	r3, r2
 800f94e:	80bb      	strh	r3, [r7, #4]
  uint32_t ret = 0;
 800f950:	2300      	movs	r3, #0
 800f952:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status;

  switch(ch)
 800f954:	79fb      	ldrb	r3, [r7, #7]
 800f956:	2b00      	cmp	r3, #0
 800f958:	d002      	beq.n	800f960 <uartWrite+0x20>
 800f95a:	2b01      	cmp	r3, #1
 800f95c:	d007      	beq.n	800f96e <uartWrite+0x2e>
 800f95e:	e014      	b.n	800f98a <uartWrite+0x4a>
  {
    case _DEF_UART1:
      ret = usbCDCWrite(p_data, length);
 800f960:	88bb      	ldrh	r3, [r7, #4]
 800f962:	4619      	mov	r1, r3
 800f964:	6838      	ldr	r0, [r7, #0]
 800f966:	f000 f8f4 	bl	800fb52 <usbCDCWrite>
 800f96a:	60f8      	str	r0, [r7, #12]
      break;
 800f96c:	e00d      	b.n	800f98a <uartWrite+0x4a>

    case _DEF_UART2:
      status =  HAL_UART_Transmit(&huart3, p_data, length, 100);
 800f96e:	88ba      	ldrh	r2, [r7, #4]
 800f970:	2364      	movs	r3, #100	; 0x64
 800f972:	6839      	ldr	r1, [r7, #0]
 800f974:	4807      	ldr	r0, [pc, #28]	; (800f994 <uartWrite+0x54>)
 800f976:	f7f7 fe83 	bl	8007680 <HAL_UART_Transmit>
 800f97a:	4603      	mov	r3, r0
 800f97c:	72fb      	strb	r3, [r7, #11]
      if(status == HAL_OK)
 800f97e:	7afb      	ldrb	r3, [r7, #11]
 800f980:	2b00      	cmp	r3, #0
 800f982:	d101      	bne.n	800f988 <uartWrite+0x48>
      {
        ret = length;
 800f984:	88bb      	ldrh	r3, [r7, #4]
 800f986:	60fb      	str	r3, [r7, #12]
      }
      break;
 800f988:	bf00      	nop
  }

  return ret;
 800f98a:	68fb      	ldr	r3, [r7, #12]
}
 800f98c:	4618      	mov	r0, r3
 800f98e:	3710      	adds	r7, #16
 800f990:	46bd      	mov	sp, r7
 800f992:	bd80      	pop	{r7, pc}
 800f994:	200006e8 	.word	0x200006e8

0800f998 <uartPrintf>:


uint32_t uartPrintf(uint8_t ch, char *format, ...)
{
 800f998:	b40e      	push	{r1, r2, r3}
 800f99a:	b580      	push	{r7, lr}
 800f99c:	f2ad 4d1c 	subw	sp, sp, #1052	; 0x41c
 800f9a0:	af00      	add	r7, sp, #0
 800f9a2:	4602      	mov	r2, r0
 800f9a4:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 800f9a8:	f2a3 4311 	subw	r3, r3, #1041	; 0x411
 800f9ac:	701a      	strb	r2, [r3, #0]
  uint32_t  ret;
  char      buf[1024];
  va_list   arg;
  int       len;

  va_start(arg, format);
 800f9ae:	f507 6285 	add.w	r2, r7, #1064	; 0x428
 800f9b2:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 800f9b6:	f2a3 430c 	subw	r3, r3, #1036	; 0x40c
 800f9ba:	601a      	str	r2, [r3, #0]
  len = vsnprintf(buf, 1024, format, arg);
 800f9bc:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 800f9c0:	f2a3 430c 	subw	r3, r3, #1036	; 0x40c
 800f9c4:	f107 0010 	add.w	r0, r7, #16
 800f9c8:	681b      	ldr	r3, [r3, #0]
 800f9ca:	f8d7 2424 	ldr.w	r2, [r7, #1060]	; 0x424
 800f9ce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800f9d2:	f003 fbe3 	bl	801319c <vsniprintf>
 800f9d6:	f8c7 0414 	str.w	r0, [r7, #1044]	; 0x414

  ret = uartWrite(ch, (uint8_t *)buf, len);
 800f9da:	f8d7 3414 	ldr.w	r3, [r7, #1044]	; 0x414
 800f9de:	b29a      	uxth	r2, r3
 800f9e0:	f107 0110 	add.w	r1, r7, #16
 800f9e4:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 800f9e8:	f2a3 4311 	subw	r3, r3, #1041	; 0x411
 800f9ec:	781b      	ldrb	r3, [r3, #0]
 800f9ee:	4618      	mov	r0, r3
 800f9f0:	f7ff ffa6 	bl	800f940 <uartWrite>
 800f9f4:	f8c7 0410 	str.w	r0, [r7, #1040]	; 0x410

  va_end(arg);

  return ret;
 800f9f8:	f8d7 3410 	ldr.w	r3, [r7, #1040]	; 0x410
}
 800f9fc:	4618      	mov	r0, r3
 800f9fe:	f207 471c 	addw	r7, r7, #1052	; 0x41c
 800fa02:	46bd      	mov	sp, r7
 800fa04:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800fa08:	b003      	add	sp, #12
 800fa0a:	4770      	bx	lr

0800fa0c <uartPrintfNotice>:


uint32_t uartPrintfNotice(uint8_t ch, uart_nprintf_t noti, char* format, ...)
{
 800fa0c:	b40c      	push	{r2, r3}
 800fa0e:	b580      	push	{r7, lr}
 800fa10:	f5ad 6d83 	sub.w	sp, sp, #1048	; 0x418
 800fa14:	af00      	add	r7, sp, #0
 800fa16:	4602      	mov	r2, r0
 800fa18:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 800fa1c:	f2a3 4311 	subw	r3, r3, #1041	; 0x411
 800fa20:	701a      	strb	r2, [r3, #0]
 800fa22:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 800fa26:	f2a3 4312 	subw	r3, r3, #1042	; 0x412
 800fa2a:	460a      	mov	r2, r1
 800fa2c:	701a      	strb	r2, [r3, #0]
    char      buf[1024];
    va_list   arg;
    int       len;
    uint32_t  ret;

    if(noti==error)
 800fa2e:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 800fa32:	f2a3 4312 	subw	r3, r3, #1042	; 0x412
 800fa36:	781b      	ldrb	r3, [r3, #0]
 800fa38:	2b00      	cmp	r3, #0
 800fa3a:	d106      	bne.n	800fa4a <uartPrintfNotice+0x3e>
    {
      strcpy(buf, "[ERROR] ");
 800fa3c:	f107 0310 	add.w	r3, r7, #16
 800fa40:	4a28      	ldr	r2, [pc, #160]	; (800fae4 <uartPrintfNotice+0xd8>)
 800fa42:	ca07      	ldmia	r2, {r0, r1, r2}
 800fa44:	c303      	stmia	r3!, {r0, r1}
 800fa46:	701a      	strb	r2, [r3, #0]
 800fa48:	e00f      	b.n	800fa6a <uartPrintfNotice+0x5e>
    }
    else if(noti==warning)
 800fa4a:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 800fa4e:	f2a3 4312 	subw	r3, r3, #1042	; 0x412
 800fa52:	781b      	ldrb	r3, [r3, #0]
 800fa54:	2b01      	cmp	r3, #1
 800fa56:	d108      	bne.n	800fa6a <uartPrintfNotice+0x5e>
    {
      strcpy(buf, "[WARNING] ");
 800fa58:	f107 0310 	add.w	r3, r7, #16
 800fa5c:	4a22      	ldr	r2, [pc, #136]	; (800fae8 <uartPrintfNotice+0xdc>)
 800fa5e:	ca07      	ldmia	r2, {r0, r1, r2}
 800fa60:	c303      	stmia	r3!, {r0, r1}
 800fa62:	801a      	strh	r2, [r3, #0]
 800fa64:	3302      	adds	r3, #2
 800fa66:	0c12      	lsrs	r2, r2, #16
 800fa68:	701a      	strb	r2, [r3, #0]
    }

    len = strlen(buf);
 800fa6a:	f107 0310 	add.w	r3, r7, #16
 800fa6e:	4618      	mov	r0, r3
 800fa70:	f7f0 fbb4 	bl	80001dc <strlen>
 800fa74:	4603      	mov	r3, r0
 800fa76:	f8c7 3414 	str.w	r3, [r7, #1044]	; 0x414

    va_start(arg, format);
 800fa7a:	f207 4224 	addw	r2, r7, #1060	; 0x424
 800fa7e:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 800fa82:	f2a3 430c 	subw	r3, r3, #1036	; 0x40c
 800fa86:	601a      	str	r2, [r3, #0]
    len += vsprintf(buf+len, format, arg);
 800fa88:	f8d7 3414 	ldr.w	r3, [r7, #1044]	; 0x414
 800fa8c:	f107 0210 	add.w	r2, r7, #16
 800fa90:	18d0      	adds	r0, r2, r3
 800fa92:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 800fa96:	f2a3 430c 	subw	r3, r3, #1036	; 0x40c
 800fa9a:	681a      	ldr	r2, [r3, #0]
 800fa9c:	f8d7 1420 	ldr.w	r1, [r7, #1056]	; 0x420
 800faa0:	f003 fba0 	bl	80131e4 <vsiprintf>
 800faa4:	4602      	mov	r2, r0
 800faa6:	f8d7 3414 	ldr.w	r3, [r7, #1044]	; 0x414
 800faaa:	4413      	add	r3, r2
 800faac:	f8c7 3414 	str.w	r3, [r7, #1044]	; 0x414

    ret = uartWrite(ch, (uint8_t *)buf, len);
 800fab0:	f8d7 3414 	ldr.w	r3, [r7, #1044]	; 0x414
 800fab4:	b29a      	uxth	r2, r3
 800fab6:	f107 0110 	add.w	r1, r7, #16
 800faba:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 800fabe:	f2a3 4311 	subw	r3, r3, #1041	; 0x411
 800fac2:	781b      	ldrb	r3, [r3, #0]
 800fac4:	4618      	mov	r0, r3
 800fac6:	f7ff ff3b 	bl	800f940 <uartWrite>
 800faca:	f8c7 0410 	str.w	r0, [r7, #1040]	; 0x410

    va_end(arg);

    return ret;
 800face:	f8d7 3410 	ldr.w	r3, [r7, #1040]	; 0x410
}
 800fad2:	4618      	mov	r0, r3
 800fad4:	f507 6783 	add.w	r7, r7, #1048	; 0x418
 800fad8:	46bd      	mov	sp, r7
 800fada:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800fade:	b002      	add	sp, #8
 800fae0:	4770      	bx	lr
 800fae2:	bf00      	nop
 800fae4:	08016028 	.word	0x08016028
 800fae8:	08016034 	.word	0x08016034

0800faec <HAL_UART_RxCpltCallback>:

}


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800faec:	b480      	push	{r7}
 800faee:	b083      	sub	sp, #12
 800faf0:	af00      	add	r7, sp, #0
 800faf2:	6078      	str	r0, [r7, #4]
    qbufferPush(&eQbuffer[_DEF_UART2], &eRxData[_DEF_UART2], 1);

    HAL_UART_Receive_IT(&huart3, (uint8_t *)&eRxData[_DEF_UART2], 1);
  }
#endif
}
 800faf4:	bf00      	nop
 800faf6:	370c      	adds	r7, #12
 800faf8:	46bd      	mov	sp, r7
 800fafa:	bc80      	pop	{r7}
 800fafc:	4770      	bx	lr

0800fafe <HAL_UART_ErrorCallback>:


void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800fafe:	b480      	push	{r7}
 800fb00:	b083      	sub	sp, #12
 800fb02:	af00      	add	r7, sp, #0
 800fb04:	6078      	str	r0, [r7, #4]
  if(huart->Instance == USART3)
  {

  }
}
 800fb06:	bf00      	nop
 800fb08:	370c      	adds	r7, #12
 800fb0a:	46bd      	mov	sp, r7
 800fb0c:	bc80      	pop	{r7}
 800fb0e:	4770      	bx	lr

0800fb10 <Task_USB>:

extern USBD_HandleTypeDef hUsbDeviceFS;


void Task_USB(uint32_t taskPeriod)
{
 800fb10:	b580      	push	{r7, lr}
 800fb12:	b082      	sub	sp, #8
 800fb14:	af00      	add	r7, sp, #0
 800fb16:	6078      	str	r0, [r7, #4]
  if(timTask_Run(&eTmr_Task_USB, taskPeriod) == true)
 800fb18:	6879      	ldr	r1, [r7, #4]
 800fb1a:	4806      	ldr	r0, [pc, #24]	; (800fb34 <Task_USB+0x24>)
 800fb1c:	f7ff fcb2 	bl	800f484 <timTask_Run>
 800fb20:	4603      	mov	r3, r0
 800fb22:	2b00      	cmp	r3, #0
 800fb24:	d002      	beq.n	800fb2c <Task_USB+0x1c>
  {
    //********************* USB Task Code Begin *********************//
    usbCDCSOF(&hUsbDeviceFS);
 800fb26:	4804      	ldr	r0, [pc, #16]	; (800fb38 <Task_USB+0x28>)
 800fb28:	f000 f83c 	bl	800fba4 <usbCDCSOF>
    //********************* USB Task Code End *********************//
  } //if(timTask_Run(&eTmr_Task_USB, taskPeriod) == true)
} //void Task_USB(uint32_t taskPeriod)
 800fb2c:	bf00      	nop
 800fb2e:	3708      	adds	r7, #8
 800fb30:	46bd      	mov	sp, r7
 800fb32:	bd80      	pop	{r7, pc}
 800fb34:	20004254 	.word	0x20004254
 800fb38:	200007b4 	.word	0x200007b4

0800fb3c <usbInit>:

#ifdef _USE_HW_USB


bool usbInit(void)
{
 800fb3c:	b480      	push	{r7}
 800fb3e:	b083      	sub	sp, #12
 800fb40:	af00      	add	r7, sp, #0
  bool ret = true;
 800fb42:	2301      	movs	r3, #1
 800fb44:	71fb      	strb	r3, [r7, #7]

  return ret;
 800fb46:	79fb      	ldrb	r3, [r7, #7]
}
 800fb48:	4618      	mov	r0, r3
 800fb4a:	370c      	adds	r7, #12
 800fb4c:	46bd      	mov	sp, r7
 800fb4e:	bc80      	pop	{r7}
 800fb50:	4770      	bx	lr

0800fb52 <usbCDCWrite>:


uint32_t usbCDCWrite(uint8_t *p_data, uint16_t length) // skkim 220904
{
 800fb52:	b580      	push	{r7, lr}
 800fb54:	b084      	sub	sp, #16
 800fb56:	af00      	add	r7, sp, #0
 800fb58:	6078      	str	r0, [r7, #4]
 800fb5a:	460b      	mov	r3, r1
 800fb5c:	807b      	strh	r3, [r7, #2]
  uint32_t pre_time;
  uint8_t ret;

  pre_time = millis();
 800fb5e:	f7fe ffe9 	bl	800eb34 <millis>
 800fb62:	60f8      	str	r0, [r7, #12]

  while(1)
  {
    ret = CDC_Transmit_FS(p_data, length);
 800fb64:	887b      	ldrh	r3, [r7, #2]
 800fb66:	4619      	mov	r1, r3
 800fb68:	6878      	ldr	r0, [r7, #4]
 800fb6a:	f7fb f9e9 	bl	800af40 <CDC_Transmit_FS>
 800fb6e:	4603      	mov	r3, r0
 800fb70:	72fb      	strb	r3, [r7, #11]

    if(ret == USBD_OK)
 800fb72:	7afb      	ldrb	r3, [r7, #11]
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	d101      	bne.n	800fb7c <usbCDCWrite+0x2a>
    {
      return length;
 800fb78:	887b      	ldrh	r3, [r7, #2]
 800fb7a:	e00e      	b.n	800fb9a <usbCDCWrite+0x48>
    }
    else if(ret == USBD_FAIL)
 800fb7c:	7afb      	ldrb	r3, [r7, #11]
 800fb7e:	2b02      	cmp	r3, #2
 800fb80:	d101      	bne.n	800fb86 <usbCDCWrite+0x34>
    {
      return 0;
 800fb82:	2300      	movs	r3, #0
 800fb84:	e009      	b.n	800fb9a <usbCDCWrite+0x48>
    }

    // timeout
    if(millis()-pre_time >= 100)
 800fb86:	f7fe ffd5 	bl	800eb34 <millis>
 800fb8a:	4602      	mov	r2, r0
 800fb8c:	68fb      	ldr	r3, [r7, #12]
 800fb8e:	1ad3      	subs	r3, r2, r3
 800fb90:	2b63      	cmp	r3, #99	; 0x63
 800fb92:	d800      	bhi.n	800fb96 <usbCDCWrite+0x44>
    ret = CDC_Transmit_FS(p_data, length);
 800fb94:	e7e6      	b.n	800fb64 <usbCDCWrite+0x12>
    {
      break;
 800fb96:	bf00      	nop
    }
  }

  return 0;
 800fb98:	2300      	movs	r3, #0
}
 800fb9a:	4618      	mov	r0, r3
 800fb9c:	3710      	adds	r7, #16
 800fb9e:	46bd      	mov	sp, r7
 800fba0:	bd80      	pop	{r7, pc}
	...

0800fba4 <usbCDCSOF>:


bool eFlagCDCBufFull = false;
uint8_t usbCDCSOF(struct _USBD_HandleTypeDef *pdev) // skkim 220906
{
 800fba4:	b580      	push	{r7, lr}
 800fba6:	b084      	sub	sp, #16
 800fba8:	af00      	add	r7, sp, #0
 800fbaa:	6078      	str	r0, [r7, #4]
  uint32_t buf_len;

  if(eFlagCDCBufFull == true)
 800fbac:	4b0c      	ldr	r3, [pc, #48]	; (800fbe0 <usbCDCSOF+0x3c>)
 800fbae:	781b      	ldrb	r3, [r3, #0]
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	d010      	beq.n	800fbd6 <usbCDCSOF+0x32>
  {
    //    
    buf_len = (UART_BUF_SIZE - uartAvailable(_DEF_UART1)) - 1;
 800fbb4:	2000      	movs	r0, #0
 800fbb6:	f7ff fe61 	bl	800f87c <uartAvailable>
 800fbba:	4603      	mov	r3, r0
 800fbbc:	f5c3 73ff 	rsb	r3, r3, #510	; 0x1fe
 800fbc0:	3301      	adds	r3, #1
 800fbc2:	60fb      	str	r3, [r7, #12]

    if(buf_len >= USB_FS_MAX_PACKET_SIZE)
 800fbc4:	68fb      	ldr	r3, [r7, #12]
 800fbc6:	2b3f      	cmp	r3, #63	; 0x3f
 800fbc8:	d905      	bls.n	800fbd6 <usbCDCSOF+0x32>
    {
      //   
      USBD_CDC_ReceivePacket(pdev);
 800fbca:	6878      	ldr	r0, [r7, #4]
 800fbcc:	f7f9 ff89 	bl	8009ae2 <USBD_CDC_ReceivePacket>
      eFlagCDCBufFull = false;
 800fbd0:	4b03      	ldr	r3, [pc, #12]	; (800fbe0 <usbCDCSOF+0x3c>)
 800fbd2:	2200      	movs	r2, #0
 800fbd4:	701a      	strb	r2, [r3, #0]
    }
  }

  return 0;
 800fbd6:	2300      	movs	r3, #0
}
 800fbd8:	4618      	mov	r0, r3
 800fbda:	3710      	adds	r7, #16
 800fbdc:	46bd      	mov	sp, r7
 800fbde:	bd80      	pop	{r7, pc}
 800fbe0:	200046f8 	.word	0x200046f8

0800fbe4 <userInit>:

#include "user.h"


bool userInit(void)
{
 800fbe4:	b580      	push	{r7, lr}
 800fbe6:	b082      	sub	sp, #8
 800fbe8:	af00      	add	r7, sp, #0
  bool ret = true;
 800fbea:	2301      	movs	r3, #1
 800fbec:	71fb      	strb	r3, [r7, #7]

#ifdef _USE_HW_FLASH
  ret &= flashInit();
 800fbee:	f7fe f94b 	bl	800de88 <flashInit>
 800fbf2:	4603      	mov	r3, r0
 800fbf4:	461a      	mov	r2, r3
 800fbf6:	79fb      	ldrb	r3, [r7, #7]
 800fbf8:	4013      	ands	r3, r2
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	bf14      	ite	ne
 800fbfe:	2301      	movne	r3, #1
 800fc00:	2300      	moveq	r3, #0
 800fc02:	71fb      	strb	r3, [r7, #7]
#endif
#ifdef _USE_SW_EEPROM
  ret &= eepromInit();
 800fc04:	f7fd fcc4 	bl	800d590 <eepromInit>
 800fc08:	4603      	mov	r3, r0
 800fc0a:	461a      	mov	r2, r3
 800fc0c:	79fb      	ldrb	r3, [r7, #7]
 800fc0e:	4013      	ands	r3, r2
 800fc10:	2b00      	cmp	r3, #0
 800fc12:	bf14      	ite	ne
 800fc14:	2301      	movne	r3, #1
 800fc16:	2300      	moveq	r3, #0
 800fc18:	71fb      	strb	r3, [r7, #7]
#endif
#ifdef _USE_HW_USB
  ret &= usbInit();
 800fc1a:	f7ff ff8f 	bl	800fb3c <usbInit>
 800fc1e:	4603      	mov	r3, r0
 800fc20:	461a      	mov	r2, r3
 800fc22:	79fb      	ldrb	r3, [r7, #7]
 800fc24:	4013      	ands	r3, r2
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	bf14      	ite	ne
 800fc2a:	2301      	movne	r3, #1
 800fc2c:	2300      	moveq	r3, #0
 800fc2e:	71fb      	strb	r3, [r7, #7]
#endif
#ifdef _USE_HW_CLI
  ret &= cliInit();
 800fc30:	f7fc fa00 	bl	800c034 <cliInit>
 800fc34:	4603      	mov	r3, r0
 800fc36:	461a      	mov	r2, r3
 800fc38:	79fb      	ldrb	r3, [r7, #7]
 800fc3a:	4013      	ands	r3, r2
 800fc3c:	2b00      	cmp	r3, #0
 800fc3e:	bf14      	ite	ne
 800fc40:	2301      	movne	r3, #1
 800fc42:	2300      	moveq	r3, #0
 800fc44:	71fb      	strb	r3, [r7, #7]
#endif
#ifdef _USE_HW_TIM
  ret &= timInit();
 800fc46:	f7ff f987 	bl	800ef58 <timInit>
 800fc4a:	4603      	mov	r3, r0
 800fc4c:	461a      	mov	r2, r3
 800fc4e:	79fb      	ldrb	r3, [r7, #7]
 800fc50:	4013      	ands	r3, r2
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	bf14      	ite	ne
 800fc56:	2301      	movne	r3, #1
 800fc58:	2300      	moveq	r3, #0
 800fc5a:	71fb      	strb	r3, [r7, #7]
#endif
#ifdef _USE_HW_GPIO
  ret &= gpioInit();
 800fc5c:	f7fe fb5a 	bl	800e314 <gpioInit>
 800fc60:	4603      	mov	r3, r0
 800fc62:	461a      	mov	r2, r3
 800fc64:	79fb      	ldrb	r3, [r7, #7]
 800fc66:	4013      	ands	r3, r2
 800fc68:	2b00      	cmp	r3, #0
 800fc6a:	bf14      	ite	ne
 800fc6c:	2301      	movne	r3, #1
 800fc6e:	2300      	moveq	r3, #0
 800fc70:	71fb      	strb	r3, [r7, #7]
#endif
#ifdef _USE_HW_LED
  ret &= ledInit();
 800fc72:	f7fe fe53 	bl	800e91c <ledInit>
 800fc76:	4603      	mov	r3, r0
 800fc78:	461a      	mov	r2, r3
 800fc7a:	79fb      	ldrb	r3, [r7, #7]
 800fc7c:	4013      	ands	r3, r2
 800fc7e:	2b00      	cmp	r3, #0
 800fc80:	bf14      	ite	ne
 800fc82:	2301      	movne	r3, #1
 800fc84:	2300      	moveq	r3, #0
 800fc86:	71fb      	strb	r3, [r7, #7]
#endif
#ifdef _USE_HW_BUTTON
  ret &= buttonInit();
 800fc88:	f7fb ff82 	bl	800bb90 <buttonInit>
 800fc8c:	4603      	mov	r3, r0
 800fc8e:	461a      	mov	r2, r3
 800fc90:	79fb      	ldrb	r3, [r7, #7]
 800fc92:	4013      	ands	r3, r2
 800fc94:	2b00      	cmp	r3, #0
 800fc96:	bf14      	ite	ne
 800fc98:	2301      	movne	r3, #1
 800fc9a:	2300      	moveq	r3, #0
 800fc9c:	71fb      	strb	r3, [r7, #7]
#endif
#ifdef _USE_HW_UART
  ret &= uartInit();
 800fc9e:	f7ff fd3f 	bl	800f720 <uartInit>
 800fca2:	4603      	mov	r3, r0
 800fca4:	461a      	mov	r2, r3
 800fca6:	79fb      	ldrb	r3, [r7, #7]
 800fca8:	4013      	ands	r3, r2
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	bf14      	ite	ne
 800fcae:	2301      	movne	r3, #1
 800fcb0:	2300      	moveq	r3, #0
 800fcb2:	71fb      	strb	r3, [r7, #7]
#endif
#ifdef _USE_HW_CAN
  ret &= canInit();
#endif
#ifdef _USE_HW_ADC1
  ret &= adcInit();
 800fcb4:	f7fb fd84 	bl	800b7c0 <adcInit>
 800fcb8:	4603      	mov	r3, r0
 800fcba:	461a      	mov	r2, r3
 800fcbc:	79fb      	ldrb	r3, [r7, #7]
 800fcbe:	4013      	ands	r3, r2
 800fcc0:	2b00      	cmp	r3, #0
 800fcc2:	bf14      	ite	ne
 800fcc4:	2301      	movne	r3, #1
 800fcc6:	2300      	moveq	r3, #0
 800fcc8:	71fb      	strb	r3, [r7, #7]
#endif
#ifdef _USE_HW_LCD
  ret &= lcdInit();
 800fcca:	f000 fc63 	bl	8010594 <lcdInit>
 800fcce:	4603      	mov	r3, r0
 800fcd0:	461a      	mov	r2, r3
 800fcd2:	79fb      	ldrb	r3, [r7, #7]
 800fcd4:	4013      	ands	r3, r2
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	bf14      	ite	ne
 800fcda:	2301      	movne	r3, #1
 800fcdc:	2300      	moveq	r3, #0
 800fcde:	71fb      	strb	r3, [r7, #7]
#endif
#ifdef _USE_HW_COIL
  ret &= coilInit();
 800fce0:	f7fd f896 	bl	800ce10 <coilInit>
 800fce4:	4603      	mov	r3, r0
 800fce6:	461a      	mov	r2, r3
 800fce8:	79fb      	ldrb	r3, [r7, #7]
 800fcea:	4013      	ands	r3, r2
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	bf14      	ite	ne
 800fcf0:	2301      	movne	r3, #1
 800fcf2:	2300      	moveq	r3, #0
 800fcf4:	71fb      	strb	r3, [r7, #7]
#endif

  return ret;
 800fcf6:	79fb      	ldrb	r3, [r7, #7]
}
 800fcf8:	4618      	mov	r0, r3
 800fcfa:	3708      	adds	r7, #8
 800fcfc:	46bd      	mov	sp, r7
 800fcfe:	bd80      	pop	{r7, pc}

0800fd00 <qbufferCreate>:

}


bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 800fd00:	b480      	push	{r7}
 800fd02:	b087      	sub	sp, #28
 800fd04:	af00      	add	r7, sp, #0
 800fd06:	60f8      	str	r0, [r7, #12]
 800fd08:	60b9      	str	r1, [r7, #8]
 800fd0a:	607a      	str	r2, [r7, #4]
  bool ret = true;
 800fd0c:	2301      	movs	r3, #1
 800fd0e:	75fb      	strb	r3, [r7, #23]

  p_node->in    = 0;
 800fd10:	68fb      	ldr	r3, [r7, #12]
 800fd12:	2200      	movs	r2, #0
 800fd14:	601a      	str	r2, [r3, #0]
  p_node->out   = 0;
 800fd16:	68fb      	ldr	r3, [r7, #12]
 800fd18:	2200      	movs	r2, #0
 800fd1a:	605a      	str	r2, [r3, #4]
  p_node->len   = length;
 800fd1c:	68fb      	ldr	r3, [r7, #12]
 800fd1e:	687a      	ldr	r2, [r7, #4]
 800fd20:	609a      	str	r2, [r3, #8]
  p_node->p_buf = p_buf;
 800fd22:	68fb      	ldr	r3, [r7, #12]
 800fd24:	68ba      	ldr	r2, [r7, #8]
 800fd26:	60da      	str	r2, [r3, #12]

  return ret;
 800fd28:	7dfb      	ldrb	r3, [r7, #23]
}
 800fd2a:	4618      	mov	r0, r3
 800fd2c:	371c      	adds	r7, #28
 800fd2e:	46bd      	mov	sp, r7
 800fd30:	bc80      	pop	{r7}
 800fd32:	4770      	bx	lr

0800fd34 <qbufferPush>:


bool qbufferPush(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 800fd34:	b480      	push	{r7}
 800fd36:	b089      	sub	sp, #36	; 0x24
 800fd38:	af00      	add	r7, sp, #0
 800fd3a:	60f8      	str	r0, [r7, #12]
 800fd3c:	60b9      	str	r1, [r7, #8]
 800fd3e:	607a      	str	r2, [r7, #4]
  bool ret = true;
 800fd40:	2301      	movs	r3, #1
 800fd42:	77fb      	strb	r3, [r7, #31]
  uint32_t next_in;

  for(int i=0; i<length; i++)
 800fd44:	2300      	movs	r3, #0
 800fd46:	61bb      	str	r3, [r7, #24]
 800fd48:	e027      	b.n	800fd9a <qbufferPush+0x66>
  {
    next_in = (p_node->in + 1) % p_node->len;
 800fd4a:	68fb      	ldr	r3, [r7, #12]
 800fd4c:	681b      	ldr	r3, [r3, #0]
 800fd4e:	3301      	adds	r3, #1
 800fd50:	68fa      	ldr	r2, [r7, #12]
 800fd52:	6892      	ldr	r2, [r2, #8]
 800fd54:	fbb3 f1f2 	udiv	r1, r3, r2
 800fd58:	fb01 f202 	mul.w	r2, r1, r2
 800fd5c:	1a9b      	subs	r3, r3, r2
 800fd5e:	617b      	str	r3, [r7, #20]

    if(next_in != p_node->out)
 800fd60:	68fb      	ldr	r3, [r7, #12]
 800fd62:	685b      	ldr	r3, [r3, #4]
 800fd64:	697a      	ldr	r2, [r7, #20]
 800fd66:	429a      	cmp	r2, r3
 800fd68:	d011      	beq.n	800fd8e <qbufferPush+0x5a>
    {
      if(p_node->p_buf != NULL)
 800fd6a:	68fb      	ldr	r3, [r7, #12]
 800fd6c:	68db      	ldr	r3, [r3, #12]
 800fd6e:	2b00      	cmp	r3, #0
 800fd70:	d009      	beq.n	800fd86 <qbufferPush+0x52>
      {
        p_node->p_buf[p_node->in] = p_data[i];
 800fd72:	69bb      	ldr	r3, [r7, #24]
 800fd74:	68ba      	ldr	r2, [r7, #8]
 800fd76:	441a      	add	r2, r3
 800fd78:	68fb      	ldr	r3, [r7, #12]
 800fd7a:	68d9      	ldr	r1, [r3, #12]
 800fd7c:	68fb      	ldr	r3, [r7, #12]
 800fd7e:	681b      	ldr	r3, [r3, #0]
 800fd80:	440b      	add	r3, r1
 800fd82:	7812      	ldrb	r2, [r2, #0]
 800fd84:	701a      	strb	r2, [r3, #0]
      }
      p_node->in = next_in;
 800fd86:	68fb      	ldr	r3, [r7, #12]
 800fd88:	697a      	ldr	r2, [r7, #20]
 800fd8a:	601a      	str	r2, [r3, #0]
 800fd8c:	e002      	b.n	800fd94 <qbufferPush+0x60>
    }
    else
    {
      ret = false;
 800fd8e:	2300      	movs	r3, #0
 800fd90:	77fb      	strb	r3, [r7, #31]
      break;
 800fd92:	e006      	b.n	800fda2 <qbufferPush+0x6e>
  for(int i=0; i<length; i++)
 800fd94:	69bb      	ldr	r3, [r7, #24]
 800fd96:	3301      	adds	r3, #1
 800fd98:	61bb      	str	r3, [r7, #24]
 800fd9a:	69bb      	ldr	r3, [r7, #24]
 800fd9c:	687a      	ldr	r2, [r7, #4]
 800fd9e:	429a      	cmp	r2, r3
 800fda0:	d8d3      	bhi.n	800fd4a <qbufferPush+0x16>
    }
  }

  return ret;
 800fda2:	7ffb      	ldrb	r3, [r7, #31]
}
 800fda4:	4618      	mov	r0, r3
 800fda6:	3724      	adds	r7, #36	; 0x24
 800fda8:	46bd      	mov	sp, r7
 800fdaa:	bc80      	pop	{r7}
 800fdac:	4770      	bx	lr

0800fdae <qbufferPop>:


bool qbufferPop(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 800fdae:	b480      	push	{r7}
 800fdb0:	b087      	sub	sp, #28
 800fdb2:	af00      	add	r7, sp, #0
 800fdb4:	60f8      	str	r0, [r7, #12]
 800fdb6:	60b9      	str	r1, [r7, #8]
 800fdb8:	607a      	str	r2, [r7, #4]
  bool ret = true;
 800fdba:	2301      	movs	r3, #1
 800fdbc:	75fb      	strb	r3, [r7, #23]

  for(int i=0; i<length; i++)
 800fdbe:	2300      	movs	r3, #0
 800fdc0:	613b      	str	r3, [r7, #16]
 800fdc2:	e026      	b.n	800fe12 <qbufferPop+0x64>
  {
    if(p_node->p_buf != NULL)
 800fdc4:	68fb      	ldr	r3, [r7, #12]
 800fdc6:	68db      	ldr	r3, [r3, #12]
 800fdc8:	2b00      	cmp	r3, #0
 800fdca:	d009      	beq.n	800fde0 <qbufferPop+0x32>
    {
      p_data[i] = p_node->p_buf[p_node->out];
 800fdcc:	68fb      	ldr	r3, [r7, #12]
 800fdce:	68da      	ldr	r2, [r3, #12]
 800fdd0:	68fb      	ldr	r3, [r7, #12]
 800fdd2:	685b      	ldr	r3, [r3, #4]
 800fdd4:	441a      	add	r2, r3
 800fdd6:	693b      	ldr	r3, [r7, #16]
 800fdd8:	68b9      	ldr	r1, [r7, #8]
 800fdda:	440b      	add	r3, r1
 800fddc:	7812      	ldrb	r2, [r2, #0]
 800fdde:	701a      	strb	r2, [r3, #0]
    }

    if(p_node->out != p_node->in)
 800fde0:	68fb      	ldr	r3, [r7, #12]
 800fde2:	685a      	ldr	r2, [r3, #4]
 800fde4:	68fb      	ldr	r3, [r7, #12]
 800fde6:	681b      	ldr	r3, [r3, #0]
 800fde8:	429a      	cmp	r2, r3
 800fdea:	d00c      	beq.n	800fe06 <qbufferPop+0x58>
    {
      p_node->out = (p_node->out + 1) % p_node->len;
 800fdec:	68fb      	ldr	r3, [r7, #12]
 800fdee:	685b      	ldr	r3, [r3, #4]
 800fdf0:	3301      	adds	r3, #1
 800fdf2:	68fa      	ldr	r2, [r7, #12]
 800fdf4:	6892      	ldr	r2, [r2, #8]
 800fdf6:	fbb3 f1f2 	udiv	r1, r3, r2
 800fdfa:	fb01 f202 	mul.w	r2, r1, r2
 800fdfe:	1a9a      	subs	r2, r3, r2
 800fe00:	68fb      	ldr	r3, [r7, #12]
 800fe02:	605a      	str	r2, [r3, #4]
 800fe04:	e002      	b.n	800fe0c <qbufferPop+0x5e>
    }
    else
    {
      ret = false;
 800fe06:	2300      	movs	r3, #0
 800fe08:	75fb      	strb	r3, [r7, #23]
      break;
 800fe0a:	e006      	b.n	800fe1a <qbufferPop+0x6c>
  for(int i=0; i<length; i++)
 800fe0c:	693b      	ldr	r3, [r7, #16]
 800fe0e:	3301      	adds	r3, #1
 800fe10:	613b      	str	r3, [r7, #16]
 800fe12:	693b      	ldr	r3, [r7, #16]
 800fe14:	687a      	ldr	r2, [r7, #4]
 800fe16:	429a      	cmp	r2, r3
 800fe18:	d8d4      	bhi.n	800fdc4 <qbufferPop+0x16>
    }
  }

  return ret;
 800fe1a:	7dfb      	ldrb	r3, [r7, #23]
}
 800fe1c:	4618      	mov	r0, r3
 800fe1e:	371c      	adds	r7, #28
 800fe20:	46bd      	mov	sp, r7
 800fe22:	bc80      	pop	{r7}
 800fe24:	4770      	bx	lr

0800fe26 <qbufferAvailable>:


uint32_t qbufferAvailable(qbuffer_t *p_node)
{
 800fe26:	b480      	push	{r7}
 800fe28:	b085      	sub	sp, #20
 800fe2a:	af00      	add	r7, sp, #0
 800fe2c:	6078      	str	r0, [r7, #4]
  uint32_t ret;

  ret = ((p_node->len + p_node->in) - p_node->out) % p_node->len;
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	689a      	ldr	r2, [r3, #8]
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	441a      	add	r2, r3
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	685b      	ldr	r3, [r3, #4]
 800fe3c:	1ad3      	subs	r3, r2, r3
 800fe3e:	687a      	ldr	r2, [r7, #4]
 800fe40:	6892      	ldr	r2, [r2, #8]
 800fe42:	fbb3 f1f2 	udiv	r1, r3, r2
 800fe46:	fb01 f202 	mul.w	r2, r1, r2
 800fe4a:	1a9b      	subs	r3, r3, r2
 800fe4c:	60fb      	str	r3, [r7, #12]

  return ret;
 800fe4e:	68fb      	ldr	r3, [r7, #12]
}
 800fe50:	4618      	mov	r0, r3
 800fe52:	3714      	adds	r7, #20
 800fe54:	46bd      	mov	sp, r7
 800fe56:	bc80      	pop	{r7}
 800fe58:	4770      	bx	lr

0800fe5a <qbufferFlush>:


void qbufferFlush(qbuffer_t *p_node)
{
 800fe5a:	b480      	push	{r7}
 800fe5c:	b083      	sub	sp, #12
 800fe5e:	af00      	add	r7, sp, #0
 800fe60:	6078      	str	r0, [r7, #4]
  p_node->in  = 0;
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	2200      	movs	r2, #0
 800fe66:	601a      	str	r2, [r3, #0]
  p_node->out = 0;
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	2200      	movs	r2, #0
 800fe6c:	605a      	str	r2, [r3, #4]
}
 800fe6e:	bf00      	nop
 800fe70:	370c      	adds	r7, #12
 800fe72:	46bd      	mov	sp, r7
 800fe74:	bc80      	pop	{r7}
 800fe76:	4770      	bx	lr

0800fe78 <hanFontLoad>:




uint16_t hanFontLoad(char *HanCode, han_font_t *FontPtr )
{
 800fe78:	b580      	push	{r7, lr}
 800fe7a:	b084      	sub	sp, #16
 800fe7c:	af00      	add	r7, sp, #0
 800fe7e:	6078      	str	r0, [r7, #4]
 800fe80:	6039      	str	r1, [r7, #0]
  //  
  memset(FontPtr->FontBuffer, 0x00, 32);
 800fe82:	683b      	ldr	r3, [r7, #0]
 800fe84:	3306      	adds	r3, #6
 800fe86:	2220      	movs	r2, #32
 800fe88:	2100      	movs	r1, #0
 800fe8a:	4618      	mov	r0, r3
 800fe8c:	f002 f918 	bl	80120c0 <memset>


  FontPtr->Code_Type = PHAN_NULL_CODE;
 800fe90:	683b      	ldr	r3, [r7, #0]
 800fe92:	2200      	movs	r2, #0
 800fe94:	809a      	strh	r2, [r3, #4]
  //  
  //
  if( !HanCode[0] || HanCode[0] == 0x0A )   //  
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	781b      	ldrb	r3, [r3, #0]
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	d003      	beq.n	800fea6 <hanFontLoad+0x2e>
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	781b      	ldrb	r3, [r3, #0]
 800fea2:	2b0a      	cmp	r3, #10
 800fea4:	d107      	bne.n	800feb6 <hanFontLoad+0x3e>
  {
    FontPtr->Code_Type = PHAN_END_CODE;
 800fea6:	683b      	ldr	r3, [r7, #0]
 800fea8:	2204      	movs	r2, #4
 800feaa:	809a      	strh	r2, [r3, #4]
    FontPtr->Size_Char = 1;
 800feac:	683b      	ldr	r3, [r7, #0]
 800feae:	2201      	movs	r2, #1
 800feb0:	805a      	strh	r2, [r3, #2]
    return PHAN_END_CODE;
 800feb2:	2304      	movs	r3, #4
 800feb4:	e03b      	b.n	800ff2e <hanFontLoad+0xb6>
  }
  else if( HanCode[0] & 0x80 )              //  
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	781b      	ldrb	r3, [r3, #0]
 800feba:	b25b      	sxtb	r3, r3
 800febc:	2b00      	cmp	r3, #0
 800febe:	da2b      	bge.n	800ff18 <hanFontLoad+0xa0>
  {
    uint32_t utf8_code;

    utf8_code = ((uint8_t)HanCode[0]<<16) | ((uint8_t)HanCode[1]<<8) | ((uint8_t)HanCode[2]<<0);
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	781b      	ldrb	r3, [r3, #0]
 800fec4:	041a      	lsls	r2, r3, #16
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	3301      	adds	r3, #1
 800feca:	781b      	ldrb	r3, [r3, #0]
 800fecc:	021b      	lsls	r3, r3, #8
 800fece:	4313      	orrs	r3, r2
 800fed0:	687a      	ldr	r2, [r7, #4]
 800fed2:	3202      	adds	r2, #2
 800fed4:	7812      	ldrb	r2, [r2, #0]
 800fed6:	4313      	orrs	r3, r2
 800fed8:	60fb      	str	r3, [r7, #12]

    if (utf8_code >= 0xEAB080 && utf8_code <= 0xED9FB0)
 800feda:	68fb      	ldr	r3, [r7, #12]
 800fedc:	4a16      	ldr	r2, [pc, #88]	; (800ff38 <hanFontLoad+0xc0>)
 800fede:	4293      	cmp	r3, r2
 800fee0:	d30e      	bcc.n	800ff00 <hanFontLoad+0x88>
 800fee2:	68fb      	ldr	r3, [r7, #12]
 800fee4:	4a15      	ldr	r2, [pc, #84]	; (800ff3c <hanFontLoad+0xc4>)
 800fee6:	4293      	cmp	r3, r2
 800fee8:	d80a      	bhi.n	800ff00 <hanFontLoad+0x88>
    {
      FontPtr->Code_Type = PHAN_HANGUL_CODE;
 800feea:	683b      	ldr	r3, [r7, #0]
 800feec:	2201      	movs	r2, #1
 800feee:	809a      	strh	r2, [r3, #4]
      FontPtr->Size_Char = 3;
 800fef0:	683b      	ldr	r3, [r7, #0]
 800fef2:	2203      	movs	r2, #3
 800fef4:	805a      	strh	r2, [r3, #2]
      hanUniFontLoad(HanCode, FontPtr);
 800fef6:	6839      	ldr	r1, [r7, #0]
 800fef8:	6878      	ldr	r0, [r7, #4]
 800fefa:	f000 f91f 	bl	801013c <hanUniFontLoad>
 800fefe:	e009      	b.n	800ff14 <hanFontLoad+0x9c>
    }
    else
    {
      FontPtr->Code_Type = PHAN_HANGUL_CODE;
 800ff00:	683b      	ldr	r3, [r7, #0]
 800ff02:	2201      	movs	r2, #1
 800ff04:	809a      	strh	r2, [r3, #4]
      FontPtr->Size_Char = 2;
 800ff06:	683b      	ldr	r3, [r7, #0]
 800ff08:	2202      	movs	r2, #2
 800ff0a:	805a      	strh	r2, [r3, #2]
      hanWanFontLoad(HanCode, FontPtr );
 800ff0c:	6839      	ldr	r1, [r7, #0]
 800ff0e:	6878      	ldr	r0, [r7, #4]
 800ff10:	f000 f816 	bl	800ff40 <hanWanFontLoad>
    }
    return PHAN_HANGUL_CODE;
 800ff14:	2301      	movs	r3, #1
 800ff16:	e00a      	b.n	800ff2e <hanFontLoad+0xb6>
  }
  else                                      //  
  {
    FontPtr->Code_Type = PHAN_ENG_CODE;
 800ff18:	683b      	ldr	r3, [r7, #0]
 800ff1a:	2202      	movs	r2, #2
 800ff1c:	809a      	strh	r2, [r3, #4]
    FontPtr->Size_Char = 1;
 800ff1e:	683b      	ldr	r3, [r7, #0]
 800ff20:	2201      	movs	r2, #1
 800ff22:	805a      	strh	r2, [r3, #2]
    hanEngFontLoad(HanCode, FontPtr);
 800ff24:	6839      	ldr	r1, [r7, #0]
 800ff26:	6878      	ldr	r0, [r7, #4]
 800ff28:	f000 fa30 	bl	801038c <hanEngFontLoad>
    return PHAN_ENG_CODE;
 800ff2c:	2302      	movs	r3, #2
  }


  return FontPtr->Code_Type;

}
 800ff2e:	4618      	mov	r0, r3
 800ff30:	3710      	adds	r7, #16
 800ff32:	46bd      	mov	sp, r7
 800ff34:	bd80      	pop	{r7, pc}
 800ff36:	bf00      	nop
 800ff38:	00eab080 	.word	0x00eab080
 800ff3c:	00ed9fb0 	.word	0x00ed9fb0

0800ff40 <hanWanFontLoad>:

void hanWanFontLoad(char *HanCode, han_font_t *FontPtr )   /*     */
{
 800ff40:	b580      	push	{r7, lr}
 800ff42:	b084      	sub	sp, #16
 800ff44:	af00      	add	r7, sp, #0
 800ff46:	6078      	str	r0, [r7, #4]
 800ff48:	6039      	str	r1, [r7, #0]
  uint16_t i;
  uint16_t wHanCode;
  //static declaration    .
  static uint16_t uChosung, uJoongsung, uJongsung, uChoType, uJooType,uJonType;

  wHanCode = (uint16_t)HanCode[0]<<8  | ((uint16_t)HanCode[1] & 0x00FF);
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	781b      	ldrb	r3, [r3, #0]
 800ff4e:	021b      	lsls	r3, r3, #8
 800ff50:	b21a      	sxth	r2, r3
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	3301      	adds	r3, #1
 800ff56:	781b      	ldrb	r3, [r3, #0]
 800ff58:	b21b      	sxth	r3, r3
 800ff5a:	4313      	orrs	r3, r2
 800ff5c:	b21b      	sxth	r3, r3
 800ff5e:	81bb      	strh	r3, [r7, #12]


  wHanCode = hanCnvCodeWan2Johab(wHanCode);
 800ff60:	89bb      	ldrh	r3, [r7, #12]
 800ff62:	4618      	mov	r0, r3
 800ff64:	f000 fa3c 	bl	80103e0 <hanCnvCodeWan2Johab>
 800ff68:	4603      	mov	r3, r0
 800ff6a:	81bb      	strh	r3, [r7, #12]

  //seperate phoneme code
  uChosung   = (wHanCode>>10)&0x001F;//Chosung code
 800ff6c:	89bb      	ldrh	r3, [r7, #12]
 800ff6e:	0a9b      	lsrs	r3, r3, #10
 800ff70:	b29b      	uxth	r3, r3
 800ff72:	f003 031f 	and.w	r3, r3, #31
 800ff76:	b29a      	uxth	r2, r3
 800ff78:	4b63      	ldr	r3, [pc, #396]	; (8010108 <hanWanFontLoad+0x1c8>)
 800ff7a:	801a      	strh	r2, [r3, #0]
  uJoongsung = (wHanCode>>5) &0x001F;//Joongsung code
 800ff7c:	89bb      	ldrh	r3, [r7, #12]
 800ff7e:	095b      	lsrs	r3, r3, #5
 800ff80:	b29b      	uxth	r3, r3
 800ff82:	f003 031f 	and.w	r3, r3, #31
 800ff86:	b29a      	uxth	r2, r3
 800ff88:	4b60      	ldr	r3, [pc, #384]	; (801010c <hanWanFontLoad+0x1cc>)
 800ff8a:	801a      	strh	r2, [r3, #0]
  uJongsung  = wHanCode & 0x001F;    //Jongsung code
 800ff8c:	89bb      	ldrh	r3, [r7, #12]
 800ff8e:	f003 031f 	and.w	r3, r3, #31
 800ff92:	b29a      	uxth	r2, r3
 800ff94:	4b5e      	ldr	r3, [pc, #376]	; (8010110 <hanWanFontLoad+0x1d0>)
 800ff96:	801a      	strh	r2, [r3, #0]

  //make font index
  uChosung   = ChoIdxTbl[uChosung];    //Chosung index
 800ff98:	4b5b      	ldr	r3, [pc, #364]	; (8010108 <hanWanFontLoad+0x1c8>)
 800ff9a:	881b      	ldrh	r3, [r3, #0]
 800ff9c:	461a      	mov	r2, r3
 800ff9e:	4b5d      	ldr	r3, [pc, #372]	; (8010114 <hanWanFontLoad+0x1d4>)
 800ffa0:	5c9b      	ldrb	r3, [r3, r2]
 800ffa2:	b29a      	uxth	r2, r3
 800ffa4:	4b58      	ldr	r3, [pc, #352]	; (8010108 <hanWanFontLoad+0x1c8>)
 800ffa6:	801a      	strh	r2, [r3, #0]
  uJoongsung = JooIdxTbl[uJoongsung];  //Joongsung index
 800ffa8:	4b58      	ldr	r3, [pc, #352]	; (801010c <hanWanFontLoad+0x1cc>)
 800ffaa:	881b      	ldrh	r3, [r3, #0]
 800ffac:	461a      	mov	r2, r3
 800ffae:	4b5a      	ldr	r3, [pc, #360]	; (8010118 <hanWanFontLoad+0x1d8>)
 800ffb0:	5c9b      	ldrb	r3, [r3, r2]
 800ffb2:	b29a      	uxth	r2, r3
 800ffb4:	4b55      	ldr	r3, [pc, #340]	; (801010c <hanWanFontLoad+0x1cc>)
 800ffb6:	801a      	strh	r2, [r3, #0]
  uJongsung  = JonIdxTbl[uJongsung];   //Jongsung index
 800ffb8:	4b55      	ldr	r3, [pc, #340]	; (8010110 <hanWanFontLoad+0x1d0>)
 800ffba:	881b      	ldrh	r3, [r3, #0]
 800ffbc:	461a      	mov	r2, r3
 800ffbe:	4b57      	ldr	r3, [pc, #348]	; (801011c <hanWanFontLoad+0x1dc>)
 800ffc0:	5c9b      	ldrb	r3, [r3, r2]
 800ffc2:	b29a      	uxth	r2, r3
 800ffc4:	4b52      	ldr	r3, [pc, #328]	; (8010110 <hanWanFontLoad+0x1d0>)
 800ffc6:	801a      	strh	r2, [r3, #0]

  //decide a character type (   )
  uChoType = uJongsung ? ChoTypeCaseJongYes[uJoongsung]:ChoTypeCaseJongNo [uJoongsung];
 800ffc8:	4b51      	ldr	r3, [pc, #324]	; (8010110 <hanWanFontLoad+0x1d0>)
 800ffca:	881b      	ldrh	r3, [r3, #0]
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d006      	beq.n	800ffde <hanWanFontLoad+0x9e>
 800ffd0:	4b4e      	ldr	r3, [pc, #312]	; (801010c <hanWanFontLoad+0x1cc>)
 800ffd2:	881b      	ldrh	r3, [r3, #0]
 800ffd4:	461a      	mov	r2, r3
 800ffd6:	4b52      	ldr	r3, [pc, #328]	; (8010120 <hanWanFontLoad+0x1e0>)
 800ffd8:	5c9b      	ldrb	r3, [r3, r2]
 800ffda:	b29b      	uxth	r3, r3
 800ffdc:	e005      	b.n	800ffea <hanWanFontLoad+0xaa>
 800ffde:	4b4b      	ldr	r3, [pc, #300]	; (801010c <hanWanFontLoad+0x1cc>)
 800ffe0:	881b      	ldrh	r3, [r3, #0]
 800ffe2:	461a      	mov	r2, r3
 800ffe4:	4b4f      	ldr	r3, [pc, #316]	; (8010124 <hanWanFontLoad+0x1e4>)
 800ffe6:	5c9b      	ldrb	r3, [r3, r2]
 800ffe8:	b29b      	uxth	r3, r3
 800ffea:	4a4f      	ldr	r2, [pc, #316]	; (8010128 <hanWanFontLoad+0x1e8>)
 800ffec:	8013      	strh	r3, [r2, #0]
    //''(1)  ''(16) 
  uJooType = ((uChosung == 0 || uChosung == 1 ||uChosung == 16 ) ? 0: 1) + (uJongsung ? 2: 0);
 800ffee:	4b46      	ldr	r3, [pc, #280]	; (8010108 <hanWanFontLoad+0x1c8>)
 800fff0:	881b      	ldrh	r3, [r3, #0]
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d009      	beq.n	801000a <hanWanFontLoad+0xca>
 800fff6:	4b44      	ldr	r3, [pc, #272]	; (8010108 <hanWanFontLoad+0x1c8>)
 800fff8:	881b      	ldrh	r3, [r3, #0]
 800fffa:	2b01      	cmp	r3, #1
 800fffc:	d005      	beq.n	801000a <hanWanFontLoad+0xca>
 800fffe:	4b42      	ldr	r3, [pc, #264]	; (8010108 <hanWanFontLoad+0x1c8>)
 8010000:	881b      	ldrh	r3, [r3, #0]
 8010002:	2b10      	cmp	r3, #16
 8010004:	d001      	beq.n	801000a <hanWanFontLoad+0xca>
 8010006:	2301      	movs	r3, #1
 8010008:	e000      	b.n	801000c <hanWanFontLoad+0xcc>
 801000a:	2300      	movs	r3, #0
 801000c:	b29b      	uxth	r3, r3
 801000e:	4a40      	ldr	r2, [pc, #256]	; (8010110 <hanWanFontLoad+0x1d0>)
 8010010:	8812      	ldrh	r2, [r2, #0]
 8010012:	2a00      	cmp	r2, #0
 8010014:	d001      	beq.n	801001a <hanWanFontLoad+0xda>
 8010016:	2202      	movs	r2, #2
 8010018:	e000      	b.n	801001c <hanWanFontLoad+0xdc>
 801001a:	2200      	movs	r2, #0
 801001c:	4413      	add	r3, r2
 801001e:	b29a      	uxth	r2, r3
 8010020:	4b42      	ldr	r3, [pc, #264]	; (801012c <hanWanFontLoad+0x1ec>)
 8010022:	801a      	strh	r2, [r3, #0]
  uJonType = JonType[uJoongsung];
 8010024:	4b39      	ldr	r3, [pc, #228]	; (801010c <hanWanFontLoad+0x1cc>)
 8010026:	881b      	ldrh	r3, [r3, #0]
 8010028:	461a      	mov	r2, r3
 801002a:	4b41      	ldr	r3, [pc, #260]	; (8010130 <hanWanFontLoad+0x1f0>)
 801002c:	5c9b      	ldrb	r3, [r3, r2]
 801002e:	b29a      	uxth	r2, r3
 8010030:	4b40      	ldr	r3, [pc, #256]	; (8010134 <hanWanFontLoad+0x1f4>)
 8010032:	801a      	strh	r2, [r3, #0]

  for(i = 0; i<32; i++)
 8010034:	2300      	movs	r3, #0
 8010036:	81fb      	strh	r3, [r7, #14]
 8010038:	e035      	b.n	80100a6 <hanWanFontLoad+0x166>
  {
    FontPtr->FontBuffer[i]  = K_font[uChoType*20+uChosung][i];
 801003a:	4b3b      	ldr	r3, [pc, #236]	; (8010128 <hanWanFontLoad+0x1e8>)
 801003c:	881b      	ldrh	r3, [r3, #0]
 801003e:	461a      	mov	r2, r3
 8010040:	4613      	mov	r3, r2
 8010042:	009b      	lsls	r3, r3, #2
 8010044:	4413      	add	r3, r2
 8010046:	009b      	lsls	r3, r3, #2
 8010048:	461a      	mov	r2, r3
 801004a:	4b2f      	ldr	r3, [pc, #188]	; (8010108 <hanWanFontLoad+0x1c8>)
 801004c:	881b      	ldrh	r3, [r3, #0]
 801004e:	441a      	add	r2, r3
 8010050:	89fb      	ldrh	r3, [r7, #14]
 8010052:	4939      	ldr	r1, [pc, #228]	; (8010138 <hanWanFontLoad+0x1f8>)
 8010054:	0152      	lsls	r2, r2, #5
 8010056:	4413      	add	r3, r2
 8010058:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 801005c:	89fb      	ldrh	r3, [r7, #14]
 801005e:	b2d1      	uxtb	r1, r2
 8010060:	683a      	ldr	r2, [r7, #0]
 8010062:	4413      	add	r3, r2
 8010064:	460a      	mov	r2, r1
 8010066:	719a      	strb	r2, [r3, #6]
    FontPtr->FontBuffer[i] |= K_font[160 + uJooType*22+uJoongsung][i];
 8010068:	89fb      	ldrh	r3, [r7, #14]
 801006a:	683a      	ldr	r2, [r7, #0]
 801006c:	4413      	add	r3, r2
 801006e:	7999      	ldrb	r1, [r3, #6]
 8010070:	4b2e      	ldr	r3, [pc, #184]	; (801012c <hanWanFontLoad+0x1ec>)
 8010072:	881b      	ldrh	r3, [r3, #0]
 8010074:	461a      	mov	r2, r3
 8010076:	2316      	movs	r3, #22
 8010078:	fb02 f303 	mul.w	r3, r2, r3
 801007c:	33a0      	adds	r3, #160	; 0xa0
 801007e:	4a23      	ldr	r2, [pc, #140]	; (801010c <hanWanFontLoad+0x1cc>)
 8010080:	8812      	ldrh	r2, [r2, #0]
 8010082:	441a      	add	r2, r3
 8010084:	89fb      	ldrh	r3, [r7, #14]
 8010086:	482c      	ldr	r0, [pc, #176]	; (8010138 <hanWanFontLoad+0x1f8>)
 8010088:	0152      	lsls	r2, r2, #5
 801008a:	4413      	add	r3, r2
 801008c:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8010090:	b2da      	uxtb	r2, r3
 8010092:	89fb      	ldrh	r3, [r7, #14]
 8010094:	430a      	orrs	r2, r1
 8010096:	b2d1      	uxtb	r1, r2
 8010098:	683a      	ldr	r2, [r7, #0]
 801009a:	4413      	add	r3, r2
 801009c:	460a      	mov	r2, r1
 801009e:	719a      	strb	r2, [r3, #6]
  for(i = 0; i<32; i++)
 80100a0:	89fb      	ldrh	r3, [r7, #14]
 80100a2:	3301      	adds	r3, #1
 80100a4:	81fb      	strh	r3, [r7, #14]
 80100a6:	89fb      	ldrh	r3, [r7, #14]
 80100a8:	2b1f      	cmp	r3, #31
 80100aa:	d9c6      	bls.n	801003a <hanWanFontLoad+0xfa>
  }

  //combine Jongsung
  if(uJongsung)
 80100ac:	4b18      	ldr	r3, [pc, #96]	; (8010110 <hanWanFontLoad+0x1d0>)
 80100ae:	881b      	ldrh	r3, [r3, #0]
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	d025      	beq.n	8010100 <hanWanFontLoad+0x1c0>
  {
    for(i = 0; i < 32; i++)   FontPtr->FontBuffer[i] |= K_font[248 + uJonType*28+uJongsung][i];
 80100b4:	2300      	movs	r3, #0
 80100b6:	81fb      	strh	r3, [r7, #14]
 80100b8:	e01f      	b.n	80100fa <hanWanFontLoad+0x1ba>
 80100ba:	89fb      	ldrh	r3, [r7, #14]
 80100bc:	683a      	ldr	r2, [r7, #0]
 80100be:	4413      	add	r3, r2
 80100c0:	7999      	ldrb	r1, [r3, #6]
 80100c2:	4b1c      	ldr	r3, [pc, #112]	; (8010134 <hanWanFontLoad+0x1f4>)
 80100c4:	881b      	ldrh	r3, [r3, #0]
 80100c6:	461a      	mov	r2, r3
 80100c8:	4613      	mov	r3, r2
 80100ca:	00db      	lsls	r3, r3, #3
 80100cc:	1a9b      	subs	r3, r3, r2
 80100ce:	009b      	lsls	r3, r3, #2
 80100d0:	33f8      	adds	r3, #248	; 0xf8
 80100d2:	4a0f      	ldr	r2, [pc, #60]	; (8010110 <hanWanFontLoad+0x1d0>)
 80100d4:	8812      	ldrh	r2, [r2, #0]
 80100d6:	441a      	add	r2, r3
 80100d8:	89fb      	ldrh	r3, [r7, #14]
 80100da:	4817      	ldr	r0, [pc, #92]	; (8010138 <hanWanFontLoad+0x1f8>)
 80100dc:	0152      	lsls	r2, r2, #5
 80100de:	4413      	add	r3, r2
 80100e0:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 80100e4:	b2da      	uxtb	r2, r3
 80100e6:	89fb      	ldrh	r3, [r7, #14]
 80100e8:	430a      	orrs	r2, r1
 80100ea:	b2d1      	uxtb	r1, r2
 80100ec:	683a      	ldr	r2, [r7, #0]
 80100ee:	4413      	add	r3, r2
 80100f0:	460a      	mov	r2, r1
 80100f2:	719a      	strb	r2, [r3, #6]
 80100f4:	89fb      	ldrh	r3, [r7, #14]
 80100f6:	3301      	adds	r3, #1
 80100f8:	81fb      	strh	r3, [r7, #14]
 80100fa:	89fb      	ldrh	r3, [r7, #14]
 80100fc:	2b1f      	cmp	r3, #31
 80100fe:	d9dc      	bls.n	80100ba <hanWanFontLoad+0x17a>
  }
}
 8010100:	bf00      	nop
 8010102:	3710      	adds	r7, #16
 8010104:	46bd      	mov	sp, r7
 8010106:	bd80      	pop	{r7, pc}
 8010108:	200046fa 	.word	0x200046fa
 801010c:	200046fc 	.word	0x200046fc
 8010110:	200046fe 	.word	0x200046fe
 8010114:	08028e88 	.word	0x08028e88
 8010118:	08028ea8 	.word	0x08028ea8
 801011c:	08028ec8 	.word	0x08028ec8
 8010120:	08028f60 	.word	0x08028f60
 8010124:	08028f48 	.word	0x08028f48
 8010128:	20004700 	.word	0x20004700
 801012c:	20004702 	.word	0x20004702
 8010130:	08028f78 	.word	0x08028f78
 8010134:	20004704 	.word	0x20004704
 8010138:	0802b480 	.word	0x0802b480

0801013c <hanUniFontLoad>:

void hanUniFontLoad(char *HanCode, han_font_t *FontPtr)
{
 801013c:	b480      	push	{r7}
 801013e:	b085      	sub	sp, #20
 8010140:	af00      	add	r7, sp, #0
 8010142:	6078      	str	r0, [r7, #4]
 8010144:	6039      	str	r1, [r7, #0]
  static uint16_t uChosung, uJoongsung, uJongsung, uChoType, uJooType,uJonType;




  utf16 = (uint8_t)(HanCode[0] & 0x0f) << 12 | (uint8_t)(HanCode[1] & 0x3f) << 6 | (uint8_t)(HanCode[2] & 0x3f);
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	781b      	ldrb	r3, [r3, #0]
 801014a:	031b      	lsls	r3, r3, #12
 801014c:	b21a      	sxth	r2, r3
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	3301      	adds	r3, #1
 8010152:	781b      	ldrb	r3, [r3, #0]
 8010154:	019b      	lsls	r3, r3, #6
 8010156:	b21b      	sxth	r3, r3
 8010158:	f403 637c 	and.w	r3, r3, #4032	; 0xfc0
 801015c:	b21b      	sxth	r3, r3
 801015e:	4313      	orrs	r3, r2
 8010160:	b21a      	sxth	r2, r3
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	3302      	adds	r3, #2
 8010166:	781b      	ldrb	r3, [r3, #0]
 8010168:	b21b      	sxth	r3, r3
 801016a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801016e:	b21b      	sxth	r3, r3
 8010170:	4313      	orrs	r3, r2
 8010172:	b21b      	sxth	r3, r3
 8010174:	81bb      	strh	r3, [r7, #12]


  //seperate phoneme code
  utf16 -= 0xac00;
 8010176:	89bb      	ldrh	r3, [r7, #12]
 8010178:	f503 43a8 	add.w	r3, r3, #21504	; 0x5400
 801017c:	81bb      	strh	r3, [r7, #12]
  uJongsung  = utf16 % 28;
 801017e:	89ba      	ldrh	r2, [r7, #12]
 8010180:	0893      	lsrs	r3, r2, #2
 8010182:	4973      	ldr	r1, [pc, #460]	; (8010350 <hanUniFontLoad+0x214>)
 8010184:	fba1 3103 	umull	r3, r1, r1, r3
 8010188:	460b      	mov	r3, r1
 801018a:	00db      	lsls	r3, r3, #3
 801018c:	1a5b      	subs	r3, r3, r1
 801018e:	009b      	lsls	r3, r3, #2
 8010190:	1ad3      	subs	r3, r2, r3
 8010192:	b29a      	uxth	r2, r3
 8010194:	4b6f      	ldr	r3, [pc, #444]	; (8010354 <hanUniFontLoad+0x218>)
 8010196:	801a      	strh	r2, [r3, #0]
  utf16 /= 28;
 8010198:	89bb      	ldrh	r3, [r7, #12]
 801019a:	089b      	lsrs	r3, r3, #2
 801019c:	4a6c      	ldr	r2, [pc, #432]	; (8010350 <hanUniFontLoad+0x214>)
 801019e:	fba2 2303 	umull	r2, r3, r2, r3
 80101a2:	81bb      	strh	r3, [r7, #12]
  uJoongsung = utf16 % 21;
 80101a4:	89b9      	ldrh	r1, [r7, #12]
 80101a6:	4b6c      	ldr	r3, [pc, #432]	; (8010358 <hanUniFontLoad+0x21c>)
 80101a8:	fba3 2301 	umull	r2, r3, r3, r1
 80101ac:	1aca      	subs	r2, r1, r3
 80101ae:	0852      	lsrs	r2, r2, #1
 80101b0:	4413      	add	r3, r2
 80101b2:	091a      	lsrs	r2, r3, #4
 80101b4:	4613      	mov	r3, r2
 80101b6:	005b      	lsls	r3, r3, #1
 80101b8:	4413      	add	r3, r2
 80101ba:	00da      	lsls	r2, r3, #3
 80101bc:	1ad2      	subs	r2, r2, r3
 80101be:	1a8b      	subs	r3, r1, r2
 80101c0:	b29a      	uxth	r2, r3
 80101c2:	4b66      	ldr	r3, [pc, #408]	; (801035c <hanUniFontLoad+0x220>)
 80101c4:	801a      	strh	r2, [r3, #0]
  uChosung   = utf16 / 21;
 80101c6:	89ba      	ldrh	r2, [r7, #12]
 80101c8:	4b63      	ldr	r3, [pc, #396]	; (8010358 <hanUniFontLoad+0x21c>)
 80101ca:	fba3 1302 	umull	r1, r3, r3, r2
 80101ce:	1ad2      	subs	r2, r2, r3
 80101d0:	0852      	lsrs	r2, r2, #1
 80101d2:	4413      	add	r3, r2
 80101d4:	091b      	lsrs	r3, r3, #4
 80101d6:	b29a      	uxth	r2, r3
 80101d8:	4b61      	ldr	r3, [pc, #388]	; (8010360 <hanUniFontLoad+0x224>)
 80101da:	801a      	strh	r2, [r3, #0]


  //make font index
  uChosung   = UniChoIdxTbl[uChosung];    //Chosung index
 80101dc:	4b60      	ldr	r3, [pc, #384]	; (8010360 <hanUniFontLoad+0x224>)
 80101de:	881b      	ldrh	r3, [r3, #0]
 80101e0:	461a      	mov	r2, r3
 80101e2:	4b60      	ldr	r3, [pc, #384]	; (8010364 <hanUniFontLoad+0x228>)
 80101e4:	5c9b      	ldrb	r3, [r3, r2]
 80101e6:	b29a      	uxth	r2, r3
 80101e8:	4b5d      	ldr	r3, [pc, #372]	; (8010360 <hanUniFontLoad+0x224>)
 80101ea:	801a      	strh	r2, [r3, #0]
  uJoongsung = UniJooIdxTbl[uJoongsung];  //Joongsung index
 80101ec:	4b5b      	ldr	r3, [pc, #364]	; (801035c <hanUniFontLoad+0x220>)
 80101ee:	881b      	ldrh	r3, [r3, #0]
 80101f0:	461a      	mov	r2, r3
 80101f2:	4b5d      	ldr	r3, [pc, #372]	; (8010368 <hanUniFontLoad+0x22c>)
 80101f4:	5c9b      	ldrb	r3, [r3, r2]
 80101f6:	b29a      	uxth	r2, r3
 80101f8:	4b58      	ldr	r3, [pc, #352]	; (801035c <hanUniFontLoad+0x220>)
 80101fa:	801a      	strh	r2, [r3, #0]
  uJongsung  = UniJonIdxTbl[uJongsung];   //Jongsung index
 80101fc:	4b55      	ldr	r3, [pc, #340]	; (8010354 <hanUniFontLoad+0x218>)
 80101fe:	881b      	ldrh	r3, [r3, #0]
 8010200:	461a      	mov	r2, r3
 8010202:	4b5a      	ldr	r3, [pc, #360]	; (801036c <hanUniFontLoad+0x230>)
 8010204:	5c9b      	ldrb	r3, [r3, r2]
 8010206:	b29a      	uxth	r2, r3
 8010208:	4b52      	ldr	r3, [pc, #328]	; (8010354 <hanUniFontLoad+0x218>)
 801020a:	801a      	strh	r2, [r3, #0]


  //decide a character type (   )
  uChoType = uJongsung ? ChoTypeCaseJongYes[uJoongsung]:ChoTypeCaseJongNo [uJoongsung];
 801020c:	4b51      	ldr	r3, [pc, #324]	; (8010354 <hanUniFontLoad+0x218>)
 801020e:	881b      	ldrh	r3, [r3, #0]
 8010210:	2b00      	cmp	r3, #0
 8010212:	d006      	beq.n	8010222 <hanUniFontLoad+0xe6>
 8010214:	4b51      	ldr	r3, [pc, #324]	; (801035c <hanUniFontLoad+0x220>)
 8010216:	881b      	ldrh	r3, [r3, #0]
 8010218:	461a      	mov	r2, r3
 801021a:	4b55      	ldr	r3, [pc, #340]	; (8010370 <hanUniFontLoad+0x234>)
 801021c:	5c9b      	ldrb	r3, [r3, r2]
 801021e:	b29b      	uxth	r3, r3
 8010220:	e005      	b.n	801022e <hanUniFontLoad+0xf2>
 8010222:	4b4e      	ldr	r3, [pc, #312]	; (801035c <hanUniFontLoad+0x220>)
 8010224:	881b      	ldrh	r3, [r3, #0]
 8010226:	461a      	mov	r2, r3
 8010228:	4b52      	ldr	r3, [pc, #328]	; (8010374 <hanUniFontLoad+0x238>)
 801022a:	5c9b      	ldrb	r3, [r3, r2]
 801022c:	b29b      	uxth	r3, r3
 801022e:	4a52      	ldr	r2, [pc, #328]	; (8010378 <hanUniFontLoad+0x23c>)
 8010230:	8013      	strh	r3, [r2, #0]
    //''(1)  ''(16) 
  uJooType = ((uChosung == 0 || uChosung == 1 ||uChosung == 16 ) ? 0: 1) + (uJongsung ? 2: 0);
 8010232:	4b4b      	ldr	r3, [pc, #300]	; (8010360 <hanUniFontLoad+0x224>)
 8010234:	881b      	ldrh	r3, [r3, #0]
 8010236:	2b00      	cmp	r3, #0
 8010238:	d009      	beq.n	801024e <hanUniFontLoad+0x112>
 801023a:	4b49      	ldr	r3, [pc, #292]	; (8010360 <hanUniFontLoad+0x224>)
 801023c:	881b      	ldrh	r3, [r3, #0]
 801023e:	2b01      	cmp	r3, #1
 8010240:	d005      	beq.n	801024e <hanUniFontLoad+0x112>
 8010242:	4b47      	ldr	r3, [pc, #284]	; (8010360 <hanUniFontLoad+0x224>)
 8010244:	881b      	ldrh	r3, [r3, #0]
 8010246:	2b10      	cmp	r3, #16
 8010248:	d001      	beq.n	801024e <hanUniFontLoad+0x112>
 801024a:	2301      	movs	r3, #1
 801024c:	e000      	b.n	8010250 <hanUniFontLoad+0x114>
 801024e:	2300      	movs	r3, #0
 8010250:	b29b      	uxth	r3, r3
 8010252:	4a40      	ldr	r2, [pc, #256]	; (8010354 <hanUniFontLoad+0x218>)
 8010254:	8812      	ldrh	r2, [r2, #0]
 8010256:	2a00      	cmp	r2, #0
 8010258:	d001      	beq.n	801025e <hanUniFontLoad+0x122>
 801025a:	2202      	movs	r2, #2
 801025c:	e000      	b.n	8010260 <hanUniFontLoad+0x124>
 801025e:	2200      	movs	r2, #0
 8010260:	4413      	add	r3, r2
 8010262:	b29a      	uxth	r2, r3
 8010264:	4b45      	ldr	r3, [pc, #276]	; (801037c <hanUniFontLoad+0x240>)
 8010266:	801a      	strh	r2, [r3, #0]
  uJonType = JonType[uJoongsung];
 8010268:	4b3c      	ldr	r3, [pc, #240]	; (801035c <hanUniFontLoad+0x220>)
 801026a:	881b      	ldrh	r3, [r3, #0]
 801026c:	461a      	mov	r2, r3
 801026e:	4b44      	ldr	r3, [pc, #272]	; (8010380 <hanUniFontLoad+0x244>)
 8010270:	5c9b      	ldrb	r3, [r3, r2]
 8010272:	b29a      	uxth	r2, r3
 8010274:	4b43      	ldr	r3, [pc, #268]	; (8010384 <hanUniFontLoad+0x248>)
 8010276:	801a      	strh	r2, [r3, #0]

  for(i = 0; i<32; i++)
 8010278:	2300      	movs	r3, #0
 801027a:	81fb      	strh	r3, [r7, #14]
 801027c:	e035      	b.n	80102ea <hanUniFontLoad+0x1ae>
  {
    FontPtr->FontBuffer[i]  = (uint8_t)K_font[uChoType*20+uChosung][i];
 801027e:	4b3e      	ldr	r3, [pc, #248]	; (8010378 <hanUniFontLoad+0x23c>)
 8010280:	881b      	ldrh	r3, [r3, #0]
 8010282:	461a      	mov	r2, r3
 8010284:	4613      	mov	r3, r2
 8010286:	009b      	lsls	r3, r3, #2
 8010288:	4413      	add	r3, r2
 801028a:	009b      	lsls	r3, r3, #2
 801028c:	461a      	mov	r2, r3
 801028e:	4b34      	ldr	r3, [pc, #208]	; (8010360 <hanUniFontLoad+0x224>)
 8010290:	881b      	ldrh	r3, [r3, #0]
 8010292:	441a      	add	r2, r3
 8010294:	89fb      	ldrh	r3, [r7, #14]
 8010296:	493c      	ldr	r1, [pc, #240]	; (8010388 <hanUniFontLoad+0x24c>)
 8010298:	0152      	lsls	r2, r2, #5
 801029a:	4413      	add	r3, r2
 801029c:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80102a0:	89fb      	ldrh	r3, [r7, #14]
 80102a2:	b2d1      	uxtb	r1, r2
 80102a4:	683a      	ldr	r2, [r7, #0]
 80102a6:	4413      	add	r3, r2
 80102a8:	460a      	mov	r2, r1
 80102aa:	719a      	strb	r2, [r3, #6]
    FontPtr->FontBuffer[i] |= (uint8_t)K_font[160 + uJooType*22+uJoongsung][i];
 80102ac:	89fb      	ldrh	r3, [r7, #14]
 80102ae:	683a      	ldr	r2, [r7, #0]
 80102b0:	4413      	add	r3, r2
 80102b2:	7999      	ldrb	r1, [r3, #6]
 80102b4:	4b31      	ldr	r3, [pc, #196]	; (801037c <hanUniFontLoad+0x240>)
 80102b6:	881b      	ldrh	r3, [r3, #0]
 80102b8:	461a      	mov	r2, r3
 80102ba:	2316      	movs	r3, #22
 80102bc:	fb02 f303 	mul.w	r3, r2, r3
 80102c0:	33a0      	adds	r3, #160	; 0xa0
 80102c2:	4a26      	ldr	r2, [pc, #152]	; (801035c <hanUniFontLoad+0x220>)
 80102c4:	8812      	ldrh	r2, [r2, #0]
 80102c6:	441a      	add	r2, r3
 80102c8:	89fb      	ldrh	r3, [r7, #14]
 80102ca:	482f      	ldr	r0, [pc, #188]	; (8010388 <hanUniFontLoad+0x24c>)
 80102cc:	0152      	lsls	r2, r2, #5
 80102ce:	4413      	add	r3, r2
 80102d0:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 80102d4:	b2da      	uxtb	r2, r3
 80102d6:	89fb      	ldrh	r3, [r7, #14]
 80102d8:	430a      	orrs	r2, r1
 80102da:	b2d1      	uxtb	r1, r2
 80102dc:	683a      	ldr	r2, [r7, #0]
 80102de:	4413      	add	r3, r2
 80102e0:	460a      	mov	r2, r1
 80102e2:	719a      	strb	r2, [r3, #6]
  for(i = 0; i<32; i++)
 80102e4:	89fb      	ldrh	r3, [r7, #14]
 80102e6:	3301      	adds	r3, #1
 80102e8:	81fb      	strh	r3, [r7, #14]
 80102ea:	89fb      	ldrh	r3, [r7, #14]
 80102ec:	2b1f      	cmp	r3, #31
 80102ee:	d9c6      	bls.n	801027e <hanUniFontLoad+0x142>
  }

  //combine Jongsung
  if(uJongsung)
 80102f0:	4b18      	ldr	r3, [pc, #96]	; (8010354 <hanUniFontLoad+0x218>)
 80102f2:	881b      	ldrh	r3, [r3, #0]
 80102f4:	2b00      	cmp	r3, #0
 80102f6:	d025      	beq.n	8010344 <hanUniFontLoad+0x208>
  {
    for(i = 0; i < 32; i++)   FontPtr->FontBuffer[i] |= K_font[248 + uJonType*28+uJongsung][i];
 80102f8:	2300      	movs	r3, #0
 80102fa:	81fb      	strh	r3, [r7, #14]
 80102fc:	e01f      	b.n	801033e <hanUniFontLoad+0x202>
 80102fe:	89fb      	ldrh	r3, [r7, #14]
 8010300:	683a      	ldr	r2, [r7, #0]
 8010302:	4413      	add	r3, r2
 8010304:	7999      	ldrb	r1, [r3, #6]
 8010306:	4b1f      	ldr	r3, [pc, #124]	; (8010384 <hanUniFontLoad+0x248>)
 8010308:	881b      	ldrh	r3, [r3, #0]
 801030a:	461a      	mov	r2, r3
 801030c:	4613      	mov	r3, r2
 801030e:	00db      	lsls	r3, r3, #3
 8010310:	1a9b      	subs	r3, r3, r2
 8010312:	009b      	lsls	r3, r3, #2
 8010314:	33f8      	adds	r3, #248	; 0xf8
 8010316:	4a0f      	ldr	r2, [pc, #60]	; (8010354 <hanUniFontLoad+0x218>)
 8010318:	8812      	ldrh	r2, [r2, #0]
 801031a:	441a      	add	r2, r3
 801031c:	89fb      	ldrh	r3, [r7, #14]
 801031e:	481a      	ldr	r0, [pc, #104]	; (8010388 <hanUniFontLoad+0x24c>)
 8010320:	0152      	lsls	r2, r2, #5
 8010322:	4413      	add	r3, r2
 8010324:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8010328:	b2da      	uxtb	r2, r3
 801032a:	89fb      	ldrh	r3, [r7, #14]
 801032c:	430a      	orrs	r2, r1
 801032e:	b2d1      	uxtb	r1, r2
 8010330:	683a      	ldr	r2, [r7, #0]
 8010332:	4413      	add	r3, r2
 8010334:	460a      	mov	r2, r1
 8010336:	719a      	strb	r2, [r3, #6]
 8010338:	89fb      	ldrh	r3, [r7, #14]
 801033a:	3301      	adds	r3, #1
 801033c:	81fb      	strh	r3, [r7, #14]
 801033e:	89fb      	ldrh	r3, [r7, #14]
 8010340:	2b1f      	cmp	r3, #31
 8010342:	d9dc      	bls.n	80102fe <hanUniFontLoad+0x1c2>
  }
}
 8010344:	bf00      	nop
 8010346:	3714      	adds	r7, #20
 8010348:	46bd      	mov	sp, r7
 801034a:	bc80      	pop	{r7}
 801034c:	4770      	bx	lr
 801034e:	bf00      	nop
 8010350:	24924925 	.word	0x24924925
 8010354:	20004706 	.word	0x20004706
 8010358:	86186187 	.word	0x86186187
 801035c:	20004708 	.word	0x20004708
 8010360:	2000470a 	.word	0x2000470a
 8010364:	08028ee8 	.word	0x08028ee8
 8010368:	08028f08 	.word	0x08028f08
 801036c:	08028f28 	.word	0x08028f28
 8010370:	08028f60 	.word	0x08028f60
 8010374:	08028f48 	.word	0x08028f48
 8010378:	2000470c 	.word	0x2000470c
 801037c:	2000470e 	.word	0x2000470e
 8010380:	08028f78 	.word	0x08028f78
 8010384:	20004710 	.word	0x20004710
 8010388:	0802b480 	.word	0x0802b480

0801038c <hanEngFontLoad>:

void hanEngFontLoad(char *HanCode, han_font_t *FontPtr)
{
 801038c:	b480      	push	{r7}
 801038e:	b085      	sub	sp, #20
 8010390:	af00      	add	r7, sp, #0
 8010392:	6078      	str	r0, [r7, #4]
 8010394:	6039      	str	r1, [r7, #0]
  uint16_t i;
  char EngCode;

  EngCode = *HanCode;
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	781b      	ldrb	r3, [r3, #0]
 801039a:	737b      	strb	r3, [r7, #13]

  EngCode -= 0x20;  // FONT   .
 801039c:	7b7b      	ldrb	r3, [r7, #13]
 801039e:	3b20      	subs	r3, #32
 80103a0:	737b      	strb	r3, [r7, #13]

  for ( i = 0 ; i < 16 ; i++ )
 80103a2:	2300      	movs	r3, #0
 80103a4:	81fb      	strh	r3, [r7, #14]
 80103a6:	e00f      	b.n	80103c8 <hanEngFontLoad+0x3c>
  {
     FontPtr->FontBuffer[ i ] = (char)wEngFon[(int)EngCode][i];
 80103a8:	7b7a      	ldrb	r2, [r7, #13]
 80103aa:	89fb      	ldrh	r3, [r7, #14]
 80103ac:	490b      	ldr	r1, [pc, #44]	; (80103dc <hanEngFontLoad+0x50>)
 80103ae:	0112      	lsls	r2, r2, #4
 80103b0:	4413      	add	r3, r2
 80103b2:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 80103b6:	89fb      	ldrh	r3, [r7, #14]
 80103b8:	b2d1      	uxtb	r1, r2
 80103ba:	683a      	ldr	r2, [r7, #0]
 80103bc:	4413      	add	r3, r2
 80103be:	460a      	mov	r2, r1
 80103c0:	719a      	strb	r2, [r3, #6]
  for ( i = 0 ; i < 16 ; i++ )
 80103c2:	89fb      	ldrh	r3, [r7, #14]
 80103c4:	3301      	adds	r3, #1
 80103c6:	81fb      	strh	r3, [r7, #14]
 80103c8:	89fb      	ldrh	r3, [r7, #14]
 80103ca:	2b0f      	cmp	r3, #15
 80103cc:	d9ec      	bls.n	80103a8 <hanEngFontLoad+0x1c>
  }
}
 80103ce:	bf00      	nop
 80103d0:	bf00      	nop
 80103d2:	3714      	adds	r7, #20
 80103d4:	46bd      	mov	sp, r7
 80103d6:	bc80      	pop	{r7}
 80103d8:	4770      	bx	lr
 80103da:	bf00      	nop
 80103dc:	08027688 	.word	0x08027688

080103e0 <hanCnvCodeWan2Johab>:

uint16_t hanCnvCodeWan2Johab(uint16_t WanCode)
{
 80103e0:	b480      	push	{r7}
 80103e2:	b085      	sub	sp, #20
 80103e4:	af00      	add	r7, sp, #0
 80103e6:	4603      	mov	r3, r0
 80103e8:	80fb      	strh	r3, [r7, #6]
  int index;
  uint16_t hcode, lcode;

  hcode = (WanCode >> 8) & 0xFF;
 80103ea:	88fb      	ldrh	r3, [r7, #6]
 80103ec:	0a1b      	lsrs	r3, r3, #8
 80103ee:	81fb      	strh	r3, [r7, #14]
  lcode = WanCode & 0x0ff;
 80103f0:	88fb      	ldrh	r3, [r7, #6]
 80103f2:	b2db      	uxtb	r3, r3
 80103f4:	81bb      	strh	r3, [r7, #12]

  index = (hcode - 0x0B0) * 94 + (lcode - 0x0A1);
 80103f6:	89fb      	ldrh	r3, [r7, #14]
 80103f8:	3bb0      	subs	r3, #176	; 0xb0
 80103fa:	225e      	movs	r2, #94	; 0x5e
 80103fc:	fb03 f202 	mul.w	r2, r3, r2
 8010400:	89bb      	ldrh	r3, [r7, #12]
 8010402:	3ba1      	subs	r3, #161	; 0xa1
 8010404:	4413      	add	r3, r2
 8010406:	60bb      	str	r3, [r7, #8]

  return wWanToJohabTable[index];
 8010408:	4a04      	ldr	r2, [pc, #16]	; (801041c <hanCnvCodeWan2Johab+0x3c>)
 801040a:	68bb      	ldr	r3, [r7, #8]
 801040c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010410:	b29b      	uxth	r3, r3
}
 8010412:	4618      	mov	r0, r3
 8010414:	3714      	adds	r7, #20
 8010416:	46bd      	mov	sp, r7
 8010418:	bc80      	pop	{r7}
 801041a:	4770      	bx	lr
 801041c:	08028fc0 	.word	0x08028fc0

08010420 <Task_LCD>:


#ifdef _USE_HW_LCD

void Task_LCD(uint32_t taskPeriod)
{
 8010420:	b580      	push	{r7, lr}
 8010422:	b086      	sub	sp, #24
 8010424:	af04      	add	r7, sp, #16
 8010426:	6078      	str	r0, [r7, #4]
  if(timTask_Run(&eTmr_Task_LCD, taskPeriod) == true)
 8010428:	6879      	ldr	r1, [r7, #4]
 801042a:	483b      	ldr	r0, [pc, #236]	; (8010518 <Task_LCD+0xf8>)
 801042c:	f7ff f82a 	bl	800f484 <timTask_Run>
 8010430:	4603      	mov	r3, r0
 8010432:	2b00      	cmp	r3, #0
 8010434:	d06b      	beq.n	801050e <Task_LCD+0xee>
  {
    //********************* LCD Task Code Begin *********************//
    /* Background Color */
    lcdClearBuffer(black);
 8010436:	2000      	movs	r0, #0
 8010438:	f000 f930 	bl	801069c <lcdClearBuffer>
    lprintf(&font_tbl[GULIM8B], 5, 2, coral_red, white, 1, "Heating");
    lprintf(&font_tbl[HYTAEBAEK48B], 45, 14, coral_red, white, 1, "%d", eButton[BUTTON_COIL].cnt);
#endif //#if (_USE_HW_BOARD == HEATING_MAT || _USE_HW_BOARD == ALL_COIL)

#if (_USE_HW_BOARD == MAGNETIC_FIELD || _USE_HW_BOARD == ALL_COIL)
    lprintf(&font_tbl[GULIM8B], 5, 2, coral_red, white, 1, "Magnet");
 801043c:	4b37      	ldr	r3, [pc, #220]	; (801051c <Task_LCD+0xfc>)
 801043e:	9302      	str	r3, [sp, #8]
 8010440:	2301      	movs	r3, #1
 8010442:	9301      	str	r3, [sp, #4]
 8010444:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010448:	9300      	str	r3, [sp, #0]
 801044a:	f64f 13e7 	movw	r3, #63975	; 0xf9e7
 801044e:	2202      	movs	r2, #2
 8010450:	2105      	movs	r1, #5
 8010452:	4833      	ldr	r0, [pc, #204]	; (8010520 <Task_LCD+0x100>)
 8010454:	f000 fdf6 	bl	8011044 <lprintf>
    if(eButton[BUTTON_COIL].cnt == 0)
 8010458:	4b32      	ldr	r3, [pc, #200]	; (8010524 <Task_LCD+0x104>)
 801045a:	68db      	ldr	r3, [r3, #12]
 801045c:	2b00      	cmp	r3, #0
 801045e:	d10e      	bne.n	801047e <Task_LCD+0x5e>
      lprintf(&font_tbl[HYTAEBAEK36B], 16, 25, coral_red, white, 1, "OFF");
 8010460:	4b31      	ldr	r3, [pc, #196]	; (8010528 <Task_LCD+0x108>)
 8010462:	9302      	str	r3, [sp, #8]
 8010464:	2301      	movs	r3, #1
 8010466:	9301      	str	r3, [sp, #4]
 8010468:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801046c:	9300      	str	r3, [sp, #0]
 801046e:	f64f 13e7 	movw	r3, #63975	; 0xf9e7
 8010472:	2219      	movs	r2, #25
 8010474:	2110      	movs	r1, #16
 8010476:	482d      	ldr	r0, [pc, #180]	; (801052c <Task_LCD+0x10c>)
 8010478:	f000 fde4 	bl	8011044 <lprintf>
 801047c:	e011      	b.n	80104a2 <Task_LCD+0x82>
    else if(eButton[BUTTON_COIL].cnt > 0)
 801047e:	4b29      	ldr	r3, [pc, #164]	; (8010524 <Task_LCD+0x104>)
 8010480:	68db      	ldr	r3, [r3, #12]
 8010482:	2b00      	cmp	r3, #0
 8010484:	d00d      	beq.n	80104a2 <Task_LCD+0x82>
      lprintf(&font_tbl[HYTAEBAEK36B], 24, 25, coral_red, white, 1, "ON");
 8010486:	4b2a      	ldr	r3, [pc, #168]	; (8010530 <Task_LCD+0x110>)
 8010488:	9302      	str	r3, [sp, #8]
 801048a:	2301      	movs	r3, #1
 801048c:	9301      	str	r3, [sp, #4]
 801048e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010492:	9300      	str	r3, [sp, #0]
 8010494:	f64f 13e7 	movw	r3, #63975	; 0xf9e7
 8010498:	2219      	movs	r2, #25
 801049a:	2118      	movs	r1, #24
 801049c:	4823      	ldr	r0, [pc, #140]	; (801052c <Task_LCD+0x10c>)
 801049e:	f000 fdd1 	bl	8011044 <lprintf>
#endif //#if (_USE_HW_BOARD == MAGNETIC_FIELD || _USE_HW_BOARD == ALL_COIL)

    lprintf(&font_tbl[GULIM8B], 5, 86, lightblue, white, 1, "Timer");
 80104a2:	4b24      	ldr	r3, [pc, #144]	; (8010534 <Task_LCD+0x114>)
 80104a4:	9302      	str	r3, [sp, #8]
 80104a6:	2301      	movs	r3, #1
 80104a8:	9301      	str	r3, [sp, #4]
 80104aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80104ae:	9300      	str	r3, [sp, #0]
 80104b0:	f64a 63dc 	movw	r3, #44764	; 0xaedc
 80104b4:	2256      	movs	r2, #86	; 0x56
 80104b6:	2105      	movs	r1, #5
 80104b8:	4819      	ldr	r0, [pc, #100]	; (8010520 <Task_LCD+0x100>)
 80104ba:	f000 fdc3 	bl	8011044 <lprintf>
    lprintf(&font_tbl[HYTAEBAEK48B], 45, 98, lightblue, white, 1, "%d", eButton[BUTTON_TIMER].cnt);
 80104be:	4b19      	ldr	r3, [pc, #100]	; (8010524 <Task_LCD+0x104>)
 80104c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80104c2:	9303      	str	r3, [sp, #12]
 80104c4:	4b1c      	ldr	r3, [pc, #112]	; (8010538 <Task_LCD+0x118>)
 80104c6:	9302      	str	r3, [sp, #8]
 80104c8:	2301      	movs	r3, #1
 80104ca:	9301      	str	r3, [sp, #4]
 80104cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80104d0:	9300      	str	r3, [sp, #0]
 80104d2:	f64a 63dc 	movw	r3, #44764	; 0xaedc
 80104d6:	2262      	movs	r2, #98	; 0x62
 80104d8:	212d      	movs	r1, #45	; 0x2d
 80104da:	4818      	ldr	r0, [pc, #96]	; (801053c <Task_LCD+0x11c>)
 80104dc:	f000 fdb2 	bl	8011044 <lprintf>
    if(eSolenoid.remainingTime > 0)
 80104e0:	4b17      	ldr	r3, [pc, #92]	; (8010540 <Task_LCD+0x120>)
 80104e2:	691b      	ldr	r3, [r3, #16]
 80104e4:	2b00      	cmp	r3, #0
 80104e6:	d010      	beq.n	801050a <Task_LCD+0xea>
    {
      lprintf(&font_tbl[GULIM8B], 100, 145, lightblue, white, 1, "%d", eSolenoid.remainingTime);
 80104e8:	4b15      	ldr	r3, [pc, #84]	; (8010540 <Task_LCD+0x120>)
 80104ea:	691b      	ldr	r3, [r3, #16]
 80104ec:	9303      	str	r3, [sp, #12]
 80104ee:	4b12      	ldr	r3, [pc, #72]	; (8010538 <Task_LCD+0x118>)
 80104f0:	9302      	str	r3, [sp, #8]
 80104f2:	2301      	movs	r3, #1
 80104f4:	9301      	str	r3, [sp, #4]
 80104f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80104fa:	9300      	str	r3, [sp, #0]
 80104fc:	f64a 63dc 	movw	r3, #44764	; 0xaedc
 8010500:	2291      	movs	r2, #145	; 0x91
 8010502:	2164      	movs	r1, #100	; 0x64
 8010504:	4806      	ldr	r0, [pc, #24]	; (8010520 <Task_LCD+0x100>)
 8010506:	f000 fd9d 	bl	8011044 <lprintf>
    /* Mat Image */
//    lcdDrawImage_GradAtoB(&image_tbl[mat], transp_on, green, white, red, 1, 300);  // skkim-lcd
//    lcdDrawImage_Move(&image_tbl[mat_heating], transp_on, 52, 70, 52, 60, 1, 300);

    /* Update to LCD */
    lcdUpdateDraw();
 801050a:	f000 f919 	bl	8010740 <lcdUpdateDraw>
    //********************* LCD Task Code End *********************//
  }
}
 801050e:	bf00      	nop
 8010510:	3708      	adds	r7, #8
 8010512:	46bd      	mov	sp, r7
 8010514:	bd80      	pop	{r7, pc}
 8010516:	bf00      	nop
 8010518:	200042c4 	.word	0x200042c4
 801051c:	08016040 	.word	0x08016040
 8010520:	200001e8 	.word	0x200001e8
 8010524:	200020f0 	.word	0x200020f0
 8010528:	08016048 	.word	0x08016048
 801052c:	200002f0 	.word	0x200002f0
 8010530:	0801604c 	.word	0x0801604c
 8010534:	08016050 	.word	0x08016050
 8010538:	08016058 	.word	0x08016058
 801053c:	200002fc 	.word	0x200002fc
 8010540:	200028a0 	.word	0x200028a0

08010544 <TransferDoneISR>:
static void cliLcd(cli_args_t *args);
#endif


void TransferDoneISR(void)
{
 8010544:	b580      	push	{r7, lr}
 8010546:	af00      	add	r7, sp, #0
  fps_time = millis() - fps_pre_time;
 8010548:	f7fe faf4 	bl	800eb34 <millis>
 801054c:	4602      	mov	r2, r0
 801054e:	4b0d      	ldr	r3, [pc, #52]	; (8010584 <TransferDoneISR+0x40>)
 8010550:	681b      	ldr	r3, [r3, #0]
 8010552:	1ad3      	subs	r3, r2, r3
 8010554:	4a0c      	ldr	r2, [pc, #48]	; (8010588 <TransferDoneISR+0x44>)
 8010556:	6013      	str	r3, [r2, #0]
  fps_pre_time = millis();
 8010558:	f7fe faec 	bl	800eb34 <millis>
 801055c:	4603      	mov	r3, r0
 801055e:	4a09      	ldr	r2, [pc, #36]	; (8010584 <TransferDoneISR+0x40>)
 8010560:	6013      	str	r3, [r2, #0]

  if (fps_time > 0)
 8010562:	4b09      	ldr	r3, [pc, #36]	; (8010588 <TransferDoneISR+0x44>)
 8010564:	681b      	ldr	r3, [r3, #0]
 8010566:	2b00      	cmp	r3, #0
 8010568:	d007      	beq.n	801057a <TransferDoneISR+0x36>
  {
    fps_count = 1000 / fps_time;
 801056a:	4b07      	ldr	r3, [pc, #28]	; (8010588 <TransferDoneISR+0x44>)
 801056c:	681b      	ldr	r3, [r3, #0]
 801056e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8010572:	fbb2 f3f3 	udiv	r3, r2, r3
 8010576:	4a05      	ldr	r2, [pc, #20]	; (801058c <TransferDoneISR+0x48>)
 8010578:	6013      	str	r3, [r2, #0]
  }

  lcd_request_draw = false;
 801057a:	4b05      	ldr	r3, [pc, #20]	; (8010590 <TransferDoneISR+0x4c>)
 801057c:	2200      	movs	r2, #0
 801057e:	701a      	strb	r2, [r3, #0]
}
 8010580:	bf00      	nop
 8010582:	bd80      	pop	{r7, pc}
 8010584:	20004734 	.word	0x20004734
 8010588:	20004738 	.word	0x20004738
 801058c:	2000473c 	.word	0x2000473c
 8010590:	20004732 	.word	0x20004732

08010594 <lcdInit>:


bool lcdInit(void)
{
 8010594:	b580      	push	{r7, lr}
 8010596:	b084      	sub	sp, #16
 8010598:	af02      	add	r7, sp, #8
  backlight_value = 100;
 801059a:	4b24      	ldr	r3, [pc, #144]	; (801062c <lcdInit+0x98>)
 801059c:	2264      	movs	r2, #100	; 0x64
 801059e:	701a      	strb	r2, [r3, #0]

  lcdDriverInit();
 80105a0:	f001 fb18 	bl	8011bd4 <lcdDriverInit>
  lcdDriverFuncSet(&lcd);
 80105a4:	4822      	ldr	r0, [pc, #136]	; (8010630 <lcdInit+0x9c>)
 80105a6:	f001 fb21 	bl	8011bec <lcdDriverFuncSet>

  lcd.setCallBack(TransferDoneISR);
 80105aa:	4b21      	ldr	r3, [pc, #132]	; (8010630 <lcdInit+0x9c>)
 80105ac:	695b      	ldr	r3, [r3, #20]
 80105ae:	4821      	ldr	r0, [pc, #132]	; (8010634 <lcdInit+0xa0>)
 80105b0:	4798      	blx	r3


  for (int i=0; i<LCD_WIDTH*LCD_HEIGHT; i++)
 80105b2:	2300      	movs	r3, #0
 80105b4:	607b      	str	r3, [r7, #4]
 80105b6:	e007      	b.n	80105c8 <lcdInit+0x34>
  {
    frame_buffer[0][i] = black;
 80105b8:	4a1f      	ldr	r2, [pc, #124]	; (8010638 <lcdInit+0xa4>)
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	2100      	movs	r1, #0
 80105be:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (int i=0; i<LCD_WIDTH*LCD_HEIGHT; i++)
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	3301      	adds	r3, #1
 80105c6:	607b      	str	r3, [r7, #4]
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 80105ce:	dbf3      	blt.n	80105b8 <lcdInit+0x24>
  }
  memset(frame_buffer, 0x00, sizeof(frame_buffer));
 80105d0:	f44f 4220 	mov.w	r2, #40960	; 0xa000
 80105d4:	2100      	movs	r1, #0
 80105d6:	4818      	ldr	r0, [pc, #96]	; (8010638 <lcdInit+0xa4>)
 80105d8:	f001 fd72 	bl	80120c0 <memset>

  p_draw_frame_buf = frame_buffer[frame_index];
 80105dc:	4b17      	ldr	r3, [pc, #92]	; (801063c <lcdInit+0xa8>)
 80105de:	781b      	ldrb	r3, [r3, #0]
 80105e0:	461a      	mov	r2, r3
 80105e2:	4613      	mov	r3, r2
 80105e4:	009b      	lsls	r3, r3, #2
 80105e6:	4413      	add	r3, r2
 80105e8:	035b      	lsls	r3, r3, #13
 80105ea:	4a13      	ldr	r2, [pc, #76]	; (8010638 <lcdInit+0xa4>)
 80105ec:	4413      	add	r3, r2
 80105ee:	4a14      	ldr	r2, [pc, #80]	; (8010640 <lcdInit+0xac>)
 80105f0:	6013      	str	r3, [r2, #0]

  lcdDrawFillRect(0, 0, LCD_WIDTH, LCD_HEIGHT, black);
 80105f2:	2300      	movs	r3, #0
 80105f4:	9300      	str	r3, [sp, #0]
 80105f6:	23a0      	movs	r3, #160	; 0xa0
 80105f8:	2280      	movs	r2, #128	; 0x80
 80105fa:	2100      	movs	r1, #0
 80105fc:	2000      	movs	r0, #0
 80105fe:	f000 f9b7 	bl	8010970 <lcdDrawFillRect>
  lcdUpdateDraw();
 8010602:	f000 f89d 	bl	8010740 <lcdUpdateDraw>
  delay(100);
 8010606:	2064      	movs	r0, #100	; 0x64
 8010608:	f7fe fa89 	bl	800eb1e <delay>

  lcdSetBackLight(100);
 801060c:	2064      	movs	r0, #100	; 0x64
 801060e:	f000 f81f 	bl	8010650 <lcdSetBackLight>

  is_init = true;
 8010612:	4b0c      	ldr	r3, [pc, #48]	; (8010644 <lcdInit+0xb0>)
 8010614:	2201      	movs	r2, #1
 8010616:	701a      	strb	r2, [r3, #0]

#ifdef _USE_HW_CLI
  cliAdd("lcd", cliLcd);
 8010618:	490b      	ldr	r1, [pc, #44]	; (8010648 <lcdInit+0xb4>)
 801061a:	480c      	ldr	r0, [pc, #48]	; (801064c <lcdInit+0xb8>)
 801061c:	f7fc fac6 	bl	800cbac <cliAdd>
#endif

  return true;
 8010620:	2301      	movs	r3, #1
}
 8010622:	4618      	mov	r0, r3
 8010624:	3708      	adds	r7, #8
 8010626:	46bd      	mov	sp, r7
 8010628:	bd80      	pop	{r7, pc}
 801062a:	bf00      	nop
 801062c:	20000308 	.word	0x20000308
 8010630:	20004714 	.word	0x20004714
 8010634:	08010545 	.word	0x08010545
 8010638:	20004780 	.word	0x20004780
 801063c:	20004731 	.word	0x20004731
 8010640:	20004740 	.word	0x20004740
 8010644:	20004730 	.word	0x20004730
 8010648:	080110b9 	.word	0x080110b9
 801064c:	08030e80 	.word	0x08030e80

08010650 <lcdSetBackLight>:
  return backlight_value;
}


void lcdSetBackLight(uint8_t value)
{
 8010650:	b580      	push	{r7, lr}
 8010652:	b082      	sub	sp, #8
 8010654:	af00      	add	r7, sp, #0
 8010656:	4603      	mov	r3, r0
 8010658:	71fb      	strb	r3, [r7, #7]
  value = constrain(value, 0, 100);
 801065a:	79fb      	ldrb	r3, [r7, #7]
 801065c:	2b64      	cmp	r3, #100	; 0x64
 801065e:	bf28      	it	cs
 8010660:	2364      	movcs	r3, #100	; 0x64
 8010662:	71fb      	strb	r3, [r7, #7]

  if (value != backlight_value)
 8010664:	4b0c      	ldr	r3, [pc, #48]	; (8010698 <lcdSetBackLight+0x48>)
 8010666:	781b      	ldrb	r3, [r3, #0]
 8010668:	79fa      	ldrb	r2, [r7, #7]
 801066a:	429a      	cmp	r2, r3
 801066c:	d002      	beq.n	8010674 <lcdSetBackLight+0x24>
  {
    backlight_value = value;
 801066e:	4a0a      	ldr	r2, [pc, #40]	; (8010698 <lcdSetBackLight+0x48>)
 8010670:	79fb      	ldrb	r3, [r7, #7]
 8010672:	7013      	strb	r3, [r2, #0]
  }

  if (backlight_value > 0)
 8010674:	4b08      	ldr	r3, [pc, #32]	; (8010698 <lcdSetBackLight+0x48>)
 8010676:	781b      	ldrb	r3, [r3, #0]
 8010678:	2b00      	cmp	r3, #0
 801067a:	d004      	beq.n	8010686 <lcdSetBackLight+0x36>
  {
    gpioPinWrite(GPIO_LCD_BL, GPIO_ON);
 801067c:	2101      	movs	r1, #1
 801067e:	2001      	movs	r0, #1
 8010680:	f7fd fff8 	bl	800e674 <gpioPinWrite>
  }
  else
  {
    gpioPinWrite(GPIO_LCD_BL, GPIO_OFF);
  }
}
 8010684:	e003      	b.n	801068e <lcdSetBackLight+0x3e>
    gpioPinWrite(GPIO_LCD_BL, GPIO_OFF);
 8010686:	2100      	movs	r1, #0
 8010688:	2001      	movs	r0, #1
 801068a:	f7fd fff3 	bl	800e674 <gpioPinWrite>
}
 801068e:	bf00      	nop
 8010690:	3708      	adds	r7, #8
 8010692:	46bd      	mov	sp, r7
 8010694:	bd80      	pop	{r7, pc}
 8010696:	bf00      	nop
 8010698:	20000308 	.word	0x20000308

0801069c <lcdClearBuffer>:
  lcdUpdateDraw();
}


LCD_OPT_DEF void lcdClearBuffer(uint32_t rgb_code)
{
 801069c:	b510      	push	{r4, lr}
 801069e:	4604      	mov	r4, r0
  uint16_t *p_buf = lcdGetFrameBuffer();
 80106a0:	f000 f876 	bl	8010790 <lcdGetFrameBuffer>
 80106a4:	f500 411f 	add.w	r1, r0, #40704	; 0x9f00

  for (int i=0; i<LCD_WIDTH * LCD_HEIGHT; i++)
  {
    p_buf[i] = rgb_code;
 80106a8:	b2a2      	uxth	r2, r4
 80106aa:	1e83      	subs	r3, r0, #2
 80106ac:	31fe      	adds	r1, #254	; 0xfe
 80106ae:	f823 2f02 	strh.w	r2, [r3, #2]!
  for (int i=0; i<LCD_WIDTH * LCD_HEIGHT; i++)
 80106b2:	428b      	cmp	r3, r1
 80106b4:	d1fb      	bne.n	80106ae <lcdClearBuffer+0x12>
  }
}
 80106b6:	bd10      	pop	{r4, pc}

080106b8 <lcdDrawAvailable>:


bool lcdDrawAvailable(void)
{
 80106b8:	b480      	push	{r7}
 80106ba:	af00      	add	r7, sp, #0
  return !lcd_request_draw;
 80106bc:	4b08      	ldr	r3, [pc, #32]	; (80106e0 <lcdDrawAvailable+0x28>)
 80106be:	781b      	ldrb	r3, [r3, #0]
 80106c0:	2b00      	cmp	r3, #0
 80106c2:	bf14      	ite	ne
 80106c4:	2301      	movne	r3, #1
 80106c6:	2300      	moveq	r3, #0
 80106c8:	b2db      	uxtb	r3, r3
 80106ca:	f083 0301 	eor.w	r3, r3, #1
 80106ce:	b2db      	uxtb	r3, r3
 80106d0:	f003 0301 	and.w	r3, r3, #1
 80106d4:	b2db      	uxtb	r3, r3
}
 80106d6:	4618      	mov	r0, r3
 80106d8:	46bd      	mov	sp, r7
 80106da:	bc80      	pop	{r7}
 80106dc:	4770      	bx	lr
 80106de:	bf00      	nop
 80106e0:	20004732 	.word	0x20004732

080106e4 <lcdRequestDraw>:


bool lcdRequestDraw(void)
{
 80106e4:	b598      	push	{r3, r4, r7, lr}
 80106e6:	af00      	add	r7, sp, #0
  if (lcd_request_draw == true)
 80106e8:	4b11      	ldr	r3, [pc, #68]	; (8010730 <lcdRequestDraw+0x4c>)
 80106ea:	781b      	ldrb	r3, [r3, #0]
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	d001      	beq.n	80106f4 <lcdRequestDraw+0x10>
  {
    return false;
 80106f0:	2300      	movs	r3, #0
 80106f2:	e01a      	b.n	801072a <lcdRequestDraw+0x46>
  }

  lcd.setWindow(0, 0, LCD_WIDTH-1, LCD_HEIGHT-1);
 80106f4:	4b0f      	ldr	r3, [pc, #60]	; (8010734 <lcdRequestDraw+0x50>)
 80106f6:	689c      	ldr	r4, [r3, #8]
 80106f8:	239f      	movs	r3, #159	; 0x9f
 80106fa:	227f      	movs	r2, #127	; 0x7f
 80106fc:	2100      	movs	r1, #0
 80106fe:	2000      	movs	r0, #0
 8010700:	47a0      	blx	r4

  lcd_request_draw = true;
 8010702:	4b0b      	ldr	r3, [pc, #44]	; (8010730 <lcdRequestDraw+0x4c>)
 8010704:	2201      	movs	r2, #1
 8010706:	701a      	strb	r2, [r3, #0]
  lcd.sendBuffer((uint16_t *)frame_buffer[frame_index], LCD_WIDTH * LCD_HEIGHT, 0);
 8010708:	4b0a      	ldr	r3, [pc, #40]	; (8010734 <lcdRequestDraw+0x50>)
 801070a:	699c      	ldr	r4, [r3, #24]
 801070c:	4b0a      	ldr	r3, [pc, #40]	; (8010738 <lcdRequestDraw+0x54>)
 801070e:	781b      	ldrb	r3, [r3, #0]
 8010710:	461a      	mov	r2, r3
 8010712:	4613      	mov	r3, r2
 8010714:	009b      	lsls	r3, r3, #2
 8010716:	4413      	add	r3, r2
 8010718:	035b      	lsls	r3, r3, #13
 801071a:	4a08      	ldr	r2, [pc, #32]	; (801073c <lcdRequestDraw+0x58>)
 801071c:	4413      	add	r3, r2
 801071e:	2200      	movs	r2, #0
 8010720:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 8010724:	4618      	mov	r0, r3
 8010726:	47a0      	blx	r4

  return true;
 8010728:	2301      	movs	r3, #1
}
 801072a:	4618      	mov	r0, r3
 801072c:	bd98      	pop	{r3, r4, r7, pc}
 801072e:	bf00      	nop
 8010730:	20004732 	.word	0x20004732
 8010734:	20004714 	.word	0x20004714
 8010738:	20004731 	.word	0x20004731
 801073c:	20004780 	.word	0x20004780

08010740 <lcdUpdateDraw>:


void lcdUpdateDraw(void)
{
 8010740:	b580      	push	{r7, lr}
 8010742:	af00      	add	r7, sp, #0
  lcdRequestDraw();
 8010744:	f7ff ffce 	bl	80106e4 <lcdRequestDraw>
  while(lcdDrawAvailable() != true)
 8010748:	e002      	b.n	8010750 <lcdUpdateDraw+0x10>
  {
    delay(1);
 801074a:	2001      	movs	r0, #1
 801074c:	f7fe f9e7 	bl	800eb1e <delay>
  while(lcdDrawAvailable() != true)
 8010750:	f7ff ffb2 	bl	80106b8 <lcdDrawAvailable>
 8010754:	4603      	mov	r3, r0
 8010756:	f083 0301 	eor.w	r3, r3, #1
 801075a:	b2db      	uxtb	r3, r3
 801075c:	2b00      	cmp	r3, #0
 801075e:	d1f4      	bne.n	801074a <lcdUpdateDraw+0xa>
  }
}
 8010760:	bf00      	nop
 8010762:	bf00      	nop
 8010764:	bd80      	pop	{r7, pc}
 8010766:	bf00      	nop

08010768 <lcdGetFps>:
  lcdSetBackLight(lcdGetBackLight());
}


uint32_t lcdGetFps(void)
{
 8010768:	b480      	push	{r7}
 801076a:	af00      	add	r7, sp, #0
  return fps_count;
 801076c:	4b02      	ldr	r3, [pc, #8]	; (8010778 <lcdGetFps+0x10>)
 801076e:	681b      	ldr	r3, [r3, #0]
}
 8010770:	4618      	mov	r0, r3
 8010772:	46bd      	mov	sp, r7
 8010774:	bc80      	pop	{r7}
 8010776:	4770      	bx	lr
 8010778:	2000473c 	.word	0x2000473c

0801077c <lcdGetFpsTime>:


uint32_t lcdGetFpsTime(void)
{
 801077c:	b480      	push	{r7}
 801077e:	af00      	add	r7, sp, #0
  return fps_time;
 8010780:	4b02      	ldr	r3, [pc, #8]	; (801078c <lcdGetFpsTime+0x10>)
 8010782:	681b      	ldr	r3, [r3, #0]
}
 8010784:	4618      	mov	r0, r3
 8010786:	46bd      	mov	sp, r7
 8010788:	bc80      	pop	{r7}
 801078a:	4770      	bx	lr
 801078c:	20004738 	.word	0x20004738

08010790 <lcdGetFrameBuffer>:
  return LCD_HEIGHT;
}


uint16_t *lcdGetFrameBuffer(void)
{
 8010790:	b480      	push	{r7}
 8010792:	af00      	add	r7, sp, #0
  return (uint16_t *)p_draw_frame_buf;
 8010794:	4b02      	ldr	r3, [pc, #8]	; (80107a0 <lcdGetFrameBuffer+0x10>)
 8010796:	681b      	ldr	r3, [r3, #0]
}
 8010798:	4618      	mov	r0, r3
 801079a:	46bd      	mov	sp, r7
 801079c:	bc80      	pop	{r7}
 801079e:	4770      	bx	lr
 80107a0:	20004740 	.word	0x20004740

080107a4 <lcdDrawPixel>:
}


LCD_OPT_DEF void lcdDrawPixel(uint16_t x_pos, uint16_t y_pos, uint32_t rgb_code)
{
  p_draw_frame_buf[y_pos * LCD_WIDTH + x_pos] = rgb_code;
 80107a4:	4b03      	ldr	r3, [pc, #12]	; (80107b4 <lcdDrawPixel+0x10>)
 80107a6:	eb00 10c1 	add.w	r0, r0, r1, lsl #7
 80107aa:	681b      	ldr	r3, [r3, #0]
 80107ac:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
}
 80107b0:	4770      	bx	lr
 80107b2:	bf00      	nop
 80107b4:	20004740 	.word	0x20004740

080107b8 <lcdDrawLine>:


void lcdDrawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 80107b8:	b590      	push	{r4, r7, lr}
 80107ba:	b089      	sub	sp, #36	; 0x24
 80107bc:	af00      	add	r7, sp, #0
 80107be:	4604      	mov	r4, r0
 80107c0:	4608      	mov	r0, r1
 80107c2:	4611      	mov	r1, r2
 80107c4:	461a      	mov	r2, r3
 80107c6:	4623      	mov	r3, r4
 80107c8:	80fb      	strh	r3, [r7, #6]
 80107ca:	4603      	mov	r3, r0
 80107cc:	80bb      	strh	r3, [r7, #4]
 80107ce:	460b      	mov	r3, r1
 80107d0:	807b      	strh	r3, [r7, #2]
 80107d2:	4613      	mov	r3, r2
 80107d4:	803b      	strh	r3, [r7, #0]
  int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 80107d6:	f9b7 2000 	ldrsh.w	r2, [r7]
 80107da:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80107de:	1ad3      	subs	r3, r2, r3
 80107e0:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80107e4:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80107e8:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 80107ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80107f0:	1acb      	subs	r3, r1, r3
 80107f2:	2b00      	cmp	r3, #0
 80107f4:	bfb8      	it	lt
 80107f6:	425b      	neglt	r3, r3
 80107f8:	429a      	cmp	r2, r3
 80107fa:	bfcc      	ite	gt
 80107fc:	2301      	movgt	r3, #1
 80107fe:	2300      	movle	r3, #0
 8010800:	b2db      	uxtb	r3, r3
 8010802:	837b      	strh	r3, [r7, #26]

  if (x0 < 0) x0 = 0;
 8010804:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8010808:	2b00      	cmp	r3, #0
 801080a:	da01      	bge.n	8010810 <lcdDrawLine+0x58>
 801080c:	2300      	movs	r3, #0
 801080e:	80fb      	strh	r3, [r7, #6]
  if (y0 < 0) y0 = 0;
 8010810:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8010814:	2b00      	cmp	r3, #0
 8010816:	da01      	bge.n	801081c <lcdDrawLine+0x64>
 8010818:	2300      	movs	r3, #0
 801081a:	80bb      	strh	r3, [r7, #4]
  if (x1 < 0) x1 = 0;
 801081c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010820:	2b00      	cmp	r3, #0
 8010822:	da01      	bge.n	8010828 <lcdDrawLine+0x70>
 8010824:	2300      	movs	r3, #0
 8010826:	807b      	strh	r3, [r7, #2]
  if (y1 < 0) y1 = 0;
 8010828:	f9b7 3000 	ldrsh.w	r3, [r7]
 801082c:	2b00      	cmp	r3, #0
 801082e:	da01      	bge.n	8010834 <lcdDrawLine+0x7c>
 8010830:	2300      	movs	r3, #0
 8010832:	803b      	strh	r3, [r7, #0]


  if (steep)
 8010834:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8010838:	2b00      	cmp	r3, #0
 801083a:	d00b      	beq.n	8010854 <lcdDrawLine+0x9c>
  {
    _swap_int16_t(x0, y0);
 801083c:	88fb      	ldrh	r3, [r7, #6]
 801083e:	833b      	strh	r3, [r7, #24]
 8010840:	88bb      	ldrh	r3, [r7, #4]
 8010842:	80fb      	strh	r3, [r7, #6]
 8010844:	8b3b      	ldrh	r3, [r7, #24]
 8010846:	80bb      	strh	r3, [r7, #4]
    _swap_int16_t(x1, y1);
 8010848:	887b      	ldrh	r3, [r7, #2]
 801084a:	82fb      	strh	r3, [r7, #22]
 801084c:	883b      	ldrh	r3, [r7, #0]
 801084e:	807b      	strh	r3, [r7, #2]
 8010850:	8afb      	ldrh	r3, [r7, #22]
 8010852:	803b      	strh	r3, [r7, #0]
  }

  if (x0 > x1)
 8010854:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8010858:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801085c:	429a      	cmp	r2, r3
 801085e:	dd0b      	ble.n	8010878 <lcdDrawLine+0xc0>
  {
    _swap_int16_t(x0, x1);
 8010860:	88fb      	ldrh	r3, [r7, #6]
 8010862:	82bb      	strh	r3, [r7, #20]
 8010864:	887b      	ldrh	r3, [r7, #2]
 8010866:	80fb      	strh	r3, [r7, #6]
 8010868:	8abb      	ldrh	r3, [r7, #20]
 801086a:	807b      	strh	r3, [r7, #2]
    _swap_int16_t(y0, y1);
 801086c:	88bb      	ldrh	r3, [r7, #4]
 801086e:	827b      	strh	r3, [r7, #18]
 8010870:	883b      	ldrh	r3, [r7, #0]
 8010872:	80bb      	strh	r3, [r7, #4]
 8010874:	8a7b      	ldrh	r3, [r7, #18]
 8010876:	803b      	strh	r3, [r7, #0]
  }

  int16_t dx, dy;
  dx = x1 - x0;
 8010878:	887a      	ldrh	r2, [r7, #2]
 801087a:	88fb      	ldrh	r3, [r7, #6]
 801087c:	1ad3      	subs	r3, r2, r3
 801087e:	b29b      	uxth	r3, r3
 8010880:	823b      	strh	r3, [r7, #16]
  dy = abs(y1 - y0);
 8010882:	f9b7 2000 	ldrsh.w	r2, [r7]
 8010886:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 801088a:	1ad3      	subs	r3, r2, r3
 801088c:	2b00      	cmp	r3, #0
 801088e:	bfb8      	it	lt
 8010890:	425b      	neglt	r3, r3
 8010892:	81fb      	strh	r3, [r7, #14]

  int16_t err = dx / 2;
 8010894:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8010898:	0fda      	lsrs	r2, r3, #31
 801089a:	4413      	add	r3, r2
 801089c:	105b      	asrs	r3, r3, #1
 801089e:	83fb      	strh	r3, [r7, #30]
  int16_t ystep;

  if (y0 < y1)
 80108a0:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80108a4:	f9b7 3000 	ldrsh.w	r3, [r7]
 80108a8:	429a      	cmp	r2, r3
 80108aa:	da02      	bge.n	80108b2 <lcdDrawLine+0xfa>
  {
    ystep = 1;
 80108ac:	2301      	movs	r3, #1
 80108ae:	83bb      	strh	r3, [r7, #28]
 80108b0:	e02d      	b.n	801090e <lcdDrawLine+0x156>
  } else {
    ystep = -1;
 80108b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80108b6:	83bb      	strh	r3, [r7, #28]
  }

  for (; x0<=x1; x0++)
 80108b8:	e029      	b.n	801090e <lcdDrawLine+0x156>
  {
    if (steep)
 80108ba:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80108be:	2b00      	cmp	r3, #0
 80108c0:	d006      	beq.n	80108d0 <lcdDrawLine+0x118>
    {
      lcdDrawPixel(y0, x0, color);
 80108c2:	88bb      	ldrh	r3, [r7, #4]
 80108c4:	88f9      	ldrh	r1, [r7, #6]
 80108c6:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 80108c8:	4618      	mov	r0, r3
 80108ca:	f7ff ff6b 	bl	80107a4 <lcdDrawPixel>
 80108ce:	e005      	b.n	80108dc <lcdDrawLine+0x124>
    } else
    {
      lcdDrawPixel(x0, y0, color);
 80108d0:	88fb      	ldrh	r3, [r7, #6]
 80108d2:	88b9      	ldrh	r1, [r7, #4]
 80108d4:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 80108d6:	4618      	mov	r0, r3
 80108d8:	f7ff ff64 	bl	80107a4 <lcdDrawPixel>
    }
    err -= dy;
 80108dc:	8bfa      	ldrh	r2, [r7, #30]
 80108de:	89fb      	ldrh	r3, [r7, #14]
 80108e0:	1ad3      	subs	r3, r2, r3
 80108e2:	b29b      	uxth	r3, r3
 80108e4:	83fb      	strh	r3, [r7, #30]
    if (err < 0)
 80108e6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80108ea:	2b00      	cmp	r3, #0
 80108ec:	da09      	bge.n	8010902 <lcdDrawLine+0x14a>
    {
      y0 += ystep;
 80108ee:	88ba      	ldrh	r2, [r7, #4]
 80108f0:	8bbb      	ldrh	r3, [r7, #28]
 80108f2:	4413      	add	r3, r2
 80108f4:	b29b      	uxth	r3, r3
 80108f6:	80bb      	strh	r3, [r7, #4]
      err += dx;
 80108f8:	8bfa      	ldrh	r2, [r7, #30]
 80108fa:	8a3b      	ldrh	r3, [r7, #16]
 80108fc:	4413      	add	r3, r2
 80108fe:	b29b      	uxth	r3, r3
 8010900:	83fb      	strh	r3, [r7, #30]
  for (; x0<=x1; x0++)
 8010902:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8010906:	b29b      	uxth	r3, r3
 8010908:	3301      	adds	r3, #1
 801090a:	b29b      	uxth	r3, r3
 801090c:	80fb      	strh	r3, [r7, #6]
 801090e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8010912:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010916:	429a      	cmp	r2, r3
 8010918:	ddcf      	ble.n	80108ba <lcdDrawLine+0x102>
    }
  }
}
 801091a:	bf00      	nop
 801091c:	bf00      	nop
 801091e:	3724      	adds	r7, #36	; 0x24
 8010920:	46bd      	mov	sp, r7
 8010922:	bd90      	pop	{r4, r7, pc}

08010924 <lcdDrawVLine>:
  }
}


void lcdDrawVLine(int16_t x, int16_t y, int16_t h, uint16_t color)
{
 8010924:	b590      	push	{r4, r7, lr}
 8010926:	b085      	sub	sp, #20
 8010928:	af02      	add	r7, sp, #8
 801092a:	4604      	mov	r4, r0
 801092c:	4608      	mov	r0, r1
 801092e:	4611      	mov	r1, r2
 8010930:	461a      	mov	r2, r3
 8010932:	4623      	mov	r3, r4
 8010934:	80fb      	strh	r3, [r7, #6]
 8010936:	4603      	mov	r3, r0
 8010938:	80bb      	strh	r3, [r7, #4]
 801093a:	460b      	mov	r3, r1
 801093c:	807b      	strh	r3, [r7, #2]
 801093e:	4613      	mov	r3, r2
 8010940:	803b      	strh	r3, [r7, #0]
  lcdDrawLine(x, y, x, y+h-1, color);
 8010942:	88ba      	ldrh	r2, [r7, #4]
 8010944:	887b      	ldrh	r3, [r7, #2]
 8010946:	4413      	add	r3, r2
 8010948:	b29b      	uxth	r3, r3
 801094a:	3b01      	subs	r3, #1
 801094c:	b29b      	uxth	r3, r3
 801094e:	b21c      	sxth	r4, r3
 8010950:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8010954:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8010958:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 801095c:	883b      	ldrh	r3, [r7, #0]
 801095e:	9300      	str	r3, [sp, #0]
 8010960:	4623      	mov	r3, r4
 8010962:	f7ff ff29 	bl	80107b8 <lcdDrawLine>
}
 8010966:	bf00      	nop
 8010968:	370c      	adds	r7, #12
 801096a:	46bd      	mov	sp, r7
 801096c:	bd90      	pop	{r4, r7, pc}
 801096e:	bf00      	nop

08010970 <lcdDrawFillRect>:
  lcdDrawVLine(x+w-1, y, h, color);
}


void lcdDrawFillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8010970:	b590      	push	{r4, r7, lr}
 8010972:	b085      	sub	sp, #20
 8010974:	af00      	add	r7, sp, #0
 8010976:	4604      	mov	r4, r0
 8010978:	4608      	mov	r0, r1
 801097a:	4611      	mov	r1, r2
 801097c:	461a      	mov	r2, r3
 801097e:	4623      	mov	r3, r4
 8010980:	80fb      	strh	r3, [r7, #6]
 8010982:	4603      	mov	r3, r0
 8010984:	80bb      	strh	r3, [r7, #4]
 8010986:	460b      	mov	r3, r1
 8010988:	807b      	strh	r3, [r7, #2]
 801098a:	4613      	mov	r3, r2
 801098c:	803b      	strh	r3, [r7, #0]
  for (int16_t i=x; i<x+w; i++)
 801098e:	88fb      	ldrh	r3, [r7, #6]
 8010990:	81fb      	strh	r3, [r7, #14]
 8010992:	e00e      	b.n	80109b2 <lcdDrawFillRect+0x42>
  {
    lcdDrawVLine(i, y, h, color);
 8010994:	8c3b      	ldrh	r3, [r7, #32]
 8010996:	f9b7 2000 	ldrsh.w	r2, [r7]
 801099a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 801099e:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 80109a2:	f7ff ffbf 	bl	8010924 <lcdDrawVLine>
  for (int16_t i=x; i<x+w; i++)
 80109a6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80109aa:	b29b      	uxth	r3, r3
 80109ac:	3301      	adds	r3, #1
 80109ae:	b29b      	uxth	r3, r3
 80109b0:	81fb      	strh	r3, [r7, #14]
 80109b2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80109b6:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80109ba:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80109be:	440b      	add	r3, r1
 80109c0:	429a      	cmp	r2, r3
 80109c2:	dbe7      	blt.n	8010994 <lcdDrawFillRect+0x24>
  }
}
 80109c4:	bf00      	nop
 80109c6:	bf00      	nop
 80109c8:	3714      	adds	r7, #20
 80109ca:	46bd      	mov	sp, r7
 80109cc:	bd90      	pop	{r4, r7, pc}
 80109ce:	bf00      	nop

080109d0 <lcdPrintf>:
  }
}


void lcdPrintf(int x, int y, uint16_t color, const char *fmt, ...)
{
 80109d0:	b408      	push	{r3}
 80109d2:	b580      	push	{r7, lr}
 80109d4:	b0d5      	sub	sp, #340	; 0x154
 80109d6:	af00      	add	r7, sp, #0
 80109d8:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80109dc:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80109e0:	6018      	str	r0, [r3, #0]
 80109e2:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80109e6:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80109ea:	6019      	str	r1, [r3, #0]
 80109ec:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80109f0:	f5a3 73a5 	sub.w	r3, r3, #330	; 0x14a
 80109f4:	801a      	strh	r2, [r3, #0]
  va_list arg;
  va_start (arg, fmt);
 80109f6:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 80109fa:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  int32_t len;
  char print_buffer[256];
  int Size_Char;
  int i, x_Pre = x;
 80109fe:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8010a02:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8010a06:	681b      	ldr	r3, [r3, #0]
 8010a08:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
  han_font_t FontBuf;
  uint8_t font_width;


  len = vsnprintf(print_buffer, 255, fmt, arg);
 8010a0c:	f107 0038 	add.w	r0, r7, #56	; 0x38
 8010a10:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8010a14:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 8010a18:	21ff      	movs	r1, #255	; 0xff
 8010a1a:	f002 fbbf 	bl	801319c <vsniprintf>
 8010a1e:	f8c7 0140 	str.w	r0, [r7, #320]	; 0x140
  va_end (arg);

  for( i=0; i<len; i+=Size_Char )
 8010a22:	2300      	movs	r3, #0
 8010a24:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8010a28:	e06f      	b.n	8010b0a <lcdPrintf+0x13a>
  {
    hanFontLoad( &print_buffer[i], &FontBuf );
 8010a2a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8010a2e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8010a32:	4413      	add	r3, r2
 8010a34:	f107 0210 	add.w	r2, r7, #16
 8010a38:	4611      	mov	r1, r2
 8010a3a:	4618      	mov	r0, r3
 8010a3c:	f7ff fa1c 	bl	800fe78 <hanFontLoad>

    disHanFont( x, y, &FontBuf, color);
 8010a40:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8010a44:	f5a3 73a5 	sub.w	r3, r3, #330	; 0x14a
 8010a48:	881b      	ldrh	r3, [r3, #0]
 8010a4a:	f107 0210 	add.w	r2, r7, #16
 8010a4e:	f507 71a8 	add.w	r1, r7, #336	; 0x150
 8010a52:	f5a1 71a4 	sub.w	r1, r1, #328	; 0x148
 8010a56:	f507 70a8 	add.w	r0, r7, #336	; 0x150
 8010a5a:	f5a0 70a2 	sub.w	r0, r0, #324	; 0x144
 8010a5e:	6809      	ldr	r1, [r1, #0]
 8010a60:	6800      	ldr	r0, [r0, #0]
 8010a62:	f000 f863 	bl	8010b2c <disHanFont>

    Size_Char = FontBuf.Size_Char;
 8010a66:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8010a6a:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8010a6e:	885b      	ldrh	r3, [r3, #2]
 8010a70:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
    if (Size_Char >= 2)
 8010a74:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8010a78:	2b01      	cmp	r3, #1
 8010a7a:	dd0e      	ble.n	8010a9a <lcdPrintf+0xca>
    {
      font_width = 16;
 8010a7c:	2310      	movs	r3, #16
 8010a7e:	f887 314b 	strb.w	r3, [r7, #331]	; 0x14b
      x += 2*8;
 8010a82:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8010a86:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8010a8a:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8010a8e:	f5a2 72a2 	sub.w	r2, r2, #324	; 0x144
 8010a92:	6812      	ldr	r2, [r2, #0]
 8010a94:	3210      	adds	r2, #16
 8010a96:	601a      	str	r2, [r3, #0]
 8010a98:	e00d      	b.n	8010ab6 <lcdPrintf+0xe6>
    }
    else
    {
      font_width = 8;
 8010a9a:	2308      	movs	r3, #8
 8010a9c:	f887 314b 	strb.w	r3, [r7, #331]	; 0x14b
      x += 1*8;
 8010aa0:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8010aa4:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8010aa8:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8010aac:	f5a2 72a2 	sub.w	r2, r2, #324	; 0x144
 8010ab0:	6812      	ldr	r2, [r2, #0]
 8010ab2:	3208      	adds	r2, #8
 8010ab4:	601a      	str	r2, [r3, #0]
    }

    if ((x+font_width) > LCD_WIDTH)
 8010ab6:	f897 214b 	ldrb.w	r2, [r7, #331]	; 0x14b
 8010aba:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8010abe:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8010ac2:	681b      	ldr	r3, [r3, #0]
 8010ac4:	4413      	add	r3, r2
 8010ac6:	2b80      	cmp	r3, #128	; 0x80
 8010ac8:	dd11      	ble.n	8010aee <lcdPrintf+0x11e>
    {
      x  = x_Pre;
 8010aca:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8010ace:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8010ad2:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8010ad6:	601a      	str	r2, [r3, #0]
      y += 16;
 8010ad8:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8010adc:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8010ae0:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8010ae4:	f5a2 72a4 	sub.w	r2, r2, #328	; 0x148
 8010ae8:	6812      	ldr	r2, [r2, #0]
 8010aea:	3210      	adds	r2, #16
 8010aec:	601a      	str	r2, [r3, #0]
    }

    if( FontBuf.Code_Type == PHAN_END_CODE ) break;
 8010aee:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8010af2:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8010af6:	889b      	ldrh	r3, [r3, #4]
 8010af8:	2b04      	cmp	r3, #4
 8010afa:	d00d      	beq.n	8010b18 <lcdPrintf+0x148>
  for( i=0; i<len; i+=Size_Char )
 8010afc:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8010b00:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8010b04:	4413      	add	r3, r2
 8010b06:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8010b0a:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8010b0e:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8010b12:	429a      	cmp	r2, r3
 8010b14:	db89      	blt.n	8010a2a <lcdPrintf+0x5a>
  }
}
 8010b16:	e000      	b.n	8010b1a <lcdPrintf+0x14a>
    if( FontBuf.Code_Type == PHAN_END_CODE ) break;
 8010b18:	bf00      	nop
}
 8010b1a:	bf00      	nop
 8010b1c:	f507 77aa 	add.w	r7, r7, #340	; 0x154
 8010b20:	46bd      	mov	sp, r7
 8010b22:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8010b26:	b001      	add	sp, #4
 8010b28:	4770      	bx	lr
 8010b2a:	bf00      	nop

08010b2c <disHanFont>:
  return str_len;
}


void disHanFont(int x, int y, han_font_t *FontPtr, uint16_t textcolor)
{
 8010b2c:	b580      	push	{r7, lr}
 8010b2e:	b088      	sub	sp, #32
 8010b30:	af00      	add	r7, sp, #0
 8010b32:	60f8      	str	r0, [r7, #12]
 8010b34:	60b9      	str	r1, [r7, #8]
 8010b36:	607a      	str	r2, [r7, #4]
 8010b38:	807b      	strh	r3, [r7, #2]
  uint16_t    i, j, Loop;
  uint16_t  FontSize = FontPtr->Size_Char;
 8010b3a:	687b      	ldr	r3, [r7, #4]
 8010b3c:	885b      	ldrh	r3, [r3, #2]
 8010b3e:	833b      	strh	r3, [r7, #24]
  uint16_t index_x;

  if (FontSize > 2)
 8010b40:	8b3b      	ldrh	r3, [r7, #24]
 8010b42:	2b02      	cmp	r3, #2
 8010b44:	d901      	bls.n	8010b4a <disHanFont+0x1e>
  {
    FontSize = 2;
 8010b46:	2302      	movs	r3, #2
 8010b48:	833b      	strh	r3, [r7, #24]
  }

  for ( i = 0 ; i < 16 ; i++ )        // 16 Lines per Font/Char
 8010b4a:	2300      	movs	r3, #0
 8010b4c:	83fb      	strh	r3, [r7, #30]
 8010b4e:	e03a      	b.n	8010bc6 <disHanFont+0x9a>
  {
    index_x = 0;
 8010b50:	2300      	movs	r3, #0
 8010b52:	82fb      	strh	r3, [r7, #22]
    for ( j = 0 ; j < FontSize ; j++ )      // 16 x 16 (2 Bytes)
 8010b54:	2300      	movs	r3, #0
 8010b56:	83bb      	strh	r3, [r7, #28]
 8010b58:	e02e      	b.n	8010bb8 <disHanFont+0x8c>
    {
      uint8_t font_data;

      font_data = FontPtr->FontBuffer[i*FontSize +j];
 8010b5a:	8bfb      	ldrh	r3, [r7, #30]
 8010b5c:	8b3a      	ldrh	r2, [r7, #24]
 8010b5e:	fb03 f202 	mul.w	r2, r3, r2
 8010b62:	8bbb      	ldrh	r3, [r7, #28]
 8010b64:	4413      	add	r3, r2
 8010b66:	687a      	ldr	r2, [r7, #4]
 8010b68:	4413      	add	r3, r2
 8010b6a:	799b      	ldrb	r3, [r3, #6]
 8010b6c:	757b      	strb	r3, [r7, #21]

      for( Loop=0; Loop<8; Loop++ )
 8010b6e:	2300      	movs	r3, #0
 8010b70:	837b      	strh	r3, [r7, #26]
 8010b72:	e01b      	b.n	8010bac <disHanFont+0x80>
      {
        if( (font_data<<Loop) & (0x80))
 8010b74:	7d7a      	ldrb	r2, [r7, #21]
 8010b76:	8b7b      	ldrh	r3, [r7, #26]
 8010b78:	fa02 f303 	lsl.w	r3, r2, r3
 8010b7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010b80:	2b00      	cmp	r3, #0
 8010b82:	d00d      	beq.n	8010ba0 <disHanFont+0x74>
        {
          lcdDrawPixel(x + index_x, y + i, textcolor);
 8010b84:	68fb      	ldr	r3, [r7, #12]
 8010b86:	b29a      	uxth	r2, r3
 8010b88:	8afb      	ldrh	r3, [r7, #22]
 8010b8a:	4413      	add	r3, r2
 8010b8c:	b298      	uxth	r0, r3
 8010b8e:	68bb      	ldr	r3, [r7, #8]
 8010b90:	b29a      	uxth	r2, r3
 8010b92:	8bfb      	ldrh	r3, [r7, #30]
 8010b94:	4413      	add	r3, r2
 8010b96:	b29b      	uxth	r3, r3
 8010b98:	887a      	ldrh	r2, [r7, #2]
 8010b9a:	4619      	mov	r1, r3
 8010b9c:	f7ff fe02 	bl	80107a4 <lcdDrawPixel>
        }
        index_x++;
 8010ba0:	8afb      	ldrh	r3, [r7, #22]
 8010ba2:	3301      	adds	r3, #1
 8010ba4:	82fb      	strh	r3, [r7, #22]
      for( Loop=0; Loop<8; Loop++ )
 8010ba6:	8b7b      	ldrh	r3, [r7, #26]
 8010ba8:	3301      	adds	r3, #1
 8010baa:	837b      	strh	r3, [r7, #26]
 8010bac:	8b7b      	ldrh	r3, [r7, #26]
 8010bae:	2b07      	cmp	r3, #7
 8010bb0:	d9e0      	bls.n	8010b74 <disHanFont+0x48>
    for ( j = 0 ; j < FontSize ; j++ )      // 16 x 16 (2 Bytes)
 8010bb2:	8bbb      	ldrh	r3, [r7, #28]
 8010bb4:	3301      	adds	r3, #1
 8010bb6:	83bb      	strh	r3, [r7, #28]
 8010bb8:	8bba      	ldrh	r2, [r7, #28]
 8010bba:	8b3b      	ldrh	r3, [r7, #24]
 8010bbc:	429a      	cmp	r2, r3
 8010bbe:	d3cc      	bcc.n	8010b5a <disHanFont+0x2e>
  for ( i = 0 ; i < 16 ; i++ )        // 16 Lines per Font/Char
 8010bc0:	8bfb      	ldrh	r3, [r7, #30]
 8010bc2:	3301      	adds	r3, #1
 8010bc4:	83fb      	strh	r3, [r7, #30]
 8010bc6:	8bfb      	ldrh	r3, [r7, #30]
 8010bc8:	2b0f      	cmp	r3, #15
 8010bca:	d9c1      	bls.n	8010b50 <disHanFont+0x24>
      }
    }
  }
}
 8010bcc:	bf00      	nop
 8010bce:	bf00      	nop
 8010bd0:	3720      	adds	r7, #32
 8010bd2:	46bd      	mov	sp, r7
 8010bd4:	bd80      	pop	{r7, pc}
 8010bd6:	bf00      	nop

08010bd8 <lcdDrawChar>:
 * bColro : Background Color
 * bTransparent  : Background Transparent(0:bColor, 1:Transparent)
 * fontSpace : space between letters
 */
uint8_t lcdDrawChar(lcd_font_t *sfonts, uint16_t cX, uint16_t cY, unsigned char c, uint32_t txColor, uint32_t bgColor, bool bgTransparent) // skkim-lcd
{
 8010bd8:	b590      	push	{r4, r7, lr}
 8010bda:	b08b      	sub	sp, #44	; 0x2c
 8010bdc:	af00      	add	r7, sp, #0
 8010bde:	60f8      	str	r0, [r7, #12]
 8010be0:	4608      	mov	r0, r1
 8010be2:	4611      	mov	r1, r2
 8010be4:	461a      	mov	r2, r3
 8010be6:	4603      	mov	r3, r0
 8010be8:	817b      	strh	r3, [r7, #10]
 8010bea:	460b      	mov	r3, r1
 8010bec:	813b      	strh	r3, [r7, #8]
 8010bee:	4613      	mov	r3, r2
 8010bf0:	71fb      	strb	r3, [r7, #7]
  uint8_t fontWidth, fontHeight, fNum, fontBit, aLineArr_N, fsFront, fsRear, fontSpace;
  uint16_t x, y, pX, pY, n, x_width, fOffset, cnt;

  pX = cX;
 8010bf2:	897b      	ldrh	r3, [r7, #10]
 8010bf4:	843b      	strh	r3, [r7, #32]
  pY = cY;
 8010bf6:	893b      	ldrh	r3, [r7, #8]
 8010bf8:	83fb      	strh	r3, [r7, #30]

  fNum = c-32;
 8010bfa:	79fb      	ldrb	r3, [r7, #7]
 8010bfc:	3b20      	subs	r3, #32
 8010bfe:	75fb      	strb	r3, [r7, #23]

  fontBit = sfonts->fontBit;
 8010c00:	68fb      	ldr	r3, [r7, #12]
 8010c02:	7a5b      	ldrb	r3, [r3, #9]
 8010c04:	75bb      	strb	r3, [r7, #22]
  fontWidth = sfonts->fcInfo[fNum].fontWidth;
 8010c06:	68fb      	ldr	r3, [r7, #12]
 8010c08:	685a      	ldr	r2, [r3, #4]
 8010c0a:	7dfb      	ldrb	r3, [r7, #23]
 8010c0c:	009b      	lsls	r3, r3, #2
 8010c0e:	4413      	add	r3, r2
 8010c10:	781b      	ldrb	r3, [r3, #0]
 8010c12:	757b      	strb	r3, [r7, #21]
  fontHeight = sfonts->fcInfo[fNum].fontHeight;
 8010c14:	68fb      	ldr	r3, [r7, #12]
 8010c16:	685a      	ldr	r2, [r3, #4]
 8010c18:	7dfb      	ldrb	r3, [r7, #23]
 8010c1a:	009b      	lsls	r3, r3, #2
 8010c1c:	4413      	add	r3, r2
 8010c1e:	785b      	ldrb	r3, [r3, #1]
 8010c20:	753b      	strb	r3, [r7, #20]
  fOffset = sfonts->fcInfo[fNum].fontOffset;
 8010c22:	68fb      	ldr	r3, [r7, #12]
 8010c24:	685a      	ldr	r2, [r3, #4]
 8010c26:	7dfb      	ldrb	r3, [r7, #23]
 8010c28:	009b      	lsls	r3, r3, #2
 8010c2a:	4413      	add	r3, r2
 8010c2c:	885b      	ldrh	r3, [r3, #2]
 8010c2e:	827b      	strh	r3, [r7, #18]

  fontSpace = sfonts->fontSpace;
 8010c30:	68fb      	ldr	r3, [r7, #12]
 8010c32:	7a9b      	ldrb	r3, [r3, #10]
 8010c34:	747b      	strb	r3, [r7, #17]

  cnt = fOffset;
 8010c36:	8a7b      	ldrh	r3, [r7, #18]
 8010c38:	833b      	strh	r3, [r7, #24]

  aLineArr_N = ceil((float)fontWidth/fontBit);  // font 1 line   
 8010c3a:	7d7b      	ldrb	r3, [r7, #21]
 8010c3c:	4618      	mov	r0, r3
 8010c3e:	f7f0 f867 	bl	8000d10 <__aeabi_ui2f>
 8010c42:	4604      	mov	r4, r0
 8010c44:	7dbb      	ldrb	r3, [r7, #22]
 8010c46:	4618      	mov	r0, r3
 8010c48:	f7f0 f866 	bl	8000d18 <__aeabi_i2f>
 8010c4c:	4603      	mov	r3, r0
 8010c4e:	4619      	mov	r1, r3
 8010c50:	4620      	mov	r0, r4
 8010c52:	f7f0 f969 	bl	8000f28 <__aeabi_fdiv>
 8010c56:	4603      	mov	r3, r0
 8010c58:	4618      	mov	r0, r3
 8010c5a:	f7ef fc2b 	bl	80004b4 <__aeabi_f2d>
 8010c5e:	4602      	mov	r2, r0
 8010c60:	460b      	mov	r3, r1
 8010c62:	4610      	mov	r0, r2
 8010c64:	4619      	mov	r1, r3
 8010c66:	f004 fbef 	bl	8015448 <ceil>
 8010c6a:	4602      	mov	r2, r0
 8010c6c:	460b      	mov	r3, r1
 8010c6e:	4610      	mov	r0, r2
 8010c70:	4619      	mov	r1, r3
 8010c72:	f7ef ff27 	bl	8000ac4 <__aeabi_d2uiz>
 8010c76:	4603      	mov	r3, r0
 8010c78:	743b      	strb	r3, [r7, #16]

  if(fontSpace%2)
 8010c7a:	7c7b      	ldrb	r3, [r7, #17]
 8010c7c:	f003 0301 	and.w	r3, r3, #1
 8010c80:	b2db      	uxtb	r3, r3
 8010c82:	2b00      	cmp	r3, #0
 8010c84:	d009      	beq.n	8010c9a <lcdDrawChar+0xc2>
  {
    fsRear = fontSpace/2;
 8010c86:	7c7b      	ldrb	r3, [r7, #17]
 8010c88:	085b      	lsrs	r3, r3, #1
 8010c8a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    fsFront = fsRear+1;
 8010c8e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010c92:	3301      	adds	r3, #1
 8010c94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010c98:	e007      	b.n	8010caa <lcdDrawChar+0xd2>
  }
  else
  {
    fsFront = fontSpace/2;
 8010c9a:	7c7b      	ldrb	r3, [r7, #17]
 8010c9c:	085b      	lsrs	r3, r3, #1
 8010c9e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    fsRear = fsFront;
 8010ca2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010ca6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  }

  //front space
  for(y=0; y<fontHeight; y++)
 8010caa:	2300      	movs	r3, #0
 8010cac:	847b      	strh	r3, [r7, #34]	; 0x22
 8010cae:	e029      	b.n	8010d04 <lcdDrawChar+0x12c>
  {
    if(pY<LCD_HEIGHT)
 8010cb0:	8bfb      	ldrh	r3, [r7, #30]
 8010cb2:	2b9f      	cmp	r3, #159	; 0x9f
 8010cb4:	d823      	bhi.n	8010cfe <lcdDrawChar+0x126>
    {
      pX = cX;
 8010cb6:	897b      	ldrh	r3, [r7, #10]
 8010cb8:	843b      	strh	r3, [r7, #32]

      for(x=0; x<fsFront; x++)
 8010cba:	2300      	movs	r3, #0
 8010cbc:	84bb      	strh	r3, [r7, #36]	; 0x24
 8010cbe:	e015      	b.n	8010cec <lcdDrawChar+0x114>
      {
        if(pX<LCD_WIDTH)
 8010cc0:	8c3b      	ldrh	r3, [r7, #32]
 8010cc2:	2b7f      	cmp	r3, #127	; 0x7f
 8010cc4:	d80f      	bhi.n	8010ce6 <lcdDrawChar+0x10e>
        {
          if(!bgTransparent) lcdDrawPixel(pX, pY, bgColor);
 8010cc6:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8010cca:	f083 0301 	eor.w	r3, r3, #1
 8010cce:	b2db      	uxtb	r3, r3
 8010cd0:	2b00      	cmp	r3, #0
 8010cd2:	d005      	beq.n	8010ce0 <lcdDrawChar+0x108>
 8010cd4:	8bf9      	ldrh	r1, [r7, #30]
 8010cd6:	8c3b      	ldrh	r3, [r7, #32]
 8010cd8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8010cda:	4618      	mov	r0, r3
 8010cdc:	f7ff fd62 	bl	80107a4 <lcdDrawPixel>
          pX++;
 8010ce0:	8c3b      	ldrh	r3, [r7, #32]
 8010ce2:	3301      	adds	r3, #1
 8010ce4:	843b      	strh	r3, [r7, #32]
      for(x=0; x<fsFront; x++)
 8010ce6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010ce8:	3301      	adds	r3, #1
 8010cea:	84bb      	strh	r3, [r7, #36]	; 0x24
 8010cec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010cf0:	b29b      	uxth	r3, r3
 8010cf2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8010cf4:	429a      	cmp	r2, r3
 8010cf6:	d3e3      	bcc.n	8010cc0 <lcdDrawChar+0xe8>
        }
      }
      pY++;
 8010cf8:	8bfb      	ldrh	r3, [r7, #30]
 8010cfa:	3301      	adds	r3, #1
 8010cfc:	83fb      	strh	r3, [r7, #30]
  for(y=0; y<fontHeight; y++)
 8010cfe:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010d00:	3301      	adds	r3, #1
 8010d02:	847b      	strh	r3, [r7, #34]	; 0x22
 8010d04:	7d3b      	ldrb	r3, [r7, #20]
 8010d06:	b29b      	uxth	r3, r3
 8010d08:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8010d0a:	429a      	cmp	r2, r3
 8010d0c:	d3d0      	bcc.n	8010cb0 <lcdDrawChar+0xd8>
    }
  }

  pY = cY;
 8010d0e:	893b      	ldrh	r3, [r7, #8]
 8010d10:	83fb      	strh	r3, [r7, #30]

  //char
  for(y=0; y<fontHeight; y++)
 8010d12:	2300      	movs	r3, #0
 8010d14:	847b      	strh	r3, [r7, #34]	; 0x22
 8010d16:	e066      	b.n	8010de6 <lcdDrawChar+0x20e>
  {
    if(pY<LCD_HEIGHT)
 8010d18:	8bfb      	ldrh	r3, [r7, #30]
 8010d1a:	2b9f      	cmp	r3, #159	; 0x9f
 8010d1c:	d860      	bhi.n	8010de0 <lcdDrawChar+0x208>
    {
      pX = cX + fsFront;
 8010d1e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010d22:	b29a      	uxth	r2, r3
 8010d24:	897b      	ldrh	r3, [r7, #10]
 8010d26:	4413      	add	r3, r2
 8010d28:	843b      	strh	r3, [r7, #32]

      for(n=0; n<aLineArr_N; n++)
 8010d2a:	2300      	movs	r3, #0
 8010d2c:	83bb      	strh	r3, [r7, #28]
 8010d2e:	e04f      	b.n	8010dd0 <lcdDrawChar+0x1f8>
      {
        if(n < aLineArr_N-1)
 8010d30:	8bba      	ldrh	r2, [r7, #28]
 8010d32:	7c3b      	ldrb	r3, [r7, #16]
 8010d34:	3b01      	subs	r3, #1
 8010d36:	429a      	cmp	r2, r3
 8010d38:	da02      	bge.n	8010d40 <lcdDrawChar+0x168>
        {
          x_width = fontBit;
 8010d3a:	7dbb      	ldrb	r3, [r7, #22]
 8010d3c:	837b      	strh	r3, [r7, #26]
 8010d3e:	e00d      	b.n	8010d5c <lcdDrawChar+0x184>

        }
        else
        {
          x_width = (fontWidth % fontBit);
 8010d40:	7d7b      	ldrb	r3, [r7, #21]
 8010d42:	7dba      	ldrb	r2, [r7, #22]
 8010d44:	fbb3 f1f2 	udiv	r1, r3, r2
 8010d48:	fb01 f202 	mul.w	r2, r1, r2
 8010d4c:	1a9b      	subs	r3, r3, r2
 8010d4e:	b2db      	uxtb	r3, r3
 8010d50:	837b      	strh	r3, [r7, #26]
          if(x_width==0) x_width = fontBit;
 8010d52:	8b7b      	ldrh	r3, [r7, #26]
 8010d54:	2b00      	cmp	r3, #0
 8010d56:	d101      	bne.n	8010d5c <lcdDrawChar+0x184>
 8010d58:	7dbb      	ldrb	r3, [r7, #22]
 8010d5a:	837b      	strh	r3, [r7, #26]
        }

        for(x=0; x<x_width; x++)
 8010d5c:	2300      	movs	r3, #0
 8010d5e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8010d60:	e02c      	b.n	8010dbc <lcdDrawChar+0x1e4>
        {
          if(pX<LCD_WIDTH)
 8010d62:	8c3b      	ldrh	r3, [r7, #32]
 8010d64:	2b7f      	cmp	r3, #127	; 0x7f
 8010d66:	d826      	bhi.n	8010db6 <lcdDrawChar+0x1de>
          {
            if((sfonts->fontArr[cnt]>>(fontBit-1-x)) & 1)
 8010d68:	68fb      	ldr	r3, [r7, #12]
 8010d6a:	681a      	ldr	r2, [r3, #0]
 8010d6c:	8b3b      	ldrh	r3, [r7, #24]
 8010d6e:	4413      	add	r3, r2
 8010d70:	781b      	ldrb	r3, [r3, #0]
 8010d72:	4619      	mov	r1, r3
 8010d74:	7dbb      	ldrb	r3, [r7, #22]
 8010d76:	1e5a      	subs	r2, r3, #1
 8010d78:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010d7a:	1ad3      	subs	r3, r2, r3
 8010d7c:	fa41 f303 	asr.w	r3, r1, r3
 8010d80:	f003 0301 	and.w	r3, r3, #1
 8010d84:	2b00      	cmp	r3, #0
 8010d86:	d006      	beq.n	8010d96 <lcdDrawChar+0x1be>
            {
              lcdDrawPixel(pX, pY, txColor);
 8010d88:	8bf9      	ldrh	r1, [r7, #30]
 8010d8a:	8c3b      	ldrh	r3, [r7, #32]
 8010d8c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010d8e:	4618      	mov	r0, r3
 8010d90:	f7ff fd08 	bl	80107a4 <lcdDrawPixel>
 8010d94:	e00c      	b.n	8010db0 <lcdDrawChar+0x1d8>
            }
            else
            {
              if(!bgTransparent)
 8010d96:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8010d9a:	f083 0301 	eor.w	r3, r3, #1
 8010d9e:	b2db      	uxtb	r3, r3
 8010da0:	2b00      	cmp	r3, #0
 8010da2:	d005      	beq.n	8010db0 <lcdDrawChar+0x1d8>
                lcdDrawPixel(pX, pY, bgColor);
 8010da4:	8bf9      	ldrh	r1, [r7, #30]
 8010da6:	8c3b      	ldrh	r3, [r7, #32]
 8010da8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8010daa:	4618      	mov	r0, r3
 8010dac:	f7ff fcfa 	bl	80107a4 <lcdDrawPixel>
            }
            pX++;
 8010db0:	8c3b      	ldrh	r3, [r7, #32]
 8010db2:	3301      	adds	r3, #1
 8010db4:	843b      	strh	r3, [r7, #32]
        for(x=0; x<x_width; x++)
 8010db6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010db8:	3301      	adds	r3, #1
 8010dba:	84bb      	strh	r3, [r7, #36]	; 0x24
 8010dbc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8010dbe:	8b7b      	ldrh	r3, [r7, #26]
 8010dc0:	429a      	cmp	r2, r3
 8010dc2:	d3ce      	bcc.n	8010d62 <lcdDrawChar+0x18a>
          }
        }
        cnt++;
 8010dc4:	8b3b      	ldrh	r3, [r7, #24]
 8010dc6:	3301      	adds	r3, #1
 8010dc8:	833b      	strh	r3, [r7, #24]
      for(n=0; n<aLineArr_N; n++)
 8010dca:	8bbb      	ldrh	r3, [r7, #28]
 8010dcc:	3301      	adds	r3, #1
 8010dce:	83bb      	strh	r3, [r7, #28]
 8010dd0:	7c3b      	ldrb	r3, [r7, #16]
 8010dd2:	b29b      	uxth	r3, r3
 8010dd4:	8bba      	ldrh	r2, [r7, #28]
 8010dd6:	429a      	cmp	r2, r3
 8010dd8:	d3aa      	bcc.n	8010d30 <lcdDrawChar+0x158>
      }
      pY++;
 8010dda:	8bfb      	ldrh	r3, [r7, #30]
 8010ddc:	3301      	adds	r3, #1
 8010dde:	83fb      	strh	r3, [r7, #30]
  for(y=0; y<fontHeight; y++)
 8010de0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010de2:	3301      	adds	r3, #1
 8010de4:	847b      	strh	r3, [r7, #34]	; 0x22
 8010de6:	7d3b      	ldrb	r3, [r7, #20]
 8010de8:	b29b      	uxth	r3, r3
 8010dea:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8010dec:	429a      	cmp	r2, r3
 8010dee:	d393      	bcc.n	8010d18 <lcdDrawChar+0x140>
    }
  }

  pY = cY;
 8010df0:	893b      	ldrh	r3, [r7, #8]
 8010df2:	83fb      	strh	r3, [r7, #30]

  //rear space
  for(y=0; y<fontHeight; y++)
 8010df4:	2300      	movs	r3, #0
 8010df6:	847b      	strh	r3, [r7, #34]	; 0x22
 8010df8:	e031      	b.n	8010e5e <lcdDrawChar+0x286>
  {
    if(pY<LCD_HEIGHT)
 8010dfa:	8bfb      	ldrh	r3, [r7, #30]
 8010dfc:	2b9f      	cmp	r3, #159	; 0x9f
 8010dfe:	d82b      	bhi.n	8010e58 <lcdDrawChar+0x280>
    {
      pX = cX+fsFront+fontWidth;
 8010e00:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010e04:	b29a      	uxth	r2, r3
 8010e06:	897b      	ldrh	r3, [r7, #10]
 8010e08:	4413      	add	r3, r2
 8010e0a:	b29a      	uxth	r2, r3
 8010e0c:	7d7b      	ldrb	r3, [r7, #21]
 8010e0e:	b29b      	uxth	r3, r3
 8010e10:	4413      	add	r3, r2
 8010e12:	843b      	strh	r3, [r7, #32]

      for(x=0; x<fsRear; x++)
 8010e14:	2300      	movs	r3, #0
 8010e16:	84bb      	strh	r3, [r7, #36]	; 0x24
 8010e18:	e015      	b.n	8010e46 <lcdDrawChar+0x26e>
      {
        if(pX<LCD_WIDTH)
 8010e1a:	8c3b      	ldrh	r3, [r7, #32]
 8010e1c:	2b7f      	cmp	r3, #127	; 0x7f
 8010e1e:	d80f      	bhi.n	8010e40 <lcdDrawChar+0x268>
        {
          if(!bgTransparent) lcdDrawPixel(pX, pY, bgColor);
 8010e20:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8010e24:	f083 0301 	eor.w	r3, r3, #1
 8010e28:	b2db      	uxtb	r3, r3
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	d005      	beq.n	8010e3a <lcdDrawChar+0x262>
 8010e2e:	8bf9      	ldrh	r1, [r7, #30]
 8010e30:	8c3b      	ldrh	r3, [r7, #32]
 8010e32:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8010e34:	4618      	mov	r0, r3
 8010e36:	f7ff fcb5 	bl	80107a4 <lcdDrawPixel>
          pX++;
 8010e3a:	8c3b      	ldrh	r3, [r7, #32]
 8010e3c:	3301      	adds	r3, #1
 8010e3e:	843b      	strh	r3, [r7, #32]
      for(x=0; x<fsRear; x++)
 8010e40:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010e42:	3301      	adds	r3, #1
 8010e44:	84bb      	strh	r3, [r7, #36]	; 0x24
 8010e46:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010e4a:	b29b      	uxth	r3, r3
 8010e4c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8010e4e:	429a      	cmp	r2, r3
 8010e50:	d3e3      	bcc.n	8010e1a <lcdDrawChar+0x242>
        }
      }
      pY++;
 8010e52:	8bfb      	ldrh	r3, [r7, #30]
 8010e54:	3301      	adds	r3, #1
 8010e56:	83fb      	strh	r3, [r7, #30]
  for(y=0; y<fontHeight; y++)
 8010e58:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010e5a:	3301      	adds	r3, #1
 8010e5c:	847b      	strh	r3, [r7, #34]	; 0x22
 8010e5e:	7d3b      	ldrb	r3, [r7, #20]
 8010e60:	b29b      	uxth	r3, r3
 8010e62:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8010e64:	429a      	cmp	r2, r3
 8010e66:	d3c8      	bcc.n	8010dfa <lcdDrawChar+0x222>
    }
  }

  return (fontWidth + fontSpace);
 8010e68:	7d7a      	ldrb	r2, [r7, #21]
 8010e6a:	7c7b      	ldrb	r3, [r7, #17]
 8010e6c:	4413      	add	r3, r2
 8010e6e:	b2db      	uxtb	r3, r3
}
 8010e70:	4618      	mov	r0, r3
 8010e72:	372c      	adds	r7, #44	; 0x2c
 8010e74:	46bd      	mov	sp, r7
 8010e76:	bd90      	pop	{r4, r7, pc}

08010e78 <lcdDrawString>:


uint16_t lcdDrawString(lcd_string_t *string)  //skkim-lcd
{
 8010e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010e7a:	b08d      	sub	sp, #52	; 0x34
 8010e7c:	af04      	add	r7, sp, #16
 8010e7e:	6078      	str	r0, [r7, #4]
  uint16_t i, sX, sY, cX, size, stringWidth=0;
 8010e80:	2300      	movs	r3, #0
 8010e82:	82fb      	strh	r3, [r7, #22]
  uint8_t fontWidth, fontHeight, fontWidth_old, fontSpace, charWidth, strWidth=0, fNum, r_flag=0;//, fNum_old;
 8010e84:	2300      	movs	r3, #0
 8010e86:	753b      	strb	r3, [r7, #20]
 8010e88:	2300      	movs	r3, #0
 8010e8a:	74fb      	strb	r3, [r7, #19]

  size = strlen(string->str);
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	685b      	ldr	r3, [r3, #4]
 8010e90:	4618      	mov	r0, r3
 8010e92:	f7ef f9a3 	bl	80001dc <strlen>
 8010e96:	4603      	mov	r3, r0
 8010e98:	823b      	strh	r3, [r7, #16]

  if(string->tAlign == CENTER)
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	7d5b      	ldrb	r3, [r3, #21]
 8010e9e:	2b01      	cmp	r3, #1
 8010ea0:	d129      	bne.n	8010ef6 <lcdDrawString+0x7e>
  {
    fontSpace = string->font->fontSpace;
 8010ea2:	687b      	ldr	r3, [r7, #4]
 8010ea4:	681b      	ldr	r3, [r3, #0]
 8010ea6:	7a9b      	ldrb	r3, [r3, #10]
 8010ea8:	73fb      	strb	r3, [r7, #15]

    for(i=0; i<size; i++)
 8010eaa:	2300      	movs	r3, #0
 8010eac:	83fb      	strh	r3, [r7, #30]
 8010eae:	e016      	b.n	8010ede <lcdDrawString+0x66>
    {
      fNum = string->str[i]-32;
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	685a      	ldr	r2, [r3, #4]
 8010eb4:	8bfb      	ldrh	r3, [r7, #30]
 8010eb6:	4413      	add	r3, r2
 8010eb8:	781b      	ldrb	r3, [r3, #0]
 8010eba:	3b20      	subs	r3, #32
 8010ebc:	73bb      	strb	r3, [r7, #14]
      strWidth = strWidth + string->font->fcInfo[fNum].fontWidth + fontSpace;
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	681b      	ldr	r3, [r3, #0]
 8010ec2:	685a      	ldr	r2, [r3, #4]
 8010ec4:	7bbb      	ldrb	r3, [r7, #14]
 8010ec6:	009b      	lsls	r3, r3, #2
 8010ec8:	4413      	add	r3, r2
 8010eca:	781a      	ldrb	r2, [r3, #0]
 8010ecc:	7d3b      	ldrb	r3, [r7, #20]
 8010ece:	4413      	add	r3, r2
 8010ed0:	b2da      	uxtb	r2, r3
 8010ed2:	7bfb      	ldrb	r3, [r7, #15]
 8010ed4:	4413      	add	r3, r2
 8010ed6:	753b      	strb	r3, [r7, #20]
    for(i=0; i<size; i++)
 8010ed8:	8bfb      	ldrh	r3, [r7, #30]
 8010eda:	3301      	adds	r3, #1
 8010edc:	83fb      	strh	r3, [r7, #30]
 8010ede:	8bfa      	ldrh	r2, [r7, #30]
 8010ee0:	8a3b      	ldrh	r3, [r7, #16]
 8010ee2:	429a      	cmp	r2, r3
 8010ee4:	d3e4      	bcc.n	8010eb0 <lcdDrawString+0x38>
    }

    cX = (LCD_WIDTH - strWidth)/2;
 8010ee6:	7d3b      	ldrb	r3, [r7, #20]
 8010ee8:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8010eec:	0fda      	lsrs	r2, r3, #31
 8010eee:	4413      	add	r3, r2
 8010ef0:	105b      	asrs	r3, r3, #1
 8010ef2:	833b      	strh	r3, [r7, #24]
 8010ef4:	e02e      	b.n	8010f54 <lcdDrawString+0xdc>

  }
  else if(string->tAlign == RIGHT)
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	7d5b      	ldrb	r3, [r3, #21]
 8010efa:	2b02      	cmp	r3, #2
 8010efc:	d127      	bne.n	8010f4e <lcdDrawString+0xd6>
  {
    fontSpace = string->font->fontSpace;
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	681b      	ldr	r3, [r3, #0]
 8010f02:	7a9b      	ldrb	r3, [r3, #10]
 8010f04:	73fb      	strb	r3, [r7, #15]

    for(i=0; i<size; i++)
 8010f06:	2300      	movs	r3, #0
 8010f08:	83fb      	strh	r3, [r7, #30]
 8010f0a:	e016      	b.n	8010f3a <lcdDrawString+0xc2>
    {
      fNum = string->str[i]-32;
 8010f0c:	687b      	ldr	r3, [r7, #4]
 8010f0e:	685a      	ldr	r2, [r3, #4]
 8010f10:	8bfb      	ldrh	r3, [r7, #30]
 8010f12:	4413      	add	r3, r2
 8010f14:	781b      	ldrb	r3, [r3, #0]
 8010f16:	3b20      	subs	r3, #32
 8010f18:	73bb      	strb	r3, [r7, #14]
      strWidth = strWidth + string->font->fcInfo[fNum].fontWidth + fontSpace;
 8010f1a:	687b      	ldr	r3, [r7, #4]
 8010f1c:	681b      	ldr	r3, [r3, #0]
 8010f1e:	685a      	ldr	r2, [r3, #4]
 8010f20:	7bbb      	ldrb	r3, [r7, #14]
 8010f22:	009b      	lsls	r3, r3, #2
 8010f24:	4413      	add	r3, r2
 8010f26:	781a      	ldrb	r2, [r3, #0]
 8010f28:	7d3b      	ldrb	r3, [r7, #20]
 8010f2a:	4413      	add	r3, r2
 8010f2c:	b2da      	uxtb	r2, r3
 8010f2e:	7bfb      	ldrb	r3, [r7, #15]
 8010f30:	4413      	add	r3, r2
 8010f32:	753b      	strb	r3, [r7, #20]
    for(i=0; i<size; i++)
 8010f34:	8bfb      	ldrh	r3, [r7, #30]
 8010f36:	3301      	adds	r3, #1
 8010f38:	83fb      	strh	r3, [r7, #30]
 8010f3a:	8bfa      	ldrh	r2, [r7, #30]
 8010f3c:	8a3b      	ldrh	r3, [r7, #16]
 8010f3e:	429a      	cmp	r2, r3
 8010f40:	d3e4      	bcc.n	8010f0c <lcdDrawString+0x94>
    }

    cX = LCD_WIDTH - strWidth;
 8010f42:	7d3b      	ldrb	r3, [r7, #20]
 8010f44:	b29b      	uxth	r3, r3
 8010f46:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8010f4a:	833b      	strh	r3, [r7, #24]
 8010f4c:	e002      	b.n	8010f54 <lcdDrawString+0xdc>
  }
  else
  {
    cX = string->posx;
 8010f4e:	687b      	ldr	r3, [r7, #4]
 8010f50:	891b      	ldrh	r3, [r3, #8]
 8010f52:	833b      	strh	r3, [r7, #24]
  }

  sX = cX;
 8010f54:	8b3b      	ldrh	r3, [r7, #24]
 8010f56:	83bb      	strh	r3, [r7, #28]
  sY = string->posy;
 8010f58:	687b      	ldr	r3, [r7, #4]
 8010f5a:	895b      	ldrh	r3, [r3, #10]
 8010f5c:	837b      	strh	r3, [r7, #26]

  for(i=0; i<size; i++)
 8010f5e:	2300      	movs	r3, #0
 8010f60:	83fb      	strh	r3, [r7, #30]
 8010f62:	e066      	b.n	8011032 <lcdDrawString+0x1ba>
  {
    fNum = string->str[i]-32;
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	685a      	ldr	r2, [r3, #4]
 8010f68:	8bfb      	ldrh	r3, [r7, #30]
 8010f6a:	4413      	add	r3, r2
 8010f6c:	781b      	ldrb	r3, [r3, #0]
 8010f6e:	3b20      	subs	r3, #32
 8010f70:	73bb      	strb	r3, [r7, #14]

    fontWidth = string->font->fcInfo[fNum].fontWidth;
 8010f72:	687b      	ldr	r3, [r7, #4]
 8010f74:	681b      	ldr	r3, [r3, #0]
 8010f76:	685a      	ldr	r2, [r3, #4]
 8010f78:	7bbb      	ldrb	r3, [r7, #14]
 8010f7a:	009b      	lsls	r3, r3, #2
 8010f7c:	4413      	add	r3, r2
 8010f7e:	781b      	ldrb	r3, [r3, #0]
 8010f80:	737b      	strb	r3, [r7, #13]
    fontHeight = string->font->fcInfo[fNum].fontHeight;
 8010f82:	687b      	ldr	r3, [r7, #4]
 8010f84:	681b      	ldr	r3, [r3, #0]
 8010f86:	685a      	ldr	r2, [r3, #4]
 8010f88:	7bbb      	ldrb	r3, [r7, #14]
 8010f8a:	009b      	lsls	r3, r3, #2
 8010f8c:	4413      	add	r3, r2
 8010f8e:	785b      	ldrb	r3, [r3, #1]
 8010f90:	733b      	strb	r3, [r7, #12]

    if(string->str[i]=='\r')
 8010f92:	687b      	ldr	r3, [r7, #4]
 8010f94:	685a      	ldr	r2, [r3, #4]
 8010f96:	8bfb      	ldrh	r3, [r7, #30]
 8010f98:	4413      	add	r3, r2
 8010f9a:	781b      	ldrb	r3, [r3, #0]
 8010f9c:	2b0d      	cmp	r3, #13
 8010f9e:	d102      	bne.n	8010fa6 <lcdDrawString+0x12e>
    {
      r_flag = 1;
 8010fa0:	2301      	movs	r3, #1
 8010fa2:	74fb      	strb	r3, [r7, #19]
 8010fa4:	e042      	b.n	801102c <lcdDrawString+0x1b4>
    }
    else if(string->str[i]=='\n')
 8010fa6:	687b      	ldr	r3, [r7, #4]
 8010fa8:	685a      	ldr	r2, [r3, #4]
 8010faa:	8bfb      	ldrh	r3, [r7, #30]
 8010fac:	4413      	add	r3, r2
 8010fae:	781b      	ldrb	r3, [r3, #0]
 8010fb0:	2b0a      	cmp	r3, #10
 8010fb2:	d105      	bne.n	8010fc0 <lcdDrawString+0x148>
    {
      sY = sY + fontHeight;
 8010fb4:	7b3b      	ldrb	r3, [r7, #12]
 8010fb6:	b29a      	uxth	r2, r3
 8010fb8:	8b7b      	ldrh	r3, [r7, #26]
 8010fba:	4413      	add	r3, r2
 8010fbc:	837b      	strh	r3, [r7, #26]
 8010fbe:	e035      	b.n	801102c <lcdDrawString+0x1b4>
    }
    else
    {
      if(i==0 || r_flag)
 8010fc0:	8bfb      	ldrh	r3, [r7, #30]
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	d002      	beq.n	8010fcc <lcdDrawString+0x154>
 8010fc6:	7cfb      	ldrb	r3, [r7, #19]
 8010fc8:	2b00      	cmp	r3, #0
 8010fca:	d004      	beq.n	8010fd6 <lcdDrawString+0x15e>
      {
        sX = cX;
 8010fcc:	8b3b      	ldrh	r3, [r7, #24]
 8010fce:	83bb      	strh	r3, [r7, #28]
        r_flag = 0;
 8010fd0:	2300      	movs	r3, #0
 8010fd2:	74fb      	strb	r3, [r7, #19]
 8010fd4:	e00a      	b.n	8010fec <lcdDrawString+0x174>
      }
      else
      {
        sX = sX + fontWidth_old + string->font->fontSpace;
 8010fd6:	7d7b      	ldrb	r3, [r7, #21]
 8010fd8:	b29a      	uxth	r2, r3
 8010fda:	8bbb      	ldrh	r3, [r7, #28]
 8010fdc:	4413      	add	r3, r2
 8010fde:	b29a      	uxth	r2, r3
 8010fe0:	687b      	ldr	r3, [r7, #4]
 8010fe2:	681b      	ldr	r3, [r3, #0]
 8010fe4:	7a9b      	ldrb	r3, [r3, #10]
 8010fe6:	b29b      	uxth	r3, r3
 8010fe8:	4413      	add	r3, r2
 8010fea:	83bb      	strh	r3, [r7, #28]
      }

      charWidth = lcdDrawChar(string->font, sX, sY, string->str[i], string->tcol, string->bcol, string->btransp);
 8010fec:	687b      	ldr	r3, [r7, #4]
 8010fee:	6818      	ldr	r0, [r3, #0]
 8010ff0:	687b      	ldr	r3, [r7, #4]
 8010ff2:	685a      	ldr	r2, [r3, #4]
 8010ff4:	8bfb      	ldrh	r3, [r7, #30]
 8010ff6:	4413      	add	r3, r2
 8010ff8:	781e      	ldrb	r6, [r3, #0]
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	68db      	ldr	r3, [r3, #12]
 8010ffe:	687a      	ldr	r2, [r7, #4]
 8011000:	6912      	ldr	r2, [r2, #16]
 8011002:	6879      	ldr	r1, [r7, #4]
 8011004:	7d09      	ldrb	r1, [r1, #20]
 8011006:	8b7d      	ldrh	r5, [r7, #26]
 8011008:	8bbc      	ldrh	r4, [r7, #28]
 801100a:	9102      	str	r1, [sp, #8]
 801100c:	9201      	str	r2, [sp, #4]
 801100e:	9300      	str	r3, [sp, #0]
 8011010:	4633      	mov	r3, r6
 8011012:	462a      	mov	r2, r5
 8011014:	4621      	mov	r1, r4
 8011016:	f7ff fddf 	bl	8010bd8 <lcdDrawChar>
 801101a:	4603      	mov	r3, r0
 801101c:	72fb      	strb	r3, [r7, #11]
      stringWidth = stringWidth + charWidth;
 801101e:	7afb      	ldrb	r3, [r7, #11]
 8011020:	b29a      	uxth	r2, r3
 8011022:	8afb      	ldrh	r3, [r7, #22]
 8011024:	4413      	add	r3, r2
 8011026:	82fb      	strh	r3, [r7, #22]

//      fNum_old = fNum;
      fontWidth_old = fontWidth;
 8011028:	7b7b      	ldrb	r3, [r7, #13]
 801102a:	757b      	strb	r3, [r7, #21]
  for(i=0; i<size; i++)
 801102c:	8bfb      	ldrh	r3, [r7, #30]
 801102e:	3301      	adds	r3, #1
 8011030:	83fb      	strh	r3, [r7, #30]
 8011032:	8bfa      	ldrh	r2, [r7, #30]
 8011034:	8a3b      	ldrh	r3, [r7, #16]
 8011036:	429a      	cmp	r2, r3
 8011038:	d394      	bcc.n	8010f64 <lcdDrawString+0xec>
    }
  }

  return stringWidth;
 801103a:	8afb      	ldrh	r3, [r7, #22]
}
 801103c:	4618      	mov	r0, r3
 801103e:	3724      	adds	r7, #36	; 0x24
 8011040:	46bd      	mov	sp, r7
 8011042:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011044 <lprintf>:
 * txColor        : text color
 * bgColor        : background color
 * bgTransparent  : Background Transparent(0:bgColor, 1:Transparent)
 */
void lprintf(lcd_font_t *sfonts, uint16_t aX, uint16_t aY, uint32_t txColor, uint32_t bgColor, bool bgTransparent, const char *format, ...) // skkim-lcd
{
 8011044:	b580      	push	{r7, lr}
 8011046:	b0b2      	sub	sp, #200	; 0xc8
 8011048:	af00      	add	r7, sp, #0
 801104a:	60f8      	str	r0, [r7, #12]
 801104c:	607b      	str	r3, [r7, #4]
 801104e:	460b      	mov	r3, r1
 8011050:	817b      	strh	r3, [r7, #10]
 8011052:	4613      	mov	r3, r2
 8011054:	813b      	strh	r3, [r7, #8]
  va_list arg;
  char buf[150]={0,};
 8011056:	2300      	movs	r3, #0
 8011058:	62fb      	str	r3, [r7, #44]	; 0x2c
 801105a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801105e:	2292      	movs	r2, #146	; 0x92
 8011060:	2100      	movs	r1, #0
 8011062:	4618      	mov	r0, r3
 8011064:	f001 f82c 	bl	80120c0 <memset>
  lcd_string_t string;

  va_start(arg, format);
 8011068:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 801106c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  vsprintf(buf, format, arg);
 8011070:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8011074:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8011078:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 801107c:	4618      	mov	r0, r3
 801107e:	f002 f8b1 	bl	80131e4 <vsiprintf>
  va_end(arg);

  string.font = sfonts;
 8011082:	68fb      	ldr	r3, [r7, #12]
 8011084:	617b      	str	r3, [r7, #20]
  string.str = buf;
 8011086:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801108a:	61bb      	str	r3, [r7, #24]
  string.posx = aX;
 801108c:	897b      	ldrh	r3, [r7, #10]
 801108e:	83bb      	strh	r3, [r7, #28]
  string.posy = aY;
 8011090:	893b      	ldrh	r3, [r7, #8]
 8011092:	83fb      	strh	r3, [r7, #30]
  string.tcol = txColor;
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	623b      	str	r3, [r7, #32]
  string.bcol = bgColor;
 8011098:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 801109c:	627b      	str	r3, [r7, #36]	; 0x24
  string.btransp = bgTransparent;
 801109e:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 80110a2:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  //  string.tAlign = align;

  lcdDrawString(&string);
 80110a6:	f107 0314 	add.w	r3, r7, #20
 80110aa:	4618      	mov	r0, r3
 80110ac:	f7ff fee4 	bl	8010e78 <lcdDrawString>
}
 80110b0:	bf00      	nop
 80110b2:	37c8      	adds	r7, #200	; 0xc8
 80110b4:	46bd      	mov	sp, r7
 80110b6:	bd80      	pop	{r7, pc}

080110b8 <cliLcd>:


#ifdef _USE_HW_CLI
void cliLcd(cli_args_t *args)
{
 80110b8:	b590      	push	{r4, r7, lr}
 80110ba:	b089      	sub	sp, #36	; 0x24
 80110bc:	af02      	add	r7, sp, #8
 80110be:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80110c0:	2300      	movs	r3, #0
 80110c2:	75fb      	strb	r3, [r7, #23]


  if (args->argc == 1 && args->isStr(0, "test") == true)
 80110c4:	687b      	ldr	r3, [r7, #4]
 80110c6:	881b      	ldrh	r3, [r3, #0]
 80110c8:	2b01      	cmp	r3, #1
 80110ca:	d160      	bne.n	801118e <cliLcd+0xd6>
 80110cc:	687b      	ldr	r3, [r7, #4]
 80110ce:	695b      	ldr	r3, [r3, #20]
 80110d0:	496a      	ldr	r1, [pc, #424]	; (801127c <cliLcd+0x1c4>)
 80110d2:	2000      	movs	r0, #0
 80110d4:	4798      	blx	r3
 80110d6:	4603      	mov	r3, r0
 80110d8:	2b00      	cmp	r3, #0
 80110da:	d058      	beq.n	801118e <cliLcd+0xd6>
  {
    while(cliKeepLoop())
 80110dc:	e04b      	b.n	8011176 <cliLcd+0xbe>
    {
      if (lcdDrawAvailable() == true)
 80110de:	f7ff faeb 	bl	80106b8 <lcdDrawAvailable>
 80110e2:	4603      	mov	r3, r0
 80110e4:	2b00      	cmp	r3, #0
 80110e6:	d046      	beq.n	8011176 <cliLcd+0xbe>
      {
        lcdClearBuffer(black);
 80110e8:	2000      	movs	r0, #0
 80110ea:	f7ff fad7 	bl	801069c <lcdClearBuffer>

        lcdPrintf(25,16*0, green, "[LCD ]");
 80110ee:	4b64      	ldr	r3, [pc, #400]	; (8011280 <cliLcd+0x1c8>)
 80110f0:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80110f4:	2100      	movs	r1, #0
 80110f6:	2019      	movs	r0, #25
 80110f8:	f7ff fc6a 	bl	80109d0 <lcdPrintf>

        lcdPrintf(0,16*1, white, "%d fps", lcdGetFps());
 80110fc:	f7ff fb34 	bl	8010768 <lcdGetFps>
 8011100:	4603      	mov	r3, r0
 8011102:	9300      	str	r3, [sp, #0]
 8011104:	4b5f      	ldr	r3, [pc, #380]	; (8011284 <cliLcd+0x1cc>)
 8011106:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801110a:	2110      	movs	r1, #16
 801110c:	2000      	movs	r0, #0
 801110e:	f7ff fc5f 	bl	80109d0 <lcdPrintf>
        lcdPrintf(0,16*2, white, "%d ms" , lcdGetFpsTime());
 8011112:	f7ff fb33 	bl	801077c <lcdGetFpsTime>
 8011116:	4603      	mov	r3, r0
 8011118:	9300      	str	r3, [sp, #0]
 801111a:	4b5b      	ldr	r3, [pc, #364]	; (8011288 <cliLcd+0x1d0>)
 801111c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011120:	2120      	movs	r1, #32
 8011122:	2000      	movs	r0, #0
 8011124:	f7ff fc54 	bl	80109d0 <lcdPrintf>
        lcdPrintf(0,16*3, white, "%d ms" , millis());
 8011128:	f7fd fd04 	bl	800eb34 <millis>
 801112c:	4603      	mov	r3, r0
 801112e:	9300      	str	r3, [sp, #0]
 8011130:	4b55      	ldr	r3, [pc, #340]	; (8011288 <cliLcd+0x1d0>)
 8011132:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011136:	2130      	movs	r1, #48	; 0x30
 8011138:	2000      	movs	r0, #0
 801113a:	f7ff fc49 	bl	80109d0 <lcdPrintf>

        lcdDrawFillRect( 0, 70, 10, 10, red);
 801113e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8011142:	9300      	str	r3, [sp, #0]
 8011144:	230a      	movs	r3, #10
 8011146:	220a      	movs	r2, #10
 8011148:	2146      	movs	r1, #70	; 0x46
 801114a:	2000      	movs	r0, #0
 801114c:	f7ff fc10 	bl	8010970 <lcdDrawFillRect>
        lcdDrawFillRect(10, 70, 10, 10, green);
 8011150:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8011154:	9300      	str	r3, [sp, #0]
 8011156:	230a      	movs	r3, #10
 8011158:	220a      	movs	r2, #10
 801115a:	2146      	movs	r1, #70	; 0x46
 801115c:	200a      	movs	r0, #10
 801115e:	f7ff fc07 	bl	8010970 <lcdDrawFillRect>
        lcdDrawFillRect(20, 70, 10, 10, blue);
 8011162:	231f      	movs	r3, #31
 8011164:	9300      	str	r3, [sp, #0]
 8011166:	230a      	movs	r3, #10
 8011168:	220a      	movs	r2, #10
 801116a:	2146      	movs	r1, #70	; 0x46
 801116c:	2014      	movs	r0, #20
 801116e:	f7ff fbff 	bl	8010970 <lcdDrawFillRect>

        lcdRequestDraw();
 8011172:	f7ff fab7 	bl	80106e4 <lcdRequestDraw>
    while(cliKeepLoop())
 8011176:	f7fb fcf3 	bl	800cb60 <cliKeepLoop>
 801117a:	4603      	mov	r3, r0
 801117c:	2b00      	cmp	r3, #0
 801117e:	d1ae      	bne.n	80110de <cliLcd+0x26>
      }
    }

    lcdClearBuffer(black);
 8011180:	2000      	movs	r0, #0
 8011182:	f7ff fa8b 	bl	801069c <lcdClearBuffer>
    lcdUpdateDraw();
 8011186:	f7ff fadb 	bl	8010740 <lcdUpdateDraw>

    ret = true;
 801118a:	2301      	movs	r3, #1
 801118c:	75fb      	strb	r3, [r7, #23]
  }

  if (args->argc == 3 && args->isStr(0, "pix") == true)
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	881b      	ldrh	r3, [r3, #0]
 8011192:	2b03      	cmp	r3, #3
 8011194:	d121      	bne.n	80111da <cliLcd+0x122>
 8011196:	687b      	ldr	r3, [r7, #4]
 8011198:	695b      	ldr	r3, [r3, #20]
 801119a:	493c      	ldr	r1, [pc, #240]	; (801128c <cliLcd+0x1d4>)
 801119c:	2000      	movs	r0, #0
 801119e:	4798      	blx	r3
 80111a0:	4603      	mov	r3, r0
 80111a2:	2b00      	cmp	r3, #0
 80111a4:	d019      	beq.n	80111da <cliLcd+0x122>
  {
    uint16_t x, y;

    x = args->getData(1);
 80111a6:	687b      	ldr	r3, [r7, #4]
 80111a8:	689b      	ldr	r3, [r3, #8]
 80111aa:	2001      	movs	r0, #1
 80111ac:	4798      	blx	r3
 80111ae:	4603      	mov	r3, r0
 80111b0:	82bb      	strh	r3, [r7, #20]
    y = args->getData(2);
 80111b2:	687b      	ldr	r3, [r7, #4]
 80111b4:	689b      	ldr	r3, [r3, #8]
 80111b6:	2002      	movs	r0, #2
 80111b8:	4798      	blx	r3
 80111ba:	4603      	mov	r3, r0
 80111bc:	827b      	strh	r3, [r7, #18]

    lcdClearBuffer(black);
 80111be:	2000      	movs	r0, #0
 80111c0:	f7ff fa6c 	bl	801069c <lcdClearBuffer>
    lcdDrawPixel(x, y, orange);
 80111c4:	8a79      	ldrh	r1, [r7, #18]
 80111c6:	8abb      	ldrh	r3, [r7, #20]
 80111c8:	f64f 5220 	movw	r2, #64800	; 0xfd20
 80111cc:	4618      	mov	r0, r3
 80111ce:	f7ff fae9 	bl	80107a4 <lcdDrawPixel>
    lcdUpdateDraw();
 80111d2:	f7ff fab5 	bl	8010740 <lcdUpdateDraw>

    ret = true;
 80111d6:	2301      	movs	r3, #1
 80111d8:	75fb      	strb	r3, [r7, #23]
  }

  if (args->argc == 5 && args->isStr(0, "rect") == true)
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	881b      	ldrh	r3, [r3, #0]
 80111de:	2b05      	cmp	r3, #5
 80111e0:	d132      	bne.n	8011248 <cliLcd+0x190>
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	695b      	ldr	r3, [r3, #20]
 80111e6:	492a      	ldr	r1, [pc, #168]	; (8011290 <cliLcd+0x1d8>)
 80111e8:	2000      	movs	r0, #0
 80111ea:	4798      	blx	r3
 80111ec:	4603      	mov	r3, r0
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	d02a      	beq.n	8011248 <cliLcd+0x190>
  {
    uint16_t x, y, w, h;

    x = args->getData(1);
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	689b      	ldr	r3, [r3, #8]
 80111f6:	2001      	movs	r0, #1
 80111f8:	4798      	blx	r3
 80111fa:	4603      	mov	r3, r0
 80111fc:	823b      	strh	r3, [r7, #16]
    y = args->getData(2);
 80111fe:	687b      	ldr	r3, [r7, #4]
 8011200:	689b      	ldr	r3, [r3, #8]
 8011202:	2002      	movs	r0, #2
 8011204:	4798      	blx	r3
 8011206:	4603      	mov	r3, r0
 8011208:	81fb      	strh	r3, [r7, #14]
    w = args->getData(3);
 801120a:	687b      	ldr	r3, [r7, #4]
 801120c:	689b      	ldr	r3, [r3, #8]
 801120e:	2003      	movs	r0, #3
 8011210:	4798      	blx	r3
 8011212:	4603      	mov	r3, r0
 8011214:	81bb      	strh	r3, [r7, #12]
    h = args->getData(4);
 8011216:	687b      	ldr	r3, [r7, #4]
 8011218:	689b      	ldr	r3, [r3, #8]
 801121a:	2004      	movs	r0, #4
 801121c:	4798      	blx	r3
 801121e:	4603      	mov	r3, r0
 8011220:	817b      	strh	r3, [r7, #10]

    lcdClearBuffer(black);
 8011222:	2000      	movs	r0, #0
 8011224:	f7ff fa3a 	bl	801069c <lcdClearBuffer>
    lcdDrawFillRect( x, y, w, h, blue);
 8011228:	f9b7 0010 	ldrsh.w	r0, [r7, #16]
 801122c:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8011230:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8011234:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8011238:	241f      	movs	r4, #31
 801123a:	9400      	str	r4, [sp, #0]
 801123c:	f7ff fb98 	bl	8010970 <lcdDrawFillRect>
    lcdUpdateDraw();
 8011240:	f7ff fa7e 	bl	8010740 <lcdUpdateDraw>

    ret = true;
 8011244:	2301      	movs	r3, #1
 8011246:	75fb      	strb	r3, [r7, #23]
  }

  if (ret != true)
 8011248:	7dfb      	ldrb	r3, [r7, #23]
 801124a:	f083 0301 	eor.w	r3, r3, #1
 801124e:	b2db      	uxtb	r3, r3
 8011250:	2b00      	cmp	r3, #0
 8011252:	d00e      	beq.n	8011272 <cliLcd+0x1ba>
  {
    cliPrintf("\n---------------[ LCD Commands ]---------------------------------------\n\n");
 8011254:	480f      	ldr	r0, [pc, #60]	; (8011294 <cliLcd+0x1dc>)
 8011256:	f7fb fb8d 	bl	800c974 <cliPrintf>

    cliPrintf(">> lcd test\t\t\t\t\t: LCD test program start\n\n");
 801125a:	480f      	ldr	r0, [pc, #60]	; (8011298 <cliLcd+0x1e0>)
 801125c:	f7fb fb8a 	bl	800c974 <cliPrintf>

    cliPrintf(">> lcd pix  [x-pos] [y-pos]\t\t\t: LCD draw pixel\n");
 8011260:	480e      	ldr	r0, [pc, #56]	; (801129c <cliLcd+0x1e4>)
 8011262:	f7fb fb87 	bl	800c974 <cliPrintf>
    cliPrintf(">> lcd rect [x-pos] [y-pos] [width] [height]\t: LCD draw rectangle\n");
 8011266:	480e      	ldr	r0, [pc, #56]	; (80112a0 <cliLcd+0x1e8>)
 8011268:	f7fb fb84 	bl	800c974 <cliPrintf>

    cliPrintf("\n----------------------------------------------------------------------\n\n");
 801126c:	480d      	ldr	r0, [pc, #52]	; (80112a4 <cliLcd+0x1ec>)
 801126e:	f7fb fb81 	bl	800c974 <cliPrintf>
  }
}
 8011272:	bf00      	nop
 8011274:	371c      	adds	r7, #28
 8011276:	46bd      	mov	sp, r7
 8011278:	bd90      	pop	{r4, r7, pc}
 801127a:	bf00      	nop
 801127c:	08030e84 	.word	0x08030e84
 8011280:	08030e8c 	.word	0x08030e8c
 8011284:	08030e9c 	.word	0x08030e9c
 8011288:	08030ea4 	.word	0x08030ea4
 801128c:	08030eac 	.word	0x08030eac
 8011290:	08030eb0 	.word	0x08030eb0
 8011294:	08030eb8 	.word	0x08030eb8
 8011298:	08030f04 	.word	0x08030f04
 801129c:	08030f30 	.word	0x08030f30
 80112a0:	08030f60 	.word	0x08030f60
 80112a4:	08030fa4 	.word	0x08030fa4

080112a8 <EE_Init>:
  * @param  None.
  * @retval - Flash error code: on write Flash error
  *         - FLASH_COMPLETE: on success
  */
uint16_t EE_Init(void)
{
 80112a8:	b580      	push	{r7, lr}
 80112aa:	b08a      	sub	sp, #40	; 0x28
 80112ac:	af00      	add	r7, sp, #0
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 80112ae:	2306      	movs	r3, #6
 80112b0:	847b      	strh	r3, [r7, #34]	; 0x22
 80112b2:	2306      	movs	r3, #6
 80112b4:	843b      	strh	r3, [r7, #32]
  uint16_t VarIdx = 0;
 80112b6:	2300      	movs	r3, #0
 80112b8:	84fb      	strh	r3, [r7, #38]	; 0x26
  uint16_t EepromStatus = 0, ReadStatus = 0;
 80112ba:	2300      	movs	r3, #0
 80112bc:	83fb      	strh	r3, [r7, #30]
 80112be:	2300      	movs	r3, #0
 80112c0:	83bb      	strh	r3, [r7, #28]
  int16_t x = -1;
 80112c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80112c6:	84bb      	strh	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef  FlashStatus;
  uint32_t SectorError = 0;
 80112c8:	2300      	movs	r3, #0
 80112ca:	617b      	str	r3, [r7, #20]
  FLASH_EraseInitTypeDef pEraseInit;


  /* Get Page0 status */
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 80112cc:	4ba1      	ldr	r3, [pc, #644]	; (8011554 <EE_Init+0x2ac>)
 80112ce:	881b      	ldrh	r3, [r3, #0]
 80112d0:	847b      	strh	r3, [r7, #34]	; 0x22
  /* Get Page1 status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 80112d2:	4ba1      	ldr	r3, [pc, #644]	; (8011558 <EE_Init+0x2b0>)
 80112d4:	881b      	ldrh	r3, [r3, #0]
 80112d6:	843b      	strh	r3, [r7, #32]

  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 80112d8:	2300      	movs	r3, #0
 80112da:	603b      	str	r3, [r7, #0]
  pEraseInit.Sector = PAGE0_ID;
 80112dc:	2309      	movs	r3, #9
 80112de:	60bb      	str	r3, [r7, #8]
  pEraseInit.NbSectors = 1;
 80112e0:	2301      	movs	r3, #1
 80112e2:	60fb      	str	r3, [r7, #12]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 80112e4:	2302      	movs	r3, #2
 80112e6:	613b      	str	r3, [r7, #16]
  
  /* Check for invalid header states and repair if necessary */
  switch (PageStatus0)
 80112e8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80112ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80112ee:	4293      	cmp	r3, r2
 80112f0:	d00b      	beq.n	801130a <EE_Init+0x62>
 80112f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80112f6:	f280 8196 	bge.w	8011626 <EE_Init+0x37e>
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	f000 80f8 	beq.w	80114f0 <EE_Init+0x248>
 8011300:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8011304:	4293      	cmp	r3, r2
 8011306:	d050      	beq.n	80113aa <EE_Init+0x102>
 8011308:	e18d      	b.n	8011626 <EE_Init+0x37e>
  {
    case ERASED:
      if (PageStatus1 == VALID_PAGE) /* Page0 erased, Page1 valid */
 801130a:	8c3b      	ldrh	r3, [r7, #32]
 801130c:	2b00      	cmp	r3, #0
 801130e:	d116      	bne.n	801133e <EE_Init+0x96>
      {
          /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8011310:	4890      	ldr	r0, [pc, #576]	; (8011554 <EE_Init+0x2ac>)
 8011312:	f000 f9a9 	bl	8011668 <EE_VerifyPageFullyErased>
 8011316:	4603      	mov	r3, r0
 8011318:	2b00      	cmp	r3, #0
 801131a:	f040 818e 	bne.w	801163a <EE_Init+0x392>
        {
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 801131e:	f107 0214 	add.w	r2, r7, #20
 8011322:	463b      	mov	r3, r7
 8011324:	4611      	mov	r1, r2
 8011326:	4618      	mov	r0, r3
 8011328:	f7f2 fc78 	bl	8003c1c <HAL_FLASHEx_Erase>
 801132c:	4603      	mov	r3, r0
 801132e:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8011330:	7efb      	ldrb	r3, [r7, #27]
 8011332:	2b00      	cmp	r3, #0
 8011334:	f000 8181 	beq.w	801163a <EE_Init+0x392>
          {
            return FlashStatus;
 8011338:	7efb      	ldrb	r3, [r7, #27]
 801133a:	b29b      	uxth	r3, r3
 801133c:	e185      	b.n	801164a <EE_Init+0x3a2>
          }
        }
      }
      else if (PageStatus1 == RECEIVE_DATA) /* Page0 erased, Page1 receive */
 801133e:	8c3b      	ldrh	r3, [r7, #32]
 8011340:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8011344:	4293      	cmp	r3, r2
 8011346:	d125      	bne.n	8011394 <EE_Init+0xec>
      {
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8011348:	4882      	ldr	r0, [pc, #520]	; (8011554 <EE_Init+0x2ac>)
 801134a:	f000 f98d 	bl	8011668 <EE_VerifyPageFullyErased>
 801134e:	4603      	mov	r3, r0
 8011350:	2b00      	cmp	r3, #0
 8011352:	d10e      	bne.n	8011372 <EE_Init+0xca>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8011354:	f107 0214 	add.w	r2, r7, #20
 8011358:	463b      	mov	r3, r7
 801135a:	4611      	mov	r1, r2
 801135c:	4618      	mov	r0, r3
 801135e:	f7f2 fc5d 	bl	8003c1c <HAL_FLASHEx_Erase>
 8011362:	4603      	mov	r3, r0
 8011364:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8011366:	7efb      	ldrb	r3, [r7, #27]
 8011368:	2b00      	cmp	r3, #0
 801136a:	d002      	beq.n	8011372 <EE_Init+0xca>
          {
            return FlashStatus;
 801136c:	7efb      	ldrb	r3, [r7, #27]
 801136e:	b29b      	uxth	r3, r3
 8011370:	e16b      	b.n	801164a <EE_Init+0x3a2>
          }
        }
        /* Mark Page1 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);
 8011372:	f04f 0200 	mov.w	r2, #0
 8011376:	f04f 0300 	mov.w	r3, #0
 801137a:	4977      	ldr	r1, [pc, #476]	; (8011558 <EE_Init+0x2b0>)
 801137c:	2001      	movs	r0, #1
 801137e:	f7f2 fa9b 	bl	80038b8 <HAL_FLASH_Program>
 8011382:	4603      	mov	r3, r0
 8011384:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8011386:	7efb      	ldrb	r3, [r7, #27]
 8011388:	2b00      	cmp	r3, #0
 801138a:	f000 8156 	beq.w	801163a <EE_Init+0x392>
        {
          return FlashStatus;
 801138e:	7efb      	ldrb	r3, [r7, #27]
 8011390:	b29b      	uxth	r3, r3
 8011392:	e15a      	b.n	801164a <EE_Init+0x3a2>
        }
      }
      else /* First EEPROM access (Page0&1 are erased) or invalid state -> format EEPROM */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 8011394:	f000 f9f8 	bl	8011788 <EE_Format>
 8011398:	4603      	mov	r3, r0
 801139a:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 801139c:	7efb      	ldrb	r3, [r7, #27]
 801139e:	2b00      	cmp	r3, #0
 80113a0:	f000 814b 	beq.w	801163a <EE_Init+0x392>
        {
          return FlashStatus;
 80113a4:	7efb      	ldrb	r3, [r7, #27]
 80113a6:	b29b      	uxth	r3, r3
 80113a8:	e14f      	b.n	801164a <EE_Init+0x3a2>
        }
      }
      break;

    case RECEIVE_DATA:
      if (PageStatus1 == VALID_PAGE) /* Page0 receive, Page1 valid */
 80113aa:	8c3b      	ldrh	r3, [r7, #32]
 80113ac:	2b00      	cmp	r3, #0
 80113ae:	d163      	bne.n	8011478 <EE_Init+0x1d0>
      {
        /* Transfer data from Page1 to Page0 */
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 80113b0:	2300      	movs	r3, #0
 80113b2:	84fb      	strh	r3, [r7, #38]	; 0x26
 80113b4:	e030      	b.n	8011418 <EE_Init+0x170>
        {
          if (( *(__IO uint16_t*)(PAGE0_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 80113b6:	4b69      	ldr	r3, [pc, #420]	; (801155c <EE_Init+0x2b4>)
 80113b8:	881b      	ldrh	r3, [r3, #0]
 80113ba:	b29a      	uxth	r2, r3
 80113bc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80113be:	4968      	ldr	r1, [pc, #416]	; (8011560 <EE_Init+0x2b8>)
 80113c0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80113c4:	429a      	cmp	r2, r3
 80113c6:	d101      	bne.n	80113cc <EE_Init+0x124>
          {
            x = VarIdx;
 80113c8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80113ca:	84bb      	strh	r3, [r7, #36]	; 0x24
          }
          if (VarIdx != x)
 80113cc:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80113ce:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80113d2:	429a      	cmp	r2, r3
 80113d4:	d01d      	beq.n	8011412 <EE_Init+0x16a>
          {
            /* Read the last variables' updates */
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 80113d6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80113d8:	4a61      	ldr	r2, [pc, #388]	; (8011560 <EE_Init+0x2b8>)
 80113da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80113de:	4961      	ldr	r1, [pc, #388]	; (8011564 <EE_Init+0x2bc>)
 80113e0:	4618      	mov	r0, r3
 80113e2:	f000 f967 	bl	80116b4 <EE_ReadVariable>
 80113e6:	4603      	mov	r3, r0
 80113e8:	83bb      	strh	r3, [r7, #28]
            /* In case variable corresponding to the virtual address was found */
            if (ReadStatus != 0x1)
 80113ea:	8bbb      	ldrh	r3, [r7, #28]
 80113ec:	2b01      	cmp	r3, #1
 80113ee:	d010      	beq.n	8011412 <EE_Init+0x16a>
            {
              /* Transfer the variable to the Page0 */
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 80113f0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80113f2:	4a5b      	ldr	r2, [pc, #364]	; (8011560 <EE_Init+0x2b8>)
 80113f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80113f8:	4a5a      	ldr	r2, [pc, #360]	; (8011564 <EE_Init+0x2bc>)
 80113fa:	8812      	ldrh	r2, [r2, #0]
 80113fc:	4611      	mov	r1, r2
 80113fe:	4618      	mov	r0, r3
 8011400:	f000 fa58 	bl	80118b4 <EE_VerifyPageFullWriteVariable>
 8011404:	4603      	mov	r3, r0
 8011406:	83fb      	strh	r3, [r7, #30]
              /* If program operation was failed, a Flash error code is returned */
              if (EepromStatus != HAL_OK)
 8011408:	8bfb      	ldrh	r3, [r7, #30]
 801140a:	2b00      	cmp	r3, #0
 801140c:	d001      	beq.n	8011412 <EE_Init+0x16a>
              {
                return EepromStatus;
 801140e:	8bfb      	ldrh	r3, [r7, #30]
 8011410:	e11b      	b.n	801164a <EE_Init+0x3a2>
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8011412:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8011414:	3301      	adds	r3, #1
 8011416:	84fb      	strh	r3, [r7, #38]	; 0x26
 8011418:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801141a:	2b07      	cmp	r3, #7
 801141c:	d9cb      	bls.n	80113b6 <EE_Init+0x10e>
              }
            }
          }
        }
        /* Mark Page0 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 801141e:	f04f 0200 	mov.w	r2, #0
 8011422:	f04f 0300 	mov.w	r3, #0
 8011426:	494b      	ldr	r1, [pc, #300]	; (8011554 <EE_Init+0x2ac>)
 8011428:	2001      	movs	r0, #1
 801142a:	f7f2 fa45 	bl	80038b8 <HAL_FLASH_Program>
 801142e:	4603      	mov	r3, r0
 8011430:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8011432:	7efb      	ldrb	r3, [r7, #27]
 8011434:	2b00      	cmp	r3, #0
 8011436:	d002      	beq.n	801143e <EE_Init+0x196>
        {
          return FlashStatus;
 8011438:	7efb      	ldrb	r3, [r7, #27]
 801143a:	b29b      	uxth	r3, r3
 801143c:	e105      	b.n	801164a <EE_Init+0x3a2>
        }
        pEraseInit.Sector = PAGE1_ID;
 801143e:	230a      	movs	r3, #10
 8011440:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 8011442:	2301      	movs	r3, #1
 8011444:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8011446:	2302      	movs	r3, #2
 8011448:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 801144a:	4843      	ldr	r0, [pc, #268]	; (8011558 <EE_Init+0x2b0>)
 801144c:	f000 f90c 	bl	8011668 <EE_VerifyPageFullyErased>
 8011450:	4603      	mov	r3, r0
 8011452:	2b00      	cmp	r3, #0
 8011454:	f040 80f3 	bne.w	801163e <EE_Init+0x396>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8011458:	f107 0214 	add.w	r2, r7, #20
 801145c:	463b      	mov	r3, r7
 801145e:	4611      	mov	r1, r2
 8011460:	4618      	mov	r0, r3
 8011462:	f7f2 fbdb 	bl	8003c1c <HAL_FLASHEx_Erase>
 8011466:	4603      	mov	r3, r0
 8011468:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 801146a:	7efb      	ldrb	r3, [r7, #27]
 801146c:	2b00      	cmp	r3, #0
 801146e:	f000 80e6 	beq.w	801163e <EE_Init+0x396>
          {
            return FlashStatus;
 8011472:	7efb      	ldrb	r3, [r7, #27]
 8011474:	b29b      	uxth	r3, r3
 8011476:	e0e8      	b.n	801164a <EE_Init+0x3a2>
          }
        }
      }
      else if (PageStatus1 == ERASED) /* Page0 receive, Page1 erased */
 8011478:	8c3b      	ldrh	r3, [r7, #32]
 801147a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801147e:	4293      	cmp	r3, r2
 8011480:	d12b      	bne.n	80114da <EE_Init+0x232>
      {
        pEraseInit.Sector = PAGE1_ID;
 8011482:	230a      	movs	r3, #10
 8011484:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 8011486:	2301      	movs	r3, #1
 8011488:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 801148a:	2302      	movs	r3, #2
 801148c:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 801148e:	4832      	ldr	r0, [pc, #200]	; (8011558 <EE_Init+0x2b0>)
 8011490:	f000 f8ea 	bl	8011668 <EE_VerifyPageFullyErased>
 8011494:	4603      	mov	r3, r0
 8011496:	2b00      	cmp	r3, #0
 8011498:	d10e      	bne.n	80114b8 <EE_Init+0x210>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 801149a:	f107 0214 	add.w	r2, r7, #20
 801149e:	463b      	mov	r3, r7
 80114a0:	4611      	mov	r1, r2
 80114a2:	4618      	mov	r0, r3
 80114a4:	f7f2 fbba 	bl	8003c1c <HAL_FLASHEx_Erase>
 80114a8:	4603      	mov	r3, r0
 80114aa:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 80114ac:	7efb      	ldrb	r3, [r7, #27]
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	d002      	beq.n	80114b8 <EE_Init+0x210>
          {
            return FlashStatus;
 80114b2:	7efb      	ldrb	r3, [r7, #27]
 80114b4:	b29b      	uxth	r3, r3
 80114b6:	e0c8      	b.n	801164a <EE_Init+0x3a2>
          }
        }
        /* Mark Page0 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 80114b8:	f04f 0200 	mov.w	r2, #0
 80114bc:	f04f 0300 	mov.w	r3, #0
 80114c0:	4924      	ldr	r1, [pc, #144]	; (8011554 <EE_Init+0x2ac>)
 80114c2:	2001      	movs	r0, #1
 80114c4:	f7f2 f9f8 	bl	80038b8 <HAL_FLASH_Program>
 80114c8:	4603      	mov	r3, r0
 80114ca:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 80114cc:	7efb      	ldrb	r3, [r7, #27]
 80114ce:	2b00      	cmp	r3, #0
 80114d0:	f000 80b5 	beq.w	801163e <EE_Init+0x396>
        {
          return FlashStatus;
 80114d4:	7efb      	ldrb	r3, [r7, #27]
 80114d6:	b29b      	uxth	r3, r3
 80114d8:	e0b7      	b.n	801164a <EE_Init+0x3a2>
        }
      }
      else /* Invalid state -> format eeprom */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 80114da:	f000 f955 	bl	8011788 <EE_Format>
 80114de:	4603      	mov	r3, r0
 80114e0:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 80114e2:	7efb      	ldrb	r3, [r7, #27]
 80114e4:	2b00      	cmp	r3, #0
 80114e6:	f000 80aa 	beq.w	801163e <EE_Init+0x396>
        {
          return FlashStatus;
 80114ea:	7efb      	ldrb	r3, [r7, #27]
 80114ec:	b29b      	uxth	r3, r3
 80114ee:	e0ac      	b.n	801164a <EE_Init+0x3a2>
        }
      }
      break;

    case VALID_PAGE:
      if (PageStatus1 == VALID_PAGE) /* Invalid state -> format eeprom */
 80114f0:	8c3b      	ldrh	r3, [r7, #32]
 80114f2:	2b00      	cmp	r3, #0
 80114f4:	d10a      	bne.n	801150c <EE_Init+0x264>
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 80114f6:	f000 f947 	bl	8011788 <EE_Format>
 80114fa:	4603      	mov	r3, r0
 80114fc:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 80114fe:	7efb      	ldrb	r3, [r7, #27]
 8011500:	2b00      	cmp	r3, #0
 8011502:	f000 809e 	beq.w	8011642 <EE_Init+0x39a>
        {
          return FlashStatus;
 8011506:	7efb      	ldrb	r3, [r7, #27]
 8011508:	b29b      	uxth	r3, r3
 801150a:	e09e      	b.n	801164a <EE_Init+0x3a2>
        }
      }
      else if (PageStatus1 == ERASED) /* Page0 valid, Page1 erased */
 801150c:	8c3b      	ldrh	r3, [r7, #32]
 801150e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011512:	4293      	cmp	r3, r2
 8011514:	d11b      	bne.n	801154e <EE_Init+0x2a6>
      {
        pEraseInit.Sector = PAGE1_ID;
 8011516:	230a      	movs	r3, #10
 8011518:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 801151a:	2301      	movs	r3, #1
 801151c:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 801151e:	2302      	movs	r3, #2
 8011520:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8011522:	480d      	ldr	r0, [pc, #52]	; (8011558 <EE_Init+0x2b0>)
 8011524:	f000 f8a0 	bl	8011668 <EE_VerifyPageFullyErased>
 8011528:	4603      	mov	r3, r0
 801152a:	2b00      	cmp	r3, #0
 801152c:	f040 8089 	bne.w	8011642 <EE_Init+0x39a>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8011530:	f107 0214 	add.w	r2, r7, #20
 8011534:	463b      	mov	r3, r7
 8011536:	4611      	mov	r1, r2
 8011538:	4618      	mov	r0, r3
 801153a:	f7f2 fb6f 	bl	8003c1c <HAL_FLASHEx_Erase>
 801153e:	4603      	mov	r3, r0
 8011540:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8011542:	7efb      	ldrb	r3, [r7, #27]
 8011544:	2b00      	cmp	r3, #0
 8011546:	d07c      	beq.n	8011642 <EE_Init+0x39a>
          {
            return FlashStatus;
 8011548:	7efb      	ldrb	r3, [r7, #27]
 801154a:	b29b      	uxth	r3, r3
 801154c:	e07d      	b.n	801164a <EE_Init+0x3a2>
        }
      }
      else /* Page0 valid, Page1 receive */
      {
        /* Transfer data from Page0 to Page1 */
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 801154e:	2300      	movs	r3, #0
 8011550:	84fb      	strh	r3, [r7, #38]	; 0x26
 8011552:	e03a      	b.n	80115ca <EE_Init+0x322>
 8011554:	080a0000 	.word	0x080a0000
 8011558:	080c0000 	.word	0x080c0000
 801155c:	080a0006 	.word	0x080a0006
 8011560:	200028b4 	.word	0x200028b4
 8011564:	2000e780 	.word	0x2000e780
        {
          if ((*(__IO uint16_t*)(PAGE1_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 8011568:	4b3a      	ldr	r3, [pc, #232]	; (8011654 <EE_Init+0x3ac>)
 801156a:	881b      	ldrh	r3, [r3, #0]
 801156c:	b29a      	uxth	r2, r3
 801156e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8011570:	4939      	ldr	r1, [pc, #228]	; (8011658 <EE_Init+0x3b0>)
 8011572:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8011576:	429a      	cmp	r2, r3
 8011578:	d101      	bne.n	801157e <EE_Init+0x2d6>
          {
            x = VarIdx;
 801157a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801157c:	84bb      	strh	r3, [r7, #36]	; 0x24
          }
          if (VarIdx != x)
 801157e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8011580:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8011584:	429a      	cmp	r2, r3
 8011586:	d01d      	beq.n	80115c4 <EE_Init+0x31c>
          {
            /* Read the last variables' updates */
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8011588:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801158a:	4a33      	ldr	r2, [pc, #204]	; (8011658 <EE_Init+0x3b0>)
 801158c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011590:	4932      	ldr	r1, [pc, #200]	; (801165c <EE_Init+0x3b4>)
 8011592:	4618      	mov	r0, r3
 8011594:	f000 f88e 	bl	80116b4 <EE_ReadVariable>
 8011598:	4603      	mov	r3, r0
 801159a:	83bb      	strh	r3, [r7, #28]
            /* In case variable corresponding to the virtual address was found */
            if (ReadStatus != 0x1)
 801159c:	8bbb      	ldrh	r3, [r7, #28]
 801159e:	2b01      	cmp	r3, #1
 80115a0:	d010      	beq.n	80115c4 <EE_Init+0x31c>
            {
              /* Transfer the variable to the Page1 */
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 80115a2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80115a4:	4a2c      	ldr	r2, [pc, #176]	; (8011658 <EE_Init+0x3b0>)
 80115a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80115aa:	4a2c      	ldr	r2, [pc, #176]	; (801165c <EE_Init+0x3b4>)
 80115ac:	8812      	ldrh	r2, [r2, #0]
 80115ae:	4611      	mov	r1, r2
 80115b0:	4618      	mov	r0, r3
 80115b2:	f000 f97f 	bl	80118b4 <EE_VerifyPageFullWriteVariable>
 80115b6:	4603      	mov	r3, r0
 80115b8:	83fb      	strh	r3, [r7, #30]
              /* If program operation was failed, a Flash error code is returned */
              if (EepromStatus != HAL_OK)
 80115ba:	8bfb      	ldrh	r3, [r7, #30]
 80115bc:	2b00      	cmp	r3, #0
 80115be:	d001      	beq.n	80115c4 <EE_Init+0x31c>
              {
                return EepromStatus;
 80115c0:	8bfb      	ldrh	r3, [r7, #30]
 80115c2:	e042      	b.n	801164a <EE_Init+0x3a2>
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 80115c4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80115c6:	3301      	adds	r3, #1
 80115c8:	84fb      	strh	r3, [r7, #38]	; 0x26
 80115ca:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80115cc:	2b07      	cmp	r3, #7
 80115ce:	d9cb      	bls.n	8011568 <EE_Init+0x2c0>
              }
            }
          }
        }
        /* Mark Page1 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);        
 80115d0:	f04f 0200 	mov.w	r2, #0
 80115d4:	f04f 0300 	mov.w	r3, #0
 80115d8:	4921      	ldr	r1, [pc, #132]	; (8011660 <EE_Init+0x3b8>)
 80115da:	2001      	movs	r0, #1
 80115dc:	f7f2 f96c 	bl	80038b8 <HAL_FLASH_Program>
 80115e0:	4603      	mov	r3, r0
 80115e2:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 80115e4:	7efb      	ldrb	r3, [r7, #27]
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	d002      	beq.n	80115f0 <EE_Init+0x348>
        {
          return FlashStatus;
 80115ea:	7efb      	ldrb	r3, [r7, #27]
 80115ec:	b29b      	uxth	r3, r3
 80115ee:	e02c      	b.n	801164a <EE_Init+0x3a2>
        }
        pEraseInit.Sector = PAGE0_ID;
 80115f0:	2309      	movs	r3, #9
 80115f2:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 80115f4:	2301      	movs	r3, #1
 80115f6:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 80115f8:	2302      	movs	r3, #2
 80115fa:	613b      	str	r3, [r7, #16]
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 80115fc:	4819      	ldr	r0, [pc, #100]	; (8011664 <EE_Init+0x3bc>)
 80115fe:	f000 f833 	bl	8011668 <EE_VerifyPageFullyErased>
 8011602:	4603      	mov	r3, r0
 8011604:	2b00      	cmp	r3, #0
 8011606:	d11c      	bne.n	8011642 <EE_Init+0x39a>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8011608:	f107 0214 	add.w	r2, r7, #20
 801160c:	463b      	mov	r3, r7
 801160e:	4611      	mov	r1, r2
 8011610:	4618      	mov	r0, r3
 8011612:	f7f2 fb03 	bl	8003c1c <HAL_FLASHEx_Erase>
 8011616:	4603      	mov	r3, r0
 8011618:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 801161a:	7efb      	ldrb	r3, [r7, #27]
 801161c:	2b00      	cmp	r3, #0
 801161e:	d010      	beq.n	8011642 <EE_Init+0x39a>
          {
            return FlashStatus;
 8011620:	7efb      	ldrb	r3, [r7, #27]
 8011622:	b29b      	uxth	r3, r3
 8011624:	e011      	b.n	801164a <EE_Init+0x3a2>
      }
      break;

    default:  /* Any other state -> format eeprom */
      /* Erase both Page0 and Page1 and set Page0 as valid page */
      FlashStatus = EE_Format();
 8011626:	f000 f8af 	bl	8011788 <EE_Format>
 801162a:	4603      	mov	r3, r0
 801162c:	76fb      	strb	r3, [r7, #27]
      /* If erase/program operation was failed, a Flash error code is returned */
      if (FlashStatus != HAL_OK)
 801162e:	7efb      	ldrb	r3, [r7, #27]
 8011630:	2b00      	cmp	r3, #0
 8011632:	d008      	beq.n	8011646 <EE_Init+0x39e>
      {
        return FlashStatus;
 8011634:	7efb      	ldrb	r3, [r7, #27]
 8011636:	b29b      	uxth	r3, r3
 8011638:	e007      	b.n	801164a <EE_Init+0x3a2>
      break;
 801163a:	bf00      	nop
 801163c:	e004      	b.n	8011648 <EE_Init+0x3a0>
      break;
 801163e:	bf00      	nop
 8011640:	e002      	b.n	8011648 <EE_Init+0x3a0>
      break;
 8011642:	bf00      	nop
 8011644:	e000      	b.n	8011648 <EE_Init+0x3a0>
      }
      break;
 8011646:	bf00      	nop
  }

  return HAL_OK;
 8011648:	2300      	movs	r3, #0
}
 801164a:	4618      	mov	r0, r3
 801164c:	3728      	adds	r7, #40	; 0x28
 801164e:	46bd      	mov	sp, r7
 8011650:	bd80      	pop	{r7, pc}
 8011652:	bf00      	nop
 8011654:	080c0006 	.word	0x080c0006
 8011658:	200028b4 	.word	0x200028b4
 801165c:	2000e780 	.word	0x2000e780
 8011660:	080c0000 	.word	0x080c0000
 8011664:	080a0000 	.word	0x080a0000

08011668 <EE_VerifyPageFullyErased>:
  * @retval page fully erased status:
  *           - 0: if Page not erased
  *           - 1: if Page erased
  */
uint16_t EE_VerifyPageFullyErased(uint32_t Address)
{
 8011668:	b480      	push	{r7}
 801166a:	b085      	sub	sp, #20
 801166c:	af00      	add	r7, sp, #0
 801166e:	6078      	str	r0, [r7, #4]
  uint32_t ReadStatus = 1;
 8011670:	2301      	movs	r3, #1
 8011672:	60fb      	str	r3, [r7, #12]
  uint16_t AddressValue = 0x5555;
 8011674:	f245 5355 	movw	r3, #21845	; 0x5555
 8011678:	817b      	strh	r3, [r7, #10]
    
  /* Check each active page address starting from end */
  while (Address <= PAGE0_END_ADDRESS)
 801167a:	e00d      	b.n	8011698 <EE_VerifyPageFullyErased+0x30>
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);
 801167c:	687b      	ldr	r3, [r7, #4]
 801167e:	881b      	ldrh	r3, [r3, #0]
 8011680:	817b      	strh	r3, [r7, #10]

    /* Compare the read address with the virtual address */
    if (AddressValue != ERASED)
 8011682:	897b      	ldrh	r3, [r7, #10]
 8011684:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011688:	4293      	cmp	r3, r2
 801168a:	d002      	beq.n	8011692 <EE_VerifyPageFullyErased+0x2a>
    {
      
      /* In case variable value is read, reset ReadStatus flag */
      ReadStatus = 0;
 801168c:	2300      	movs	r3, #0
 801168e:	60fb      	str	r3, [r7, #12]

      break;
 8011690:	e006      	b.n	80116a0 <EE_VerifyPageFullyErased+0x38>
    }
    /* Next address location */
    Address = Address + 4;
 8011692:	687b      	ldr	r3, [r7, #4]
 8011694:	3304      	adds	r3, #4
 8011696:	607b      	str	r3, [r7, #4]
  while (Address <= PAGE0_END_ADDRESS)
 8011698:	687b      	ldr	r3, [r7, #4]
 801169a:	4a05      	ldr	r2, [pc, #20]	; (80116b0 <EE_VerifyPageFullyErased+0x48>)
 801169c:	4293      	cmp	r3, r2
 801169e:	d9ed      	bls.n	801167c <EE_VerifyPageFullyErased+0x14>
  }
  
  /* Return ReadStatus value: (0: Page not erased, 1: Sector erased) */
  return ReadStatus;
 80116a0:	68fb      	ldr	r3, [r7, #12]
 80116a2:	b29b      	uxth	r3, r3
}
 80116a4:	4618      	mov	r0, r3
 80116a6:	3714      	adds	r7, #20
 80116a8:	46bd      	mov	sp, r7
 80116aa:	bc80      	pop	{r7}
 80116ac:	4770      	bx	lr
 80116ae:	bf00      	nop
 80116b0:	080bffff 	.word	0x080bffff

080116b4 <EE_ReadVariable>:
  *           - 0: if variable was found
  *           - 1: if the variable was not found
  *           - NO_VALID_PAGE: if no valid page was found.
  */
uint16_t EE_ReadVariable(uint16_t VirtAddress, uint16_t* Data)
{
 80116b4:	b580      	push	{r7, lr}
 80116b6:	b086      	sub	sp, #24
 80116b8:	af00      	add	r7, sp, #0
 80116ba:	4603      	mov	r3, r0
 80116bc:	6039      	str	r1, [r7, #0]
 80116be:	80fb      	strh	r3, [r7, #6]
  uint16_t ValidPage = PAGE0;
 80116c0:	2300      	movs	r3, #0
 80116c2:	81fb      	strh	r3, [r7, #14]
  uint16_t AddressValue = 0x5555, ReadStatus = 1;
 80116c4:	f245 5355 	movw	r3, #21845	; 0x5555
 80116c8:	81bb      	strh	r3, [r7, #12]
 80116ca:	2301      	movs	r3, #1
 80116cc:	82fb      	strh	r3, [r7, #22]
  uint32_t Address = EEPROM_START_ADDRESS, PageStartAddress = EEPROM_START_ADDRESS;
 80116ce:	4b1b      	ldr	r3, [pc, #108]	; (801173c <EE_ReadVariable+0x88>)
 80116d0:	613b      	str	r3, [r7, #16]
 80116d2:	4b1a      	ldr	r3, [pc, #104]	; (801173c <EE_ReadVariable+0x88>)
 80116d4:	60bb      	str	r3, [r7, #8]

  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 80116d6:	2000      	movs	r0, #0
 80116d8:	f000 f8a8 	bl	801182c <EE_FindValidPage>
 80116dc:	4603      	mov	r3, r0
 80116de:	81fb      	strh	r3, [r7, #14]

  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 80116e0:	89fb      	ldrh	r3, [r7, #14]
 80116e2:	2bab      	cmp	r3, #171	; 0xab
 80116e4:	d101      	bne.n	80116ea <EE_ReadVariable+0x36>
  {
    return  NO_VALID_PAGE;
 80116e6:	23ab      	movs	r3, #171	; 0xab
 80116e8:	e024      	b.n	8011734 <EE_ReadVariable+0x80>
  }

  /* Get the valid Page start Address */
  PageStartAddress = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 80116ea:	89fb      	ldrh	r3, [r7, #14]
 80116ec:	f203 4305 	addw	r3, r3, #1029	; 0x405
 80116f0:	045b      	lsls	r3, r3, #17
 80116f2:	60bb      	str	r3, [r7, #8]

  /* Get the valid Page end Address */
  Address = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + ValidPage) * PAGE_SIZE));
 80116f4:	89fb      	ldrh	r3, [r7, #14]
 80116f6:	3301      	adds	r3, #1
 80116f8:	045a      	lsls	r2, r3, #17
 80116fa:	4b11      	ldr	r3, [pc, #68]	; (8011740 <EE_ReadVariable+0x8c>)
 80116fc:	4413      	add	r3, r2
 80116fe:	613b      	str	r3, [r7, #16]

  /* Check each active page address starting from end */
  while (Address > (PageStartAddress + 2))
 8011700:	e012      	b.n	8011728 <EE_ReadVariable+0x74>
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);
 8011702:	693b      	ldr	r3, [r7, #16]
 8011704:	881b      	ldrh	r3, [r3, #0]
 8011706:	81bb      	strh	r3, [r7, #12]

    /* Compare the read address with the virtual address */
    if (AddressValue == VirtAddress)
 8011708:	89ba      	ldrh	r2, [r7, #12]
 801170a:	88fb      	ldrh	r3, [r7, #6]
 801170c:	429a      	cmp	r2, r3
 801170e:	d108      	bne.n	8011722 <EE_ReadVariable+0x6e>
    {
      /* Get content of Address-2 which is variable value */
      *Data = (*(__IO uint16_t*)(Address - 2));
 8011710:	693b      	ldr	r3, [r7, #16]
 8011712:	3b02      	subs	r3, #2
 8011714:	881b      	ldrh	r3, [r3, #0]
 8011716:	b29a      	uxth	r2, r3
 8011718:	683b      	ldr	r3, [r7, #0]
 801171a:	801a      	strh	r2, [r3, #0]

      /* In case variable value is read, reset ReadStatus flag */
      ReadStatus = 0;
 801171c:	2300      	movs	r3, #0
 801171e:	82fb      	strh	r3, [r7, #22]

      break;
 8011720:	e007      	b.n	8011732 <EE_ReadVariable+0x7e>
    }
    else
    {
      /* Next address location */
      Address = Address - 4;
 8011722:	693b      	ldr	r3, [r7, #16]
 8011724:	3b04      	subs	r3, #4
 8011726:	613b      	str	r3, [r7, #16]
  while (Address > (PageStartAddress + 2))
 8011728:	68bb      	ldr	r3, [r7, #8]
 801172a:	3302      	adds	r3, #2
 801172c:	693a      	ldr	r2, [r7, #16]
 801172e:	429a      	cmp	r2, r3
 8011730:	d8e7      	bhi.n	8011702 <EE_ReadVariable+0x4e>
    }
  }

  /* Return ReadStatus value: (0: variable exist, 1: variable doesn't exist) */
  return ReadStatus;
 8011732:	8afb      	ldrh	r3, [r7, #22]
}
 8011734:	4618      	mov	r0, r3
 8011736:	3718      	adds	r7, #24
 8011738:	46bd      	mov	sp, r7
 801173a:	bd80      	pop	{r7, pc}
 801173c:	080a0000 	.word	0x080a0000
 8011740:	0809fffe 	.word	0x0809fffe

08011744 <EE_WriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
uint16_t EE_WriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8011744:	b580      	push	{r7, lr}
 8011746:	b084      	sub	sp, #16
 8011748:	af00      	add	r7, sp, #0
 801174a:	4603      	mov	r3, r0
 801174c:	460a      	mov	r2, r1
 801174e:	80fb      	strh	r3, [r7, #6]
 8011750:	4613      	mov	r3, r2
 8011752:	80bb      	strh	r3, [r7, #4]
  uint16_t Status = 0;
 8011754:	2300      	movs	r3, #0
 8011756:	81fb      	strh	r3, [r7, #14]

  /* Write the variable virtual address and value in the EEPROM */
  Status = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 8011758:	88ba      	ldrh	r2, [r7, #4]
 801175a:	88fb      	ldrh	r3, [r7, #6]
 801175c:	4611      	mov	r1, r2
 801175e:	4618      	mov	r0, r3
 8011760:	f000 f8a8 	bl	80118b4 <EE_VerifyPageFullWriteVariable>
 8011764:	4603      	mov	r3, r0
 8011766:	81fb      	strh	r3, [r7, #14]

  /* In case the EEPROM active page is full */
  if (Status == PAGE_FULL)
 8011768:	89fb      	ldrh	r3, [r7, #14]
 801176a:	2b80      	cmp	r3, #128	; 0x80
 801176c:	d107      	bne.n	801177e <EE_WriteVariable+0x3a>
  {
    /* Perform Page transfer */
    Status = EE_PageTransfer(VirtAddress, Data);
 801176e:	88ba      	ldrh	r2, [r7, #4]
 8011770:	88fb      	ldrh	r3, [r7, #6]
 8011772:	4611      	mov	r1, r2
 8011774:	4618      	mov	r0, r3
 8011776:	f000 f8ff 	bl	8011978 <EE_PageTransfer>
 801177a:	4603      	mov	r3, r0
 801177c:	81fb      	strh	r3, [r7, #14]
  }

  /* Return last operation status */
  return Status;
 801177e:	89fb      	ldrh	r3, [r7, #14]
}
 8011780:	4618      	mov	r0, r3
 8011782:	3710      	adds	r7, #16
 8011784:	46bd      	mov	sp, r7
 8011786:	bd80      	pop	{r7, pc}

08011788 <EE_Format>:
  * @param  None
  * @retval Status of the last operation (Flash write or erase) done during
  *         EEPROM formatting
  */
static HAL_StatusTypeDef EE_Format(void)
{
 8011788:	b580      	push	{r7, lr}
 801178a:	b088      	sub	sp, #32
 801178c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 801178e:	2300      	movs	r3, #0
 8011790:	77fb      	strb	r3, [r7, #31]
  uint32_t SectorError = 0;
 8011792:	2300      	movs	r3, #0
 8011794:	61bb      	str	r3, [r7, #24]
  FLASH_EraseInitTypeDef pEraseInit;

  pEraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;  
 8011796:	2300      	movs	r3, #0
 8011798:	607b      	str	r3, [r7, #4]
  pEraseInit.Sector = PAGE0_ID;
 801179a:	2309      	movs	r3, #9
 801179c:	60fb      	str	r3, [r7, #12]
  pEraseInit.NbSectors = 1;
 801179e:	2301      	movs	r3, #1
 80117a0:	613b      	str	r3, [r7, #16]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 80117a2:	2302      	movs	r3, #2
 80117a4:	617b      	str	r3, [r7, #20]
  /* Erase Page0 */
  if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 80117a6:	481f      	ldr	r0, [pc, #124]	; (8011824 <EE_Format+0x9c>)
 80117a8:	f7ff ff5e 	bl	8011668 <EE_VerifyPageFullyErased>
 80117ac:	4603      	mov	r3, r0
 80117ae:	2b00      	cmp	r3, #0
 80117b0:	d10d      	bne.n	80117ce <EE_Format+0x46>
  {
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError); 
 80117b2:	f107 0218 	add.w	r2, r7, #24
 80117b6:	1d3b      	adds	r3, r7, #4
 80117b8:	4611      	mov	r1, r2
 80117ba:	4618      	mov	r0, r3
 80117bc:	f7f2 fa2e 	bl	8003c1c <HAL_FLASHEx_Erase>
 80117c0:	4603      	mov	r3, r0
 80117c2:	77fb      	strb	r3, [r7, #31]
    /* If erase operation was failed, a Flash error code is returned */
    if (FlashStatus != HAL_OK)
 80117c4:	7ffb      	ldrb	r3, [r7, #31]
 80117c6:	2b00      	cmp	r3, #0
 80117c8:	d001      	beq.n	80117ce <EE_Format+0x46>
    {
      return FlashStatus;
 80117ca:	7ffb      	ldrb	r3, [r7, #31]
 80117cc:	e025      	b.n	801181a <EE_Format+0x92>
    }
  }
  /* Set Page0 as valid page: Write VALID_PAGE at Page0 base address */
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE); 
 80117ce:	f04f 0200 	mov.w	r2, #0
 80117d2:	f04f 0300 	mov.w	r3, #0
 80117d6:	4913      	ldr	r1, [pc, #76]	; (8011824 <EE_Format+0x9c>)
 80117d8:	2001      	movs	r0, #1
 80117da:	f7f2 f86d 	bl	80038b8 <HAL_FLASH_Program>
 80117de:	4603      	mov	r3, r0
 80117e0:	77fb      	strb	r3, [r7, #31]
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 80117e2:	7ffb      	ldrb	r3, [r7, #31]
 80117e4:	2b00      	cmp	r3, #0
 80117e6:	d001      	beq.n	80117ec <EE_Format+0x64>
  {
    return FlashStatus;
 80117e8:	7ffb      	ldrb	r3, [r7, #31]
 80117ea:	e016      	b.n	801181a <EE_Format+0x92>
  }

  pEraseInit.Sector = PAGE1_ID;
 80117ec:	230a      	movs	r3, #10
 80117ee:	60fb      	str	r3, [r7, #12]
  /* Erase Page1 */
  if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 80117f0:	480d      	ldr	r0, [pc, #52]	; (8011828 <EE_Format+0xa0>)
 80117f2:	f7ff ff39 	bl	8011668 <EE_VerifyPageFullyErased>
 80117f6:	4603      	mov	r3, r0
 80117f8:	2b00      	cmp	r3, #0
 80117fa:	d10d      	bne.n	8011818 <EE_Format+0x90>
  {  
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError); 
 80117fc:	f107 0218 	add.w	r2, r7, #24
 8011800:	1d3b      	adds	r3, r7, #4
 8011802:	4611      	mov	r1, r2
 8011804:	4618      	mov	r0, r3
 8011806:	f7f2 fa09 	bl	8003c1c <HAL_FLASHEx_Erase>
 801180a:	4603      	mov	r3, r0
 801180c:	77fb      	strb	r3, [r7, #31]
    /* If erase operation was failed, a Flash error code is returned */
    if (FlashStatus != HAL_OK)
 801180e:	7ffb      	ldrb	r3, [r7, #31]
 8011810:	2b00      	cmp	r3, #0
 8011812:	d001      	beq.n	8011818 <EE_Format+0x90>
    {
      return FlashStatus;
 8011814:	7ffb      	ldrb	r3, [r7, #31]
 8011816:	e000      	b.n	801181a <EE_Format+0x92>
    }
  }
  
  return HAL_OK;
 8011818:	2300      	movs	r3, #0
}
 801181a:	4618      	mov	r0, r3
 801181c:	3720      	adds	r7, #32
 801181e:	46bd      	mov	sp, r7
 8011820:	bd80      	pop	{r7, pc}
 8011822:	bf00      	nop
 8011824:	080a0000 	.word	0x080a0000
 8011828:	080c0000 	.word	0x080c0000

0801182c <EE_FindValidPage>:
  *     @arg WRITE_IN_VALID_PAGE: write operation from valid page
  * @retval Valid page number (PAGE or PAGE1) or NO_VALID_PAGE in case
  *   of no valid page was found
  */
static uint16_t EE_FindValidPage(uint8_t Operation)
{
 801182c:	b480      	push	{r7}
 801182e:	b085      	sub	sp, #20
 8011830:	af00      	add	r7, sp, #0
 8011832:	4603      	mov	r3, r0
 8011834:	71fb      	strb	r3, [r7, #7]
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 8011836:	2306      	movs	r3, #6
 8011838:	81fb      	strh	r3, [r7, #14]
 801183a:	2306      	movs	r3, #6
 801183c:	81bb      	strh	r3, [r7, #12]

  /* Get Page0 actual status */
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 801183e:	4b1b      	ldr	r3, [pc, #108]	; (80118ac <EE_FindValidPage+0x80>)
 8011840:	881b      	ldrh	r3, [r3, #0]
 8011842:	81fb      	strh	r3, [r7, #14]

  /* Get Page1 actual status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8011844:	4b1a      	ldr	r3, [pc, #104]	; (80118b0 <EE_FindValidPage+0x84>)
 8011846:	881b      	ldrh	r3, [r3, #0]
 8011848:	81bb      	strh	r3, [r7, #12]

  /* Write or read operation */
  switch (Operation)
 801184a:	79fb      	ldrb	r3, [r7, #7]
 801184c:	2b00      	cmp	r3, #0
 801184e:	d01b      	beq.n	8011888 <EE_FindValidPage+0x5c>
 8011850:	2b01      	cmp	r3, #1
 8011852:	d125      	bne.n	80118a0 <EE_FindValidPage+0x74>
  {
    case WRITE_IN_VALID_PAGE:   /* ---- Write operation ---- */
      if (PageStatus1 == VALID_PAGE)
 8011854:	89bb      	ldrh	r3, [r7, #12]
 8011856:	2b00      	cmp	r3, #0
 8011858:	d108      	bne.n	801186c <EE_FindValidPage+0x40>
      {
        /* Page0 receiving data */
        if (PageStatus0 == RECEIVE_DATA)
 801185a:	89fb      	ldrh	r3, [r7, #14]
 801185c:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8011860:	4293      	cmp	r3, r2
 8011862:	d101      	bne.n	8011868 <EE_FindValidPage+0x3c>
        {
          return PAGE0;         /* Page0 valid */
 8011864:	2300      	movs	r3, #0
 8011866:	e01c      	b.n	80118a2 <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE1;         /* Page1 valid */
 8011868:	2301      	movs	r3, #1
 801186a:	e01a      	b.n	80118a2 <EE_FindValidPage+0x76>
        }
      }
      else if (PageStatus0 == VALID_PAGE)
 801186c:	89fb      	ldrh	r3, [r7, #14]
 801186e:	2b00      	cmp	r3, #0
 8011870:	d108      	bne.n	8011884 <EE_FindValidPage+0x58>
      {
        /* Page1 receiving data */
        if (PageStatus1 == RECEIVE_DATA)
 8011872:	89bb      	ldrh	r3, [r7, #12]
 8011874:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8011878:	4293      	cmp	r3, r2
 801187a:	d101      	bne.n	8011880 <EE_FindValidPage+0x54>
        {
          return PAGE1;         /* Page1 valid */
 801187c:	2301      	movs	r3, #1
 801187e:	e010      	b.n	80118a2 <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE0;         /* Page0 valid */
 8011880:	2300      	movs	r3, #0
 8011882:	e00e      	b.n	80118a2 <EE_FindValidPage+0x76>
        }
      }
      else
      {
        return NO_VALID_PAGE;   /* No valid Page */
 8011884:	23ab      	movs	r3, #171	; 0xab
 8011886:	e00c      	b.n	80118a2 <EE_FindValidPage+0x76>
      }

    case READ_FROM_VALID_PAGE:  /* ---- Read operation ---- */
      if (PageStatus0 == VALID_PAGE)
 8011888:	89fb      	ldrh	r3, [r7, #14]
 801188a:	2b00      	cmp	r3, #0
 801188c:	d101      	bne.n	8011892 <EE_FindValidPage+0x66>
      {
        return PAGE0;           /* Page0 valid */
 801188e:	2300      	movs	r3, #0
 8011890:	e007      	b.n	80118a2 <EE_FindValidPage+0x76>
      }
      else if (PageStatus1 == VALID_PAGE)
 8011892:	89bb      	ldrh	r3, [r7, #12]
 8011894:	2b00      	cmp	r3, #0
 8011896:	d101      	bne.n	801189c <EE_FindValidPage+0x70>
      {
        return PAGE1;           /* Page1 valid */
 8011898:	2301      	movs	r3, #1
 801189a:	e002      	b.n	80118a2 <EE_FindValidPage+0x76>
      }
      else
      {
        return NO_VALID_PAGE ;  /* No valid Page */
 801189c:	23ab      	movs	r3, #171	; 0xab
 801189e:	e000      	b.n	80118a2 <EE_FindValidPage+0x76>
      }

    default:
      return PAGE0;             /* Page0 valid */
 80118a0:	2300      	movs	r3, #0
  }
}
 80118a2:	4618      	mov	r0, r3
 80118a4:	3714      	adds	r7, #20
 80118a6:	46bd      	mov	sp, r7
 80118a8:	bc80      	pop	{r7}
 80118aa:	4770      	bx	lr
 80118ac:	080a0000 	.word	0x080a0000
 80118b0:	080c0000 	.word	0x080c0000

080118b4 <EE_VerifyPageFullWriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_VerifyPageFullWriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 80118b4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80118b8:	b086      	sub	sp, #24
 80118ba:	af00      	add	r7, sp, #0
 80118bc:	4603      	mov	r3, r0
 80118be:	460a      	mov	r2, r1
 80118c0:	80fb      	strh	r3, [r7, #6]
 80118c2:	4613      	mov	r3, r2
 80118c4:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 80118c6:	2300      	movs	r3, #0
 80118c8:	74fb      	strb	r3, [r7, #19]
  uint16_t ValidPage = PAGE0;
 80118ca:	2300      	movs	r3, #0
 80118cc:	823b      	strh	r3, [r7, #16]
  uint32_t Address = EEPROM_START_ADDRESS, PageEndAddress = EEPROM_START_ADDRESS+PAGE_SIZE;
 80118ce:	4b27      	ldr	r3, [pc, #156]	; (801196c <EE_VerifyPageFullWriteVariable+0xb8>)
 80118d0:	617b      	str	r3, [r7, #20]
 80118d2:	4b27      	ldr	r3, [pc, #156]	; (8011970 <EE_VerifyPageFullWriteVariable+0xbc>)
 80118d4:	60fb      	str	r3, [r7, #12]

  /* Get valid Page for write operation */
  ValidPage = EE_FindValidPage(WRITE_IN_VALID_PAGE);
 80118d6:	2001      	movs	r0, #1
 80118d8:	f7ff ffa8 	bl	801182c <EE_FindValidPage>
 80118dc:	4603      	mov	r3, r0
 80118de:	823b      	strh	r3, [r7, #16]
  
  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 80118e0:	8a3b      	ldrh	r3, [r7, #16]
 80118e2:	2bab      	cmp	r3, #171	; 0xab
 80118e4:	d101      	bne.n	80118ea <EE_VerifyPageFullWriteVariable+0x36>
  {
    return  NO_VALID_PAGE;
 80118e6:	23ab      	movs	r3, #171	; 0xab
 80118e8:	e03a      	b.n	8011960 <EE_VerifyPageFullWriteVariable+0xac>
  }

  /* Get the valid Page start Address */
  Address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 80118ea:	8a3b      	ldrh	r3, [r7, #16]
 80118ec:	f203 4305 	addw	r3, r3, #1029	; 0x405
 80118f0:	045b      	lsls	r3, r3, #17
 80118f2:	617b      	str	r3, [r7, #20]

  /* Get the valid Page end Address */
  PageEndAddress = (uint32_t)((EEPROM_START_ADDRESS - 1) + (uint32_t)((ValidPage + 1) * PAGE_SIZE));
 80118f4:	8a3b      	ldrh	r3, [r7, #16]
 80118f6:	3301      	adds	r3, #1
 80118f8:	045a      	lsls	r2, r3, #17
 80118fa:	4b1e      	ldr	r3, [pc, #120]	; (8011974 <EE_VerifyPageFullWriteVariable+0xc0>)
 80118fc:	4413      	add	r3, r2
 80118fe:	60fb      	str	r3, [r7, #12]

  /* Check each active page address starting from beginning */
  while (Address < PageEndAddress)
 8011900:	e029      	b.n	8011956 <EE_VerifyPageFullWriteVariable+0xa2>
  {
    /* Verify if Address and Address+2 contents are 0xFFFFFFFF */
    if ((*(__IO uint32_t*)Address) == 0xFFFFFFFF)
 8011902:	697b      	ldr	r3, [r7, #20]
 8011904:	681b      	ldr	r3, [r3, #0]
 8011906:	f1b3 3fff 	cmp.w	r3, #4294967295
 801190a:	d121      	bne.n	8011950 <EE_VerifyPageFullWriteVariable+0x9c>
    {
      /* Set variable data */
      FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, Address, Data);       
 801190c:	88bb      	ldrh	r3, [r7, #4]
 801190e:	2200      	movs	r2, #0
 8011910:	461c      	mov	r4, r3
 8011912:	4615      	mov	r5, r2
 8011914:	4622      	mov	r2, r4
 8011916:	462b      	mov	r3, r5
 8011918:	6979      	ldr	r1, [r7, #20]
 801191a:	2001      	movs	r0, #1
 801191c:	f7f1 ffcc 	bl	80038b8 <HAL_FLASH_Program>
 8011920:	4603      	mov	r3, r0
 8011922:	74fb      	strb	r3, [r7, #19]
      /* If program operation was failed, a Flash error code is returned */
      if (FlashStatus != HAL_OK)
 8011924:	7cfb      	ldrb	r3, [r7, #19]
 8011926:	2b00      	cmp	r3, #0
 8011928:	d002      	beq.n	8011930 <EE_VerifyPageFullWriteVariable+0x7c>
      {
        return FlashStatus;
 801192a:	7cfb      	ldrb	r3, [r7, #19]
 801192c:	b29b      	uxth	r3, r3
 801192e:	e017      	b.n	8011960 <EE_VerifyPageFullWriteVariable+0xac>
      }
      /* Set variable virtual address */
      FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, Address + 2, VirtAddress);       
 8011930:	697b      	ldr	r3, [r7, #20]
 8011932:	1c99      	adds	r1, r3, #2
 8011934:	88fb      	ldrh	r3, [r7, #6]
 8011936:	2200      	movs	r2, #0
 8011938:	4698      	mov	r8, r3
 801193a:	4691      	mov	r9, r2
 801193c:	4642      	mov	r2, r8
 801193e:	464b      	mov	r3, r9
 8011940:	2001      	movs	r0, #1
 8011942:	f7f1 ffb9 	bl	80038b8 <HAL_FLASH_Program>
 8011946:	4603      	mov	r3, r0
 8011948:	74fb      	strb	r3, [r7, #19]
      /* Return program operation status */
      return FlashStatus;
 801194a:	7cfb      	ldrb	r3, [r7, #19]
 801194c:	b29b      	uxth	r3, r3
 801194e:	e007      	b.n	8011960 <EE_VerifyPageFullWriteVariable+0xac>
    }
    else
    {
      /* Next address location */
      Address = Address + 4;
 8011950:	697b      	ldr	r3, [r7, #20]
 8011952:	3304      	adds	r3, #4
 8011954:	617b      	str	r3, [r7, #20]
  while (Address < PageEndAddress)
 8011956:	697a      	ldr	r2, [r7, #20]
 8011958:	68fb      	ldr	r3, [r7, #12]
 801195a:	429a      	cmp	r2, r3
 801195c:	d3d1      	bcc.n	8011902 <EE_VerifyPageFullWriteVariable+0x4e>
    }
  }

  /* Return PAGE_FULL in case the valid page is full */
  return PAGE_FULL;
 801195e:	2380      	movs	r3, #128	; 0x80
}
 8011960:	4618      	mov	r0, r3
 8011962:	3718      	adds	r7, #24
 8011964:	46bd      	mov	sp, r7
 8011966:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801196a:	bf00      	nop
 801196c:	080a0000 	.word	0x080a0000
 8011970:	080c0000 	.word	0x080c0000
 8011974:	0809ffff 	.word	0x0809ffff

08011978 <EE_PageTransfer>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_PageTransfer(uint16_t VirtAddress, uint16_t Data)
{
 8011978:	b580      	push	{r7, lr}
 801197a:	b08c      	sub	sp, #48	; 0x30
 801197c:	af00      	add	r7, sp, #0
 801197e:	4603      	mov	r3, r0
 8011980:	460a      	mov	r2, r1
 8011982:	80fb      	strh	r3, [r7, #6]
 8011984:	4613      	mov	r3, r2
 8011986:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 8011988:	2300      	movs	r3, #0
 801198a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t NewPageAddress = EEPROM_START_ADDRESS;
 801198e:	4b54      	ldr	r3, [pc, #336]	; (8011ae0 <EE_PageTransfer+0x168>)
 8011990:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint16_t OldPageId=0;
 8011992:	2300      	movs	r3, #0
 8011994:	857b      	strh	r3, [r7, #42]	; 0x2a
  uint16_t ValidPage = PAGE0, VarIdx = 0;
 8011996:	2300      	movs	r3, #0
 8011998:	84bb      	strh	r3, [r7, #36]	; 0x24
 801199a:	2300      	movs	r3, #0
 801199c:	853b      	strh	r3, [r7, #40]	; 0x28
  uint16_t EepromStatus = 0, ReadStatus = 0;
 801199e:	2300      	movs	r3, #0
 80119a0:	847b      	strh	r3, [r7, #34]	; 0x22
 80119a2:	2300      	movs	r3, #0
 80119a4:	843b      	strh	r3, [r7, #32]
  uint32_t SectorError = 0;
 80119a6:	2300      	movs	r3, #0
 80119a8:	61fb      	str	r3, [r7, #28]
  FLASH_EraseInitTypeDef pEraseInit;

  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 80119aa:	2000      	movs	r0, #0
 80119ac:	f7ff ff3e 	bl	801182c <EE_FindValidPage>
 80119b0:	4603      	mov	r3, r0
 80119b2:	84bb      	strh	r3, [r7, #36]	; 0x24

  if (ValidPage == PAGE1)       /* Page1 valid */
 80119b4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80119b6:	2b01      	cmp	r3, #1
 80119b8:	d104      	bne.n	80119c4 <EE_PageTransfer+0x4c>
  {
    /* New page address where variable will be moved to */
    NewPageAddress = PAGE0_BASE_ADDRESS;
 80119ba:	4b49      	ldr	r3, [pc, #292]	; (8011ae0 <EE_PageTransfer+0x168>)
 80119bc:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Old page ID where variable will be taken from */
    OldPageId = PAGE1_ID;
 80119be:	230a      	movs	r3, #10
 80119c0:	857b      	strh	r3, [r7, #42]	; 0x2a
 80119c2:	e009      	b.n	80119d8 <EE_PageTransfer+0x60>
  }
  else if (ValidPage == PAGE0)  /* Page0 valid */
 80119c4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80119c6:	2b00      	cmp	r3, #0
 80119c8:	d104      	bne.n	80119d4 <EE_PageTransfer+0x5c>
  {
    /* New page address  where variable will be moved to */
    NewPageAddress = PAGE1_BASE_ADDRESS;
 80119ca:	4b46      	ldr	r3, [pc, #280]	; (8011ae4 <EE_PageTransfer+0x16c>)
 80119cc:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Old page ID where variable will be taken from */
    OldPageId = PAGE0_ID;
 80119ce:	2309      	movs	r3, #9
 80119d0:	857b      	strh	r3, [r7, #42]	; 0x2a
 80119d2:	e001      	b.n	80119d8 <EE_PageTransfer+0x60>
  }
  else
  {
    return NO_VALID_PAGE;       /* No valid Page */
 80119d4:	23ab      	movs	r3, #171	; 0xab
 80119d6:	e07e      	b.n	8011ad6 <EE_PageTransfer+0x15e>
  }

  /* Set the new Page status to RECEIVE_DATA status */
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, NewPageAddress, RECEIVE_DATA);  
 80119d8:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 80119dc:	f04f 0300 	mov.w	r3, #0
 80119e0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80119e2:	2001      	movs	r0, #1
 80119e4:	f7f1 ff68 	bl	80038b8 <HAL_FLASH_Program>
 80119e8:	4603      	mov	r3, r0
 80119ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 80119ee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80119f2:	2b00      	cmp	r3, #0
 80119f4:	d003      	beq.n	80119fe <EE_PageTransfer+0x86>
  {
    return FlashStatus;
 80119f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80119fa:	b29b      	uxth	r3, r3
 80119fc:	e06b      	b.n	8011ad6 <EE_PageTransfer+0x15e>
  }
  
  /* Write the variable passed as parameter in the new active page */
  EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 80119fe:	88ba      	ldrh	r2, [r7, #4]
 8011a00:	88fb      	ldrh	r3, [r7, #6]
 8011a02:	4611      	mov	r1, r2
 8011a04:	4618      	mov	r0, r3
 8011a06:	f7ff ff55 	bl	80118b4 <EE_VerifyPageFullWriteVariable>
 8011a0a:	4603      	mov	r3, r0
 8011a0c:	847b      	strh	r3, [r7, #34]	; 0x22
  /* If program operation was failed, a Flash error code is returned */
  if (EepromStatus != HAL_OK)
 8011a0e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011a10:	2b00      	cmp	r3, #0
 8011a12:	d001      	beq.n	8011a18 <EE_PageTransfer+0xa0>
  {
    return EepromStatus;
 8011a14:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011a16:	e05e      	b.n	8011ad6 <EE_PageTransfer+0x15e>
  }

  /* Transfer process: transfer variables from old to the new active page */
  for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8011a18:	2300      	movs	r3, #0
 8011a1a:	853b      	strh	r3, [r7, #40]	; 0x28
 8011a1c:	e027      	b.n	8011a6e <EE_PageTransfer+0xf6>
  {
    if (VirtAddVarTab[VarIdx] != VirtAddress)  /* Check each variable except the one passed as parameter */
 8011a1e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8011a20:	4a31      	ldr	r2, [pc, #196]	; (8011ae8 <EE_PageTransfer+0x170>)
 8011a22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011a26:	88fa      	ldrh	r2, [r7, #6]
 8011a28:	429a      	cmp	r2, r3
 8011a2a:	d01d      	beq.n	8011a68 <EE_PageTransfer+0xf0>
    {
      /* Read the other last variable updates */
      ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8011a2c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8011a2e:	4a2e      	ldr	r2, [pc, #184]	; (8011ae8 <EE_PageTransfer+0x170>)
 8011a30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011a34:	492d      	ldr	r1, [pc, #180]	; (8011aec <EE_PageTransfer+0x174>)
 8011a36:	4618      	mov	r0, r3
 8011a38:	f7ff fe3c 	bl	80116b4 <EE_ReadVariable>
 8011a3c:	4603      	mov	r3, r0
 8011a3e:	843b      	strh	r3, [r7, #32]
      /* In case variable corresponding to the virtual address was found */
      if (ReadStatus != 0x1)
 8011a40:	8c3b      	ldrh	r3, [r7, #32]
 8011a42:	2b01      	cmp	r3, #1
 8011a44:	d010      	beq.n	8011a68 <EE_PageTransfer+0xf0>
      {
        /* Transfer the variable to the new active page */
        EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 8011a46:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8011a48:	4a27      	ldr	r2, [pc, #156]	; (8011ae8 <EE_PageTransfer+0x170>)
 8011a4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011a4e:	4a27      	ldr	r2, [pc, #156]	; (8011aec <EE_PageTransfer+0x174>)
 8011a50:	8812      	ldrh	r2, [r2, #0]
 8011a52:	4611      	mov	r1, r2
 8011a54:	4618      	mov	r0, r3
 8011a56:	f7ff ff2d 	bl	80118b4 <EE_VerifyPageFullWriteVariable>
 8011a5a:	4603      	mov	r3, r0
 8011a5c:	847b      	strh	r3, [r7, #34]	; 0x22
        /* If program operation was failed, a Flash error code is returned */
        if (EepromStatus != HAL_OK)
 8011a5e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011a60:	2b00      	cmp	r3, #0
 8011a62:	d001      	beq.n	8011a68 <EE_PageTransfer+0xf0>
        {
          return EepromStatus;
 8011a64:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011a66:	e036      	b.n	8011ad6 <EE_PageTransfer+0x15e>
  for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8011a68:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8011a6a:	3301      	adds	r3, #1
 8011a6c:	853b      	strh	r3, [r7, #40]	; 0x28
 8011a6e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8011a70:	2b07      	cmp	r3, #7
 8011a72:	d9d4      	bls.n	8011a1e <EE_PageTransfer+0xa6>
        }
      }
    }
  }

  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 8011a74:	2300      	movs	r3, #0
 8011a76:	60bb      	str	r3, [r7, #8]
  pEraseInit.Sector = OldPageId;
 8011a78:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8011a7a:	613b      	str	r3, [r7, #16]
  pEraseInit.NbSectors = 1;
 8011a7c:	2301      	movs	r3, #1
 8011a7e:	617b      	str	r3, [r7, #20]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8011a80:	2302      	movs	r3, #2
 8011a82:	61bb      	str	r3, [r7, #24]
  
  /* Erase the old Page: Set old Page status to ERASED status */
  FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);  
 8011a84:	f107 021c 	add.w	r2, r7, #28
 8011a88:	f107 0308 	add.w	r3, r7, #8
 8011a8c:	4611      	mov	r1, r2
 8011a8e:	4618      	mov	r0, r3
 8011a90:	f7f2 f8c4 	bl	8003c1c <HAL_FLASHEx_Erase>
 8011a94:	4603      	mov	r3, r0
 8011a96:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  /* If erase operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8011a9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011a9e:	2b00      	cmp	r3, #0
 8011aa0:	d003      	beq.n	8011aaa <EE_PageTransfer+0x132>
  {
    return FlashStatus;
 8011aa2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011aa6:	b29b      	uxth	r3, r3
 8011aa8:	e015      	b.n	8011ad6 <EE_PageTransfer+0x15e>
  }

  /* Set new Page status to VALID_PAGE status */
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, NewPageAddress, VALID_PAGE);   
 8011aaa:	f04f 0200 	mov.w	r2, #0
 8011aae:	f04f 0300 	mov.w	r3, #0
 8011ab2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011ab4:	2001      	movs	r0, #1
 8011ab6:	f7f1 feff 	bl	80038b8 <HAL_FLASH_Program>
 8011aba:	4603      	mov	r3, r0
 8011abc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8011ac0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011ac4:	2b00      	cmp	r3, #0
 8011ac6:	d003      	beq.n	8011ad0 <EE_PageTransfer+0x158>
  {
    return FlashStatus;
 8011ac8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011acc:	b29b      	uxth	r3, r3
 8011ace:	e002      	b.n	8011ad6 <EE_PageTransfer+0x15e>
  }

  /* Return last operation flash status */
  return FlashStatus;
 8011ad0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011ad4:	b29b      	uxth	r3, r3
}
 8011ad6:	4618      	mov	r0, r3
 8011ad8:	3730      	adds	r7, #48	; 0x30
 8011ada:	46bd      	mov	sp, r7
 8011adc:	bd80      	pop	{r7, pc}
 8011ade:	bf00      	nop
 8011ae0:	080a0000 	.word	0x080a0000
 8011ae4:	080c0000 	.word	0x080c0000
 8011ae8:	200028b4 	.word	0x200028b4
 8011aec:	2000e780 	.word	0x2000e780

08011af0 <EE_CheckFirstAccess>:
 * by skkim
 * return : true - First Access
 *          false - no First Access
 */
bool EE_CheckFirstAccess(void)
{
 8011af0:	b580      	push	{r7, lr}
 8011af2:	b082      	sub	sp, #8
 8011af4:	af00      	add	r7, sp, #0
  bool ret = false;
 8011af6:	2300      	movs	r3, #0
 8011af8:	71fb      	strb	r3, [r7, #7]
  uint16_t ValidPage = PAGE0;
 8011afa:	2300      	movs	r3, #0
 8011afc:	80bb      	strh	r3, [r7, #4]
  uint32_t Address = EEPROM_START_ADDRESS;
 8011afe:	4b10      	ldr	r3, [pc, #64]	; (8011b40 <EE_CheckFirstAccess+0x50>)
 8011b00:	603b      	str	r3, [r7, #0]

  /* Get valid Page for write operation */
  ValidPage = EE_FindValidPage(WRITE_IN_VALID_PAGE);
 8011b02:	2001      	movs	r0, #1
 8011b04:	f7ff fe92 	bl	801182c <EE_FindValidPage>
 8011b08:	4603      	mov	r3, r0
 8011b0a:	80bb      	strh	r3, [r7, #4]

  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 8011b0c:	88bb      	ldrh	r3, [r7, #4]
 8011b0e:	2bab      	cmp	r3, #171	; 0xab
 8011b10:	d101      	bne.n	8011b16 <EE_CheckFirstAccess+0x26>
  {
    return  NO_VALID_PAGE;
 8011b12:	2301      	movs	r3, #1
 8011b14:	e010      	b.n	8011b38 <EE_CheckFirstAccess+0x48>
  }

  /* Get the valid Page start Address */
  Address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE) + 4);
 8011b16:	88bb      	ldrh	r3, [r7, #4]
 8011b18:	f203 4305 	addw	r3, r3, #1029	; 0x405
 8011b1c:	045b      	lsls	r3, r3, #17
 8011b1e:	3304      	adds	r3, #4
 8011b20:	603b      	str	r3, [r7, #0]

  if(ValidPage == PAGE0)
 8011b22:	88bb      	ldrh	r3, [r7, #4]
 8011b24:	2b00      	cmp	r3, #0
 8011b26:	d106      	bne.n	8011b36 <EE_CheckFirstAccess+0x46>
  {
    if ((*(__IO uint32_t*)Address) == 0xFFFFFFFF)
 8011b28:	683b      	ldr	r3, [r7, #0]
 8011b2a:	681b      	ldr	r3, [r3, #0]
 8011b2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b30:	d101      	bne.n	8011b36 <EE_CheckFirstAccess+0x46>
    {
      ret = true;
 8011b32:	2301      	movs	r3, #1
 8011b34:	71fb      	strb	r3, [r7, #7]
    }
  }

  return ret;
 8011b36:	79fb      	ldrb	r3, [r7, #7]
}
 8011b38:	4618      	mov	r0, r3
 8011b3a:	3708      	adds	r7, #8
 8011b3c:	46bd      	mov	sp, r7
 8011b3e:	bd80      	pop	{r7, pc}
 8011b40:	080a0000 	.word	0x080a0000

08011b44 <writecommand>:
static void     lcdDriverInitRegs(void);



void writecommand(__IO uint8_t c)
{
 8011b44:	b480      	push	{r7}
 8011b46:	b083      	sub	sp, #12
 8011b48:	af00      	add	r7, sp, #0
 8011b4a:	4603      	mov	r3, r0
 8011b4c:	71fb      	strb	r3, [r7, #7]
#if HW_LCD_FSMC
  *(__IO uint8_t *)LCD_REG = (uint8_t)c;
 8011b4e:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8011b52:	79fa      	ldrb	r2, [r7, #7]
 8011b54:	b2d2      	uxtb	r2, r2
 8011b56:	701a      	strb	r2, [r3, #0]

  spiTransfer8(LCD_SPI_CH, c);

  gpioPinWrite(GPIO_LCD_CS, GPIO_ON);
#endif
}
 8011b58:	bf00      	nop
 8011b5a:	370c      	adds	r7, #12
 8011b5c:	46bd      	mov	sp, r7
 8011b5e:	bc80      	pop	{r7}
 8011b60:	4770      	bx	lr
	...

08011b64 <writedata>:

void writedata(__IO uint8_t d)
{
 8011b64:	b480      	push	{r7}
 8011b66:	b083      	sub	sp, #12
 8011b68:	af00      	add	r7, sp, #0
 8011b6a:	4603      	mov	r3, r0
 8011b6c:	71fb      	strb	r3, [r7, #7]
#if HW_LCD_FSMC
  *(__IO uint8_t *)LCD_RAM = (uint8_t)d;
 8011b6e:	4b04      	ldr	r3, [pc, #16]	; (8011b80 <writedata+0x1c>)
 8011b70:	79fa      	ldrb	r2, [r7, #7]
 8011b72:	b2d2      	uxtb	r2, r2
 8011b74:	701a      	strb	r2, [r3, #0]

  spiTransfer8(LCD_SPI_CH, d);

  gpioPinWrite(GPIO_LCD_CS, GPIO_ON);
#endif
}
 8011b76:	bf00      	nop
 8011b78:	370c      	adds	r7, #12
 8011b7a:	46bd      	mov	sp, r7
 8011b7c:	bc80      	pop	{r7}
 8011b7e:	4770      	bx	lr
 8011b80:	60020000 	.word	0x60020000

08011b84 <writecolor>:

void writecolor(__IO uint16_t d)
{
 8011b84:	b480      	push	{r7}
 8011b86:	b083      	sub	sp, #12
 8011b88:	af00      	add	r7, sp, #0
 8011b8a:	4603      	mov	r3, r0
 8011b8c:	80fb      	strh	r3, [r7, #6]
#if HW_LCD_FSMC
  *(__IO uint16_t *)LCD_RAM = (uint16_t)d;
 8011b8e:	4b04      	ldr	r3, [pc, #16]	; (8011ba0 <writecolor+0x1c>)
 8011b90:	88fa      	ldrh	r2, [r7, #6]
 8011b92:	b292      	uxth	r2, r2
 8011b94:	801a      	strh	r2, [r3, #0]
#endif
}
 8011b96:	bf00      	nop
 8011b98:	370c      	adds	r7, #12
 8011b9a:	46bd      	mov	sp, r7
 8011b9c:	bc80      	pop	{r7}
 8011b9e:	4770      	bx	lr
 8011ba0:	60020000 	.word	0x60020000

08011ba4 <TransferDoneISR>:
#endif
  return ret;
}

static void TransferDoneISR(void)
{
 8011ba4:	b580      	push	{r7, lr}
 8011ba6:	af00      	add	r7, sp, #0
  if (is_write_frame == true)
 8011ba8:	4b08      	ldr	r3, [pc, #32]	; (8011bcc <TransferDoneISR+0x28>)
 8011baa:	781b      	ldrb	r3, [r3, #0]
 8011bac:	b2db      	uxtb	r3, r3
 8011bae:	2b00      	cmp	r3, #0
 8011bb0:	d009      	beq.n	8011bc6 <TransferDoneISR+0x22>
  {
    is_write_frame = false;
 8011bb2:	4b06      	ldr	r3, [pc, #24]	; (8011bcc <TransferDoneISR+0x28>)
 8011bb4:	2200      	movs	r2, #0
 8011bb6:	701a      	strb	r2, [r3, #0]

#if HW_LCD_SPI
    gpioPinWrite(GPIO_LCD_CS, GPIO_ON);
#endif

    if (frameCallBack != NULL)
 8011bb8:	4b05      	ldr	r3, [pc, #20]	; (8011bd0 <TransferDoneISR+0x2c>)
 8011bba:	681b      	ldr	r3, [r3, #0]
 8011bbc:	2b00      	cmp	r3, #0
 8011bbe:	d002      	beq.n	8011bc6 <TransferDoneISR+0x22>
    {
      frameCallBack();
 8011bc0:	4b03      	ldr	r3, [pc, #12]	; (8011bd0 <TransferDoneISR+0x2c>)
 8011bc2:	681b      	ldr	r3, [r3, #0]
 8011bc4:	4798      	blx	r3
    }
  }
}
 8011bc6:	bf00      	nop
 8011bc8:	bd80      	pop	{r7, pc}
 8011bca:	bf00      	nop
 8011bcc:	2000e788 	.word	0x2000e788
 8011bd0:	2000e784 	.word	0x2000e784

08011bd4 <lcdDriverInit>:


bool lcdDriverInit(void)
{
 8011bd4:	b580      	push	{r7, lr}
 8011bd6:	b082      	sub	sp, #8
 8011bd8:	af00      	add	r7, sp, #0
  bool ret;

  ret = lcdDriverReset();
 8011bda:	f000 f835 	bl	8011c48 <lcdDriverReset>
 8011bde:	4603      	mov	r3, r0
 8011be0:	71fb      	strb	r3, [r7, #7]

  return ret;
 8011be2:	79fb      	ldrb	r3, [r7, #7]
}
 8011be4:	4618      	mov	r0, r3
 8011be6:	3708      	adds	r7, #8
 8011be8:	46bd      	mov	sp, r7
 8011bea:	bd80      	pop	{r7, pc}

08011bec <lcdDriverFuncSet>:

bool lcdDriverFuncSet(lcd_driver_t *p_driver)
{
 8011bec:	b480      	push	{r7}
 8011bee:	b083      	sub	sp, #12
 8011bf0:	af00      	add	r7, sp, #0
 8011bf2:	6078      	str	r0, [r7, #4]
  p_driver->init = lcdDriverInit;
 8011bf4:	687b      	ldr	r3, [r7, #4]
 8011bf6:	4a0d      	ldr	r2, [pc, #52]	; (8011c2c <lcdDriverFuncSet+0x40>)
 8011bf8:	601a      	str	r2, [r3, #0]
  p_driver->reset = lcdDriverReset;
 8011bfa:	687b      	ldr	r3, [r7, #4]
 8011bfc:	4a0c      	ldr	r2, [pc, #48]	; (8011c30 <lcdDriverFuncSet+0x44>)
 8011bfe:	605a      	str	r2, [r3, #4]
  p_driver->setWindow = lcdDriverSetWindow;
 8011c00:	687b      	ldr	r3, [r7, #4]
 8011c02:	4a0c      	ldr	r2, [pc, #48]	; (8011c34 <lcdDriverFuncSet+0x48>)
 8011c04:	609a      	str	r2, [r3, #8]
  p_driver->getWidth = lcdDriverGetWidth;
 8011c06:	687b      	ldr	r3, [r7, #4]
 8011c08:	4a0b      	ldr	r2, [pc, #44]	; (8011c38 <lcdDriverFuncSet+0x4c>)
 8011c0a:	60da      	str	r2, [r3, #12]
  p_driver->getHeight = lcdDriverGetHeight;
 8011c0c:	687b      	ldr	r3, [r7, #4]
 8011c0e:	4a0b      	ldr	r2, [pc, #44]	; (8011c3c <lcdDriverFuncSet+0x50>)
 8011c10:	611a      	str	r2, [r3, #16]
  p_driver->setCallBack = lcdDriverSetCallBack;
 8011c12:	687b      	ldr	r3, [r7, #4]
 8011c14:	4a0a      	ldr	r2, [pc, #40]	; (8011c40 <lcdDriverFuncSet+0x54>)
 8011c16:	615a      	str	r2, [r3, #20]
  p_driver->sendBuffer = lcdDriverSendBuffer;
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	4a0a      	ldr	r2, [pc, #40]	; (8011c44 <lcdDriverFuncSet+0x58>)
 8011c1c:	619a      	str	r2, [r3, #24]
  return true;
 8011c1e:	2301      	movs	r3, #1
}
 8011c20:	4618      	mov	r0, r3
 8011c22:	370c      	adds	r7, #12
 8011c24:	46bd      	mov	sp, r7
 8011c26:	bc80      	pop	{r7}
 8011c28:	4770      	bx	lr
 8011c2a:	bf00      	nop
 8011c2c:	08011bd5 	.word	0x08011bd5
 8011c30:	08011c49 	.word	0x08011c49
 8011c34:	08011e29 	.word	0x08011e29
 8011c38:	08011c97 	.word	0x08011c97
 8011c3c:	08011ca5 	.word	0x08011ca5
 8011c40:	08011db5 	.word	0x08011db5
 8011c44:	08011d6d 	.word	0x08011d6d

08011c48 <lcdDriverReset>:

bool lcdDriverReset(void)
{
 8011c48:	b580      	push	{r7, lr}
 8011c4a:	b082      	sub	sp, #8
 8011c4c:	af02      	add	r7, sp, #8
#ifdef _USE_HW_ST7735
#if HW_LCD_FSMC
  gpioPinWrite(GPIO_LCD_NRESET, GPIO_OFF);
 8011c4e:	2100      	movs	r1, #0
 8011c50:	2000      	movs	r0, #0
 8011c52:	f7fc fd0f 	bl	800e674 <gpioPinWrite>
  delay(50);
 8011c56:	2032      	movs	r0, #50	; 0x32
 8011c58:	f7fc ff61 	bl	800eb1e <delay>
  gpioPinWrite(GPIO_LCD_NRESET, GPIO_ON);
 8011c5c:	2101      	movs	r1, #1
 8011c5e:	2000      	movs	r0, #0
 8011c60:	f7fc fd08 	bl	800e674 <gpioPinWrite>
  delay(50);
 8011c64:	2032      	movs	r0, #50	; 0x32
 8011c66:	f7fc ff5a 	bl	800eb1e <delay>
  delay(100);
  gpioPinWrite(GPIO_LCD_NRESET, GPIO_ON);
#endif
#endif //#ifdef _USE_HW_ILI9341

  lcdDriverInitRegs();
 8011c6a:	f000 f925 	bl	8011eb8 <lcdDriverInitRegs>

  lcdDriverSetRotation(LCD_ROTAT_MODE);
 8011c6e:	2004      	movs	r0, #4
 8011c70:	f000 f8b0 	bl	8011dd4 <lcdDriverSetRotation>

  lcdDriverFillRect(0, 0, LCD_WIDTH, LCD_HEIGHT, white);
 8011c74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8011c78:	9300      	str	r3, [sp, #0]
 8011c7a:	23a0      	movs	r3, #160	; 0xa0
 8011c7c:	2280      	movs	r2, #128	; 0x80
 8011c7e:	2100      	movs	r1, #0
 8011c80:	2000      	movs	r0, #0
 8011c82:	f000 f816 	bl	8011cb2 <lcdDriverFillRect>
  gpioPinWrite(GPIO_LCD_BL, GPIO_OFF);
 8011c86:	2100      	movs	r1, #0
 8011c88:	2001      	movs	r0, #1
 8011c8a:	f7fc fcf3 	bl	800e674 <gpioPinWrite>
  return true;
 8011c8e:	2301      	movs	r3, #1
}
 8011c90:	4618      	mov	r0, r3
 8011c92:	46bd      	mov	sp, r7
 8011c94:	bd80      	pop	{r7, pc}

08011c96 <lcdDriverGetWidth>:

uint16_t lcdDriverGetWidth(void)
{
 8011c96:	b480      	push	{r7}
 8011c98:	af00      	add	r7, sp, #0
  return LCD_WIDTH;
 8011c9a:	2380      	movs	r3, #128	; 0x80
}
 8011c9c:	4618      	mov	r0, r3
 8011c9e:	46bd      	mov	sp, r7
 8011ca0:	bc80      	pop	{r7}
 8011ca2:	4770      	bx	lr

08011ca4 <lcdDriverGetHeight>:

uint16_t lcdDriverGetHeight(void)
{
 8011ca4:	b480      	push	{r7}
 8011ca6:	af00      	add	r7, sp, #0
  return LCD_HEIGHT;
 8011ca8:	23a0      	movs	r3, #160	; 0xa0
}
 8011caa:	4618      	mov	r0, r3
 8011cac:	46bd      	mov	sp, r7
 8011cae:	bc80      	pop	{r7}
 8011cb0:	4770      	bx	lr

08011cb2 <lcdDriverFillRect>:

void lcdDriverFillRect(int32_t x, int32_t y, int32_t w, int32_t h, uint32_t color)
{
 8011cb2:	b580      	push	{r7, lr}
 8011cb4:	b086      	sub	sp, #24
 8011cb6:	af00      	add	r7, sp, #0
 8011cb8:	60f8      	str	r0, [r7, #12]
 8011cba:	60b9      	str	r1, [r7, #8]
 8011cbc:	607a      	str	r2, [r7, #4]
 8011cbe:	603b      	str	r3, [r7, #0]
  // Clipping
  if ((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;
 8011cc0:	68fb      	ldr	r3, [r7, #12]
 8011cc2:	2b7f      	cmp	r3, #127	; 0x7f
 8011cc4:	dc4c      	bgt.n	8011d60 <lcdDriverFillRect+0xae>
 8011cc6:	68bb      	ldr	r3, [r7, #8]
 8011cc8:	2b9f      	cmp	r3, #159	; 0x9f
 8011cca:	dc49      	bgt.n	8011d60 <lcdDriverFillRect+0xae>

  if (x < 0) { w += x; x = 0; }
 8011ccc:	68fb      	ldr	r3, [r7, #12]
 8011cce:	2b00      	cmp	r3, #0
 8011cd0:	da05      	bge.n	8011cde <lcdDriverFillRect+0x2c>
 8011cd2:	687a      	ldr	r2, [r7, #4]
 8011cd4:	68fb      	ldr	r3, [r7, #12]
 8011cd6:	4413      	add	r3, r2
 8011cd8:	607b      	str	r3, [r7, #4]
 8011cda:	2300      	movs	r3, #0
 8011cdc:	60fb      	str	r3, [r7, #12]
  if (y < 0) { h += y; y = 0; }
 8011cde:	68bb      	ldr	r3, [r7, #8]
 8011ce0:	2b00      	cmp	r3, #0
 8011ce2:	da05      	bge.n	8011cf0 <lcdDriverFillRect+0x3e>
 8011ce4:	683a      	ldr	r2, [r7, #0]
 8011ce6:	68bb      	ldr	r3, [r7, #8]
 8011ce8:	4413      	add	r3, r2
 8011cea:	603b      	str	r3, [r7, #0]
 8011cec:	2300      	movs	r3, #0
 8011cee:	60bb      	str	r3, [r7, #8]

  if ((x + w) > LCD_WIDTH)  w = LCD_WIDTH  - x;
 8011cf0:	68fa      	ldr	r2, [r7, #12]
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	4413      	add	r3, r2
 8011cf6:	2b80      	cmp	r3, #128	; 0x80
 8011cf8:	dd03      	ble.n	8011d02 <lcdDriverFillRect+0x50>
 8011cfa:	68fb      	ldr	r3, [r7, #12]
 8011cfc:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8011d00:	607b      	str	r3, [r7, #4]
  if ((y + h) > LCD_HEIGHT) h = LCD_HEIGHT - y;
 8011d02:	68ba      	ldr	r2, [r7, #8]
 8011d04:	683b      	ldr	r3, [r7, #0]
 8011d06:	4413      	add	r3, r2
 8011d08:	2ba0      	cmp	r3, #160	; 0xa0
 8011d0a:	dd03      	ble.n	8011d14 <lcdDriverFillRect+0x62>
 8011d0c:	68bb      	ldr	r3, [r7, #8]
 8011d0e:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 8011d12:	603b      	str	r3, [r7, #0]

  if ((w < 1) || (h < 1)) return;
 8011d14:	687b      	ldr	r3, [r7, #4]
 8011d16:	2b00      	cmp	r3, #0
 8011d18:	dd24      	ble.n	8011d64 <lcdDriverFillRect+0xb2>
 8011d1a:	683b      	ldr	r3, [r7, #0]
 8011d1c:	2b00      	cmp	r3, #0
 8011d1e:	dd21      	ble.n	8011d64 <lcdDriverFillRect+0xb2>

  lcdDriverSetWindow(x, y, x + w - 1, y + h - 1);
 8011d20:	68fa      	ldr	r2, [r7, #12]
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	4413      	add	r3, r2
 8011d26:	1e59      	subs	r1, r3, #1
 8011d28:	68ba      	ldr	r2, [r7, #8]
 8011d2a:	683b      	ldr	r3, [r7, #0]
 8011d2c:	4413      	add	r3, r2
 8011d2e:	3b01      	subs	r3, #1
 8011d30:	460a      	mov	r2, r1
 8011d32:	68b9      	ldr	r1, [r7, #8]
 8011d34:	68f8      	ldr	r0, [r7, #12]
 8011d36:	f000 f877 	bl	8011e28 <lcdDriverSetWindow>
#if HW_LCD_FSMC
  for (int i=0; i<h*w; i++)
 8011d3a:	2300      	movs	r3, #0
 8011d3c:	617b      	str	r3, [r7, #20]
 8011d3e:	e007      	b.n	8011d50 <lcdDriverFillRect+0x9e>
  {
      writecolor(color);
 8011d40:	6a3b      	ldr	r3, [r7, #32]
 8011d42:	b29b      	uxth	r3, r3
 8011d44:	4618      	mov	r0, r3
 8011d46:	f7ff ff1d 	bl	8011b84 <writecolor>
  for (int i=0; i<h*w; i++)
 8011d4a:	697b      	ldr	r3, [r7, #20]
 8011d4c:	3301      	adds	r3, #1
 8011d4e:	617b      	str	r3, [r7, #20]
 8011d50:	683b      	ldr	r3, [r7, #0]
 8011d52:	687a      	ldr	r2, [r7, #4]
 8011d54:	fb02 f303 	mul.w	r3, r2, r3
 8011d58:	697a      	ldr	r2, [r7, #20]
 8011d5a:	429a      	cmp	r2, r3
 8011d5c:	dbf0      	blt.n	8011d40 <lcdDriverFillRect+0x8e>
 8011d5e:	e002      	b.n	8011d66 <lcdDriverFillRect+0xb4>
  if ((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;
 8011d60:	bf00      	nop
 8011d62:	e000      	b.n	8011d66 <lcdDriverFillRect+0xb4>
  if ((w < 1) || (h < 1)) return;
 8011d64:	bf00      	nop
  {
    spiDmaTxTransfer(_DEF_SPI1, (void *)line_buf, w, 10);
  }
  gpioPinWrite(GPIO_LCD_CS, GPIO_ON);
#endif
}
 8011d66:	3718      	adds	r7, #24
 8011d68:	46bd      	mov	sp, r7
 8011d6a:	bd80      	pop	{r7, pc}

08011d6c <lcdDriverSendBuffer>:


bool lcdDriverSendBuffer(uint16_t *p_data, uint32_t length, uint32_t timeout_ms)
{
 8011d6c:	b580      	push	{r7, lr}
 8011d6e:	b086      	sub	sp, #24
 8011d70:	af00      	add	r7, sp, #0
 8011d72:	60f8      	str	r0, [r7, #12]
 8011d74:	60b9      	str	r1, [r7, #8]
 8011d76:	607a      	str	r2, [r7, #4]
  is_write_frame = true;
 8011d78:	4b0d      	ldr	r3, [pc, #52]	; (8011db0 <lcdDriverSendBuffer+0x44>)
 8011d7a:	2201      	movs	r2, #1
 8011d7c:	701a      	strb	r2, [r3, #0]

#if HW_LCD_FSMC
  for(int i=0; i<length; i++)
 8011d7e:	2300      	movs	r3, #0
 8011d80:	617b      	str	r3, [r7, #20]
 8011d82:	e00a      	b.n	8011d9a <lcdDriverSendBuffer+0x2e>
  {
    writecolor((uint16_t)p_data[i]);
 8011d84:	697b      	ldr	r3, [r7, #20]
 8011d86:	005b      	lsls	r3, r3, #1
 8011d88:	68fa      	ldr	r2, [r7, #12]
 8011d8a:	4413      	add	r3, r2
 8011d8c:	881b      	ldrh	r3, [r3, #0]
 8011d8e:	4618      	mov	r0, r3
 8011d90:	f7ff fef8 	bl	8011b84 <writecolor>
  for(int i=0; i<length; i++)
 8011d94:	697b      	ldr	r3, [r7, #20]
 8011d96:	3301      	adds	r3, #1
 8011d98:	617b      	str	r3, [r7, #20]
 8011d9a:	697b      	ldr	r3, [r7, #20]
 8011d9c:	68ba      	ldr	r2, [r7, #8]
 8011d9e:	429a      	cmp	r2, r3
 8011da0:	d8f0      	bhi.n	8011d84 <lcdDriverSendBuffer+0x18>
  }
  TransferDoneISR();
 8011da2:	f7ff feff 	bl	8011ba4 <TransferDoneISR>
  gpioPinWrite(GPIO_LCD_CS, GPIO_OFF);

  spiDmaTxTransfer(_DEF_SPI1, (void *)p_data, length, 0);
#endif

  return true;
 8011da6:	2301      	movs	r3, #1
}
 8011da8:	4618      	mov	r0, r3
 8011daa:	3718      	adds	r7, #24
 8011dac:	46bd      	mov	sp, r7
 8011dae:	bd80      	pop	{r7, pc}
 8011db0:	2000e788 	.word	0x2000e788

08011db4 <lcdDriverSetCallBack>:

bool lcdDriverSetCallBack(void (*p_func)(void))
{
 8011db4:	b480      	push	{r7}
 8011db6:	b083      	sub	sp, #12
 8011db8:	af00      	add	r7, sp, #0
 8011dba:	6078      	str	r0, [r7, #4]
  frameCallBack = p_func;
 8011dbc:	4a04      	ldr	r2, [pc, #16]	; (8011dd0 <lcdDriverSetCallBack+0x1c>)
 8011dbe:	687b      	ldr	r3, [r7, #4]
 8011dc0:	6013      	str	r3, [r2, #0]

  return true;
 8011dc2:	2301      	movs	r3, #1
}
 8011dc4:	4618      	mov	r0, r3
 8011dc6:	370c      	adds	r7, #12
 8011dc8:	46bd      	mov	sp, r7
 8011dca:	bc80      	pop	{r7}
 8011dcc:	4770      	bx	lr
 8011dce:	bf00      	nop
 8011dd0:	2000e784 	.word	0x2000e784

08011dd4 <lcdDriverSetRotation>:

void lcdDriverSetRotation(uint8_t mode)
{
 8011dd4:	b580      	push	{r7, lr}
 8011dd6:	b082      	sub	sp, #8
 8011dd8:	af00      	add	r7, sp, #0
 8011dda:	4603      	mov	r3, r0
 8011ddc:	71fb      	strb	r3, [r7, #7]
  writecommand(LCD_REG_MADCTL);
 8011dde:	2036      	movs	r0, #54	; 0x36
 8011de0:	f7ff feb0 	bl	8011b44 <writecommand>

  switch (mode)
 8011de4:	79fb      	ldrb	r3, [r7, #7]
 8011de6:	2b03      	cmp	r3, #3
 8011de8:	d81a      	bhi.n	8011e20 <lcdDriverSetRotation+0x4c>
 8011dea:	a201      	add	r2, pc, #4	; (adr r2, 8011df0 <lcdDriverSetRotation+0x1c>)
 8011dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011df0:	08011e01 	.word	0x08011e01
 8011df4:	08011e09 	.word	0x08011e09
 8011df8:	08011e11 	.word	0x08011e11
 8011dfc:	08011e19 	.word	0x08011e19
  {
   case 0:
     writedata(MADCTL_MX | MADCTL_MY | MADCTL_BGR);
 8011e00:	20c8      	movs	r0, #200	; 0xc8
 8011e02:	f7ff feaf 	bl	8011b64 <writedata>
     break;
 8011e06:	e00b      	b.n	8011e20 <lcdDriverSetRotation+0x4c>

   case 1:
     writedata(MADCTL_MY | MADCTL_MV | MADCTL_BGR);
 8011e08:	20a8      	movs	r0, #168	; 0xa8
 8011e0a:	f7ff feab 	bl	8011b64 <writedata>
     break;
 8011e0e:	e007      	b.n	8011e20 <lcdDriverSetRotation+0x4c>

  case 2:
    writedata(MADCTL_BGR);
 8011e10:	2008      	movs	r0, #8
 8011e12:	f7ff fea7 	bl	8011b64 <writedata>
    break;
 8011e16:	e003      	b.n	8011e20 <lcdDriverSetRotation+0x4c>

   case 3:
     writedata(MADCTL_MX | MADCTL_MV | MADCTL_BGR);
 8011e18:	2068      	movs	r0, #104	; 0x68
 8011e1a:	f7ff fea3 	bl	8011b64 <writedata>
     break;
 8011e1e:	bf00      	nop
  }
}
 8011e20:	bf00      	nop
 8011e22:	3708      	adds	r7, #8
 8011e24:	46bd      	mov	sp, r7
 8011e26:	bd80      	pop	{r7, pc}

08011e28 <lcdDriverSetWindow>:

void lcdDriverSetWindow(int32_t x0, int32_t y0, int32_t x1, int32_t y1)
{
 8011e28:	b580      	push	{r7, lr}
 8011e2a:	b088      	sub	sp, #32
 8011e2c:	af00      	add	r7, sp, #0
 8011e2e:	60f8      	str	r0, [r7, #12]
 8011e30:	60b9      	str	r1, [r7, #8]
 8011e32:	607a      	str	r2, [r7, #4]
 8011e34:	603b      	str	r3, [r7, #0]
  int32_t sX, sY, eX, eY;

  sX = x0 + COL_OFFSET;
 8011e36:	68fb      	ldr	r3, [r7, #12]
 8011e38:	61fb      	str	r3, [r7, #28]
  sY = y0 + ROW_OFFSET;
 8011e3a:	68bb      	ldr	r3, [r7, #8]
 8011e3c:	61bb      	str	r3, [r7, #24]
  eX = x1 + COL_OFFSET;
 8011e3e:	687b      	ldr	r3, [r7, #4]
 8011e40:	617b      	str	r3, [r7, #20]
  eY = y1 + ROW_OFFSET;
 8011e42:	683b      	ldr	r3, [r7, #0]
 8011e44:	613b      	str	r3, [r7, #16]

#if HW_LCD_SPI
  spiSetBitWidth(LCD_SPI_CH, 8);
#endif
  writecommand(LCD_REG_CASET);     // Column addr set
 8011e46:	202a      	movs	r0, #42	; 0x2a
 8011e48:	f7ff fe7c 	bl	8011b44 <writecommand>
  writedata((uint8_t)(sX>>8));
 8011e4c:	69fb      	ldr	r3, [r7, #28]
 8011e4e:	121b      	asrs	r3, r3, #8
 8011e50:	b2db      	uxtb	r3, r3
 8011e52:	4618      	mov	r0, r3
 8011e54:	f7ff fe86 	bl	8011b64 <writedata>
  writedata((uint8_t)(sX&0xff));  // XSTART
 8011e58:	69fb      	ldr	r3, [r7, #28]
 8011e5a:	b2db      	uxtb	r3, r3
 8011e5c:	4618      	mov	r0, r3
 8011e5e:	f7ff fe81 	bl	8011b64 <writedata>
  writedata((uint8_t)(eX>>8));
 8011e62:	697b      	ldr	r3, [r7, #20]
 8011e64:	121b      	asrs	r3, r3, #8
 8011e66:	b2db      	uxtb	r3, r3
 8011e68:	4618      	mov	r0, r3
 8011e6a:	f7ff fe7b 	bl	8011b64 <writedata>
  writedata((uint8_t)(eX&0xff));  // XEND
 8011e6e:	697b      	ldr	r3, [r7, #20]
 8011e70:	b2db      	uxtb	r3, r3
 8011e72:	4618      	mov	r0, r3
 8011e74:	f7ff fe76 	bl	8011b64 <writedata>

  writecommand(LCD_REG_RASET);     // Row addr set
 8011e78:	202b      	movs	r0, #43	; 0x2b
 8011e7a:	f7ff fe63 	bl	8011b44 <writecommand>
  writedata((uint8_t)(sY>>8));
 8011e7e:	69bb      	ldr	r3, [r7, #24]
 8011e80:	121b      	asrs	r3, r3, #8
 8011e82:	b2db      	uxtb	r3, r3
 8011e84:	4618      	mov	r0, r3
 8011e86:	f7ff fe6d 	bl	8011b64 <writedata>
  writedata((uint8_t)(sY&0xff));  // YSTART
 8011e8a:	69bb      	ldr	r3, [r7, #24]
 8011e8c:	b2db      	uxtb	r3, r3
 8011e8e:	4618      	mov	r0, r3
 8011e90:	f7ff fe68 	bl	8011b64 <writedata>
  writedata((uint8_t)(eY>>8));
 8011e94:	693b      	ldr	r3, [r7, #16]
 8011e96:	121b      	asrs	r3, r3, #8
 8011e98:	b2db      	uxtb	r3, r3
 8011e9a:	4618      	mov	r0, r3
 8011e9c:	f7ff fe62 	bl	8011b64 <writedata>
  writedata((uint8_t)(eY&0xff));  // YEND
 8011ea0:	693b      	ldr	r3, [r7, #16]
 8011ea2:	b2db      	uxtb	r3, r3
 8011ea4:	4618      	mov	r0, r3
 8011ea6:	f7ff fe5d 	bl	8011b64 <writedata>

  writecommand(LCD_REG_RAMWR);     // write to RAM
 8011eaa:	202c      	movs	r0, #44	; 0x2c
 8011eac:	f7ff fe4a 	bl	8011b44 <writecommand>
}
 8011eb0:	bf00      	nop
 8011eb2:	3720      	adds	r7, #32
 8011eb4:	46bd      	mov	sp, r7
 8011eb6:	bd80      	pop	{r7, pc}

08011eb8 <lcdDriverInitRegs>:


void lcdDriverInitRegs(void)
{
 8011eb8:	b580      	push	{r7, lr}
 8011eba:	af00      	add	r7, sp, #0
#ifdef _USE_HW_ST7735
  writecommand(LCD_REG_SWRESET); //  C: Software reset, 0 args, w/delay
 8011ebc:	2001      	movs	r0, #1
 8011ebe:	f7ff fe41 	bl	8011b44 <writecommand>
  delay(200);
 8011ec2:	20c8      	movs	r0, #200	; 0xc8
 8011ec4:	f7fc fe2b 	bl	800eb1e <delay>

  writecommand(LCD_REG_SLPOUT);  //  C: Out of sleep mode, 0 args, w/delay
 8011ec8:	2011      	movs	r0, #17
 8011eca:	f7ff fe3b 	bl	8011b44 <writecommand>
  delay(100);
 8011ece:	2064      	movs	r0, #100	; 0x64
 8011ed0:	f7fc fe25 	bl	800eb1e <delay>

  writecommand(LCD_REG_FRMCTR1); //  C: Frame rate ctrl - normal mode, 3 args:
 8011ed4:	20b1      	movs	r0, #177	; 0xb1
 8011ed6:	f7ff fe35 	bl	8011b44 <writecommand>
  writedata(0x01);              //     Rate = fosc/(1x2+40) * (LINE+2C+2D)
 8011eda:	2001      	movs	r0, #1
 8011edc:	f7ff fe42 	bl	8011b64 <writedata>
  writedata(0x2C);
 8011ee0:	202c      	movs	r0, #44	; 0x2c
 8011ee2:	f7ff fe3f 	bl	8011b64 <writedata>
  writedata(0x2D);
 8011ee6:	202d      	movs	r0, #45	; 0x2d
 8011ee8:	f7ff fe3c 	bl	8011b64 <writedata>

  writecommand(LCD_REG_FRMCTR2); //  C: Frame rate control - idle mode, 3 args:
 8011eec:	20b2      	movs	r0, #178	; 0xb2
 8011eee:	f7ff fe29 	bl	8011b44 <writecommand>
  writedata(0x01);              //     Rate = fosc/(1x2+40) * (LINE+2C+2D)
 8011ef2:	2001      	movs	r0, #1
 8011ef4:	f7ff fe36 	bl	8011b64 <writedata>
  writedata(0x2C);
 8011ef8:	202c      	movs	r0, #44	; 0x2c
 8011efa:	f7ff fe33 	bl	8011b64 <writedata>
  writedata(0x2D);
 8011efe:	202d      	movs	r0, #45	; 0x2d
 8011f00:	f7ff fe30 	bl	8011b64 <writedata>

  writecommand(LCD_REG_FRMCTR3); //  C: Frame rate ctrl - partial mode, 6 args:
 8011f04:	20b3      	movs	r0, #179	; 0xb3
 8011f06:	f7ff fe1d 	bl	8011b44 <writecommand>
  writedata(0x01);              //     Dot inversion mode
 8011f0a:	2001      	movs	r0, #1
 8011f0c:	f7ff fe2a 	bl	8011b64 <writedata>
  writedata(0x2C);
 8011f10:	202c      	movs	r0, #44	; 0x2c
 8011f12:	f7ff fe27 	bl	8011b64 <writedata>
  writedata(0x2D);
 8011f16:	202d      	movs	r0, #45	; 0x2d
 8011f18:	f7ff fe24 	bl	8011b64 <writedata>
  writedata(0x01);              //     Line inversion mode
 8011f1c:	2001      	movs	r0, #1
 8011f1e:	f7ff fe21 	bl	8011b64 <writedata>
  writedata(0x2C);
 8011f22:	202c      	movs	r0, #44	; 0x2c
 8011f24:	f7ff fe1e 	bl	8011b64 <writedata>
  writedata(0x2D);
 8011f28:	202d      	movs	r0, #45	; 0x2d
 8011f2a:	f7ff fe1b 	bl	8011b64 <writedata>

  writecommand(LCD_REG_INVCTR);  //  C: Display inversion ctrl, 1 arg, no delay:
 8011f2e:	20b4      	movs	r0, #180	; 0xb4
 8011f30:	f7ff fe08 	bl	8011b44 <writecommand>
  writedata(0x07);              //     No inversion
 8011f34:	2007      	movs	r0, #7
 8011f36:	f7ff fe15 	bl	8011b64 <writedata>

  writecommand(LCD_REG_PWCTR1);  //  C: Power control, 3 args, no delay:
 8011f3a:	20c0      	movs	r0, #192	; 0xc0
 8011f3c:	f7ff fe02 	bl	8011b44 <writecommand>
  writedata(0xA2);
 8011f40:	20a2      	movs	r0, #162	; 0xa2
 8011f42:	f7ff fe0f 	bl	8011b64 <writedata>
  writedata(0x02);              //     -4.6V
 8011f46:	2002      	movs	r0, #2
 8011f48:	f7ff fe0c 	bl	8011b64 <writedata>
  writedata(0x84);              //     AUTO mode
 8011f4c:	2084      	movs	r0, #132	; 0x84
 8011f4e:	f7ff fe09 	bl	8011b64 <writedata>

  writecommand(LCD_REG_PWCTR2);  //  C: Power control, 1 arg, no delay:
 8011f52:	20c1      	movs	r0, #193	; 0xc1
 8011f54:	f7ff fdf6 	bl	8011b44 <writecommand>
  writedata(0xC5);              //     VGH25 = 2.4C VGSEL = -10 VGH = 3 * AVDD
 8011f58:	20c5      	movs	r0, #197	; 0xc5
 8011f5a:	f7ff fe03 	bl	8011b64 <writedata>

  writecommand(LCD_REG_PWCTR3);  //  C: Power control, 2 args, no delay:
 8011f5e:	20c2      	movs	r0, #194	; 0xc2
 8011f60:	f7ff fdf0 	bl	8011b44 <writecommand>
  writedata(0x0A);              //     Opamp current small
 8011f64:	200a      	movs	r0, #10
 8011f66:	f7ff fdfd 	bl	8011b64 <writedata>
  writedata(0x00);              //     Boost frequency
 8011f6a:	2000      	movs	r0, #0
 8011f6c:	f7ff fdfa 	bl	8011b64 <writedata>

  writecommand(LCD_REG_PWCTR4);  //  C: Power control, 2 args, no delay:
 8011f70:	20c3      	movs	r0, #195	; 0xc3
 8011f72:	f7ff fde7 	bl	8011b44 <writecommand>
  writedata(0x8A);              //     BCLK/2, Opamp current small & Medium low
 8011f76:	208a      	movs	r0, #138	; 0x8a
 8011f78:	f7ff fdf4 	bl	8011b64 <writedata>
  writedata(0x2A);
 8011f7c:	202a      	movs	r0, #42	; 0x2a
 8011f7e:	f7ff fdf1 	bl	8011b64 <writedata>

  writecommand(LCD_REG_PWCTR5);  //  C: Power control, 2 args, no delay:
 8011f82:	20c4      	movs	r0, #196	; 0xc4
 8011f84:	f7ff fdde 	bl	8011b44 <writecommand>
  writedata(0x8A);
 8011f88:	208a      	movs	r0, #138	; 0x8a
 8011f8a:	f7ff fdeb 	bl	8011b64 <writedata>
  writedata(0xEE);
 8011f8e:	20ee      	movs	r0, #238	; 0xee
 8011f90:	f7ff fde8 	bl	8011b64 <writedata>

  writecommand(LCD_REG_VMCTR1);  //  C: Power control, 1 arg, no delay:
 8011f94:	20c5      	movs	r0, #197	; 0xc5
 8011f96:	f7ff fdd5 	bl	8011b44 <writecommand>
  writedata(0x0E);
 8011f9a:	200e      	movs	r0, #14
 8011f9c:	f7ff fde2 	bl	8011b64 <writedata>

  writecommand(LCD_REG_INVON);   //  C: Don't invert display, no args, no delay
 8011fa0:	2021      	movs	r0, #33	; 0x21
 8011fa2:	f7ff fdcf 	bl	8011b44 <writecommand>

  writecommand(LCD_REG_MADCTL);  //  C: Memory access control (directions), 1 arg:
 8011fa6:	2036      	movs	r0, #54	; 0x36
 8011fa8:	f7ff fdcc 	bl	8011b44 <writecommand>
  writedata(0xC8);              //     row addr/col addr, bottom to top refresh
 8011fac:	20c8      	movs	r0, #200	; 0xc8
 8011fae:	f7ff fdd9 	bl	8011b64 <writedata>

  writecommand(LCD_REG_COLMOD);  //  C: set color mode, 1 arg, no delay:
 8011fb2:	203a      	movs	r0, #58	; 0x3a
 8011fb4:	f7ff fdc6 	bl	8011b44 <writecommand>
  writedata(0x05);              //     16-bit color
 8011fb8:	2005      	movs	r0, #5
 8011fba:	f7ff fdd3 	bl	8011b64 <writedata>

  writecommand(LCD_REG_CASET);   //  C: Column addr set, 4 args, no delay:
 8011fbe:	202a      	movs	r0, #42	; 0x2a
 8011fc0:	f7ff fdc0 	bl	8011b44 <writecommand>
  writedata(0x00);
 8011fc4:	2000      	movs	r0, #0
 8011fc6:	f7ff fdcd 	bl	8011b64 <writedata>
  writedata(0x00);              //     XSTART = 0
 8011fca:	2000      	movs	r0, #0
 8011fcc:	f7ff fdca 	bl	8011b64 <writedata>
  writedata(0x00);
 8011fd0:	2000      	movs	r0, #0
 8011fd2:	f7ff fdc7 	bl	8011b64 <writedata>
  writedata(LCD_WIDTH-1);    //     XEND = 159
 8011fd6:	207f      	movs	r0, #127	; 0x7f
 8011fd8:	f7ff fdc4 	bl	8011b64 <writedata>

  writecommand(LCD_REG_RASET);   //  C: Row addr set, 4 args, no delay:
 8011fdc:	202b      	movs	r0, #43	; 0x2b
 8011fde:	f7ff fdb1 	bl	8011b44 <writecommand>
  writedata(0x00);
 8011fe2:	2000      	movs	r0, #0
 8011fe4:	f7ff fdbe 	bl	8011b64 <writedata>
  writedata(0x00);              //     XSTART = 0
 8011fe8:	2000      	movs	r0, #0
 8011fea:	f7ff fdbb 	bl	8011b64 <writedata>
  writedata(0x00);
 8011fee:	2000      	movs	r0, #0
 8011ff0:	f7ff fdb8 	bl	8011b64 <writedata>
  writedata(LCD_HEIGHT-1);   //     XEND = 127
 8011ff4:	209f      	movs	r0, #159	; 0x9f
 8011ff6:	f7ff fdb5 	bl	8011b64 <writedata>

#if HW_LCD_FSMC
  writecommand(LCD_REG_SWRESET); //  C: Software reset, 0 args, w/delay
 8011ffa:	2001      	movs	r0, #1
 8011ffc:	f7ff fda2 	bl	8011b44 <writecommand>
  delay(200);
 8012000:	20c8      	movs	r0, #200	; 0xc8
 8012002:	f7fc fd8c 	bl	800eb1e <delay>

  writecommand(LCD_REG_SLPOUT);  //  C: Out of sleep mode, 0 args, w/delay
 8012006:	2011      	movs	r0, #17
 8012008:	f7ff fd9c 	bl	8011b44 <writecommand>
  delay(100);
 801200c:	2064      	movs	r0, #100	; 0x64
 801200e:	f7fc fd86 	bl	800eb1e <delay>
#endif //#if HW_LCD_FSMC

  writecommand(LCD_REG_NORON);   //  3: Normal display on, no args, w/delay
 8012012:	2013      	movs	r0, #19
 8012014:	f7ff fd96 	bl	8011b44 <writecommand>
  delay(10);
 8012018:	200a      	movs	r0, #10
 801201a:	f7fc fd80 	bl	800eb1e <delay>

  writecommand(LCD_REG_DISPON);  //  4: Main screen turn on, no args w/delay
 801201e:	2029      	movs	r0, #41	; 0x29
 8012020:	f7ff fd90 	bl	8011b44 <writecommand>
  delay(10);
 8012024:	200a      	movs	r0, #10
 8012026:	f7fc fd7a 	bl	800eb1e <delay>
//  writecommand(LCD_REG_DISPON); // display on
//  delay(100);
//  writecommand(LCD_REG_RAMWR); //memory write
//  delay(200);
#endif //#ifdef _USE_HW_ILI9341
}
 801202a:	bf00      	nop
 801202c:	bd80      	pop	{r7, pc}
	...

08012030 <__errno>:
 8012030:	4b01      	ldr	r3, [pc, #4]	; (8012038 <__errno+0x8>)
 8012032:	6818      	ldr	r0, [r3, #0]
 8012034:	4770      	bx	lr
 8012036:	bf00      	nop
 8012038:	2000030c 	.word	0x2000030c

0801203c <__libc_init_array>:
 801203c:	b570      	push	{r4, r5, r6, lr}
 801203e:	2600      	movs	r6, #0
 8012040:	4d0c      	ldr	r5, [pc, #48]	; (8012074 <__libc_init_array+0x38>)
 8012042:	4c0d      	ldr	r4, [pc, #52]	; (8012078 <__libc_init_array+0x3c>)
 8012044:	1b64      	subs	r4, r4, r5
 8012046:	10a4      	asrs	r4, r4, #2
 8012048:	42a6      	cmp	r6, r4
 801204a:	d109      	bne.n	8012060 <__libc_init_array+0x24>
 801204c:	f003 fa7c 	bl	8015548 <_init>
 8012050:	2600      	movs	r6, #0
 8012052:	4d0a      	ldr	r5, [pc, #40]	; (801207c <__libc_init_array+0x40>)
 8012054:	4c0a      	ldr	r4, [pc, #40]	; (8012080 <__libc_init_array+0x44>)
 8012056:	1b64      	subs	r4, r4, r5
 8012058:	10a4      	asrs	r4, r4, #2
 801205a:	42a6      	cmp	r6, r4
 801205c:	d105      	bne.n	801206a <__libc_init_array+0x2e>
 801205e:	bd70      	pop	{r4, r5, r6, pc}
 8012060:	f855 3b04 	ldr.w	r3, [r5], #4
 8012064:	4798      	blx	r3
 8012066:	3601      	adds	r6, #1
 8012068:	e7ee      	b.n	8012048 <__libc_init_array+0xc>
 801206a:	f855 3b04 	ldr.w	r3, [r5], #4
 801206e:	4798      	blx	r3
 8012070:	3601      	adds	r6, #1
 8012072:	e7f2      	b.n	801205a <__libc_init_array+0x1e>
 8012074:	0803142c 	.word	0x0803142c
 8012078:	0803142c 	.word	0x0803142c
 801207c:	0803142c 	.word	0x0803142c
 8012080:	08031430 	.word	0x08031430

08012084 <malloc>:
 8012084:	4b02      	ldr	r3, [pc, #8]	; (8012090 <malloc+0xc>)
 8012086:	4601      	mov	r1, r0
 8012088:	6818      	ldr	r0, [r3, #0]
 801208a:	f000 b889 	b.w	80121a0 <_malloc_r>
 801208e:	bf00      	nop
 8012090:	2000030c 	.word	0x2000030c

08012094 <free>:
 8012094:	4b02      	ldr	r3, [pc, #8]	; (80120a0 <free+0xc>)
 8012096:	4601      	mov	r1, r0
 8012098:	6818      	ldr	r0, [r3, #0]
 801209a:	f000 b819 	b.w	80120d0 <_free_r>
 801209e:	bf00      	nop
 80120a0:	2000030c 	.word	0x2000030c

080120a4 <memcpy>:
 80120a4:	440a      	add	r2, r1
 80120a6:	4291      	cmp	r1, r2
 80120a8:	f100 33ff 	add.w	r3, r0, #4294967295
 80120ac:	d100      	bne.n	80120b0 <memcpy+0xc>
 80120ae:	4770      	bx	lr
 80120b0:	b510      	push	{r4, lr}
 80120b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80120b6:	4291      	cmp	r1, r2
 80120b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80120bc:	d1f9      	bne.n	80120b2 <memcpy+0xe>
 80120be:	bd10      	pop	{r4, pc}

080120c0 <memset>:
 80120c0:	4603      	mov	r3, r0
 80120c2:	4402      	add	r2, r0
 80120c4:	4293      	cmp	r3, r2
 80120c6:	d100      	bne.n	80120ca <memset+0xa>
 80120c8:	4770      	bx	lr
 80120ca:	f803 1b01 	strb.w	r1, [r3], #1
 80120ce:	e7f9      	b.n	80120c4 <memset+0x4>

080120d0 <_free_r>:
 80120d0:	b538      	push	{r3, r4, r5, lr}
 80120d2:	4605      	mov	r5, r0
 80120d4:	2900      	cmp	r1, #0
 80120d6:	d040      	beq.n	801215a <_free_r+0x8a>
 80120d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80120dc:	1f0c      	subs	r4, r1, #4
 80120de:	2b00      	cmp	r3, #0
 80120e0:	bfb8      	it	lt
 80120e2:	18e4      	addlt	r4, r4, r3
 80120e4:	f001 fedc 	bl	8013ea0 <__malloc_lock>
 80120e8:	4a1c      	ldr	r2, [pc, #112]	; (801215c <_free_r+0x8c>)
 80120ea:	6813      	ldr	r3, [r2, #0]
 80120ec:	b933      	cbnz	r3, 80120fc <_free_r+0x2c>
 80120ee:	6063      	str	r3, [r4, #4]
 80120f0:	6014      	str	r4, [r2, #0]
 80120f2:	4628      	mov	r0, r5
 80120f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80120f8:	f001 bed8 	b.w	8013eac <__malloc_unlock>
 80120fc:	42a3      	cmp	r3, r4
 80120fe:	d908      	bls.n	8012112 <_free_r+0x42>
 8012100:	6820      	ldr	r0, [r4, #0]
 8012102:	1821      	adds	r1, r4, r0
 8012104:	428b      	cmp	r3, r1
 8012106:	bf01      	itttt	eq
 8012108:	6819      	ldreq	r1, [r3, #0]
 801210a:	685b      	ldreq	r3, [r3, #4]
 801210c:	1809      	addeq	r1, r1, r0
 801210e:	6021      	streq	r1, [r4, #0]
 8012110:	e7ed      	b.n	80120ee <_free_r+0x1e>
 8012112:	461a      	mov	r2, r3
 8012114:	685b      	ldr	r3, [r3, #4]
 8012116:	b10b      	cbz	r3, 801211c <_free_r+0x4c>
 8012118:	42a3      	cmp	r3, r4
 801211a:	d9fa      	bls.n	8012112 <_free_r+0x42>
 801211c:	6811      	ldr	r1, [r2, #0]
 801211e:	1850      	adds	r0, r2, r1
 8012120:	42a0      	cmp	r0, r4
 8012122:	d10b      	bne.n	801213c <_free_r+0x6c>
 8012124:	6820      	ldr	r0, [r4, #0]
 8012126:	4401      	add	r1, r0
 8012128:	1850      	adds	r0, r2, r1
 801212a:	4283      	cmp	r3, r0
 801212c:	6011      	str	r1, [r2, #0]
 801212e:	d1e0      	bne.n	80120f2 <_free_r+0x22>
 8012130:	6818      	ldr	r0, [r3, #0]
 8012132:	685b      	ldr	r3, [r3, #4]
 8012134:	4401      	add	r1, r0
 8012136:	6011      	str	r1, [r2, #0]
 8012138:	6053      	str	r3, [r2, #4]
 801213a:	e7da      	b.n	80120f2 <_free_r+0x22>
 801213c:	d902      	bls.n	8012144 <_free_r+0x74>
 801213e:	230c      	movs	r3, #12
 8012140:	602b      	str	r3, [r5, #0]
 8012142:	e7d6      	b.n	80120f2 <_free_r+0x22>
 8012144:	6820      	ldr	r0, [r4, #0]
 8012146:	1821      	adds	r1, r4, r0
 8012148:	428b      	cmp	r3, r1
 801214a:	bf01      	itttt	eq
 801214c:	6819      	ldreq	r1, [r3, #0]
 801214e:	685b      	ldreq	r3, [r3, #4]
 8012150:	1809      	addeq	r1, r1, r0
 8012152:	6021      	streq	r1, [r4, #0]
 8012154:	6063      	str	r3, [r4, #4]
 8012156:	6054      	str	r4, [r2, #4]
 8012158:	e7cb      	b.n	80120f2 <_free_r+0x22>
 801215a:	bd38      	pop	{r3, r4, r5, pc}
 801215c:	2000e78c 	.word	0x2000e78c

08012160 <sbrk_aligned>:
 8012160:	b570      	push	{r4, r5, r6, lr}
 8012162:	4e0e      	ldr	r6, [pc, #56]	; (801219c <sbrk_aligned+0x3c>)
 8012164:	460c      	mov	r4, r1
 8012166:	6831      	ldr	r1, [r6, #0]
 8012168:	4605      	mov	r5, r0
 801216a:	b911      	cbnz	r1, 8012172 <sbrk_aligned+0x12>
 801216c:	f000 f88c 	bl	8012288 <_sbrk_r>
 8012170:	6030      	str	r0, [r6, #0]
 8012172:	4621      	mov	r1, r4
 8012174:	4628      	mov	r0, r5
 8012176:	f000 f887 	bl	8012288 <_sbrk_r>
 801217a:	1c43      	adds	r3, r0, #1
 801217c:	d00a      	beq.n	8012194 <sbrk_aligned+0x34>
 801217e:	1cc4      	adds	r4, r0, #3
 8012180:	f024 0403 	bic.w	r4, r4, #3
 8012184:	42a0      	cmp	r0, r4
 8012186:	d007      	beq.n	8012198 <sbrk_aligned+0x38>
 8012188:	1a21      	subs	r1, r4, r0
 801218a:	4628      	mov	r0, r5
 801218c:	f000 f87c 	bl	8012288 <_sbrk_r>
 8012190:	3001      	adds	r0, #1
 8012192:	d101      	bne.n	8012198 <sbrk_aligned+0x38>
 8012194:	f04f 34ff 	mov.w	r4, #4294967295
 8012198:	4620      	mov	r0, r4
 801219a:	bd70      	pop	{r4, r5, r6, pc}
 801219c:	2000e790 	.word	0x2000e790

080121a0 <_malloc_r>:
 80121a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80121a4:	1ccd      	adds	r5, r1, #3
 80121a6:	f025 0503 	bic.w	r5, r5, #3
 80121aa:	3508      	adds	r5, #8
 80121ac:	2d0c      	cmp	r5, #12
 80121ae:	bf38      	it	cc
 80121b0:	250c      	movcc	r5, #12
 80121b2:	2d00      	cmp	r5, #0
 80121b4:	4607      	mov	r7, r0
 80121b6:	db01      	blt.n	80121bc <_malloc_r+0x1c>
 80121b8:	42a9      	cmp	r1, r5
 80121ba:	d905      	bls.n	80121c8 <_malloc_r+0x28>
 80121bc:	230c      	movs	r3, #12
 80121be:	2600      	movs	r6, #0
 80121c0:	603b      	str	r3, [r7, #0]
 80121c2:	4630      	mov	r0, r6
 80121c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80121c8:	4e2e      	ldr	r6, [pc, #184]	; (8012284 <_malloc_r+0xe4>)
 80121ca:	f001 fe69 	bl	8013ea0 <__malloc_lock>
 80121ce:	6833      	ldr	r3, [r6, #0]
 80121d0:	461c      	mov	r4, r3
 80121d2:	bb34      	cbnz	r4, 8012222 <_malloc_r+0x82>
 80121d4:	4629      	mov	r1, r5
 80121d6:	4638      	mov	r0, r7
 80121d8:	f7ff ffc2 	bl	8012160 <sbrk_aligned>
 80121dc:	1c43      	adds	r3, r0, #1
 80121de:	4604      	mov	r4, r0
 80121e0:	d14d      	bne.n	801227e <_malloc_r+0xde>
 80121e2:	6834      	ldr	r4, [r6, #0]
 80121e4:	4626      	mov	r6, r4
 80121e6:	2e00      	cmp	r6, #0
 80121e8:	d140      	bne.n	801226c <_malloc_r+0xcc>
 80121ea:	6823      	ldr	r3, [r4, #0]
 80121ec:	4631      	mov	r1, r6
 80121ee:	4638      	mov	r0, r7
 80121f0:	eb04 0803 	add.w	r8, r4, r3
 80121f4:	f000 f848 	bl	8012288 <_sbrk_r>
 80121f8:	4580      	cmp	r8, r0
 80121fa:	d13a      	bne.n	8012272 <_malloc_r+0xd2>
 80121fc:	6821      	ldr	r1, [r4, #0]
 80121fe:	3503      	adds	r5, #3
 8012200:	1a6d      	subs	r5, r5, r1
 8012202:	f025 0503 	bic.w	r5, r5, #3
 8012206:	3508      	adds	r5, #8
 8012208:	2d0c      	cmp	r5, #12
 801220a:	bf38      	it	cc
 801220c:	250c      	movcc	r5, #12
 801220e:	4638      	mov	r0, r7
 8012210:	4629      	mov	r1, r5
 8012212:	f7ff ffa5 	bl	8012160 <sbrk_aligned>
 8012216:	3001      	adds	r0, #1
 8012218:	d02b      	beq.n	8012272 <_malloc_r+0xd2>
 801221a:	6823      	ldr	r3, [r4, #0]
 801221c:	442b      	add	r3, r5
 801221e:	6023      	str	r3, [r4, #0]
 8012220:	e00e      	b.n	8012240 <_malloc_r+0xa0>
 8012222:	6822      	ldr	r2, [r4, #0]
 8012224:	1b52      	subs	r2, r2, r5
 8012226:	d41e      	bmi.n	8012266 <_malloc_r+0xc6>
 8012228:	2a0b      	cmp	r2, #11
 801222a:	d916      	bls.n	801225a <_malloc_r+0xba>
 801222c:	1961      	adds	r1, r4, r5
 801222e:	42a3      	cmp	r3, r4
 8012230:	6025      	str	r5, [r4, #0]
 8012232:	bf18      	it	ne
 8012234:	6059      	strne	r1, [r3, #4]
 8012236:	6863      	ldr	r3, [r4, #4]
 8012238:	bf08      	it	eq
 801223a:	6031      	streq	r1, [r6, #0]
 801223c:	5162      	str	r2, [r4, r5]
 801223e:	604b      	str	r3, [r1, #4]
 8012240:	4638      	mov	r0, r7
 8012242:	f104 060b 	add.w	r6, r4, #11
 8012246:	f001 fe31 	bl	8013eac <__malloc_unlock>
 801224a:	f026 0607 	bic.w	r6, r6, #7
 801224e:	1d23      	adds	r3, r4, #4
 8012250:	1af2      	subs	r2, r6, r3
 8012252:	d0b6      	beq.n	80121c2 <_malloc_r+0x22>
 8012254:	1b9b      	subs	r3, r3, r6
 8012256:	50a3      	str	r3, [r4, r2]
 8012258:	e7b3      	b.n	80121c2 <_malloc_r+0x22>
 801225a:	6862      	ldr	r2, [r4, #4]
 801225c:	42a3      	cmp	r3, r4
 801225e:	bf0c      	ite	eq
 8012260:	6032      	streq	r2, [r6, #0]
 8012262:	605a      	strne	r2, [r3, #4]
 8012264:	e7ec      	b.n	8012240 <_malloc_r+0xa0>
 8012266:	4623      	mov	r3, r4
 8012268:	6864      	ldr	r4, [r4, #4]
 801226a:	e7b2      	b.n	80121d2 <_malloc_r+0x32>
 801226c:	4634      	mov	r4, r6
 801226e:	6876      	ldr	r6, [r6, #4]
 8012270:	e7b9      	b.n	80121e6 <_malloc_r+0x46>
 8012272:	230c      	movs	r3, #12
 8012274:	4638      	mov	r0, r7
 8012276:	603b      	str	r3, [r7, #0]
 8012278:	f001 fe18 	bl	8013eac <__malloc_unlock>
 801227c:	e7a1      	b.n	80121c2 <_malloc_r+0x22>
 801227e:	6025      	str	r5, [r4, #0]
 8012280:	e7de      	b.n	8012240 <_malloc_r+0xa0>
 8012282:	bf00      	nop
 8012284:	2000e78c 	.word	0x2000e78c

08012288 <_sbrk_r>:
 8012288:	b538      	push	{r3, r4, r5, lr}
 801228a:	2300      	movs	r3, #0
 801228c:	4d05      	ldr	r5, [pc, #20]	; (80122a4 <_sbrk_r+0x1c>)
 801228e:	4604      	mov	r4, r0
 8012290:	4608      	mov	r0, r1
 8012292:	602b      	str	r3, [r5, #0]
 8012294:	f7ef fd90 	bl	8001db8 <_sbrk>
 8012298:	1c43      	adds	r3, r0, #1
 801229a:	d102      	bne.n	80122a2 <_sbrk_r+0x1a>
 801229c:	682b      	ldr	r3, [r5, #0]
 801229e:	b103      	cbz	r3, 80122a2 <_sbrk_r+0x1a>
 80122a0:	6023      	str	r3, [r4, #0]
 80122a2:	bd38      	pop	{r3, r4, r5, pc}
 80122a4:	2000e798 	.word	0x2000e798

080122a8 <siprintf>:
 80122a8:	b40e      	push	{r1, r2, r3}
 80122aa:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80122ae:	b500      	push	{lr}
 80122b0:	b09c      	sub	sp, #112	; 0x70
 80122b2:	ab1d      	add	r3, sp, #116	; 0x74
 80122b4:	9002      	str	r0, [sp, #8]
 80122b6:	9006      	str	r0, [sp, #24]
 80122b8:	9107      	str	r1, [sp, #28]
 80122ba:	9104      	str	r1, [sp, #16]
 80122bc:	4808      	ldr	r0, [pc, #32]	; (80122e0 <siprintf+0x38>)
 80122be:	4909      	ldr	r1, [pc, #36]	; (80122e4 <siprintf+0x3c>)
 80122c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80122c4:	9105      	str	r1, [sp, #20]
 80122c6:	6800      	ldr	r0, [r0, #0]
 80122c8:	a902      	add	r1, sp, #8
 80122ca:	9301      	str	r3, [sp, #4]
 80122cc:	f002 fb1c 	bl	8014908 <_svfiprintf_r>
 80122d0:	2200      	movs	r2, #0
 80122d2:	9b02      	ldr	r3, [sp, #8]
 80122d4:	701a      	strb	r2, [r3, #0]
 80122d6:	b01c      	add	sp, #112	; 0x70
 80122d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80122dc:	b003      	add	sp, #12
 80122de:	4770      	bx	lr
 80122e0:	2000030c 	.word	0x2000030c
 80122e4:	ffff0208 	.word	0xffff0208

080122e8 <strcat>:
 80122e8:	4602      	mov	r2, r0
 80122ea:	b510      	push	{r4, lr}
 80122ec:	7814      	ldrb	r4, [r2, #0]
 80122ee:	4613      	mov	r3, r2
 80122f0:	3201      	adds	r2, #1
 80122f2:	2c00      	cmp	r4, #0
 80122f4:	d1fa      	bne.n	80122ec <strcat+0x4>
 80122f6:	3b01      	subs	r3, #1
 80122f8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80122fc:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012300:	2a00      	cmp	r2, #0
 8012302:	d1f9      	bne.n	80122f8 <strcat+0x10>
 8012304:	bd10      	pop	{r4, pc}

08012306 <strcpy>:
 8012306:	4603      	mov	r3, r0
 8012308:	f811 2b01 	ldrb.w	r2, [r1], #1
 801230c:	f803 2b01 	strb.w	r2, [r3], #1
 8012310:	2a00      	cmp	r2, #0
 8012312:	d1f9      	bne.n	8012308 <strcpy+0x2>
 8012314:	4770      	bx	lr

08012316 <strncpy>:
 8012316:	4603      	mov	r3, r0
 8012318:	b510      	push	{r4, lr}
 801231a:	3901      	subs	r1, #1
 801231c:	b132      	cbz	r2, 801232c <strncpy+0x16>
 801231e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8012322:	3a01      	subs	r2, #1
 8012324:	f803 4b01 	strb.w	r4, [r3], #1
 8012328:	2c00      	cmp	r4, #0
 801232a:	d1f7      	bne.n	801231c <strncpy+0x6>
 801232c:	2100      	movs	r1, #0
 801232e:	441a      	add	r2, r3
 8012330:	4293      	cmp	r3, r2
 8012332:	d100      	bne.n	8012336 <strncpy+0x20>
 8012334:	bd10      	pop	{r4, pc}
 8012336:	f803 1b01 	strb.w	r1, [r3], #1
 801233a:	e7f9      	b.n	8012330 <strncpy+0x1a>

0801233c <sulp>:
 801233c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012340:	460f      	mov	r7, r1
 8012342:	4690      	mov	r8, r2
 8012344:	f002 f928 	bl	8014598 <__ulp>
 8012348:	4604      	mov	r4, r0
 801234a:	460d      	mov	r5, r1
 801234c:	f1b8 0f00 	cmp.w	r8, #0
 8012350:	d011      	beq.n	8012376 <sulp+0x3a>
 8012352:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8012356:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801235a:	2b00      	cmp	r3, #0
 801235c:	dd0b      	ble.n	8012376 <sulp+0x3a>
 801235e:	2400      	movs	r4, #0
 8012360:	051b      	lsls	r3, r3, #20
 8012362:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8012366:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801236a:	4622      	mov	r2, r4
 801236c:	462b      	mov	r3, r5
 801236e:	f7ee f8f9 	bl	8000564 <__aeabi_dmul>
 8012372:	4604      	mov	r4, r0
 8012374:	460d      	mov	r5, r1
 8012376:	4620      	mov	r0, r4
 8012378:	4629      	mov	r1, r5
 801237a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08012380 <_strtod_l>:
 8012380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012384:	469b      	mov	fp, r3
 8012386:	2300      	movs	r3, #0
 8012388:	b09f      	sub	sp, #124	; 0x7c
 801238a:	931a      	str	r3, [sp, #104]	; 0x68
 801238c:	4b9e      	ldr	r3, [pc, #632]	; (8012608 <_strtod_l+0x288>)
 801238e:	4682      	mov	sl, r0
 8012390:	681f      	ldr	r7, [r3, #0]
 8012392:	460e      	mov	r6, r1
 8012394:	4638      	mov	r0, r7
 8012396:	9215      	str	r2, [sp, #84]	; 0x54
 8012398:	f7ed ff20 	bl	80001dc <strlen>
 801239c:	f04f 0800 	mov.w	r8, #0
 80123a0:	4604      	mov	r4, r0
 80123a2:	f04f 0900 	mov.w	r9, #0
 80123a6:	9619      	str	r6, [sp, #100]	; 0x64
 80123a8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80123aa:	781a      	ldrb	r2, [r3, #0]
 80123ac:	2a2b      	cmp	r2, #43	; 0x2b
 80123ae:	d04c      	beq.n	801244a <_strtod_l+0xca>
 80123b0:	d83a      	bhi.n	8012428 <_strtod_l+0xa8>
 80123b2:	2a0d      	cmp	r2, #13
 80123b4:	d833      	bhi.n	801241e <_strtod_l+0x9e>
 80123b6:	2a08      	cmp	r2, #8
 80123b8:	d833      	bhi.n	8012422 <_strtod_l+0xa2>
 80123ba:	2a00      	cmp	r2, #0
 80123bc:	d03d      	beq.n	801243a <_strtod_l+0xba>
 80123be:	2300      	movs	r3, #0
 80123c0:	930a      	str	r3, [sp, #40]	; 0x28
 80123c2:	9d19      	ldr	r5, [sp, #100]	; 0x64
 80123c4:	782b      	ldrb	r3, [r5, #0]
 80123c6:	2b30      	cmp	r3, #48	; 0x30
 80123c8:	f040 80aa 	bne.w	8012520 <_strtod_l+0x1a0>
 80123cc:	786b      	ldrb	r3, [r5, #1]
 80123ce:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80123d2:	2b58      	cmp	r3, #88	; 0x58
 80123d4:	d166      	bne.n	80124a4 <_strtod_l+0x124>
 80123d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80123d8:	4650      	mov	r0, sl
 80123da:	9301      	str	r3, [sp, #4]
 80123dc:	ab1a      	add	r3, sp, #104	; 0x68
 80123de:	9300      	str	r3, [sp, #0]
 80123e0:	4a8a      	ldr	r2, [pc, #552]	; (801260c <_strtod_l+0x28c>)
 80123e2:	f8cd b008 	str.w	fp, [sp, #8]
 80123e6:	ab1b      	add	r3, sp, #108	; 0x6c
 80123e8:	a919      	add	r1, sp, #100	; 0x64
 80123ea:	f001 f9e1 	bl	80137b0 <__gethex>
 80123ee:	f010 0607 	ands.w	r6, r0, #7
 80123f2:	4604      	mov	r4, r0
 80123f4:	d005      	beq.n	8012402 <_strtod_l+0x82>
 80123f6:	2e06      	cmp	r6, #6
 80123f8:	d129      	bne.n	801244e <_strtod_l+0xce>
 80123fa:	2300      	movs	r3, #0
 80123fc:	3501      	adds	r5, #1
 80123fe:	9519      	str	r5, [sp, #100]	; 0x64
 8012400:	930a      	str	r3, [sp, #40]	; 0x28
 8012402:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012404:	2b00      	cmp	r3, #0
 8012406:	f040 858a 	bne.w	8012f1e <_strtod_l+0xb9e>
 801240a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801240c:	b1d3      	cbz	r3, 8012444 <_strtod_l+0xc4>
 801240e:	4642      	mov	r2, r8
 8012410:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8012414:	4610      	mov	r0, r2
 8012416:	4619      	mov	r1, r3
 8012418:	b01f      	add	sp, #124	; 0x7c
 801241a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801241e:	2a20      	cmp	r2, #32
 8012420:	d1cd      	bne.n	80123be <_strtod_l+0x3e>
 8012422:	3301      	adds	r3, #1
 8012424:	9319      	str	r3, [sp, #100]	; 0x64
 8012426:	e7bf      	b.n	80123a8 <_strtod_l+0x28>
 8012428:	2a2d      	cmp	r2, #45	; 0x2d
 801242a:	d1c8      	bne.n	80123be <_strtod_l+0x3e>
 801242c:	2201      	movs	r2, #1
 801242e:	920a      	str	r2, [sp, #40]	; 0x28
 8012430:	1c5a      	adds	r2, r3, #1
 8012432:	9219      	str	r2, [sp, #100]	; 0x64
 8012434:	785b      	ldrb	r3, [r3, #1]
 8012436:	2b00      	cmp	r3, #0
 8012438:	d1c3      	bne.n	80123c2 <_strtod_l+0x42>
 801243a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801243c:	9619      	str	r6, [sp, #100]	; 0x64
 801243e:	2b00      	cmp	r3, #0
 8012440:	f040 856b 	bne.w	8012f1a <_strtod_l+0xb9a>
 8012444:	4642      	mov	r2, r8
 8012446:	464b      	mov	r3, r9
 8012448:	e7e4      	b.n	8012414 <_strtod_l+0x94>
 801244a:	2200      	movs	r2, #0
 801244c:	e7ef      	b.n	801242e <_strtod_l+0xae>
 801244e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8012450:	b13a      	cbz	r2, 8012462 <_strtod_l+0xe2>
 8012452:	2135      	movs	r1, #53	; 0x35
 8012454:	a81c      	add	r0, sp, #112	; 0x70
 8012456:	f002 f9a3 	bl	80147a0 <__copybits>
 801245a:	4650      	mov	r0, sl
 801245c:	991a      	ldr	r1, [sp, #104]	; 0x68
 801245e:	f001 fd6b 	bl	8013f38 <_Bfree>
 8012462:	3e01      	subs	r6, #1
 8012464:	2e04      	cmp	r6, #4
 8012466:	d806      	bhi.n	8012476 <_strtod_l+0xf6>
 8012468:	e8df f006 	tbb	[pc, r6]
 801246c:	1714030a 	.word	0x1714030a
 8012470:	0a          	.byte	0x0a
 8012471:	00          	.byte	0x00
 8012472:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8012476:	0721      	lsls	r1, r4, #28
 8012478:	d5c3      	bpl.n	8012402 <_strtod_l+0x82>
 801247a:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 801247e:	e7c0      	b.n	8012402 <_strtod_l+0x82>
 8012480:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8012482:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8012486:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801248a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801248e:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8012492:	e7f0      	b.n	8012476 <_strtod_l+0xf6>
 8012494:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8012610 <_strtod_l+0x290>
 8012498:	e7ed      	b.n	8012476 <_strtod_l+0xf6>
 801249a:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 801249e:	f04f 38ff 	mov.w	r8, #4294967295
 80124a2:	e7e8      	b.n	8012476 <_strtod_l+0xf6>
 80124a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80124a6:	1c5a      	adds	r2, r3, #1
 80124a8:	9219      	str	r2, [sp, #100]	; 0x64
 80124aa:	785b      	ldrb	r3, [r3, #1]
 80124ac:	2b30      	cmp	r3, #48	; 0x30
 80124ae:	d0f9      	beq.n	80124a4 <_strtod_l+0x124>
 80124b0:	2b00      	cmp	r3, #0
 80124b2:	d0a6      	beq.n	8012402 <_strtod_l+0x82>
 80124b4:	2301      	movs	r3, #1
 80124b6:	9307      	str	r3, [sp, #28]
 80124b8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80124ba:	220a      	movs	r2, #10
 80124bc:	9308      	str	r3, [sp, #32]
 80124be:	2300      	movs	r3, #0
 80124c0:	469b      	mov	fp, r3
 80124c2:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80124c6:	9819      	ldr	r0, [sp, #100]	; 0x64
 80124c8:	7805      	ldrb	r5, [r0, #0]
 80124ca:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 80124ce:	b2d9      	uxtb	r1, r3
 80124d0:	2909      	cmp	r1, #9
 80124d2:	d927      	bls.n	8012524 <_strtod_l+0x1a4>
 80124d4:	4622      	mov	r2, r4
 80124d6:	4639      	mov	r1, r7
 80124d8:	f002 fe51 	bl	801517e <strncmp>
 80124dc:	2800      	cmp	r0, #0
 80124de:	d033      	beq.n	8012548 <_strtod_l+0x1c8>
 80124e0:	2000      	movs	r0, #0
 80124e2:	462a      	mov	r2, r5
 80124e4:	465c      	mov	r4, fp
 80124e6:	4603      	mov	r3, r0
 80124e8:	9004      	str	r0, [sp, #16]
 80124ea:	2a65      	cmp	r2, #101	; 0x65
 80124ec:	d001      	beq.n	80124f2 <_strtod_l+0x172>
 80124ee:	2a45      	cmp	r2, #69	; 0x45
 80124f0:	d114      	bne.n	801251c <_strtod_l+0x19c>
 80124f2:	b91c      	cbnz	r4, 80124fc <_strtod_l+0x17c>
 80124f4:	9a07      	ldr	r2, [sp, #28]
 80124f6:	4302      	orrs	r2, r0
 80124f8:	d09f      	beq.n	801243a <_strtod_l+0xba>
 80124fa:	2400      	movs	r4, #0
 80124fc:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80124fe:	1c72      	adds	r2, r6, #1
 8012500:	9219      	str	r2, [sp, #100]	; 0x64
 8012502:	7872      	ldrb	r2, [r6, #1]
 8012504:	2a2b      	cmp	r2, #43	; 0x2b
 8012506:	d079      	beq.n	80125fc <_strtod_l+0x27c>
 8012508:	2a2d      	cmp	r2, #45	; 0x2d
 801250a:	f000 8083 	beq.w	8012614 <_strtod_l+0x294>
 801250e:	2700      	movs	r7, #0
 8012510:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8012514:	2909      	cmp	r1, #9
 8012516:	f240 8083 	bls.w	8012620 <_strtod_l+0x2a0>
 801251a:	9619      	str	r6, [sp, #100]	; 0x64
 801251c:	2500      	movs	r5, #0
 801251e:	e09f      	b.n	8012660 <_strtod_l+0x2e0>
 8012520:	2300      	movs	r3, #0
 8012522:	e7c8      	b.n	80124b6 <_strtod_l+0x136>
 8012524:	f1bb 0f08 	cmp.w	fp, #8
 8012528:	bfd5      	itete	le
 801252a:	9906      	ldrle	r1, [sp, #24]
 801252c:	9905      	ldrgt	r1, [sp, #20]
 801252e:	fb02 3301 	mlale	r3, r2, r1, r3
 8012532:	fb02 3301 	mlagt	r3, r2, r1, r3
 8012536:	f100 0001 	add.w	r0, r0, #1
 801253a:	bfd4      	ite	le
 801253c:	9306      	strle	r3, [sp, #24]
 801253e:	9305      	strgt	r3, [sp, #20]
 8012540:	f10b 0b01 	add.w	fp, fp, #1
 8012544:	9019      	str	r0, [sp, #100]	; 0x64
 8012546:	e7be      	b.n	80124c6 <_strtod_l+0x146>
 8012548:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801254a:	191a      	adds	r2, r3, r4
 801254c:	9219      	str	r2, [sp, #100]	; 0x64
 801254e:	5d1a      	ldrb	r2, [r3, r4]
 8012550:	f1bb 0f00 	cmp.w	fp, #0
 8012554:	d036      	beq.n	80125c4 <_strtod_l+0x244>
 8012556:	465c      	mov	r4, fp
 8012558:	9004      	str	r0, [sp, #16]
 801255a:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 801255e:	2b09      	cmp	r3, #9
 8012560:	d912      	bls.n	8012588 <_strtod_l+0x208>
 8012562:	2301      	movs	r3, #1
 8012564:	e7c1      	b.n	80124ea <_strtod_l+0x16a>
 8012566:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8012568:	3001      	adds	r0, #1
 801256a:	1c5a      	adds	r2, r3, #1
 801256c:	9219      	str	r2, [sp, #100]	; 0x64
 801256e:	785a      	ldrb	r2, [r3, #1]
 8012570:	2a30      	cmp	r2, #48	; 0x30
 8012572:	d0f8      	beq.n	8012566 <_strtod_l+0x1e6>
 8012574:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8012578:	2b08      	cmp	r3, #8
 801257a:	f200 84d5 	bhi.w	8012f28 <_strtod_l+0xba8>
 801257e:	9004      	str	r0, [sp, #16]
 8012580:	2000      	movs	r0, #0
 8012582:	4604      	mov	r4, r0
 8012584:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8012586:	9308      	str	r3, [sp, #32]
 8012588:	3a30      	subs	r2, #48	; 0x30
 801258a:	f100 0301 	add.w	r3, r0, #1
 801258e:	d013      	beq.n	80125b8 <_strtod_l+0x238>
 8012590:	9904      	ldr	r1, [sp, #16]
 8012592:	1905      	adds	r5, r0, r4
 8012594:	4419      	add	r1, r3
 8012596:	9104      	str	r1, [sp, #16]
 8012598:	4623      	mov	r3, r4
 801259a:	210a      	movs	r1, #10
 801259c:	42ab      	cmp	r3, r5
 801259e:	d113      	bne.n	80125c8 <_strtod_l+0x248>
 80125a0:	1823      	adds	r3, r4, r0
 80125a2:	2b08      	cmp	r3, #8
 80125a4:	f104 0401 	add.w	r4, r4, #1
 80125a8:	4404      	add	r4, r0
 80125aa:	dc1b      	bgt.n	80125e4 <_strtod_l+0x264>
 80125ac:	230a      	movs	r3, #10
 80125ae:	9906      	ldr	r1, [sp, #24]
 80125b0:	fb03 2301 	mla	r3, r3, r1, r2
 80125b4:	9306      	str	r3, [sp, #24]
 80125b6:	2300      	movs	r3, #0
 80125b8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80125ba:	4618      	mov	r0, r3
 80125bc:	1c51      	adds	r1, r2, #1
 80125be:	9119      	str	r1, [sp, #100]	; 0x64
 80125c0:	7852      	ldrb	r2, [r2, #1]
 80125c2:	e7ca      	b.n	801255a <_strtod_l+0x1da>
 80125c4:	4658      	mov	r0, fp
 80125c6:	e7d3      	b.n	8012570 <_strtod_l+0x1f0>
 80125c8:	2b08      	cmp	r3, #8
 80125ca:	dc04      	bgt.n	80125d6 <_strtod_l+0x256>
 80125cc:	9f06      	ldr	r7, [sp, #24]
 80125ce:	434f      	muls	r7, r1
 80125d0:	9706      	str	r7, [sp, #24]
 80125d2:	3301      	adds	r3, #1
 80125d4:	e7e2      	b.n	801259c <_strtod_l+0x21c>
 80125d6:	1c5f      	adds	r7, r3, #1
 80125d8:	2f10      	cmp	r7, #16
 80125da:	bfde      	ittt	le
 80125dc:	9f05      	ldrle	r7, [sp, #20]
 80125de:	434f      	mulle	r7, r1
 80125e0:	9705      	strle	r7, [sp, #20]
 80125e2:	e7f6      	b.n	80125d2 <_strtod_l+0x252>
 80125e4:	2c10      	cmp	r4, #16
 80125e6:	bfdf      	itttt	le
 80125e8:	230a      	movle	r3, #10
 80125ea:	9905      	ldrle	r1, [sp, #20]
 80125ec:	fb03 2301 	mlale	r3, r3, r1, r2
 80125f0:	9305      	strle	r3, [sp, #20]
 80125f2:	e7e0      	b.n	80125b6 <_strtod_l+0x236>
 80125f4:	2300      	movs	r3, #0
 80125f6:	9304      	str	r3, [sp, #16]
 80125f8:	2301      	movs	r3, #1
 80125fa:	e77b      	b.n	80124f4 <_strtod_l+0x174>
 80125fc:	2700      	movs	r7, #0
 80125fe:	1cb2      	adds	r2, r6, #2
 8012600:	9219      	str	r2, [sp, #100]	; 0x64
 8012602:	78b2      	ldrb	r2, [r6, #2]
 8012604:	e784      	b.n	8012510 <_strtod_l+0x190>
 8012606:	bf00      	nop
 8012608:	0803122c 	.word	0x0803122c
 801260c:	08031000 	.word	0x08031000
 8012610:	7ff00000 	.word	0x7ff00000
 8012614:	2701      	movs	r7, #1
 8012616:	e7f2      	b.n	80125fe <_strtod_l+0x27e>
 8012618:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801261a:	1c51      	adds	r1, r2, #1
 801261c:	9119      	str	r1, [sp, #100]	; 0x64
 801261e:	7852      	ldrb	r2, [r2, #1]
 8012620:	2a30      	cmp	r2, #48	; 0x30
 8012622:	d0f9      	beq.n	8012618 <_strtod_l+0x298>
 8012624:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8012628:	2908      	cmp	r1, #8
 801262a:	f63f af77 	bhi.w	801251c <_strtod_l+0x19c>
 801262e:	f04f 0e0a 	mov.w	lr, #10
 8012632:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8012636:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8012638:	9209      	str	r2, [sp, #36]	; 0x24
 801263a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801263c:	1c51      	adds	r1, r2, #1
 801263e:	9119      	str	r1, [sp, #100]	; 0x64
 8012640:	7852      	ldrb	r2, [r2, #1]
 8012642:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8012646:	2d09      	cmp	r5, #9
 8012648:	d935      	bls.n	80126b6 <_strtod_l+0x336>
 801264a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 801264c:	1b49      	subs	r1, r1, r5
 801264e:	2908      	cmp	r1, #8
 8012650:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8012654:	dc02      	bgt.n	801265c <_strtod_l+0x2dc>
 8012656:	4565      	cmp	r5, ip
 8012658:	bfa8      	it	ge
 801265a:	4665      	movge	r5, ip
 801265c:	b107      	cbz	r7, 8012660 <_strtod_l+0x2e0>
 801265e:	426d      	negs	r5, r5
 8012660:	2c00      	cmp	r4, #0
 8012662:	d14c      	bne.n	80126fe <_strtod_l+0x37e>
 8012664:	9907      	ldr	r1, [sp, #28]
 8012666:	4301      	orrs	r1, r0
 8012668:	f47f aecb 	bne.w	8012402 <_strtod_l+0x82>
 801266c:	2b00      	cmp	r3, #0
 801266e:	f47f aee4 	bne.w	801243a <_strtod_l+0xba>
 8012672:	2a69      	cmp	r2, #105	; 0x69
 8012674:	d026      	beq.n	80126c4 <_strtod_l+0x344>
 8012676:	dc23      	bgt.n	80126c0 <_strtod_l+0x340>
 8012678:	2a49      	cmp	r2, #73	; 0x49
 801267a:	d023      	beq.n	80126c4 <_strtod_l+0x344>
 801267c:	2a4e      	cmp	r2, #78	; 0x4e
 801267e:	f47f aedc 	bne.w	801243a <_strtod_l+0xba>
 8012682:	499d      	ldr	r1, [pc, #628]	; (80128f8 <_strtod_l+0x578>)
 8012684:	a819      	add	r0, sp, #100	; 0x64
 8012686:	f001 fae1 	bl	8013c4c <__match>
 801268a:	2800      	cmp	r0, #0
 801268c:	f43f aed5 	beq.w	801243a <_strtod_l+0xba>
 8012690:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8012692:	781b      	ldrb	r3, [r3, #0]
 8012694:	2b28      	cmp	r3, #40	; 0x28
 8012696:	d12c      	bne.n	80126f2 <_strtod_l+0x372>
 8012698:	4998      	ldr	r1, [pc, #608]	; (80128fc <_strtod_l+0x57c>)
 801269a:	aa1c      	add	r2, sp, #112	; 0x70
 801269c:	a819      	add	r0, sp, #100	; 0x64
 801269e:	f001 fae9 	bl	8013c74 <__hexnan>
 80126a2:	2805      	cmp	r0, #5
 80126a4:	d125      	bne.n	80126f2 <_strtod_l+0x372>
 80126a6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80126a8:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 80126ac:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80126b0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80126b4:	e6a5      	b.n	8012402 <_strtod_l+0x82>
 80126b6:	fb0e 2c0c 	mla	ip, lr, ip, r2
 80126ba:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 80126be:	e7bc      	b.n	801263a <_strtod_l+0x2ba>
 80126c0:	2a6e      	cmp	r2, #110	; 0x6e
 80126c2:	e7dc      	b.n	801267e <_strtod_l+0x2fe>
 80126c4:	498e      	ldr	r1, [pc, #568]	; (8012900 <_strtod_l+0x580>)
 80126c6:	a819      	add	r0, sp, #100	; 0x64
 80126c8:	f001 fac0 	bl	8013c4c <__match>
 80126cc:	2800      	cmp	r0, #0
 80126ce:	f43f aeb4 	beq.w	801243a <_strtod_l+0xba>
 80126d2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80126d4:	498b      	ldr	r1, [pc, #556]	; (8012904 <_strtod_l+0x584>)
 80126d6:	3b01      	subs	r3, #1
 80126d8:	a819      	add	r0, sp, #100	; 0x64
 80126da:	9319      	str	r3, [sp, #100]	; 0x64
 80126dc:	f001 fab6 	bl	8013c4c <__match>
 80126e0:	b910      	cbnz	r0, 80126e8 <_strtod_l+0x368>
 80126e2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80126e4:	3301      	adds	r3, #1
 80126e6:	9319      	str	r3, [sp, #100]	; 0x64
 80126e8:	f04f 0800 	mov.w	r8, #0
 80126ec:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8012908 <_strtod_l+0x588>
 80126f0:	e687      	b.n	8012402 <_strtod_l+0x82>
 80126f2:	4886      	ldr	r0, [pc, #536]	; (801290c <_strtod_l+0x58c>)
 80126f4:	f002 fcf6 	bl	80150e4 <nan>
 80126f8:	4680      	mov	r8, r0
 80126fa:	4689      	mov	r9, r1
 80126fc:	e681      	b.n	8012402 <_strtod_l+0x82>
 80126fe:	9b04      	ldr	r3, [sp, #16]
 8012700:	f1bb 0f00 	cmp.w	fp, #0
 8012704:	bf08      	it	eq
 8012706:	46a3      	moveq	fp, r4
 8012708:	1aeb      	subs	r3, r5, r3
 801270a:	2c10      	cmp	r4, #16
 801270c:	9806      	ldr	r0, [sp, #24]
 801270e:	4626      	mov	r6, r4
 8012710:	9307      	str	r3, [sp, #28]
 8012712:	bfa8      	it	ge
 8012714:	2610      	movge	r6, #16
 8012716:	f7ed feab 	bl	8000470 <__aeabi_ui2d>
 801271a:	2c09      	cmp	r4, #9
 801271c:	4680      	mov	r8, r0
 801271e:	4689      	mov	r9, r1
 8012720:	dd13      	ble.n	801274a <_strtod_l+0x3ca>
 8012722:	4b7b      	ldr	r3, [pc, #492]	; (8012910 <_strtod_l+0x590>)
 8012724:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8012728:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801272c:	f7ed ff1a 	bl	8000564 <__aeabi_dmul>
 8012730:	4680      	mov	r8, r0
 8012732:	9805      	ldr	r0, [sp, #20]
 8012734:	4689      	mov	r9, r1
 8012736:	f7ed fe9b 	bl	8000470 <__aeabi_ui2d>
 801273a:	4602      	mov	r2, r0
 801273c:	460b      	mov	r3, r1
 801273e:	4640      	mov	r0, r8
 8012740:	4649      	mov	r1, r9
 8012742:	f7ed fd59 	bl	80001f8 <__adddf3>
 8012746:	4680      	mov	r8, r0
 8012748:	4689      	mov	r9, r1
 801274a:	2c0f      	cmp	r4, #15
 801274c:	dc36      	bgt.n	80127bc <_strtod_l+0x43c>
 801274e:	9b07      	ldr	r3, [sp, #28]
 8012750:	2b00      	cmp	r3, #0
 8012752:	f43f ae56 	beq.w	8012402 <_strtod_l+0x82>
 8012756:	dd22      	ble.n	801279e <_strtod_l+0x41e>
 8012758:	2b16      	cmp	r3, #22
 801275a:	dc09      	bgt.n	8012770 <_strtod_l+0x3f0>
 801275c:	496c      	ldr	r1, [pc, #432]	; (8012910 <_strtod_l+0x590>)
 801275e:	4642      	mov	r2, r8
 8012760:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8012764:	464b      	mov	r3, r9
 8012766:	e9d1 0100 	ldrd	r0, r1, [r1]
 801276a:	f7ed fefb 	bl	8000564 <__aeabi_dmul>
 801276e:	e7c3      	b.n	80126f8 <_strtod_l+0x378>
 8012770:	9a07      	ldr	r2, [sp, #28]
 8012772:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8012776:	4293      	cmp	r3, r2
 8012778:	db20      	blt.n	80127bc <_strtod_l+0x43c>
 801277a:	4d65      	ldr	r5, [pc, #404]	; (8012910 <_strtod_l+0x590>)
 801277c:	f1c4 040f 	rsb	r4, r4, #15
 8012780:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8012784:	4642      	mov	r2, r8
 8012786:	e9d1 0100 	ldrd	r0, r1, [r1]
 801278a:	464b      	mov	r3, r9
 801278c:	f7ed feea 	bl	8000564 <__aeabi_dmul>
 8012790:	9b07      	ldr	r3, [sp, #28]
 8012792:	1b1c      	subs	r4, r3, r4
 8012794:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8012798:	e9d5 2300 	ldrd	r2, r3, [r5]
 801279c:	e7e5      	b.n	801276a <_strtod_l+0x3ea>
 801279e:	9b07      	ldr	r3, [sp, #28]
 80127a0:	3316      	adds	r3, #22
 80127a2:	db0b      	blt.n	80127bc <_strtod_l+0x43c>
 80127a4:	9b04      	ldr	r3, [sp, #16]
 80127a6:	4640      	mov	r0, r8
 80127a8:	1b5d      	subs	r5, r3, r5
 80127aa:	4b59      	ldr	r3, [pc, #356]	; (8012910 <_strtod_l+0x590>)
 80127ac:	4649      	mov	r1, r9
 80127ae:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80127b2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80127b6:	f7ed ffff 	bl	80007b8 <__aeabi_ddiv>
 80127ba:	e79d      	b.n	80126f8 <_strtod_l+0x378>
 80127bc:	9b07      	ldr	r3, [sp, #28]
 80127be:	1ba6      	subs	r6, r4, r6
 80127c0:	441e      	add	r6, r3
 80127c2:	2e00      	cmp	r6, #0
 80127c4:	dd74      	ble.n	80128b0 <_strtod_l+0x530>
 80127c6:	f016 030f 	ands.w	r3, r6, #15
 80127ca:	d00a      	beq.n	80127e2 <_strtod_l+0x462>
 80127cc:	4950      	ldr	r1, [pc, #320]	; (8012910 <_strtod_l+0x590>)
 80127ce:	4642      	mov	r2, r8
 80127d0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80127d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80127d8:	464b      	mov	r3, r9
 80127da:	f7ed fec3 	bl	8000564 <__aeabi_dmul>
 80127de:	4680      	mov	r8, r0
 80127e0:	4689      	mov	r9, r1
 80127e2:	f036 060f 	bics.w	r6, r6, #15
 80127e6:	d052      	beq.n	801288e <_strtod_l+0x50e>
 80127e8:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 80127ec:	dd27      	ble.n	801283e <_strtod_l+0x4be>
 80127ee:	f04f 0b00 	mov.w	fp, #0
 80127f2:	f8cd b010 	str.w	fp, [sp, #16]
 80127f6:	f8cd b020 	str.w	fp, [sp, #32]
 80127fa:	f8cd b018 	str.w	fp, [sp, #24]
 80127fe:	2322      	movs	r3, #34	; 0x22
 8012800:	f04f 0800 	mov.w	r8, #0
 8012804:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8012908 <_strtod_l+0x588>
 8012808:	f8ca 3000 	str.w	r3, [sl]
 801280c:	9b08      	ldr	r3, [sp, #32]
 801280e:	2b00      	cmp	r3, #0
 8012810:	f43f adf7 	beq.w	8012402 <_strtod_l+0x82>
 8012814:	4650      	mov	r0, sl
 8012816:	991a      	ldr	r1, [sp, #104]	; 0x68
 8012818:	f001 fb8e 	bl	8013f38 <_Bfree>
 801281c:	4650      	mov	r0, sl
 801281e:	9906      	ldr	r1, [sp, #24]
 8012820:	f001 fb8a 	bl	8013f38 <_Bfree>
 8012824:	4650      	mov	r0, sl
 8012826:	9904      	ldr	r1, [sp, #16]
 8012828:	f001 fb86 	bl	8013f38 <_Bfree>
 801282c:	4650      	mov	r0, sl
 801282e:	9908      	ldr	r1, [sp, #32]
 8012830:	f001 fb82 	bl	8013f38 <_Bfree>
 8012834:	4659      	mov	r1, fp
 8012836:	4650      	mov	r0, sl
 8012838:	f001 fb7e 	bl	8013f38 <_Bfree>
 801283c:	e5e1      	b.n	8012402 <_strtod_l+0x82>
 801283e:	4b35      	ldr	r3, [pc, #212]	; (8012914 <_strtod_l+0x594>)
 8012840:	4640      	mov	r0, r8
 8012842:	9305      	str	r3, [sp, #20]
 8012844:	2300      	movs	r3, #0
 8012846:	4649      	mov	r1, r9
 8012848:	461f      	mov	r7, r3
 801284a:	1136      	asrs	r6, r6, #4
 801284c:	2e01      	cmp	r6, #1
 801284e:	dc21      	bgt.n	8012894 <_strtod_l+0x514>
 8012850:	b10b      	cbz	r3, 8012856 <_strtod_l+0x4d6>
 8012852:	4680      	mov	r8, r0
 8012854:	4689      	mov	r9, r1
 8012856:	4b2f      	ldr	r3, [pc, #188]	; (8012914 <_strtod_l+0x594>)
 8012858:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 801285c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8012860:	4642      	mov	r2, r8
 8012862:	e9d7 0100 	ldrd	r0, r1, [r7]
 8012866:	464b      	mov	r3, r9
 8012868:	f7ed fe7c 	bl	8000564 <__aeabi_dmul>
 801286c:	4b26      	ldr	r3, [pc, #152]	; (8012908 <_strtod_l+0x588>)
 801286e:	460a      	mov	r2, r1
 8012870:	400b      	ands	r3, r1
 8012872:	4929      	ldr	r1, [pc, #164]	; (8012918 <_strtod_l+0x598>)
 8012874:	4680      	mov	r8, r0
 8012876:	428b      	cmp	r3, r1
 8012878:	d8b9      	bhi.n	80127ee <_strtod_l+0x46e>
 801287a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801287e:	428b      	cmp	r3, r1
 8012880:	bf86      	itte	hi
 8012882:	f04f 38ff 	movhi.w	r8, #4294967295
 8012886:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 801291c <_strtod_l+0x59c>
 801288a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 801288e:	2300      	movs	r3, #0
 8012890:	9305      	str	r3, [sp, #20]
 8012892:	e07f      	b.n	8012994 <_strtod_l+0x614>
 8012894:	07f2      	lsls	r2, r6, #31
 8012896:	d505      	bpl.n	80128a4 <_strtod_l+0x524>
 8012898:	9b05      	ldr	r3, [sp, #20]
 801289a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801289e:	f7ed fe61 	bl	8000564 <__aeabi_dmul>
 80128a2:	2301      	movs	r3, #1
 80128a4:	9a05      	ldr	r2, [sp, #20]
 80128a6:	3701      	adds	r7, #1
 80128a8:	3208      	adds	r2, #8
 80128aa:	1076      	asrs	r6, r6, #1
 80128ac:	9205      	str	r2, [sp, #20]
 80128ae:	e7cd      	b.n	801284c <_strtod_l+0x4cc>
 80128b0:	d0ed      	beq.n	801288e <_strtod_l+0x50e>
 80128b2:	4276      	negs	r6, r6
 80128b4:	f016 020f 	ands.w	r2, r6, #15
 80128b8:	d00a      	beq.n	80128d0 <_strtod_l+0x550>
 80128ba:	4b15      	ldr	r3, [pc, #84]	; (8012910 <_strtod_l+0x590>)
 80128bc:	4640      	mov	r0, r8
 80128be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80128c2:	4649      	mov	r1, r9
 80128c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128c8:	f7ed ff76 	bl	80007b8 <__aeabi_ddiv>
 80128cc:	4680      	mov	r8, r0
 80128ce:	4689      	mov	r9, r1
 80128d0:	1136      	asrs	r6, r6, #4
 80128d2:	d0dc      	beq.n	801288e <_strtod_l+0x50e>
 80128d4:	2e1f      	cmp	r6, #31
 80128d6:	dd23      	ble.n	8012920 <_strtod_l+0x5a0>
 80128d8:	f04f 0b00 	mov.w	fp, #0
 80128dc:	f8cd b010 	str.w	fp, [sp, #16]
 80128e0:	f8cd b020 	str.w	fp, [sp, #32]
 80128e4:	f8cd b018 	str.w	fp, [sp, #24]
 80128e8:	2322      	movs	r3, #34	; 0x22
 80128ea:	f04f 0800 	mov.w	r8, #0
 80128ee:	f04f 0900 	mov.w	r9, #0
 80128f2:	f8ca 3000 	str.w	r3, [sl]
 80128f6:	e789      	b.n	801280c <_strtod_l+0x48c>
 80128f8:	08030ffd 	.word	0x08030ffd
 80128fc:	08031014 	.word	0x08031014
 8012900:	08030ff4 	.word	0x08030ff4
 8012904:	08030ff7 	.word	0x08030ff7
 8012908:	7ff00000 	.word	0x7ff00000
 801290c:	08031422 	.word	0x08031422
 8012910:	080312e0 	.word	0x080312e0
 8012914:	080312b8 	.word	0x080312b8
 8012918:	7ca00000 	.word	0x7ca00000
 801291c:	7fefffff 	.word	0x7fefffff
 8012920:	f016 0310 	ands.w	r3, r6, #16
 8012924:	bf18      	it	ne
 8012926:	236a      	movne	r3, #106	; 0x6a
 8012928:	4640      	mov	r0, r8
 801292a:	9305      	str	r3, [sp, #20]
 801292c:	4649      	mov	r1, r9
 801292e:	2300      	movs	r3, #0
 8012930:	4fb0      	ldr	r7, [pc, #704]	; (8012bf4 <_strtod_l+0x874>)
 8012932:	07f2      	lsls	r2, r6, #31
 8012934:	d504      	bpl.n	8012940 <_strtod_l+0x5c0>
 8012936:	e9d7 2300 	ldrd	r2, r3, [r7]
 801293a:	f7ed fe13 	bl	8000564 <__aeabi_dmul>
 801293e:	2301      	movs	r3, #1
 8012940:	1076      	asrs	r6, r6, #1
 8012942:	f107 0708 	add.w	r7, r7, #8
 8012946:	d1f4      	bne.n	8012932 <_strtod_l+0x5b2>
 8012948:	b10b      	cbz	r3, 801294e <_strtod_l+0x5ce>
 801294a:	4680      	mov	r8, r0
 801294c:	4689      	mov	r9, r1
 801294e:	9b05      	ldr	r3, [sp, #20]
 8012950:	b1c3      	cbz	r3, 8012984 <_strtod_l+0x604>
 8012952:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8012956:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801295a:	2b00      	cmp	r3, #0
 801295c:	4649      	mov	r1, r9
 801295e:	dd11      	ble.n	8012984 <_strtod_l+0x604>
 8012960:	2b1f      	cmp	r3, #31
 8012962:	f340 8127 	ble.w	8012bb4 <_strtod_l+0x834>
 8012966:	2b34      	cmp	r3, #52	; 0x34
 8012968:	bfd8      	it	le
 801296a:	f04f 33ff 	movle.w	r3, #4294967295
 801296e:	f04f 0800 	mov.w	r8, #0
 8012972:	bfcf      	iteee	gt
 8012974:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8012978:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 801297c:	fa03 f202 	lslle.w	r2, r3, r2
 8012980:	ea02 0901 	andle.w	r9, r2, r1
 8012984:	2200      	movs	r2, #0
 8012986:	2300      	movs	r3, #0
 8012988:	4640      	mov	r0, r8
 801298a:	4649      	mov	r1, r9
 801298c:	f7ee f852 	bl	8000a34 <__aeabi_dcmpeq>
 8012990:	2800      	cmp	r0, #0
 8012992:	d1a1      	bne.n	80128d8 <_strtod_l+0x558>
 8012994:	9b06      	ldr	r3, [sp, #24]
 8012996:	465a      	mov	r2, fp
 8012998:	9300      	str	r3, [sp, #0]
 801299a:	4650      	mov	r0, sl
 801299c:	4623      	mov	r3, r4
 801299e:	9908      	ldr	r1, [sp, #32]
 80129a0:	f001 fb32 	bl	8014008 <__s2b>
 80129a4:	9008      	str	r0, [sp, #32]
 80129a6:	2800      	cmp	r0, #0
 80129a8:	f43f af21 	beq.w	80127ee <_strtod_l+0x46e>
 80129ac:	9b04      	ldr	r3, [sp, #16]
 80129ae:	f04f 0b00 	mov.w	fp, #0
 80129b2:	1b5d      	subs	r5, r3, r5
 80129b4:	9b07      	ldr	r3, [sp, #28]
 80129b6:	f8cd b010 	str.w	fp, [sp, #16]
 80129ba:	2b00      	cmp	r3, #0
 80129bc:	bfb4      	ite	lt
 80129be:	462b      	movlt	r3, r5
 80129c0:	2300      	movge	r3, #0
 80129c2:	930e      	str	r3, [sp, #56]	; 0x38
 80129c4:	9b07      	ldr	r3, [sp, #28]
 80129c6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80129ca:	9314      	str	r3, [sp, #80]	; 0x50
 80129cc:	9b08      	ldr	r3, [sp, #32]
 80129ce:	4650      	mov	r0, sl
 80129d0:	6859      	ldr	r1, [r3, #4]
 80129d2:	f001 fa71 	bl	8013eb8 <_Balloc>
 80129d6:	9006      	str	r0, [sp, #24]
 80129d8:	2800      	cmp	r0, #0
 80129da:	f43f af10 	beq.w	80127fe <_strtod_l+0x47e>
 80129de:	9b08      	ldr	r3, [sp, #32]
 80129e0:	300c      	adds	r0, #12
 80129e2:	691a      	ldr	r2, [r3, #16]
 80129e4:	f103 010c 	add.w	r1, r3, #12
 80129e8:	3202      	adds	r2, #2
 80129ea:	0092      	lsls	r2, r2, #2
 80129ec:	f7ff fb5a 	bl	80120a4 <memcpy>
 80129f0:	ab1c      	add	r3, sp, #112	; 0x70
 80129f2:	9301      	str	r3, [sp, #4]
 80129f4:	ab1b      	add	r3, sp, #108	; 0x6c
 80129f6:	9300      	str	r3, [sp, #0]
 80129f8:	4642      	mov	r2, r8
 80129fa:	464b      	mov	r3, r9
 80129fc:	4650      	mov	r0, sl
 80129fe:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8012a02:	f001 fe43 	bl	801468c <__d2b>
 8012a06:	901a      	str	r0, [sp, #104]	; 0x68
 8012a08:	2800      	cmp	r0, #0
 8012a0a:	f43f aef8 	beq.w	80127fe <_strtod_l+0x47e>
 8012a0e:	2101      	movs	r1, #1
 8012a10:	4650      	mov	r0, sl
 8012a12:	f001 fb91 	bl	8014138 <__i2b>
 8012a16:	4603      	mov	r3, r0
 8012a18:	9004      	str	r0, [sp, #16]
 8012a1a:	2800      	cmp	r0, #0
 8012a1c:	f43f aeef 	beq.w	80127fe <_strtod_l+0x47e>
 8012a20:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8012a22:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8012a24:	2d00      	cmp	r5, #0
 8012a26:	bfab      	itete	ge
 8012a28:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8012a2a:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 8012a2c:	18ee      	addge	r6, r5, r3
 8012a2e:	1b5c      	sublt	r4, r3, r5
 8012a30:	9b05      	ldr	r3, [sp, #20]
 8012a32:	bfa8      	it	ge
 8012a34:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 8012a36:	eba5 0503 	sub.w	r5, r5, r3
 8012a3a:	4415      	add	r5, r2
 8012a3c:	4b6e      	ldr	r3, [pc, #440]	; (8012bf8 <_strtod_l+0x878>)
 8012a3e:	f105 35ff 	add.w	r5, r5, #4294967295
 8012a42:	bfb8      	it	lt
 8012a44:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8012a46:	429d      	cmp	r5, r3
 8012a48:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8012a4c:	f280 80c4 	bge.w	8012bd8 <_strtod_l+0x858>
 8012a50:	1b5b      	subs	r3, r3, r5
 8012a52:	2b1f      	cmp	r3, #31
 8012a54:	f04f 0701 	mov.w	r7, #1
 8012a58:	eba2 0203 	sub.w	r2, r2, r3
 8012a5c:	f300 80b1 	bgt.w	8012bc2 <_strtod_l+0x842>
 8012a60:	2500      	movs	r5, #0
 8012a62:	fa07 f303 	lsl.w	r3, r7, r3
 8012a66:	930f      	str	r3, [sp, #60]	; 0x3c
 8012a68:	18b7      	adds	r7, r6, r2
 8012a6a:	9b05      	ldr	r3, [sp, #20]
 8012a6c:	42be      	cmp	r6, r7
 8012a6e:	4414      	add	r4, r2
 8012a70:	441c      	add	r4, r3
 8012a72:	4633      	mov	r3, r6
 8012a74:	bfa8      	it	ge
 8012a76:	463b      	movge	r3, r7
 8012a78:	42a3      	cmp	r3, r4
 8012a7a:	bfa8      	it	ge
 8012a7c:	4623      	movge	r3, r4
 8012a7e:	2b00      	cmp	r3, #0
 8012a80:	bfc2      	ittt	gt
 8012a82:	1aff      	subgt	r7, r7, r3
 8012a84:	1ae4      	subgt	r4, r4, r3
 8012a86:	1af6      	subgt	r6, r6, r3
 8012a88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012a8a:	2b00      	cmp	r3, #0
 8012a8c:	dd17      	ble.n	8012abe <_strtod_l+0x73e>
 8012a8e:	461a      	mov	r2, r3
 8012a90:	4650      	mov	r0, sl
 8012a92:	9904      	ldr	r1, [sp, #16]
 8012a94:	f001 fc0e 	bl	80142b4 <__pow5mult>
 8012a98:	9004      	str	r0, [sp, #16]
 8012a9a:	2800      	cmp	r0, #0
 8012a9c:	f43f aeaf 	beq.w	80127fe <_strtod_l+0x47e>
 8012aa0:	4601      	mov	r1, r0
 8012aa2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8012aa4:	4650      	mov	r0, sl
 8012aa6:	f001 fb5d 	bl	8014164 <__multiply>
 8012aaa:	9009      	str	r0, [sp, #36]	; 0x24
 8012aac:	2800      	cmp	r0, #0
 8012aae:	f43f aea6 	beq.w	80127fe <_strtod_l+0x47e>
 8012ab2:	4650      	mov	r0, sl
 8012ab4:	991a      	ldr	r1, [sp, #104]	; 0x68
 8012ab6:	f001 fa3f 	bl	8013f38 <_Bfree>
 8012aba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012abc:	931a      	str	r3, [sp, #104]	; 0x68
 8012abe:	2f00      	cmp	r7, #0
 8012ac0:	f300 808e 	bgt.w	8012be0 <_strtod_l+0x860>
 8012ac4:	9b07      	ldr	r3, [sp, #28]
 8012ac6:	2b00      	cmp	r3, #0
 8012ac8:	dd08      	ble.n	8012adc <_strtod_l+0x75c>
 8012aca:	4650      	mov	r0, sl
 8012acc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8012ace:	9906      	ldr	r1, [sp, #24]
 8012ad0:	f001 fbf0 	bl	80142b4 <__pow5mult>
 8012ad4:	9006      	str	r0, [sp, #24]
 8012ad6:	2800      	cmp	r0, #0
 8012ad8:	f43f ae91 	beq.w	80127fe <_strtod_l+0x47e>
 8012adc:	2c00      	cmp	r4, #0
 8012ade:	dd08      	ble.n	8012af2 <_strtod_l+0x772>
 8012ae0:	4622      	mov	r2, r4
 8012ae2:	4650      	mov	r0, sl
 8012ae4:	9906      	ldr	r1, [sp, #24]
 8012ae6:	f001 fc3f 	bl	8014368 <__lshift>
 8012aea:	9006      	str	r0, [sp, #24]
 8012aec:	2800      	cmp	r0, #0
 8012aee:	f43f ae86 	beq.w	80127fe <_strtod_l+0x47e>
 8012af2:	2e00      	cmp	r6, #0
 8012af4:	dd08      	ble.n	8012b08 <_strtod_l+0x788>
 8012af6:	4632      	mov	r2, r6
 8012af8:	4650      	mov	r0, sl
 8012afa:	9904      	ldr	r1, [sp, #16]
 8012afc:	f001 fc34 	bl	8014368 <__lshift>
 8012b00:	9004      	str	r0, [sp, #16]
 8012b02:	2800      	cmp	r0, #0
 8012b04:	f43f ae7b 	beq.w	80127fe <_strtod_l+0x47e>
 8012b08:	4650      	mov	r0, sl
 8012b0a:	9a06      	ldr	r2, [sp, #24]
 8012b0c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8012b0e:	f001 fcb7 	bl	8014480 <__mdiff>
 8012b12:	4683      	mov	fp, r0
 8012b14:	2800      	cmp	r0, #0
 8012b16:	f43f ae72 	beq.w	80127fe <_strtod_l+0x47e>
 8012b1a:	2400      	movs	r4, #0
 8012b1c:	68c3      	ldr	r3, [r0, #12]
 8012b1e:	9904      	ldr	r1, [sp, #16]
 8012b20:	60c4      	str	r4, [r0, #12]
 8012b22:	930b      	str	r3, [sp, #44]	; 0x2c
 8012b24:	f001 fc90 	bl	8014448 <__mcmp>
 8012b28:	42a0      	cmp	r0, r4
 8012b2a:	da6b      	bge.n	8012c04 <_strtod_l+0x884>
 8012b2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012b2e:	ea53 0308 	orrs.w	r3, r3, r8
 8012b32:	f040 8091 	bne.w	8012c58 <_strtod_l+0x8d8>
 8012b36:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012b3a:	2b00      	cmp	r3, #0
 8012b3c:	f040 808c 	bne.w	8012c58 <_strtod_l+0x8d8>
 8012b40:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8012b44:	0d1b      	lsrs	r3, r3, #20
 8012b46:	051b      	lsls	r3, r3, #20
 8012b48:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8012b4c:	f240 8084 	bls.w	8012c58 <_strtod_l+0x8d8>
 8012b50:	f8db 3014 	ldr.w	r3, [fp, #20]
 8012b54:	b91b      	cbnz	r3, 8012b5e <_strtod_l+0x7de>
 8012b56:	f8db 3010 	ldr.w	r3, [fp, #16]
 8012b5a:	2b01      	cmp	r3, #1
 8012b5c:	dd7c      	ble.n	8012c58 <_strtod_l+0x8d8>
 8012b5e:	4659      	mov	r1, fp
 8012b60:	2201      	movs	r2, #1
 8012b62:	4650      	mov	r0, sl
 8012b64:	f001 fc00 	bl	8014368 <__lshift>
 8012b68:	9904      	ldr	r1, [sp, #16]
 8012b6a:	4683      	mov	fp, r0
 8012b6c:	f001 fc6c 	bl	8014448 <__mcmp>
 8012b70:	2800      	cmp	r0, #0
 8012b72:	dd71      	ble.n	8012c58 <_strtod_l+0x8d8>
 8012b74:	9905      	ldr	r1, [sp, #20]
 8012b76:	464b      	mov	r3, r9
 8012b78:	4a20      	ldr	r2, [pc, #128]	; (8012bfc <_strtod_l+0x87c>)
 8012b7a:	2900      	cmp	r1, #0
 8012b7c:	f000 808c 	beq.w	8012c98 <_strtod_l+0x918>
 8012b80:	ea02 0109 	and.w	r1, r2, r9
 8012b84:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8012b88:	f300 8086 	bgt.w	8012c98 <_strtod_l+0x918>
 8012b8c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8012b90:	f77f aeaa 	ble.w	80128e8 <_strtod_l+0x568>
 8012b94:	4640      	mov	r0, r8
 8012b96:	4649      	mov	r1, r9
 8012b98:	4b19      	ldr	r3, [pc, #100]	; (8012c00 <_strtod_l+0x880>)
 8012b9a:	2200      	movs	r2, #0
 8012b9c:	f7ed fce2 	bl	8000564 <__aeabi_dmul>
 8012ba0:	460b      	mov	r3, r1
 8012ba2:	4303      	orrs	r3, r0
 8012ba4:	bf08      	it	eq
 8012ba6:	2322      	moveq	r3, #34	; 0x22
 8012ba8:	4680      	mov	r8, r0
 8012baa:	4689      	mov	r9, r1
 8012bac:	bf08      	it	eq
 8012bae:	f8ca 3000 	streq.w	r3, [sl]
 8012bb2:	e62f      	b.n	8012814 <_strtod_l+0x494>
 8012bb4:	f04f 32ff 	mov.w	r2, #4294967295
 8012bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8012bbc:	ea03 0808 	and.w	r8, r3, r8
 8012bc0:	e6e0      	b.n	8012984 <_strtod_l+0x604>
 8012bc2:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8012bc6:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8012bca:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8012bce:	35e2      	adds	r5, #226	; 0xe2
 8012bd0:	fa07 f505 	lsl.w	r5, r7, r5
 8012bd4:	970f      	str	r7, [sp, #60]	; 0x3c
 8012bd6:	e747      	b.n	8012a68 <_strtod_l+0x6e8>
 8012bd8:	2301      	movs	r3, #1
 8012bda:	2500      	movs	r5, #0
 8012bdc:	930f      	str	r3, [sp, #60]	; 0x3c
 8012bde:	e743      	b.n	8012a68 <_strtod_l+0x6e8>
 8012be0:	463a      	mov	r2, r7
 8012be2:	4650      	mov	r0, sl
 8012be4:	991a      	ldr	r1, [sp, #104]	; 0x68
 8012be6:	f001 fbbf 	bl	8014368 <__lshift>
 8012bea:	901a      	str	r0, [sp, #104]	; 0x68
 8012bec:	2800      	cmp	r0, #0
 8012bee:	f47f af69 	bne.w	8012ac4 <_strtod_l+0x744>
 8012bf2:	e604      	b.n	80127fe <_strtod_l+0x47e>
 8012bf4:	08031028 	.word	0x08031028
 8012bf8:	fffffc02 	.word	0xfffffc02
 8012bfc:	7ff00000 	.word	0x7ff00000
 8012c00:	39500000 	.word	0x39500000
 8012c04:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8012c08:	d165      	bne.n	8012cd6 <_strtod_l+0x956>
 8012c0a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8012c0c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012c10:	b35a      	cbz	r2, 8012c6a <_strtod_l+0x8ea>
 8012c12:	4a99      	ldr	r2, [pc, #612]	; (8012e78 <_strtod_l+0xaf8>)
 8012c14:	4293      	cmp	r3, r2
 8012c16:	d12b      	bne.n	8012c70 <_strtod_l+0x8f0>
 8012c18:	9b05      	ldr	r3, [sp, #20]
 8012c1a:	4641      	mov	r1, r8
 8012c1c:	b303      	cbz	r3, 8012c60 <_strtod_l+0x8e0>
 8012c1e:	464a      	mov	r2, r9
 8012c20:	4b96      	ldr	r3, [pc, #600]	; (8012e7c <_strtod_l+0xafc>)
 8012c22:	4013      	ands	r3, r2
 8012c24:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8012c28:	f04f 32ff 	mov.w	r2, #4294967295
 8012c2c:	d81b      	bhi.n	8012c66 <_strtod_l+0x8e6>
 8012c2e:	0d1b      	lsrs	r3, r3, #20
 8012c30:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8012c34:	fa02 f303 	lsl.w	r3, r2, r3
 8012c38:	4299      	cmp	r1, r3
 8012c3a:	d119      	bne.n	8012c70 <_strtod_l+0x8f0>
 8012c3c:	4b90      	ldr	r3, [pc, #576]	; (8012e80 <_strtod_l+0xb00>)
 8012c3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012c40:	429a      	cmp	r2, r3
 8012c42:	d102      	bne.n	8012c4a <_strtod_l+0x8ca>
 8012c44:	3101      	adds	r1, #1
 8012c46:	f43f adda 	beq.w	80127fe <_strtod_l+0x47e>
 8012c4a:	f04f 0800 	mov.w	r8, #0
 8012c4e:	4b8b      	ldr	r3, [pc, #556]	; (8012e7c <_strtod_l+0xafc>)
 8012c50:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012c52:	401a      	ands	r2, r3
 8012c54:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8012c58:	9b05      	ldr	r3, [sp, #20]
 8012c5a:	2b00      	cmp	r3, #0
 8012c5c:	d19a      	bne.n	8012b94 <_strtod_l+0x814>
 8012c5e:	e5d9      	b.n	8012814 <_strtod_l+0x494>
 8012c60:	f04f 33ff 	mov.w	r3, #4294967295
 8012c64:	e7e8      	b.n	8012c38 <_strtod_l+0x8b8>
 8012c66:	4613      	mov	r3, r2
 8012c68:	e7e6      	b.n	8012c38 <_strtod_l+0x8b8>
 8012c6a:	ea53 0308 	orrs.w	r3, r3, r8
 8012c6e:	d081      	beq.n	8012b74 <_strtod_l+0x7f4>
 8012c70:	b1e5      	cbz	r5, 8012cac <_strtod_l+0x92c>
 8012c72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012c74:	421d      	tst	r5, r3
 8012c76:	d0ef      	beq.n	8012c58 <_strtod_l+0x8d8>
 8012c78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012c7a:	4640      	mov	r0, r8
 8012c7c:	4649      	mov	r1, r9
 8012c7e:	9a05      	ldr	r2, [sp, #20]
 8012c80:	b1c3      	cbz	r3, 8012cb4 <_strtod_l+0x934>
 8012c82:	f7ff fb5b 	bl	801233c <sulp>
 8012c86:	4602      	mov	r2, r0
 8012c88:	460b      	mov	r3, r1
 8012c8a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012c8e:	f7ed fab3 	bl	80001f8 <__adddf3>
 8012c92:	4680      	mov	r8, r0
 8012c94:	4689      	mov	r9, r1
 8012c96:	e7df      	b.n	8012c58 <_strtod_l+0x8d8>
 8012c98:	4013      	ands	r3, r2
 8012c9a:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8012c9e:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8012ca2:	f04f 38ff 	mov.w	r8, #4294967295
 8012ca6:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8012caa:	e7d5      	b.n	8012c58 <_strtod_l+0x8d8>
 8012cac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012cae:	ea13 0f08 	tst.w	r3, r8
 8012cb2:	e7e0      	b.n	8012c76 <_strtod_l+0x8f6>
 8012cb4:	f7ff fb42 	bl	801233c <sulp>
 8012cb8:	4602      	mov	r2, r0
 8012cba:	460b      	mov	r3, r1
 8012cbc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012cc0:	f7ed fa98 	bl	80001f4 <__aeabi_dsub>
 8012cc4:	2200      	movs	r2, #0
 8012cc6:	2300      	movs	r3, #0
 8012cc8:	4680      	mov	r8, r0
 8012cca:	4689      	mov	r9, r1
 8012ccc:	f7ed feb2 	bl	8000a34 <__aeabi_dcmpeq>
 8012cd0:	2800      	cmp	r0, #0
 8012cd2:	d0c1      	beq.n	8012c58 <_strtod_l+0x8d8>
 8012cd4:	e608      	b.n	80128e8 <_strtod_l+0x568>
 8012cd6:	4658      	mov	r0, fp
 8012cd8:	9904      	ldr	r1, [sp, #16]
 8012cda:	f001 fd33 	bl	8014744 <__ratio>
 8012cde:	2200      	movs	r2, #0
 8012ce0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012ce4:	4606      	mov	r6, r0
 8012ce6:	460f      	mov	r7, r1
 8012ce8:	f7ed feb8 	bl	8000a5c <__aeabi_dcmple>
 8012cec:	2800      	cmp	r0, #0
 8012cee:	d070      	beq.n	8012dd2 <_strtod_l+0xa52>
 8012cf0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012cf2:	2b00      	cmp	r3, #0
 8012cf4:	d042      	beq.n	8012d7c <_strtod_l+0x9fc>
 8012cf6:	2600      	movs	r6, #0
 8012cf8:	4f62      	ldr	r7, [pc, #392]	; (8012e84 <_strtod_l+0xb04>)
 8012cfa:	4d62      	ldr	r5, [pc, #392]	; (8012e84 <_strtod_l+0xb04>)
 8012cfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012cfe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012d02:	0d1b      	lsrs	r3, r3, #20
 8012d04:	051b      	lsls	r3, r3, #20
 8012d06:	930f      	str	r3, [sp, #60]	; 0x3c
 8012d08:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012d0a:	4b5f      	ldr	r3, [pc, #380]	; (8012e88 <_strtod_l+0xb08>)
 8012d0c:	429a      	cmp	r2, r3
 8012d0e:	f040 80c3 	bne.w	8012e98 <_strtod_l+0xb18>
 8012d12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012d14:	4640      	mov	r0, r8
 8012d16:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8012d1a:	4649      	mov	r1, r9
 8012d1c:	f001 fc3c 	bl	8014598 <__ulp>
 8012d20:	4602      	mov	r2, r0
 8012d22:	460b      	mov	r3, r1
 8012d24:	4630      	mov	r0, r6
 8012d26:	4639      	mov	r1, r7
 8012d28:	f7ed fc1c 	bl	8000564 <__aeabi_dmul>
 8012d2c:	4642      	mov	r2, r8
 8012d2e:	464b      	mov	r3, r9
 8012d30:	f7ed fa62 	bl	80001f8 <__adddf3>
 8012d34:	460b      	mov	r3, r1
 8012d36:	4951      	ldr	r1, [pc, #324]	; (8012e7c <_strtod_l+0xafc>)
 8012d38:	4a54      	ldr	r2, [pc, #336]	; (8012e8c <_strtod_l+0xb0c>)
 8012d3a:	4019      	ands	r1, r3
 8012d3c:	4291      	cmp	r1, r2
 8012d3e:	4680      	mov	r8, r0
 8012d40:	d95d      	bls.n	8012dfe <_strtod_l+0xa7e>
 8012d42:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012d44:	4b4e      	ldr	r3, [pc, #312]	; (8012e80 <_strtod_l+0xb00>)
 8012d46:	429a      	cmp	r2, r3
 8012d48:	d103      	bne.n	8012d52 <_strtod_l+0x9d2>
 8012d4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012d4c:	3301      	adds	r3, #1
 8012d4e:	f43f ad56 	beq.w	80127fe <_strtod_l+0x47e>
 8012d52:	f04f 38ff 	mov.w	r8, #4294967295
 8012d56:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8012e80 <_strtod_l+0xb00>
 8012d5a:	4650      	mov	r0, sl
 8012d5c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8012d5e:	f001 f8eb 	bl	8013f38 <_Bfree>
 8012d62:	4650      	mov	r0, sl
 8012d64:	9906      	ldr	r1, [sp, #24]
 8012d66:	f001 f8e7 	bl	8013f38 <_Bfree>
 8012d6a:	4650      	mov	r0, sl
 8012d6c:	9904      	ldr	r1, [sp, #16]
 8012d6e:	f001 f8e3 	bl	8013f38 <_Bfree>
 8012d72:	4659      	mov	r1, fp
 8012d74:	4650      	mov	r0, sl
 8012d76:	f001 f8df 	bl	8013f38 <_Bfree>
 8012d7a:	e627      	b.n	80129cc <_strtod_l+0x64c>
 8012d7c:	f1b8 0f00 	cmp.w	r8, #0
 8012d80:	d119      	bne.n	8012db6 <_strtod_l+0xa36>
 8012d82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012d84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012d88:	b9e3      	cbnz	r3, 8012dc4 <_strtod_l+0xa44>
 8012d8a:	2200      	movs	r2, #0
 8012d8c:	4630      	mov	r0, r6
 8012d8e:	4639      	mov	r1, r7
 8012d90:	4b3c      	ldr	r3, [pc, #240]	; (8012e84 <_strtod_l+0xb04>)
 8012d92:	f7ed fe59 	bl	8000a48 <__aeabi_dcmplt>
 8012d96:	b9c8      	cbnz	r0, 8012dcc <_strtod_l+0xa4c>
 8012d98:	2200      	movs	r2, #0
 8012d9a:	4630      	mov	r0, r6
 8012d9c:	4639      	mov	r1, r7
 8012d9e:	4b3c      	ldr	r3, [pc, #240]	; (8012e90 <_strtod_l+0xb10>)
 8012da0:	f7ed fbe0 	bl	8000564 <__aeabi_dmul>
 8012da4:	4604      	mov	r4, r0
 8012da6:	460d      	mov	r5, r1
 8012da8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8012dac:	9416      	str	r4, [sp, #88]	; 0x58
 8012dae:	9317      	str	r3, [sp, #92]	; 0x5c
 8012db0:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8012db4:	e7a2      	b.n	8012cfc <_strtod_l+0x97c>
 8012db6:	f1b8 0f01 	cmp.w	r8, #1
 8012dba:	d103      	bne.n	8012dc4 <_strtod_l+0xa44>
 8012dbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012dbe:	2b00      	cmp	r3, #0
 8012dc0:	f43f ad92 	beq.w	80128e8 <_strtod_l+0x568>
 8012dc4:	2600      	movs	r6, #0
 8012dc6:	2400      	movs	r4, #0
 8012dc8:	4f32      	ldr	r7, [pc, #200]	; (8012e94 <_strtod_l+0xb14>)
 8012dca:	e796      	b.n	8012cfa <_strtod_l+0x97a>
 8012dcc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8012dce:	4d30      	ldr	r5, [pc, #192]	; (8012e90 <_strtod_l+0xb10>)
 8012dd0:	e7ea      	b.n	8012da8 <_strtod_l+0xa28>
 8012dd2:	4b2f      	ldr	r3, [pc, #188]	; (8012e90 <_strtod_l+0xb10>)
 8012dd4:	2200      	movs	r2, #0
 8012dd6:	4630      	mov	r0, r6
 8012dd8:	4639      	mov	r1, r7
 8012dda:	f7ed fbc3 	bl	8000564 <__aeabi_dmul>
 8012dde:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012de0:	4604      	mov	r4, r0
 8012de2:	460d      	mov	r5, r1
 8012de4:	b933      	cbnz	r3, 8012df4 <_strtod_l+0xa74>
 8012de6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012dea:	9010      	str	r0, [sp, #64]	; 0x40
 8012dec:	9311      	str	r3, [sp, #68]	; 0x44
 8012dee:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8012df2:	e783      	b.n	8012cfc <_strtod_l+0x97c>
 8012df4:	4602      	mov	r2, r0
 8012df6:	460b      	mov	r3, r1
 8012df8:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8012dfc:	e7f7      	b.n	8012dee <_strtod_l+0xa6e>
 8012dfe:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8012e02:	9b05      	ldr	r3, [sp, #20]
 8012e04:	2b00      	cmp	r3, #0
 8012e06:	d1a8      	bne.n	8012d5a <_strtod_l+0x9da>
 8012e08:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8012e0c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012e0e:	0d1b      	lsrs	r3, r3, #20
 8012e10:	051b      	lsls	r3, r3, #20
 8012e12:	429a      	cmp	r2, r3
 8012e14:	d1a1      	bne.n	8012d5a <_strtod_l+0x9da>
 8012e16:	4620      	mov	r0, r4
 8012e18:	4629      	mov	r1, r5
 8012e1a:	f7ee f9e5 	bl	80011e8 <__aeabi_d2lz>
 8012e1e:	f7ed fb73 	bl	8000508 <__aeabi_l2d>
 8012e22:	4602      	mov	r2, r0
 8012e24:	460b      	mov	r3, r1
 8012e26:	4620      	mov	r0, r4
 8012e28:	4629      	mov	r1, r5
 8012e2a:	f7ed f9e3 	bl	80001f4 <__aeabi_dsub>
 8012e2e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8012e30:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012e34:	ea43 0308 	orr.w	r3, r3, r8
 8012e38:	4313      	orrs	r3, r2
 8012e3a:	4604      	mov	r4, r0
 8012e3c:	460d      	mov	r5, r1
 8012e3e:	d066      	beq.n	8012f0e <_strtod_l+0xb8e>
 8012e40:	a309      	add	r3, pc, #36	; (adr r3, 8012e68 <_strtod_l+0xae8>)
 8012e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e46:	f7ed fdff 	bl	8000a48 <__aeabi_dcmplt>
 8012e4a:	2800      	cmp	r0, #0
 8012e4c:	f47f ace2 	bne.w	8012814 <_strtod_l+0x494>
 8012e50:	a307      	add	r3, pc, #28	; (adr r3, 8012e70 <_strtod_l+0xaf0>)
 8012e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e56:	4620      	mov	r0, r4
 8012e58:	4629      	mov	r1, r5
 8012e5a:	f7ed fe13 	bl	8000a84 <__aeabi_dcmpgt>
 8012e5e:	2800      	cmp	r0, #0
 8012e60:	f43f af7b 	beq.w	8012d5a <_strtod_l+0x9da>
 8012e64:	e4d6      	b.n	8012814 <_strtod_l+0x494>
 8012e66:	bf00      	nop
 8012e68:	94a03595 	.word	0x94a03595
 8012e6c:	3fdfffff 	.word	0x3fdfffff
 8012e70:	35afe535 	.word	0x35afe535
 8012e74:	3fe00000 	.word	0x3fe00000
 8012e78:	000fffff 	.word	0x000fffff
 8012e7c:	7ff00000 	.word	0x7ff00000
 8012e80:	7fefffff 	.word	0x7fefffff
 8012e84:	3ff00000 	.word	0x3ff00000
 8012e88:	7fe00000 	.word	0x7fe00000
 8012e8c:	7c9fffff 	.word	0x7c9fffff
 8012e90:	3fe00000 	.word	0x3fe00000
 8012e94:	bff00000 	.word	0xbff00000
 8012e98:	9b05      	ldr	r3, [sp, #20]
 8012e9a:	b313      	cbz	r3, 8012ee2 <_strtod_l+0xb62>
 8012e9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012e9e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8012ea2:	d81e      	bhi.n	8012ee2 <_strtod_l+0xb62>
 8012ea4:	a326      	add	r3, pc, #152	; (adr r3, 8012f40 <_strtod_l+0xbc0>)
 8012ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012eaa:	4620      	mov	r0, r4
 8012eac:	4629      	mov	r1, r5
 8012eae:	f7ed fdd5 	bl	8000a5c <__aeabi_dcmple>
 8012eb2:	b190      	cbz	r0, 8012eda <_strtod_l+0xb5a>
 8012eb4:	4629      	mov	r1, r5
 8012eb6:	4620      	mov	r0, r4
 8012eb8:	f7ed fe04 	bl	8000ac4 <__aeabi_d2uiz>
 8012ebc:	2801      	cmp	r0, #1
 8012ebe:	bf38      	it	cc
 8012ec0:	2001      	movcc	r0, #1
 8012ec2:	f7ed fad5 	bl	8000470 <__aeabi_ui2d>
 8012ec6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012ec8:	4604      	mov	r4, r0
 8012eca:	460d      	mov	r5, r1
 8012ecc:	b9d3      	cbnz	r3, 8012f04 <_strtod_l+0xb84>
 8012ece:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012ed2:	9012      	str	r0, [sp, #72]	; 0x48
 8012ed4:	9313      	str	r3, [sp, #76]	; 0x4c
 8012ed6:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8012eda:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012edc:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8012ee0:	1a9f      	subs	r7, r3, r2
 8012ee2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012ee6:	f001 fb57 	bl	8014598 <__ulp>
 8012eea:	4602      	mov	r2, r0
 8012eec:	460b      	mov	r3, r1
 8012eee:	4630      	mov	r0, r6
 8012ef0:	4639      	mov	r1, r7
 8012ef2:	f7ed fb37 	bl	8000564 <__aeabi_dmul>
 8012ef6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8012efa:	f7ed f97d 	bl	80001f8 <__adddf3>
 8012efe:	4680      	mov	r8, r0
 8012f00:	4689      	mov	r9, r1
 8012f02:	e77e      	b.n	8012e02 <_strtod_l+0xa82>
 8012f04:	4602      	mov	r2, r0
 8012f06:	460b      	mov	r3, r1
 8012f08:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8012f0c:	e7e3      	b.n	8012ed6 <_strtod_l+0xb56>
 8012f0e:	a30e      	add	r3, pc, #56	; (adr r3, 8012f48 <_strtod_l+0xbc8>)
 8012f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f14:	f7ed fd98 	bl	8000a48 <__aeabi_dcmplt>
 8012f18:	e7a1      	b.n	8012e5e <_strtod_l+0xade>
 8012f1a:	2300      	movs	r3, #0
 8012f1c:	930a      	str	r3, [sp, #40]	; 0x28
 8012f1e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8012f20:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012f22:	6013      	str	r3, [r2, #0]
 8012f24:	f7ff ba71 	b.w	801240a <_strtod_l+0x8a>
 8012f28:	2a65      	cmp	r2, #101	; 0x65
 8012f2a:	f43f ab63 	beq.w	80125f4 <_strtod_l+0x274>
 8012f2e:	2a45      	cmp	r2, #69	; 0x45
 8012f30:	f43f ab60 	beq.w	80125f4 <_strtod_l+0x274>
 8012f34:	2301      	movs	r3, #1
 8012f36:	f7ff bb95 	b.w	8012664 <_strtod_l+0x2e4>
 8012f3a:	bf00      	nop
 8012f3c:	f3af 8000 	nop.w
 8012f40:	ffc00000 	.word	0xffc00000
 8012f44:	41dfffff 	.word	0x41dfffff
 8012f48:	94a03595 	.word	0x94a03595
 8012f4c:	3fcfffff 	.word	0x3fcfffff

08012f50 <strtof>:
 8012f50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012f54:	4f22      	ldr	r7, [pc, #136]	; (8012fe0 <strtof+0x90>)
 8012f56:	460a      	mov	r2, r1
 8012f58:	4b22      	ldr	r3, [pc, #136]	; (8012fe4 <strtof+0x94>)
 8012f5a:	4601      	mov	r1, r0
 8012f5c:	6838      	ldr	r0, [r7, #0]
 8012f5e:	f7ff fa0f 	bl	8012380 <_strtod_l>
 8012f62:	4602      	mov	r2, r0
 8012f64:	460b      	mov	r3, r1
 8012f66:	4606      	mov	r6, r0
 8012f68:	460c      	mov	r4, r1
 8012f6a:	f7ed fd95 	bl	8000a98 <__aeabi_dcmpun>
 8012f6e:	b168      	cbz	r0, 8012f8c <strtof+0x3c>
 8012f70:	2c00      	cmp	r4, #0
 8012f72:	481d      	ldr	r0, [pc, #116]	; (8012fe8 <strtof+0x98>)
 8012f74:	da06      	bge.n	8012f84 <strtof+0x34>
 8012f76:	f002 f8bb 	bl	80150f0 <nanf>
 8012f7a:	f100 4500 	add.w	r5, r0, #2147483648	; 0x80000000
 8012f7e:	4628      	mov	r0, r5
 8012f80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012f88:	f002 b8b2 	b.w	80150f0 <nanf>
 8012f8c:	4621      	mov	r1, r4
 8012f8e:	4630      	mov	r0, r6
 8012f90:	f7ed fdb8 	bl	8000b04 <__aeabi_d2f>
 8012f94:	f020 4800 	bic.w	r8, r0, #2147483648	; 0x80000000
 8012f98:	4605      	mov	r5, r0
 8012f9a:	4914      	ldr	r1, [pc, #80]	; (8012fec <strtof+0x9c>)
 8012f9c:	4640      	mov	r0, r8
 8012f9e:	f7ee f8d5 	bl	800114c <__aeabi_fcmpun>
 8012fa2:	2800      	cmp	r0, #0
 8012fa4:	d1eb      	bne.n	8012f7e <strtof+0x2e>
 8012fa6:	4640      	mov	r0, r8
 8012fa8:	4910      	ldr	r1, [pc, #64]	; (8012fec <strtof+0x9c>)
 8012faa:	f7ee f8b1 	bl	8001110 <__aeabi_fcmple>
 8012fae:	2800      	cmp	r0, #0
 8012fb0:	d1e5      	bne.n	8012f7e <strtof+0x2e>
 8012fb2:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8012fb6:	f04f 32ff 	mov.w	r2, #4294967295
 8012fba:	4630      	mov	r0, r6
 8012fbc:	4621      	mov	r1, r4
 8012fbe:	4b0c      	ldr	r3, [pc, #48]	; (8012ff0 <strtof+0xa0>)
 8012fc0:	f7ed fd6a 	bl	8000a98 <__aeabi_dcmpun>
 8012fc4:	b940      	cbnz	r0, 8012fd8 <strtof+0x88>
 8012fc6:	f04f 32ff 	mov.w	r2, #4294967295
 8012fca:	4630      	mov	r0, r6
 8012fcc:	4621      	mov	r1, r4
 8012fce:	4b08      	ldr	r3, [pc, #32]	; (8012ff0 <strtof+0xa0>)
 8012fd0:	f7ed fd44 	bl	8000a5c <__aeabi_dcmple>
 8012fd4:	2800      	cmp	r0, #0
 8012fd6:	d0d2      	beq.n	8012f7e <strtof+0x2e>
 8012fd8:	2222      	movs	r2, #34	; 0x22
 8012fda:	683b      	ldr	r3, [r7, #0]
 8012fdc:	601a      	str	r2, [r3, #0]
 8012fde:	e7ce      	b.n	8012f7e <strtof+0x2e>
 8012fe0:	2000030c 	.word	0x2000030c
 8012fe4:	20000374 	.word	0x20000374
 8012fe8:	08031422 	.word	0x08031422
 8012fec:	7f7fffff 	.word	0x7f7fffff
 8012ff0:	7fefffff 	.word	0x7fefffff

08012ff4 <__strtok_r>:
 8012ff4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012ff6:	b908      	cbnz	r0, 8012ffc <__strtok_r+0x8>
 8012ff8:	6810      	ldr	r0, [r2, #0]
 8012ffa:	b188      	cbz	r0, 8013020 <__strtok_r+0x2c>
 8012ffc:	4604      	mov	r4, r0
 8012ffe:	460f      	mov	r7, r1
 8013000:	4620      	mov	r0, r4
 8013002:	f814 5b01 	ldrb.w	r5, [r4], #1
 8013006:	f817 6b01 	ldrb.w	r6, [r7], #1
 801300a:	b91e      	cbnz	r6, 8013014 <__strtok_r+0x20>
 801300c:	b965      	cbnz	r5, 8013028 <__strtok_r+0x34>
 801300e:	4628      	mov	r0, r5
 8013010:	6015      	str	r5, [r2, #0]
 8013012:	e005      	b.n	8013020 <__strtok_r+0x2c>
 8013014:	42b5      	cmp	r5, r6
 8013016:	d1f6      	bne.n	8013006 <__strtok_r+0x12>
 8013018:	2b00      	cmp	r3, #0
 801301a:	d1f0      	bne.n	8012ffe <__strtok_r+0xa>
 801301c:	6014      	str	r4, [r2, #0]
 801301e:	7003      	strb	r3, [r0, #0]
 8013020:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013022:	461c      	mov	r4, r3
 8013024:	e00c      	b.n	8013040 <__strtok_r+0x4c>
 8013026:	b915      	cbnz	r5, 801302e <__strtok_r+0x3a>
 8013028:	460e      	mov	r6, r1
 801302a:	f814 3b01 	ldrb.w	r3, [r4], #1
 801302e:	f816 5b01 	ldrb.w	r5, [r6], #1
 8013032:	42ab      	cmp	r3, r5
 8013034:	d1f7      	bne.n	8013026 <__strtok_r+0x32>
 8013036:	2b00      	cmp	r3, #0
 8013038:	d0f3      	beq.n	8013022 <__strtok_r+0x2e>
 801303a:	2300      	movs	r3, #0
 801303c:	f804 3c01 	strb.w	r3, [r4, #-1]
 8013040:	6014      	str	r4, [r2, #0]
 8013042:	e7ed      	b.n	8013020 <__strtok_r+0x2c>

08013044 <strtok_r>:
 8013044:	2301      	movs	r3, #1
 8013046:	f7ff bfd5 	b.w	8012ff4 <__strtok_r>
	...

0801304c <_strtoul_l.constprop.0>:
 801304c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013050:	4686      	mov	lr, r0
 8013052:	460d      	mov	r5, r1
 8013054:	4f35      	ldr	r7, [pc, #212]	; (801312c <_strtoul_l.constprop.0+0xe0>)
 8013056:	4628      	mov	r0, r5
 8013058:	f815 4b01 	ldrb.w	r4, [r5], #1
 801305c:	5de6      	ldrb	r6, [r4, r7]
 801305e:	f016 0608 	ands.w	r6, r6, #8
 8013062:	d1f8      	bne.n	8013056 <_strtoul_l.constprop.0+0xa>
 8013064:	2c2d      	cmp	r4, #45	; 0x2d
 8013066:	d12f      	bne.n	80130c8 <_strtoul_l.constprop.0+0x7c>
 8013068:	2601      	movs	r6, #1
 801306a:	782c      	ldrb	r4, [r5, #0]
 801306c:	1c85      	adds	r5, r0, #2
 801306e:	2b00      	cmp	r3, #0
 8013070:	d057      	beq.n	8013122 <_strtoul_l.constprop.0+0xd6>
 8013072:	2b10      	cmp	r3, #16
 8013074:	d109      	bne.n	801308a <_strtoul_l.constprop.0+0x3e>
 8013076:	2c30      	cmp	r4, #48	; 0x30
 8013078:	d107      	bne.n	801308a <_strtoul_l.constprop.0+0x3e>
 801307a:	7828      	ldrb	r0, [r5, #0]
 801307c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8013080:	2858      	cmp	r0, #88	; 0x58
 8013082:	d149      	bne.n	8013118 <_strtoul_l.constprop.0+0xcc>
 8013084:	2310      	movs	r3, #16
 8013086:	786c      	ldrb	r4, [r5, #1]
 8013088:	3502      	adds	r5, #2
 801308a:	f04f 38ff 	mov.w	r8, #4294967295
 801308e:	fbb8 f8f3 	udiv	r8, r8, r3
 8013092:	2700      	movs	r7, #0
 8013094:	fb03 f908 	mul.w	r9, r3, r8
 8013098:	4638      	mov	r0, r7
 801309a:	ea6f 0909 	mvn.w	r9, r9
 801309e:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80130a2:	f1bc 0f09 	cmp.w	ip, #9
 80130a6:	d814      	bhi.n	80130d2 <_strtoul_l.constprop.0+0x86>
 80130a8:	4664      	mov	r4, ip
 80130aa:	42a3      	cmp	r3, r4
 80130ac:	dd22      	ble.n	80130f4 <_strtoul_l.constprop.0+0xa8>
 80130ae:	2f00      	cmp	r7, #0
 80130b0:	db1d      	blt.n	80130ee <_strtoul_l.constprop.0+0xa2>
 80130b2:	4580      	cmp	r8, r0
 80130b4:	d31b      	bcc.n	80130ee <_strtoul_l.constprop.0+0xa2>
 80130b6:	d101      	bne.n	80130bc <_strtoul_l.constprop.0+0x70>
 80130b8:	45a1      	cmp	r9, r4
 80130ba:	db18      	blt.n	80130ee <_strtoul_l.constprop.0+0xa2>
 80130bc:	2701      	movs	r7, #1
 80130be:	fb00 4003 	mla	r0, r0, r3, r4
 80130c2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80130c6:	e7ea      	b.n	801309e <_strtoul_l.constprop.0+0x52>
 80130c8:	2c2b      	cmp	r4, #43	; 0x2b
 80130ca:	bf04      	itt	eq
 80130cc:	782c      	ldrbeq	r4, [r5, #0]
 80130ce:	1c85      	addeq	r5, r0, #2
 80130d0:	e7cd      	b.n	801306e <_strtoul_l.constprop.0+0x22>
 80130d2:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80130d6:	f1bc 0f19 	cmp.w	ip, #25
 80130da:	d801      	bhi.n	80130e0 <_strtoul_l.constprop.0+0x94>
 80130dc:	3c37      	subs	r4, #55	; 0x37
 80130de:	e7e4      	b.n	80130aa <_strtoul_l.constprop.0+0x5e>
 80130e0:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80130e4:	f1bc 0f19 	cmp.w	ip, #25
 80130e8:	d804      	bhi.n	80130f4 <_strtoul_l.constprop.0+0xa8>
 80130ea:	3c57      	subs	r4, #87	; 0x57
 80130ec:	e7dd      	b.n	80130aa <_strtoul_l.constprop.0+0x5e>
 80130ee:	f04f 37ff 	mov.w	r7, #4294967295
 80130f2:	e7e6      	b.n	80130c2 <_strtoul_l.constprop.0+0x76>
 80130f4:	2f00      	cmp	r7, #0
 80130f6:	da07      	bge.n	8013108 <_strtoul_l.constprop.0+0xbc>
 80130f8:	2322      	movs	r3, #34	; 0x22
 80130fa:	f04f 30ff 	mov.w	r0, #4294967295
 80130fe:	f8ce 3000 	str.w	r3, [lr]
 8013102:	b932      	cbnz	r2, 8013112 <_strtoul_l.constprop.0+0xc6>
 8013104:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013108:	b106      	cbz	r6, 801310c <_strtoul_l.constprop.0+0xc0>
 801310a:	4240      	negs	r0, r0
 801310c:	2a00      	cmp	r2, #0
 801310e:	d0f9      	beq.n	8013104 <_strtoul_l.constprop.0+0xb8>
 8013110:	b107      	cbz	r7, 8013114 <_strtoul_l.constprop.0+0xc8>
 8013112:	1e69      	subs	r1, r5, #1
 8013114:	6011      	str	r1, [r2, #0]
 8013116:	e7f5      	b.n	8013104 <_strtoul_l.constprop.0+0xb8>
 8013118:	2430      	movs	r4, #48	; 0x30
 801311a:	2b00      	cmp	r3, #0
 801311c:	d1b5      	bne.n	801308a <_strtoul_l.constprop.0+0x3e>
 801311e:	2308      	movs	r3, #8
 8013120:	e7b3      	b.n	801308a <_strtoul_l.constprop.0+0x3e>
 8013122:	2c30      	cmp	r4, #48	; 0x30
 8013124:	d0a9      	beq.n	801307a <_strtoul_l.constprop.0+0x2e>
 8013126:	230a      	movs	r3, #10
 8013128:	e7af      	b.n	801308a <_strtoul_l.constprop.0+0x3e>
 801312a:	bf00      	nop
 801312c:	08031051 	.word	0x08031051

08013130 <strtoul>:
 8013130:	4613      	mov	r3, r2
 8013132:	460a      	mov	r2, r1
 8013134:	4601      	mov	r1, r0
 8013136:	4802      	ldr	r0, [pc, #8]	; (8013140 <strtoul+0x10>)
 8013138:	6800      	ldr	r0, [r0, #0]
 801313a:	f7ff bf87 	b.w	801304c <_strtoul_l.constprop.0>
 801313e:	bf00      	nop
 8013140:	2000030c 	.word	0x2000030c

08013144 <_vsniprintf_r>:
 8013144:	b530      	push	{r4, r5, lr}
 8013146:	4614      	mov	r4, r2
 8013148:	2c00      	cmp	r4, #0
 801314a:	4605      	mov	r5, r0
 801314c:	461a      	mov	r2, r3
 801314e:	b09b      	sub	sp, #108	; 0x6c
 8013150:	da05      	bge.n	801315e <_vsniprintf_r+0x1a>
 8013152:	238b      	movs	r3, #139	; 0x8b
 8013154:	6003      	str	r3, [r0, #0]
 8013156:	f04f 30ff 	mov.w	r0, #4294967295
 801315a:	b01b      	add	sp, #108	; 0x6c
 801315c:	bd30      	pop	{r4, r5, pc}
 801315e:	f44f 7302 	mov.w	r3, #520	; 0x208
 8013162:	f8ad 300c 	strh.w	r3, [sp, #12]
 8013166:	bf0c      	ite	eq
 8013168:	4623      	moveq	r3, r4
 801316a:	f104 33ff 	addne.w	r3, r4, #4294967295
 801316e:	9302      	str	r3, [sp, #8]
 8013170:	9305      	str	r3, [sp, #20]
 8013172:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013176:	9100      	str	r1, [sp, #0]
 8013178:	9104      	str	r1, [sp, #16]
 801317a:	f8ad 300e 	strh.w	r3, [sp, #14]
 801317e:	4669      	mov	r1, sp
 8013180:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8013182:	f001 fbc1 	bl	8014908 <_svfiprintf_r>
 8013186:	1c43      	adds	r3, r0, #1
 8013188:	bfbc      	itt	lt
 801318a:	238b      	movlt	r3, #139	; 0x8b
 801318c:	602b      	strlt	r3, [r5, #0]
 801318e:	2c00      	cmp	r4, #0
 8013190:	d0e3      	beq.n	801315a <_vsniprintf_r+0x16>
 8013192:	2200      	movs	r2, #0
 8013194:	9b00      	ldr	r3, [sp, #0]
 8013196:	701a      	strb	r2, [r3, #0]
 8013198:	e7df      	b.n	801315a <_vsniprintf_r+0x16>
	...

0801319c <vsniprintf>:
 801319c:	b507      	push	{r0, r1, r2, lr}
 801319e:	9300      	str	r3, [sp, #0]
 80131a0:	4613      	mov	r3, r2
 80131a2:	460a      	mov	r2, r1
 80131a4:	4601      	mov	r1, r0
 80131a6:	4803      	ldr	r0, [pc, #12]	; (80131b4 <vsniprintf+0x18>)
 80131a8:	6800      	ldr	r0, [r0, #0]
 80131aa:	f7ff ffcb 	bl	8013144 <_vsniprintf_r>
 80131ae:	b003      	add	sp, #12
 80131b0:	f85d fb04 	ldr.w	pc, [sp], #4
 80131b4:	2000030c 	.word	0x2000030c

080131b8 <_vsiprintf_r>:
 80131b8:	b500      	push	{lr}
 80131ba:	b09b      	sub	sp, #108	; 0x6c
 80131bc:	9100      	str	r1, [sp, #0]
 80131be:	9104      	str	r1, [sp, #16]
 80131c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80131c4:	9105      	str	r1, [sp, #20]
 80131c6:	9102      	str	r1, [sp, #8]
 80131c8:	4905      	ldr	r1, [pc, #20]	; (80131e0 <_vsiprintf_r+0x28>)
 80131ca:	9103      	str	r1, [sp, #12]
 80131cc:	4669      	mov	r1, sp
 80131ce:	f001 fb9b 	bl	8014908 <_svfiprintf_r>
 80131d2:	2200      	movs	r2, #0
 80131d4:	9b00      	ldr	r3, [sp, #0]
 80131d6:	701a      	strb	r2, [r3, #0]
 80131d8:	b01b      	add	sp, #108	; 0x6c
 80131da:	f85d fb04 	ldr.w	pc, [sp], #4
 80131de:	bf00      	nop
 80131e0:	ffff0208 	.word	0xffff0208

080131e4 <vsiprintf>:
 80131e4:	4613      	mov	r3, r2
 80131e6:	460a      	mov	r2, r1
 80131e8:	4601      	mov	r1, r0
 80131ea:	4802      	ldr	r0, [pc, #8]	; (80131f4 <vsiprintf+0x10>)
 80131ec:	6800      	ldr	r0, [r0, #0]
 80131ee:	f7ff bfe3 	b.w	80131b8 <_vsiprintf_r>
 80131f2:	bf00      	nop
 80131f4:	2000030c 	.word	0x2000030c

080131f8 <__swbuf_r>:
 80131f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80131fa:	460e      	mov	r6, r1
 80131fc:	4614      	mov	r4, r2
 80131fe:	4605      	mov	r5, r0
 8013200:	b118      	cbz	r0, 801320a <__swbuf_r+0x12>
 8013202:	6983      	ldr	r3, [r0, #24]
 8013204:	b90b      	cbnz	r3, 801320a <__swbuf_r+0x12>
 8013206:	f000 f9cd 	bl	80135a4 <__sinit>
 801320a:	4b21      	ldr	r3, [pc, #132]	; (8013290 <__swbuf_r+0x98>)
 801320c:	429c      	cmp	r4, r3
 801320e:	d12b      	bne.n	8013268 <__swbuf_r+0x70>
 8013210:	686c      	ldr	r4, [r5, #4]
 8013212:	69a3      	ldr	r3, [r4, #24]
 8013214:	60a3      	str	r3, [r4, #8]
 8013216:	89a3      	ldrh	r3, [r4, #12]
 8013218:	071a      	lsls	r2, r3, #28
 801321a:	d52f      	bpl.n	801327c <__swbuf_r+0x84>
 801321c:	6923      	ldr	r3, [r4, #16]
 801321e:	b36b      	cbz	r3, 801327c <__swbuf_r+0x84>
 8013220:	6923      	ldr	r3, [r4, #16]
 8013222:	6820      	ldr	r0, [r4, #0]
 8013224:	b2f6      	uxtb	r6, r6
 8013226:	1ac0      	subs	r0, r0, r3
 8013228:	6963      	ldr	r3, [r4, #20]
 801322a:	4637      	mov	r7, r6
 801322c:	4283      	cmp	r3, r0
 801322e:	dc04      	bgt.n	801323a <__swbuf_r+0x42>
 8013230:	4621      	mov	r1, r4
 8013232:	4628      	mov	r0, r5
 8013234:	f000 f922 	bl	801347c <_fflush_r>
 8013238:	bb30      	cbnz	r0, 8013288 <__swbuf_r+0x90>
 801323a:	68a3      	ldr	r3, [r4, #8]
 801323c:	3001      	adds	r0, #1
 801323e:	3b01      	subs	r3, #1
 8013240:	60a3      	str	r3, [r4, #8]
 8013242:	6823      	ldr	r3, [r4, #0]
 8013244:	1c5a      	adds	r2, r3, #1
 8013246:	6022      	str	r2, [r4, #0]
 8013248:	701e      	strb	r6, [r3, #0]
 801324a:	6963      	ldr	r3, [r4, #20]
 801324c:	4283      	cmp	r3, r0
 801324e:	d004      	beq.n	801325a <__swbuf_r+0x62>
 8013250:	89a3      	ldrh	r3, [r4, #12]
 8013252:	07db      	lsls	r3, r3, #31
 8013254:	d506      	bpl.n	8013264 <__swbuf_r+0x6c>
 8013256:	2e0a      	cmp	r6, #10
 8013258:	d104      	bne.n	8013264 <__swbuf_r+0x6c>
 801325a:	4621      	mov	r1, r4
 801325c:	4628      	mov	r0, r5
 801325e:	f000 f90d 	bl	801347c <_fflush_r>
 8013262:	b988      	cbnz	r0, 8013288 <__swbuf_r+0x90>
 8013264:	4638      	mov	r0, r7
 8013266:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013268:	4b0a      	ldr	r3, [pc, #40]	; (8013294 <__swbuf_r+0x9c>)
 801326a:	429c      	cmp	r4, r3
 801326c:	d101      	bne.n	8013272 <__swbuf_r+0x7a>
 801326e:	68ac      	ldr	r4, [r5, #8]
 8013270:	e7cf      	b.n	8013212 <__swbuf_r+0x1a>
 8013272:	4b09      	ldr	r3, [pc, #36]	; (8013298 <__swbuf_r+0xa0>)
 8013274:	429c      	cmp	r4, r3
 8013276:	bf08      	it	eq
 8013278:	68ec      	ldreq	r4, [r5, #12]
 801327a:	e7ca      	b.n	8013212 <__swbuf_r+0x1a>
 801327c:	4621      	mov	r1, r4
 801327e:	4628      	mov	r0, r5
 8013280:	f000 f80c 	bl	801329c <__swsetup_r>
 8013284:	2800      	cmp	r0, #0
 8013286:	d0cb      	beq.n	8013220 <__swbuf_r+0x28>
 8013288:	f04f 37ff 	mov.w	r7, #4294967295
 801328c:	e7ea      	b.n	8013264 <__swbuf_r+0x6c>
 801328e:	bf00      	nop
 8013290:	08031174 	.word	0x08031174
 8013294:	08031194 	.word	0x08031194
 8013298:	08031154 	.word	0x08031154

0801329c <__swsetup_r>:
 801329c:	4b32      	ldr	r3, [pc, #200]	; (8013368 <__swsetup_r+0xcc>)
 801329e:	b570      	push	{r4, r5, r6, lr}
 80132a0:	681d      	ldr	r5, [r3, #0]
 80132a2:	4606      	mov	r6, r0
 80132a4:	460c      	mov	r4, r1
 80132a6:	b125      	cbz	r5, 80132b2 <__swsetup_r+0x16>
 80132a8:	69ab      	ldr	r3, [r5, #24]
 80132aa:	b913      	cbnz	r3, 80132b2 <__swsetup_r+0x16>
 80132ac:	4628      	mov	r0, r5
 80132ae:	f000 f979 	bl	80135a4 <__sinit>
 80132b2:	4b2e      	ldr	r3, [pc, #184]	; (801336c <__swsetup_r+0xd0>)
 80132b4:	429c      	cmp	r4, r3
 80132b6:	d10f      	bne.n	80132d8 <__swsetup_r+0x3c>
 80132b8:	686c      	ldr	r4, [r5, #4]
 80132ba:	89a3      	ldrh	r3, [r4, #12]
 80132bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80132c0:	0719      	lsls	r1, r3, #28
 80132c2:	d42c      	bmi.n	801331e <__swsetup_r+0x82>
 80132c4:	06dd      	lsls	r5, r3, #27
 80132c6:	d411      	bmi.n	80132ec <__swsetup_r+0x50>
 80132c8:	2309      	movs	r3, #9
 80132ca:	6033      	str	r3, [r6, #0]
 80132cc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80132d0:	f04f 30ff 	mov.w	r0, #4294967295
 80132d4:	81a3      	strh	r3, [r4, #12]
 80132d6:	e03e      	b.n	8013356 <__swsetup_r+0xba>
 80132d8:	4b25      	ldr	r3, [pc, #148]	; (8013370 <__swsetup_r+0xd4>)
 80132da:	429c      	cmp	r4, r3
 80132dc:	d101      	bne.n	80132e2 <__swsetup_r+0x46>
 80132de:	68ac      	ldr	r4, [r5, #8]
 80132e0:	e7eb      	b.n	80132ba <__swsetup_r+0x1e>
 80132e2:	4b24      	ldr	r3, [pc, #144]	; (8013374 <__swsetup_r+0xd8>)
 80132e4:	429c      	cmp	r4, r3
 80132e6:	bf08      	it	eq
 80132e8:	68ec      	ldreq	r4, [r5, #12]
 80132ea:	e7e6      	b.n	80132ba <__swsetup_r+0x1e>
 80132ec:	0758      	lsls	r0, r3, #29
 80132ee:	d512      	bpl.n	8013316 <__swsetup_r+0x7a>
 80132f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80132f2:	b141      	cbz	r1, 8013306 <__swsetup_r+0x6a>
 80132f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80132f8:	4299      	cmp	r1, r3
 80132fa:	d002      	beq.n	8013302 <__swsetup_r+0x66>
 80132fc:	4630      	mov	r0, r6
 80132fe:	f7fe fee7 	bl	80120d0 <_free_r>
 8013302:	2300      	movs	r3, #0
 8013304:	6363      	str	r3, [r4, #52]	; 0x34
 8013306:	89a3      	ldrh	r3, [r4, #12]
 8013308:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801330c:	81a3      	strh	r3, [r4, #12]
 801330e:	2300      	movs	r3, #0
 8013310:	6063      	str	r3, [r4, #4]
 8013312:	6923      	ldr	r3, [r4, #16]
 8013314:	6023      	str	r3, [r4, #0]
 8013316:	89a3      	ldrh	r3, [r4, #12]
 8013318:	f043 0308 	orr.w	r3, r3, #8
 801331c:	81a3      	strh	r3, [r4, #12]
 801331e:	6923      	ldr	r3, [r4, #16]
 8013320:	b94b      	cbnz	r3, 8013336 <__swsetup_r+0x9a>
 8013322:	89a3      	ldrh	r3, [r4, #12]
 8013324:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013328:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801332c:	d003      	beq.n	8013336 <__swsetup_r+0x9a>
 801332e:	4621      	mov	r1, r4
 8013330:	4630      	mov	r0, r6
 8013332:	f000 fd63 	bl	8013dfc <__smakebuf_r>
 8013336:	89a0      	ldrh	r0, [r4, #12]
 8013338:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801333c:	f010 0301 	ands.w	r3, r0, #1
 8013340:	d00a      	beq.n	8013358 <__swsetup_r+0xbc>
 8013342:	2300      	movs	r3, #0
 8013344:	60a3      	str	r3, [r4, #8]
 8013346:	6963      	ldr	r3, [r4, #20]
 8013348:	425b      	negs	r3, r3
 801334a:	61a3      	str	r3, [r4, #24]
 801334c:	6923      	ldr	r3, [r4, #16]
 801334e:	b943      	cbnz	r3, 8013362 <__swsetup_r+0xc6>
 8013350:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013354:	d1ba      	bne.n	80132cc <__swsetup_r+0x30>
 8013356:	bd70      	pop	{r4, r5, r6, pc}
 8013358:	0781      	lsls	r1, r0, #30
 801335a:	bf58      	it	pl
 801335c:	6963      	ldrpl	r3, [r4, #20]
 801335e:	60a3      	str	r3, [r4, #8]
 8013360:	e7f4      	b.n	801334c <__swsetup_r+0xb0>
 8013362:	2000      	movs	r0, #0
 8013364:	e7f7      	b.n	8013356 <__swsetup_r+0xba>
 8013366:	bf00      	nop
 8013368:	2000030c 	.word	0x2000030c
 801336c:	08031174 	.word	0x08031174
 8013370:	08031194 	.word	0x08031194
 8013374:	08031154 	.word	0x08031154

08013378 <__sflush_r>:
 8013378:	898a      	ldrh	r2, [r1, #12]
 801337a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801337c:	4605      	mov	r5, r0
 801337e:	0710      	lsls	r0, r2, #28
 8013380:	460c      	mov	r4, r1
 8013382:	d457      	bmi.n	8013434 <__sflush_r+0xbc>
 8013384:	684b      	ldr	r3, [r1, #4]
 8013386:	2b00      	cmp	r3, #0
 8013388:	dc04      	bgt.n	8013394 <__sflush_r+0x1c>
 801338a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801338c:	2b00      	cmp	r3, #0
 801338e:	dc01      	bgt.n	8013394 <__sflush_r+0x1c>
 8013390:	2000      	movs	r0, #0
 8013392:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013394:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013396:	2e00      	cmp	r6, #0
 8013398:	d0fa      	beq.n	8013390 <__sflush_r+0x18>
 801339a:	2300      	movs	r3, #0
 801339c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80133a0:	682f      	ldr	r7, [r5, #0]
 80133a2:	602b      	str	r3, [r5, #0]
 80133a4:	d032      	beq.n	801340c <__sflush_r+0x94>
 80133a6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80133a8:	89a3      	ldrh	r3, [r4, #12]
 80133aa:	075a      	lsls	r2, r3, #29
 80133ac:	d505      	bpl.n	80133ba <__sflush_r+0x42>
 80133ae:	6863      	ldr	r3, [r4, #4]
 80133b0:	1ac0      	subs	r0, r0, r3
 80133b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80133b4:	b10b      	cbz	r3, 80133ba <__sflush_r+0x42>
 80133b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80133b8:	1ac0      	subs	r0, r0, r3
 80133ba:	2300      	movs	r3, #0
 80133bc:	4602      	mov	r2, r0
 80133be:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80133c0:	4628      	mov	r0, r5
 80133c2:	6a21      	ldr	r1, [r4, #32]
 80133c4:	47b0      	blx	r6
 80133c6:	1c43      	adds	r3, r0, #1
 80133c8:	89a3      	ldrh	r3, [r4, #12]
 80133ca:	d106      	bne.n	80133da <__sflush_r+0x62>
 80133cc:	6829      	ldr	r1, [r5, #0]
 80133ce:	291d      	cmp	r1, #29
 80133d0:	d82c      	bhi.n	801342c <__sflush_r+0xb4>
 80133d2:	4a29      	ldr	r2, [pc, #164]	; (8013478 <__sflush_r+0x100>)
 80133d4:	40ca      	lsrs	r2, r1
 80133d6:	07d6      	lsls	r6, r2, #31
 80133d8:	d528      	bpl.n	801342c <__sflush_r+0xb4>
 80133da:	2200      	movs	r2, #0
 80133dc:	6062      	str	r2, [r4, #4]
 80133de:	6922      	ldr	r2, [r4, #16]
 80133e0:	04d9      	lsls	r1, r3, #19
 80133e2:	6022      	str	r2, [r4, #0]
 80133e4:	d504      	bpl.n	80133f0 <__sflush_r+0x78>
 80133e6:	1c42      	adds	r2, r0, #1
 80133e8:	d101      	bne.n	80133ee <__sflush_r+0x76>
 80133ea:	682b      	ldr	r3, [r5, #0]
 80133ec:	b903      	cbnz	r3, 80133f0 <__sflush_r+0x78>
 80133ee:	6560      	str	r0, [r4, #84]	; 0x54
 80133f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80133f2:	602f      	str	r7, [r5, #0]
 80133f4:	2900      	cmp	r1, #0
 80133f6:	d0cb      	beq.n	8013390 <__sflush_r+0x18>
 80133f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80133fc:	4299      	cmp	r1, r3
 80133fe:	d002      	beq.n	8013406 <__sflush_r+0x8e>
 8013400:	4628      	mov	r0, r5
 8013402:	f7fe fe65 	bl	80120d0 <_free_r>
 8013406:	2000      	movs	r0, #0
 8013408:	6360      	str	r0, [r4, #52]	; 0x34
 801340a:	e7c2      	b.n	8013392 <__sflush_r+0x1a>
 801340c:	6a21      	ldr	r1, [r4, #32]
 801340e:	2301      	movs	r3, #1
 8013410:	4628      	mov	r0, r5
 8013412:	47b0      	blx	r6
 8013414:	1c41      	adds	r1, r0, #1
 8013416:	d1c7      	bne.n	80133a8 <__sflush_r+0x30>
 8013418:	682b      	ldr	r3, [r5, #0]
 801341a:	2b00      	cmp	r3, #0
 801341c:	d0c4      	beq.n	80133a8 <__sflush_r+0x30>
 801341e:	2b1d      	cmp	r3, #29
 8013420:	d001      	beq.n	8013426 <__sflush_r+0xae>
 8013422:	2b16      	cmp	r3, #22
 8013424:	d101      	bne.n	801342a <__sflush_r+0xb2>
 8013426:	602f      	str	r7, [r5, #0]
 8013428:	e7b2      	b.n	8013390 <__sflush_r+0x18>
 801342a:	89a3      	ldrh	r3, [r4, #12]
 801342c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013430:	81a3      	strh	r3, [r4, #12]
 8013432:	e7ae      	b.n	8013392 <__sflush_r+0x1a>
 8013434:	690f      	ldr	r7, [r1, #16]
 8013436:	2f00      	cmp	r7, #0
 8013438:	d0aa      	beq.n	8013390 <__sflush_r+0x18>
 801343a:	0793      	lsls	r3, r2, #30
 801343c:	bf18      	it	ne
 801343e:	2300      	movne	r3, #0
 8013440:	680e      	ldr	r6, [r1, #0]
 8013442:	bf08      	it	eq
 8013444:	694b      	ldreq	r3, [r1, #20]
 8013446:	1bf6      	subs	r6, r6, r7
 8013448:	600f      	str	r7, [r1, #0]
 801344a:	608b      	str	r3, [r1, #8]
 801344c:	2e00      	cmp	r6, #0
 801344e:	dd9f      	ble.n	8013390 <__sflush_r+0x18>
 8013450:	4633      	mov	r3, r6
 8013452:	463a      	mov	r2, r7
 8013454:	4628      	mov	r0, r5
 8013456:	6a21      	ldr	r1, [r4, #32]
 8013458:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 801345c:	47e0      	blx	ip
 801345e:	2800      	cmp	r0, #0
 8013460:	dc06      	bgt.n	8013470 <__sflush_r+0xf8>
 8013462:	89a3      	ldrh	r3, [r4, #12]
 8013464:	f04f 30ff 	mov.w	r0, #4294967295
 8013468:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801346c:	81a3      	strh	r3, [r4, #12]
 801346e:	e790      	b.n	8013392 <__sflush_r+0x1a>
 8013470:	4407      	add	r7, r0
 8013472:	1a36      	subs	r6, r6, r0
 8013474:	e7ea      	b.n	801344c <__sflush_r+0xd4>
 8013476:	bf00      	nop
 8013478:	20400001 	.word	0x20400001

0801347c <_fflush_r>:
 801347c:	b538      	push	{r3, r4, r5, lr}
 801347e:	690b      	ldr	r3, [r1, #16]
 8013480:	4605      	mov	r5, r0
 8013482:	460c      	mov	r4, r1
 8013484:	b913      	cbnz	r3, 801348c <_fflush_r+0x10>
 8013486:	2500      	movs	r5, #0
 8013488:	4628      	mov	r0, r5
 801348a:	bd38      	pop	{r3, r4, r5, pc}
 801348c:	b118      	cbz	r0, 8013496 <_fflush_r+0x1a>
 801348e:	6983      	ldr	r3, [r0, #24]
 8013490:	b90b      	cbnz	r3, 8013496 <_fflush_r+0x1a>
 8013492:	f000 f887 	bl	80135a4 <__sinit>
 8013496:	4b14      	ldr	r3, [pc, #80]	; (80134e8 <_fflush_r+0x6c>)
 8013498:	429c      	cmp	r4, r3
 801349a:	d11b      	bne.n	80134d4 <_fflush_r+0x58>
 801349c:	686c      	ldr	r4, [r5, #4]
 801349e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80134a2:	2b00      	cmp	r3, #0
 80134a4:	d0ef      	beq.n	8013486 <_fflush_r+0xa>
 80134a6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80134a8:	07d0      	lsls	r0, r2, #31
 80134aa:	d404      	bmi.n	80134b6 <_fflush_r+0x3a>
 80134ac:	0599      	lsls	r1, r3, #22
 80134ae:	d402      	bmi.n	80134b6 <_fflush_r+0x3a>
 80134b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80134b2:	f000 fc7c 	bl	8013dae <__retarget_lock_acquire_recursive>
 80134b6:	4628      	mov	r0, r5
 80134b8:	4621      	mov	r1, r4
 80134ba:	f7ff ff5d 	bl	8013378 <__sflush_r>
 80134be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80134c0:	4605      	mov	r5, r0
 80134c2:	07da      	lsls	r2, r3, #31
 80134c4:	d4e0      	bmi.n	8013488 <_fflush_r+0xc>
 80134c6:	89a3      	ldrh	r3, [r4, #12]
 80134c8:	059b      	lsls	r3, r3, #22
 80134ca:	d4dd      	bmi.n	8013488 <_fflush_r+0xc>
 80134cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80134ce:	f000 fc6f 	bl	8013db0 <__retarget_lock_release_recursive>
 80134d2:	e7d9      	b.n	8013488 <_fflush_r+0xc>
 80134d4:	4b05      	ldr	r3, [pc, #20]	; (80134ec <_fflush_r+0x70>)
 80134d6:	429c      	cmp	r4, r3
 80134d8:	d101      	bne.n	80134de <_fflush_r+0x62>
 80134da:	68ac      	ldr	r4, [r5, #8]
 80134dc:	e7df      	b.n	801349e <_fflush_r+0x22>
 80134de:	4b04      	ldr	r3, [pc, #16]	; (80134f0 <_fflush_r+0x74>)
 80134e0:	429c      	cmp	r4, r3
 80134e2:	bf08      	it	eq
 80134e4:	68ec      	ldreq	r4, [r5, #12]
 80134e6:	e7da      	b.n	801349e <_fflush_r+0x22>
 80134e8:	08031174 	.word	0x08031174
 80134ec:	08031194 	.word	0x08031194
 80134f0:	08031154 	.word	0x08031154

080134f4 <std>:
 80134f4:	2300      	movs	r3, #0
 80134f6:	b510      	push	{r4, lr}
 80134f8:	4604      	mov	r4, r0
 80134fa:	e9c0 3300 	strd	r3, r3, [r0]
 80134fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013502:	6083      	str	r3, [r0, #8]
 8013504:	8181      	strh	r1, [r0, #12]
 8013506:	6643      	str	r3, [r0, #100]	; 0x64
 8013508:	81c2      	strh	r2, [r0, #14]
 801350a:	6183      	str	r3, [r0, #24]
 801350c:	4619      	mov	r1, r3
 801350e:	2208      	movs	r2, #8
 8013510:	305c      	adds	r0, #92	; 0x5c
 8013512:	f7fe fdd5 	bl	80120c0 <memset>
 8013516:	4b05      	ldr	r3, [pc, #20]	; (801352c <std+0x38>)
 8013518:	6224      	str	r4, [r4, #32]
 801351a:	6263      	str	r3, [r4, #36]	; 0x24
 801351c:	4b04      	ldr	r3, [pc, #16]	; (8013530 <std+0x3c>)
 801351e:	62a3      	str	r3, [r4, #40]	; 0x28
 8013520:	4b04      	ldr	r3, [pc, #16]	; (8013534 <std+0x40>)
 8013522:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013524:	4b04      	ldr	r3, [pc, #16]	; (8013538 <std+0x44>)
 8013526:	6323      	str	r3, [r4, #48]	; 0x30
 8013528:	bd10      	pop	{r4, pc}
 801352a:	bf00      	nop
 801352c:	080150f9 	.word	0x080150f9
 8013530:	0801511b 	.word	0x0801511b
 8013534:	08015153 	.word	0x08015153
 8013538:	08015177 	.word	0x08015177

0801353c <_cleanup_r>:
 801353c:	4901      	ldr	r1, [pc, #4]	; (8013544 <_cleanup_r+0x8>)
 801353e:	f000 b8af 	b.w	80136a0 <_fwalk_reent>
 8013542:	bf00      	nop
 8013544:	0801347d 	.word	0x0801347d

08013548 <__sfmoreglue>:
 8013548:	2268      	movs	r2, #104	; 0x68
 801354a:	b570      	push	{r4, r5, r6, lr}
 801354c:	1e4d      	subs	r5, r1, #1
 801354e:	4355      	muls	r5, r2
 8013550:	460e      	mov	r6, r1
 8013552:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8013556:	f7fe fe23 	bl	80121a0 <_malloc_r>
 801355a:	4604      	mov	r4, r0
 801355c:	b140      	cbz	r0, 8013570 <__sfmoreglue+0x28>
 801355e:	2100      	movs	r1, #0
 8013560:	e9c0 1600 	strd	r1, r6, [r0]
 8013564:	300c      	adds	r0, #12
 8013566:	60a0      	str	r0, [r4, #8]
 8013568:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801356c:	f7fe fda8 	bl	80120c0 <memset>
 8013570:	4620      	mov	r0, r4
 8013572:	bd70      	pop	{r4, r5, r6, pc}

08013574 <__sfp_lock_acquire>:
 8013574:	4801      	ldr	r0, [pc, #4]	; (801357c <__sfp_lock_acquire+0x8>)
 8013576:	f000 bc1a 	b.w	8013dae <__retarget_lock_acquire_recursive>
 801357a:	bf00      	nop
 801357c:	2000e795 	.word	0x2000e795

08013580 <__sfp_lock_release>:
 8013580:	4801      	ldr	r0, [pc, #4]	; (8013588 <__sfp_lock_release+0x8>)
 8013582:	f000 bc15 	b.w	8013db0 <__retarget_lock_release_recursive>
 8013586:	bf00      	nop
 8013588:	2000e795 	.word	0x2000e795

0801358c <__sinit_lock_acquire>:
 801358c:	4801      	ldr	r0, [pc, #4]	; (8013594 <__sinit_lock_acquire+0x8>)
 801358e:	f000 bc0e 	b.w	8013dae <__retarget_lock_acquire_recursive>
 8013592:	bf00      	nop
 8013594:	2000e796 	.word	0x2000e796

08013598 <__sinit_lock_release>:
 8013598:	4801      	ldr	r0, [pc, #4]	; (80135a0 <__sinit_lock_release+0x8>)
 801359a:	f000 bc09 	b.w	8013db0 <__retarget_lock_release_recursive>
 801359e:	bf00      	nop
 80135a0:	2000e796 	.word	0x2000e796

080135a4 <__sinit>:
 80135a4:	b510      	push	{r4, lr}
 80135a6:	4604      	mov	r4, r0
 80135a8:	f7ff fff0 	bl	801358c <__sinit_lock_acquire>
 80135ac:	69a3      	ldr	r3, [r4, #24]
 80135ae:	b11b      	cbz	r3, 80135b8 <__sinit+0x14>
 80135b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80135b4:	f7ff bff0 	b.w	8013598 <__sinit_lock_release>
 80135b8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80135bc:	6523      	str	r3, [r4, #80]	; 0x50
 80135be:	4b13      	ldr	r3, [pc, #76]	; (801360c <__sinit+0x68>)
 80135c0:	4a13      	ldr	r2, [pc, #76]	; (8013610 <__sinit+0x6c>)
 80135c2:	681b      	ldr	r3, [r3, #0]
 80135c4:	62a2      	str	r2, [r4, #40]	; 0x28
 80135c6:	42a3      	cmp	r3, r4
 80135c8:	bf08      	it	eq
 80135ca:	2301      	moveq	r3, #1
 80135cc:	4620      	mov	r0, r4
 80135ce:	bf08      	it	eq
 80135d0:	61a3      	streq	r3, [r4, #24]
 80135d2:	f000 f81f 	bl	8013614 <__sfp>
 80135d6:	6060      	str	r0, [r4, #4]
 80135d8:	4620      	mov	r0, r4
 80135da:	f000 f81b 	bl	8013614 <__sfp>
 80135de:	60a0      	str	r0, [r4, #8]
 80135e0:	4620      	mov	r0, r4
 80135e2:	f000 f817 	bl	8013614 <__sfp>
 80135e6:	2200      	movs	r2, #0
 80135e8:	2104      	movs	r1, #4
 80135ea:	60e0      	str	r0, [r4, #12]
 80135ec:	6860      	ldr	r0, [r4, #4]
 80135ee:	f7ff ff81 	bl	80134f4 <std>
 80135f2:	2201      	movs	r2, #1
 80135f4:	2109      	movs	r1, #9
 80135f6:	68a0      	ldr	r0, [r4, #8]
 80135f8:	f7ff ff7c 	bl	80134f4 <std>
 80135fc:	2202      	movs	r2, #2
 80135fe:	2112      	movs	r1, #18
 8013600:	68e0      	ldr	r0, [r4, #12]
 8013602:	f7ff ff77 	bl	80134f4 <std>
 8013606:	2301      	movs	r3, #1
 8013608:	61a3      	str	r3, [r4, #24]
 801360a:	e7d1      	b.n	80135b0 <__sinit+0xc>
 801360c:	08030ff0 	.word	0x08030ff0
 8013610:	0801353d 	.word	0x0801353d

08013614 <__sfp>:
 8013614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013616:	4607      	mov	r7, r0
 8013618:	f7ff ffac 	bl	8013574 <__sfp_lock_acquire>
 801361c:	4b1e      	ldr	r3, [pc, #120]	; (8013698 <__sfp+0x84>)
 801361e:	681e      	ldr	r6, [r3, #0]
 8013620:	69b3      	ldr	r3, [r6, #24]
 8013622:	b913      	cbnz	r3, 801362a <__sfp+0x16>
 8013624:	4630      	mov	r0, r6
 8013626:	f7ff ffbd 	bl	80135a4 <__sinit>
 801362a:	3648      	adds	r6, #72	; 0x48
 801362c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013630:	3b01      	subs	r3, #1
 8013632:	d503      	bpl.n	801363c <__sfp+0x28>
 8013634:	6833      	ldr	r3, [r6, #0]
 8013636:	b30b      	cbz	r3, 801367c <__sfp+0x68>
 8013638:	6836      	ldr	r6, [r6, #0]
 801363a:	e7f7      	b.n	801362c <__sfp+0x18>
 801363c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013640:	b9d5      	cbnz	r5, 8013678 <__sfp+0x64>
 8013642:	4b16      	ldr	r3, [pc, #88]	; (801369c <__sfp+0x88>)
 8013644:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8013648:	60e3      	str	r3, [r4, #12]
 801364a:	6665      	str	r5, [r4, #100]	; 0x64
 801364c:	f000 fbae 	bl	8013dac <__retarget_lock_init_recursive>
 8013650:	f7ff ff96 	bl	8013580 <__sfp_lock_release>
 8013654:	2208      	movs	r2, #8
 8013656:	4629      	mov	r1, r5
 8013658:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801365c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8013660:	6025      	str	r5, [r4, #0]
 8013662:	61a5      	str	r5, [r4, #24]
 8013664:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013668:	f7fe fd2a 	bl	80120c0 <memset>
 801366c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013670:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013674:	4620      	mov	r0, r4
 8013676:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013678:	3468      	adds	r4, #104	; 0x68
 801367a:	e7d9      	b.n	8013630 <__sfp+0x1c>
 801367c:	2104      	movs	r1, #4
 801367e:	4638      	mov	r0, r7
 8013680:	f7ff ff62 	bl	8013548 <__sfmoreglue>
 8013684:	4604      	mov	r4, r0
 8013686:	6030      	str	r0, [r6, #0]
 8013688:	2800      	cmp	r0, #0
 801368a:	d1d5      	bne.n	8013638 <__sfp+0x24>
 801368c:	f7ff ff78 	bl	8013580 <__sfp_lock_release>
 8013690:	230c      	movs	r3, #12
 8013692:	603b      	str	r3, [r7, #0]
 8013694:	e7ee      	b.n	8013674 <__sfp+0x60>
 8013696:	bf00      	nop
 8013698:	08030ff0 	.word	0x08030ff0
 801369c:	ffff0001 	.word	0xffff0001

080136a0 <_fwalk_reent>:
 80136a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80136a4:	4606      	mov	r6, r0
 80136a6:	4688      	mov	r8, r1
 80136a8:	2700      	movs	r7, #0
 80136aa:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80136ae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80136b2:	f1b9 0901 	subs.w	r9, r9, #1
 80136b6:	d505      	bpl.n	80136c4 <_fwalk_reent+0x24>
 80136b8:	6824      	ldr	r4, [r4, #0]
 80136ba:	2c00      	cmp	r4, #0
 80136bc:	d1f7      	bne.n	80136ae <_fwalk_reent+0xe>
 80136be:	4638      	mov	r0, r7
 80136c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80136c4:	89ab      	ldrh	r3, [r5, #12]
 80136c6:	2b01      	cmp	r3, #1
 80136c8:	d907      	bls.n	80136da <_fwalk_reent+0x3a>
 80136ca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80136ce:	3301      	adds	r3, #1
 80136d0:	d003      	beq.n	80136da <_fwalk_reent+0x3a>
 80136d2:	4629      	mov	r1, r5
 80136d4:	4630      	mov	r0, r6
 80136d6:	47c0      	blx	r8
 80136d8:	4307      	orrs	r7, r0
 80136da:	3568      	adds	r5, #104	; 0x68
 80136dc:	e7e9      	b.n	80136b2 <_fwalk_reent+0x12>

080136de <rshift>:
 80136de:	6903      	ldr	r3, [r0, #16]
 80136e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80136e4:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80136e8:	f100 0414 	add.w	r4, r0, #20
 80136ec:	ea4f 1261 	mov.w	r2, r1, asr #5
 80136f0:	dd46      	ble.n	8013780 <rshift+0xa2>
 80136f2:	f011 011f 	ands.w	r1, r1, #31
 80136f6:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80136fa:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80136fe:	d10c      	bne.n	801371a <rshift+0x3c>
 8013700:	4629      	mov	r1, r5
 8013702:	f100 0710 	add.w	r7, r0, #16
 8013706:	42b1      	cmp	r1, r6
 8013708:	d335      	bcc.n	8013776 <rshift+0x98>
 801370a:	1a9b      	subs	r3, r3, r2
 801370c:	009b      	lsls	r3, r3, #2
 801370e:	1eea      	subs	r2, r5, #3
 8013710:	4296      	cmp	r6, r2
 8013712:	bf38      	it	cc
 8013714:	2300      	movcc	r3, #0
 8013716:	4423      	add	r3, r4
 8013718:	e015      	b.n	8013746 <rshift+0x68>
 801371a:	46a1      	mov	r9, r4
 801371c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8013720:	f1c1 0820 	rsb	r8, r1, #32
 8013724:	40cf      	lsrs	r7, r1
 8013726:	f105 0e04 	add.w	lr, r5, #4
 801372a:	4576      	cmp	r6, lr
 801372c:	46f4      	mov	ip, lr
 801372e:	d816      	bhi.n	801375e <rshift+0x80>
 8013730:	1a9a      	subs	r2, r3, r2
 8013732:	0092      	lsls	r2, r2, #2
 8013734:	3a04      	subs	r2, #4
 8013736:	3501      	adds	r5, #1
 8013738:	42ae      	cmp	r6, r5
 801373a:	bf38      	it	cc
 801373c:	2200      	movcc	r2, #0
 801373e:	18a3      	adds	r3, r4, r2
 8013740:	50a7      	str	r7, [r4, r2]
 8013742:	b107      	cbz	r7, 8013746 <rshift+0x68>
 8013744:	3304      	adds	r3, #4
 8013746:	42a3      	cmp	r3, r4
 8013748:	eba3 0204 	sub.w	r2, r3, r4
 801374c:	bf08      	it	eq
 801374e:	2300      	moveq	r3, #0
 8013750:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8013754:	6102      	str	r2, [r0, #16]
 8013756:	bf08      	it	eq
 8013758:	6143      	streq	r3, [r0, #20]
 801375a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801375e:	f8dc c000 	ldr.w	ip, [ip]
 8013762:	fa0c fc08 	lsl.w	ip, ip, r8
 8013766:	ea4c 0707 	orr.w	r7, ip, r7
 801376a:	f849 7b04 	str.w	r7, [r9], #4
 801376e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8013772:	40cf      	lsrs	r7, r1
 8013774:	e7d9      	b.n	801372a <rshift+0x4c>
 8013776:	f851 cb04 	ldr.w	ip, [r1], #4
 801377a:	f847 cf04 	str.w	ip, [r7, #4]!
 801377e:	e7c2      	b.n	8013706 <rshift+0x28>
 8013780:	4623      	mov	r3, r4
 8013782:	e7e0      	b.n	8013746 <rshift+0x68>

08013784 <__hexdig_fun>:
 8013784:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8013788:	2b09      	cmp	r3, #9
 801378a:	d802      	bhi.n	8013792 <__hexdig_fun+0xe>
 801378c:	3820      	subs	r0, #32
 801378e:	b2c0      	uxtb	r0, r0
 8013790:	4770      	bx	lr
 8013792:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8013796:	2b05      	cmp	r3, #5
 8013798:	d801      	bhi.n	801379e <__hexdig_fun+0x1a>
 801379a:	3847      	subs	r0, #71	; 0x47
 801379c:	e7f7      	b.n	801378e <__hexdig_fun+0xa>
 801379e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80137a2:	2b05      	cmp	r3, #5
 80137a4:	d801      	bhi.n	80137aa <__hexdig_fun+0x26>
 80137a6:	3827      	subs	r0, #39	; 0x27
 80137a8:	e7f1      	b.n	801378e <__hexdig_fun+0xa>
 80137aa:	2000      	movs	r0, #0
 80137ac:	4770      	bx	lr
	...

080137b0 <__gethex>:
 80137b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80137b4:	b08b      	sub	sp, #44	; 0x2c
 80137b6:	9305      	str	r3, [sp, #20]
 80137b8:	4bb2      	ldr	r3, [pc, #712]	; (8013a84 <__gethex+0x2d4>)
 80137ba:	9002      	str	r0, [sp, #8]
 80137bc:	681b      	ldr	r3, [r3, #0]
 80137be:	468b      	mov	fp, r1
 80137c0:	4618      	mov	r0, r3
 80137c2:	4690      	mov	r8, r2
 80137c4:	9303      	str	r3, [sp, #12]
 80137c6:	f7ec fd09 	bl	80001dc <strlen>
 80137ca:	4682      	mov	sl, r0
 80137cc:	9b03      	ldr	r3, [sp, #12]
 80137ce:	f8db 2000 	ldr.w	r2, [fp]
 80137d2:	4403      	add	r3, r0
 80137d4:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80137d8:	9306      	str	r3, [sp, #24]
 80137da:	1c93      	adds	r3, r2, #2
 80137dc:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80137e0:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80137e4:	32fe      	adds	r2, #254	; 0xfe
 80137e6:	18d1      	adds	r1, r2, r3
 80137e8:	461f      	mov	r7, r3
 80137ea:	f813 0b01 	ldrb.w	r0, [r3], #1
 80137ee:	9101      	str	r1, [sp, #4]
 80137f0:	2830      	cmp	r0, #48	; 0x30
 80137f2:	d0f8      	beq.n	80137e6 <__gethex+0x36>
 80137f4:	f7ff ffc6 	bl	8013784 <__hexdig_fun>
 80137f8:	4604      	mov	r4, r0
 80137fa:	2800      	cmp	r0, #0
 80137fc:	d13a      	bne.n	8013874 <__gethex+0xc4>
 80137fe:	4652      	mov	r2, sl
 8013800:	4638      	mov	r0, r7
 8013802:	9903      	ldr	r1, [sp, #12]
 8013804:	f001 fcbb 	bl	801517e <strncmp>
 8013808:	4605      	mov	r5, r0
 801380a:	2800      	cmp	r0, #0
 801380c:	d166      	bne.n	80138dc <__gethex+0x12c>
 801380e:	f817 000a 	ldrb.w	r0, [r7, sl]
 8013812:	eb07 060a 	add.w	r6, r7, sl
 8013816:	f7ff ffb5 	bl	8013784 <__hexdig_fun>
 801381a:	2800      	cmp	r0, #0
 801381c:	d060      	beq.n	80138e0 <__gethex+0x130>
 801381e:	4633      	mov	r3, r6
 8013820:	7818      	ldrb	r0, [r3, #0]
 8013822:	461f      	mov	r7, r3
 8013824:	2830      	cmp	r0, #48	; 0x30
 8013826:	f103 0301 	add.w	r3, r3, #1
 801382a:	d0f9      	beq.n	8013820 <__gethex+0x70>
 801382c:	f7ff ffaa 	bl	8013784 <__hexdig_fun>
 8013830:	2301      	movs	r3, #1
 8013832:	fab0 f480 	clz	r4, r0
 8013836:	4635      	mov	r5, r6
 8013838:	0964      	lsrs	r4, r4, #5
 801383a:	9301      	str	r3, [sp, #4]
 801383c:	463a      	mov	r2, r7
 801383e:	4616      	mov	r6, r2
 8013840:	7830      	ldrb	r0, [r6, #0]
 8013842:	3201      	adds	r2, #1
 8013844:	f7ff ff9e 	bl	8013784 <__hexdig_fun>
 8013848:	2800      	cmp	r0, #0
 801384a:	d1f8      	bne.n	801383e <__gethex+0x8e>
 801384c:	4652      	mov	r2, sl
 801384e:	4630      	mov	r0, r6
 8013850:	9903      	ldr	r1, [sp, #12]
 8013852:	f001 fc94 	bl	801517e <strncmp>
 8013856:	b980      	cbnz	r0, 801387a <__gethex+0xca>
 8013858:	b94d      	cbnz	r5, 801386e <__gethex+0xbe>
 801385a:	eb06 050a 	add.w	r5, r6, sl
 801385e:	462a      	mov	r2, r5
 8013860:	4616      	mov	r6, r2
 8013862:	7830      	ldrb	r0, [r6, #0]
 8013864:	3201      	adds	r2, #1
 8013866:	f7ff ff8d 	bl	8013784 <__hexdig_fun>
 801386a:	2800      	cmp	r0, #0
 801386c:	d1f8      	bne.n	8013860 <__gethex+0xb0>
 801386e:	1bad      	subs	r5, r5, r6
 8013870:	00ad      	lsls	r5, r5, #2
 8013872:	e004      	b.n	801387e <__gethex+0xce>
 8013874:	2400      	movs	r4, #0
 8013876:	4625      	mov	r5, r4
 8013878:	e7e0      	b.n	801383c <__gethex+0x8c>
 801387a:	2d00      	cmp	r5, #0
 801387c:	d1f7      	bne.n	801386e <__gethex+0xbe>
 801387e:	7833      	ldrb	r3, [r6, #0]
 8013880:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8013884:	2b50      	cmp	r3, #80	; 0x50
 8013886:	d139      	bne.n	80138fc <__gethex+0x14c>
 8013888:	7873      	ldrb	r3, [r6, #1]
 801388a:	2b2b      	cmp	r3, #43	; 0x2b
 801388c:	d02a      	beq.n	80138e4 <__gethex+0x134>
 801388e:	2b2d      	cmp	r3, #45	; 0x2d
 8013890:	d02c      	beq.n	80138ec <__gethex+0x13c>
 8013892:	f04f 0900 	mov.w	r9, #0
 8013896:	1c71      	adds	r1, r6, #1
 8013898:	7808      	ldrb	r0, [r1, #0]
 801389a:	f7ff ff73 	bl	8013784 <__hexdig_fun>
 801389e:	1e43      	subs	r3, r0, #1
 80138a0:	b2db      	uxtb	r3, r3
 80138a2:	2b18      	cmp	r3, #24
 80138a4:	d82a      	bhi.n	80138fc <__gethex+0x14c>
 80138a6:	f1a0 0210 	sub.w	r2, r0, #16
 80138aa:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80138ae:	f7ff ff69 	bl	8013784 <__hexdig_fun>
 80138b2:	1e43      	subs	r3, r0, #1
 80138b4:	b2db      	uxtb	r3, r3
 80138b6:	2b18      	cmp	r3, #24
 80138b8:	d91b      	bls.n	80138f2 <__gethex+0x142>
 80138ba:	f1b9 0f00 	cmp.w	r9, #0
 80138be:	d000      	beq.n	80138c2 <__gethex+0x112>
 80138c0:	4252      	negs	r2, r2
 80138c2:	4415      	add	r5, r2
 80138c4:	f8cb 1000 	str.w	r1, [fp]
 80138c8:	b1d4      	cbz	r4, 8013900 <__gethex+0x150>
 80138ca:	9b01      	ldr	r3, [sp, #4]
 80138cc:	2b00      	cmp	r3, #0
 80138ce:	bf14      	ite	ne
 80138d0:	2700      	movne	r7, #0
 80138d2:	2706      	moveq	r7, #6
 80138d4:	4638      	mov	r0, r7
 80138d6:	b00b      	add	sp, #44	; 0x2c
 80138d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80138dc:	463e      	mov	r6, r7
 80138de:	4625      	mov	r5, r4
 80138e0:	2401      	movs	r4, #1
 80138e2:	e7cc      	b.n	801387e <__gethex+0xce>
 80138e4:	f04f 0900 	mov.w	r9, #0
 80138e8:	1cb1      	adds	r1, r6, #2
 80138ea:	e7d5      	b.n	8013898 <__gethex+0xe8>
 80138ec:	f04f 0901 	mov.w	r9, #1
 80138f0:	e7fa      	b.n	80138e8 <__gethex+0x138>
 80138f2:	230a      	movs	r3, #10
 80138f4:	fb03 0202 	mla	r2, r3, r2, r0
 80138f8:	3a10      	subs	r2, #16
 80138fa:	e7d6      	b.n	80138aa <__gethex+0xfa>
 80138fc:	4631      	mov	r1, r6
 80138fe:	e7e1      	b.n	80138c4 <__gethex+0x114>
 8013900:	4621      	mov	r1, r4
 8013902:	1bf3      	subs	r3, r6, r7
 8013904:	3b01      	subs	r3, #1
 8013906:	2b07      	cmp	r3, #7
 8013908:	dc0a      	bgt.n	8013920 <__gethex+0x170>
 801390a:	9802      	ldr	r0, [sp, #8]
 801390c:	f000 fad4 	bl	8013eb8 <_Balloc>
 8013910:	4604      	mov	r4, r0
 8013912:	b940      	cbnz	r0, 8013926 <__gethex+0x176>
 8013914:	4602      	mov	r2, r0
 8013916:	21de      	movs	r1, #222	; 0xde
 8013918:	4b5b      	ldr	r3, [pc, #364]	; (8013a88 <__gethex+0x2d8>)
 801391a:	485c      	ldr	r0, [pc, #368]	; (8013a8c <__gethex+0x2dc>)
 801391c:	f001 fc62 	bl	80151e4 <__assert_func>
 8013920:	3101      	adds	r1, #1
 8013922:	105b      	asrs	r3, r3, #1
 8013924:	e7ef      	b.n	8013906 <__gethex+0x156>
 8013926:	f04f 0b00 	mov.w	fp, #0
 801392a:	f100 0914 	add.w	r9, r0, #20
 801392e:	f1ca 0301 	rsb	r3, sl, #1
 8013932:	f8cd 9010 	str.w	r9, [sp, #16]
 8013936:	f8cd b004 	str.w	fp, [sp, #4]
 801393a:	9308      	str	r3, [sp, #32]
 801393c:	42b7      	cmp	r7, r6
 801393e:	d33f      	bcc.n	80139c0 <__gethex+0x210>
 8013940:	9f04      	ldr	r7, [sp, #16]
 8013942:	9b01      	ldr	r3, [sp, #4]
 8013944:	f847 3b04 	str.w	r3, [r7], #4
 8013948:	eba7 0709 	sub.w	r7, r7, r9
 801394c:	10bf      	asrs	r7, r7, #2
 801394e:	6127      	str	r7, [r4, #16]
 8013950:	4618      	mov	r0, r3
 8013952:	f000 fba3 	bl	801409c <__hi0bits>
 8013956:	017f      	lsls	r7, r7, #5
 8013958:	f8d8 6000 	ldr.w	r6, [r8]
 801395c:	1a3f      	subs	r7, r7, r0
 801395e:	42b7      	cmp	r7, r6
 8013960:	dd62      	ble.n	8013a28 <__gethex+0x278>
 8013962:	1bbf      	subs	r7, r7, r6
 8013964:	4639      	mov	r1, r7
 8013966:	4620      	mov	r0, r4
 8013968:	f000 ff3d 	bl	80147e6 <__any_on>
 801396c:	4682      	mov	sl, r0
 801396e:	b1a8      	cbz	r0, 801399c <__gethex+0x1ec>
 8013970:	f04f 0a01 	mov.w	sl, #1
 8013974:	1e7b      	subs	r3, r7, #1
 8013976:	1159      	asrs	r1, r3, #5
 8013978:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801397c:	f003 021f 	and.w	r2, r3, #31
 8013980:	fa0a f202 	lsl.w	r2, sl, r2
 8013984:	420a      	tst	r2, r1
 8013986:	d009      	beq.n	801399c <__gethex+0x1ec>
 8013988:	4553      	cmp	r3, sl
 801398a:	dd05      	ble.n	8013998 <__gethex+0x1e8>
 801398c:	4620      	mov	r0, r4
 801398e:	1eb9      	subs	r1, r7, #2
 8013990:	f000 ff29 	bl	80147e6 <__any_on>
 8013994:	2800      	cmp	r0, #0
 8013996:	d144      	bne.n	8013a22 <__gethex+0x272>
 8013998:	f04f 0a02 	mov.w	sl, #2
 801399c:	4639      	mov	r1, r7
 801399e:	4620      	mov	r0, r4
 80139a0:	f7ff fe9d 	bl	80136de <rshift>
 80139a4:	443d      	add	r5, r7
 80139a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80139aa:	42ab      	cmp	r3, r5
 80139ac:	da4a      	bge.n	8013a44 <__gethex+0x294>
 80139ae:	4621      	mov	r1, r4
 80139b0:	9802      	ldr	r0, [sp, #8]
 80139b2:	f000 fac1 	bl	8013f38 <_Bfree>
 80139b6:	2300      	movs	r3, #0
 80139b8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80139ba:	27a3      	movs	r7, #163	; 0xa3
 80139bc:	6013      	str	r3, [r2, #0]
 80139be:	e789      	b.n	80138d4 <__gethex+0x124>
 80139c0:	1e73      	subs	r3, r6, #1
 80139c2:	9a06      	ldr	r2, [sp, #24]
 80139c4:	9307      	str	r3, [sp, #28]
 80139c6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80139ca:	4293      	cmp	r3, r2
 80139cc:	d019      	beq.n	8013a02 <__gethex+0x252>
 80139ce:	f1bb 0f20 	cmp.w	fp, #32
 80139d2:	d107      	bne.n	80139e4 <__gethex+0x234>
 80139d4:	9b04      	ldr	r3, [sp, #16]
 80139d6:	9a01      	ldr	r2, [sp, #4]
 80139d8:	f843 2b04 	str.w	r2, [r3], #4
 80139dc:	9304      	str	r3, [sp, #16]
 80139de:	2300      	movs	r3, #0
 80139e0:	469b      	mov	fp, r3
 80139e2:	9301      	str	r3, [sp, #4]
 80139e4:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80139e8:	f7ff fecc 	bl	8013784 <__hexdig_fun>
 80139ec:	9b01      	ldr	r3, [sp, #4]
 80139ee:	f000 000f 	and.w	r0, r0, #15
 80139f2:	fa00 f00b 	lsl.w	r0, r0, fp
 80139f6:	4303      	orrs	r3, r0
 80139f8:	9301      	str	r3, [sp, #4]
 80139fa:	f10b 0b04 	add.w	fp, fp, #4
 80139fe:	9b07      	ldr	r3, [sp, #28]
 8013a00:	e00d      	b.n	8013a1e <__gethex+0x26e>
 8013a02:	9a08      	ldr	r2, [sp, #32]
 8013a04:	1e73      	subs	r3, r6, #1
 8013a06:	4413      	add	r3, r2
 8013a08:	42bb      	cmp	r3, r7
 8013a0a:	d3e0      	bcc.n	80139ce <__gethex+0x21e>
 8013a0c:	4618      	mov	r0, r3
 8013a0e:	4652      	mov	r2, sl
 8013a10:	9903      	ldr	r1, [sp, #12]
 8013a12:	9309      	str	r3, [sp, #36]	; 0x24
 8013a14:	f001 fbb3 	bl	801517e <strncmp>
 8013a18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013a1a:	2800      	cmp	r0, #0
 8013a1c:	d1d7      	bne.n	80139ce <__gethex+0x21e>
 8013a1e:	461e      	mov	r6, r3
 8013a20:	e78c      	b.n	801393c <__gethex+0x18c>
 8013a22:	f04f 0a03 	mov.w	sl, #3
 8013a26:	e7b9      	b.n	801399c <__gethex+0x1ec>
 8013a28:	da09      	bge.n	8013a3e <__gethex+0x28e>
 8013a2a:	1bf7      	subs	r7, r6, r7
 8013a2c:	4621      	mov	r1, r4
 8013a2e:	463a      	mov	r2, r7
 8013a30:	9802      	ldr	r0, [sp, #8]
 8013a32:	f000 fc99 	bl	8014368 <__lshift>
 8013a36:	4604      	mov	r4, r0
 8013a38:	1bed      	subs	r5, r5, r7
 8013a3a:	f100 0914 	add.w	r9, r0, #20
 8013a3e:	f04f 0a00 	mov.w	sl, #0
 8013a42:	e7b0      	b.n	80139a6 <__gethex+0x1f6>
 8013a44:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8013a48:	42a8      	cmp	r0, r5
 8013a4a:	dd72      	ble.n	8013b32 <__gethex+0x382>
 8013a4c:	1b45      	subs	r5, r0, r5
 8013a4e:	42ae      	cmp	r6, r5
 8013a50:	dc35      	bgt.n	8013abe <__gethex+0x30e>
 8013a52:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8013a56:	2b02      	cmp	r3, #2
 8013a58:	d029      	beq.n	8013aae <__gethex+0x2fe>
 8013a5a:	2b03      	cmp	r3, #3
 8013a5c:	d02b      	beq.n	8013ab6 <__gethex+0x306>
 8013a5e:	2b01      	cmp	r3, #1
 8013a60:	d11c      	bne.n	8013a9c <__gethex+0x2ec>
 8013a62:	42ae      	cmp	r6, r5
 8013a64:	d11a      	bne.n	8013a9c <__gethex+0x2ec>
 8013a66:	2e01      	cmp	r6, #1
 8013a68:	d112      	bne.n	8013a90 <__gethex+0x2e0>
 8013a6a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8013a6e:	9a05      	ldr	r2, [sp, #20]
 8013a70:	2762      	movs	r7, #98	; 0x62
 8013a72:	6013      	str	r3, [r2, #0]
 8013a74:	2301      	movs	r3, #1
 8013a76:	6123      	str	r3, [r4, #16]
 8013a78:	f8c9 3000 	str.w	r3, [r9]
 8013a7c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8013a7e:	601c      	str	r4, [r3, #0]
 8013a80:	e728      	b.n	80138d4 <__gethex+0x124>
 8013a82:	bf00      	nop
 8013a84:	0803122c 	.word	0x0803122c
 8013a88:	080311b4 	.word	0x080311b4
 8013a8c:	080311c5 	.word	0x080311c5
 8013a90:	4620      	mov	r0, r4
 8013a92:	1e71      	subs	r1, r6, #1
 8013a94:	f000 fea7 	bl	80147e6 <__any_on>
 8013a98:	2800      	cmp	r0, #0
 8013a9a:	d1e6      	bne.n	8013a6a <__gethex+0x2ba>
 8013a9c:	4621      	mov	r1, r4
 8013a9e:	9802      	ldr	r0, [sp, #8]
 8013aa0:	f000 fa4a 	bl	8013f38 <_Bfree>
 8013aa4:	2300      	movs	r3, #0
 8013aa6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8013aa8:	2750      	movs	r7, #80	; 0x50
 8013aaa:	6013      	str	r3, [r2, #0]
 8013aac:	e712      	b.n	80138d4 <__gethex+0x124>
 8013aae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013ab0:	2b00      	cmp	r3, #0
 8013ab2:	d1f3      	bne.n	8013a9c <__gethex+0x2ec>
 8013ab4:	e7d9      	b.n	8013a6a <__gethex+0x2ba>
 8013ab6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013ab8:	2b00      	cmp	r3, #0
 8013aba:	d1d6      	bne.n	8013a6a <__gethex+0x2ba>
 8013abc:	e7ee      	b.n	8013a9c <__gethex+0x2ec>
 8013abe:	1e6f      	subs	r7, r5, #1
 8013ac0:	f1ba 0f00 	cmp.w	sl, #0
 8013ac4:	d132      	bne.n	8013b2c <__gethex+0x37c>
 8013ac6:	b127      	cbz	r7, 8013ad2 <__gethex+0x322>
 8013ac8:	4639      	mov	r1, r7
 8013aca:	4620      	mov	r0, r4
 8013acc:	f000 fe8b 	bl	80147e6 <__any_on>
 8013ad0:	4682      	mov	sl, r0
 8013ad2:	2101      	movs	r1, #1
 8013ad4:	117b      	asrs	r3, r7, #5
 8013ad6:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8013ada:	f007 071f 	and.w	r7, r7, #31
 8013ade:	fa01 f707 	lsl.w	r7, r1, r7
 8013ae2:	421f      	tst	r7, r3
 8013ae4:	f04f 0702 	mov.w	r7, #2
 8013ae8:	4629      	mov	r1, r5
 8013aea:	4620      	mov	r0, r4
 8013aec:	bf18      	it	ne
 8013aee:	f04a 0a02 	orrne.w	sl, sl, #2
 8013af2:	1b76      	subs	r6, r6, r5
 8013af4:	f7ff fdf3 	bl	80136de <rshift>
 8013af8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8013afc:	f1ba 0f00 	cmp.w	sl, #0
 8013b00:	d048      	beq.n	8013b94 <__gethex+0x3e4>
 8013b02:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8013b06:	2b02      	cmp	r3, #2
 8013b08:	d015      	beq.n	8013b36 <__gethex+0x386>
 8013b0a:	2b03      	cmp	r3, #3
 8013b0c:	d017      	beq.n	8013b3e <__gethex+0x38e>
 8013b0e:	2b01      	cmp	r3, #1
 8013b10:	d109      	bne.n	8013b26 <__gethex+0x376>
 8013b12:	f01a 0f02 	tst.w	sl, #2
 8013b16:	d006      	beq.n	8013b26 <__gethex+0x376>
 8013b18:	f8d9 0000 	ldr.w	r0, [r9]
 8013b1c:	ea4a 0a00 	orr.w	sl, sl, r0
 8013b20:	f01a 0f01 	tst.w	sl, #1
 8013b24:	d10e      	bne.n	8013b44 <__gethex+0x394>
 8013b26:	f047 0710 	orr.w	r7, r7, #16
 8013b2a:	e033      	b.n	8013b94 <__gethex+0x3e4>
 8013b2c:	f04f 0a01 	mov.w	sl, #1
 8013b30:	e7cf      	b.n	8013ad2 <__gethex+0x322>
 8013b32:	2701      	movs	r7, #1
 8013b34:	e7e2      	b.n	8013afc <__gethex+0x34c>
 8013b36:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013b38:	f1c3 0301 	rsb	r3, r3, #1
 8013b3c:	9315      	str	r3, [sp, #84]	; 0x54
 8013b3e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013b40:	2b00      	cmp	r3, #0
 8013b42:	d0f0      	beq.n	8013b26 <__gethex+0x376>
 8013b44:	f04f 0c00 	mov.w	ip, #0
 8013b48:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8013b4c:	f104 0314 	add.w	r3, r4, #20
 8013b50:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8013b54:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8013b58:	4618      	mov	r0, r3
 8013b5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8013b5e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8013b62:	d01c      	beq.n	8013b9e <__gethex+0x3ee>
 8013b64:	3201      	adds	r2, #1
 8013b66:	6002      	str	r2, [r0, #0]
 8013b68:	2f02      	cmp	r7, #2
 8013b6a:	f104 0314 	add.w	r3, r4, #20
 8013b6e:	d13d      	bne.n	8013bec <__gethex+0x43c>
 8013b70:	f8d8 2000 	ldr.w	r2, [r8]
 8013b74:	3a01      	subs	r2, #1
 8013b76:	42b2      	cmp	r2, r6
 8013b78:	d10a      	bne.n	8013b90 <__gethex+0x3e0>
 8013b7a:	2201      	movs	r2, #1
 8013b7c:	1171      	asrs	r1, r6, #5
 8013b7e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8013b82:	f006 061f 	and.w	r6, r6, #31
 8013b86:	fa02 f606 	lsl.w	r6, r2, r6
 8013b8a:	421e      	tst	r6, r3
 8013b8c:	bf18      	it	ne
 8013b8e:	4617      	movne	r7, r2
 8013b90:	f047 0720 	orr.w	r7, r7, #32
 8013b94:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8013b96:	601c      	str	r4, [r3, #0]
 8013b98:	9b05      	ldr	r3, [sp, #20]
 8013b9a:	601d      	str	r5, [r3, #0]
 8013b9c:	e69a      	b.n	80138d4 <__gethex+0x124>
 8013b9e:	4299      	cmp	r1, r3
 8013ba0:	f843 cc04 	str.w	ip, [r3, #-4]
 8013ba4:	d8d8      	bhi.n	8013b58 <__gethex+0x3a8>
 8013ba6:	68a3      	ldr	r3, [r4, #8]
 8013ba8:	459b      	cmp	fp, r3
 8013baa:	db17      	blt.n	8013bdc <__gethex+0x42c>
 8013bac:	6861      	ldr	r1, [r4, #4]
 8013bae:	9802      	ldr	r0, [sp, #8]
 8013bb0:	3101      	adds	r1, #1
 8013bb2:	f000 f981 	bl	8013eb8 <_Balloc>
 8013bb6:	4681      	mov	r9, r0
 8013bb8:	b918      	cbnz	r0, 8013bc2 <__gethex+0x412>
 8013bba:	4602      	mov	r2, r0
 8013bbc:	2184      	movs	r1, #132	; 0x84
 8013bbe:	4b19      	ldr	r3, [pc, #100]	; (8013c24 <__gethex+0x474>)
 8013bc0:	e6ab      	b.n	801391a <__gethex+0x16a>
 8013bc2:	6922      	ldr	r2, [r4, #16]
 8013bc4:	f104 010c 	add.w	r1, r4, #12
 8013bc8:	3202      	adds	r2, #2
 8013bca:	0092      	lsls	r2, r2, #2
 8013bcc:	300c      	adds	r0, #12
 8013bce:	f7fe fa69 	bl	80120a4 <memcpy>
 8013bd2:	4621      	mov	r1, r4
 8013bd4:	9802      	ldr	r0, [sp, #8]
 8013bd6:	f000 f9af 	bl	8013f38 <_Bfree>
 8013bda:	464c      	mov	r4, r9
 8013bdc:	6923      	ldr	r3, [r4, #16]
 8013bde:	1c5a      	adds	r2, r3, #1
 8013be0:	6122      	str	r2, [r4, #16]
 8013be2:	2201      	movs	r2, #1
 8013be4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013be8:	615a      	str	r2, [r3, #20]
 8013bea:	e7bd      	b.n	8013b68 <__gethex+0x3b8>
 8013bec:	6922      	ldr	r2, [r4, #16]
 8013bee:	455a      	cmp	r2, fp
 8013bf0:	dd0b      	ble.n	8013c0a <__gethex+0x45a>
 8013bf2:	2101      	movs	r1, #1
 8013bf4:	4620      	mov	r0, r4
 8013bf6:	f7ff fd72 	bl	80136de <rshift>
 8013bfa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013bfe:	3501      	adds	r5, #1
 8013c00:	42ab      	cmp	r3, r5
 8013c02:	f6ff aed4 	blt.w	80139ae <__gethex+0x1fe>
 8013c06:	2701      	movs	r7, #1
 8013c08:	e7c2      	b.n	8013b90 <__gethex+0x3e0>
 8013c0a:	f016 061f 	ands.w	r6, r6, #31
 8013c0e:	d0fa      	beq.n	8013c06 <__gethex+0x456>
 8013c10:	4453      	add	r3, sl
 8013c12:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8013c16:	f000 fa41 	bl	801409c <__hi0bits>
 8013c1a:	f1c6 0620 	rsb	r6, r6, #32
 8013c1e:	42b0      	cmp	r0, r6
 8013c20:	dbe7      	blt.n	8013bf2 <__gethex+0x442>
 8013c22:	e7f0      	b.n	8013c06 <__gethex+0x456>
 8013c24:	080311b4 	.word	0x080311b4

08013c28 <L_shift>:
 8013c28:	f1c2 0208 	rsb	r2, r2, #8
 8013c2c:	0092      	lsls	r2, r2, #2
 8013c2e:	b570      	push	{r4, r5, r6, lr}
 8013c30:	f1c2 0620 	rsb	r6, r2, #32
 8013c34:	6843      	ldr	r3, [r0, #4]
 8013c36:	6804      	ldr	r4, [r0, #0]
 8013c38:	fa03 f506 	lsl.w	r5, r3, r6
 8013c3c:	432c      	orrs	r4, r5
 8013c3e:	40d3      	lsrs	r3, r2
 8013c40:	6004      	str	r4, [r0, #0]
 8013c42:	f840 3f04 	str.w	r3, [r0, #4]!
 8013c46:	4288      	cmp	r0, r1
 8013c48:	d3f4      	bcc.n	8013c34 <L_shift+0xc>
 8013c4a:	bd70      	pop	{r4, r5, r6, pc}

08013c4c <__match>:
 8013c4c:	b530      	push	{r4, r5, lr}
 8013c4e:	6803      	ldr	r3, [r0, #0]
 8013c50:	3301      	adds	r3, #1
 8013c52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013c56:	b914      	cbnz	r4, 8013c5e <__match+0x12>
 8013c58:	6003      	str	r3, [r0, #0]
 8013c5a:	2001      	movs	r0, #1
 8013c5c:	bd30      	pop	{r4, r5, pc}
 8013c5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013c62:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8013c66:	2d19      	cmp	r5, #25
 8013c68:	bf98      	it	ls
 8013c6a:	3220      	addls	r2, #32
 8013c6c:	42a2      	cmp	r2, r4
 8013c6e:	d0f0      	beq.n	8013c52 <__match+0x6>
 8013c70:	2000      	movs	r0, #0
 8013c72:	e7f3      	b.n	8013c5c <__match+0x10>

08013c74 <__hexnan>:
 8013c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c78:	2500      	movs	r5, #0
 8013c7a:	680b      	ldr	r3, [r1, #0]
 8013c7c:	4682      	mov	sl, r0
 8013c7e:	115e      	asrs	r6, r3, #5
 8013c80:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8013c84:	f013 031f 	ands.w	r3, r3, #31
 8013c88:	bf18      	it	ne
 8013c8a:	3604      	addne	r6, #4
 8013c8c:	1f37      	subs	r7, r6, #4
 8013c8e:	46b9      	mov	r9, r7
 8013c90:	463c      	mov	r4, r7
 8013c92:	46ab      	mov	fp, r5
 8013c94:	b087      	sub	sp, #28
 8013c96:	4690      	mov	r8, r2
 8013c98:	6802      	ldr	r2, [r0, #0]
 8013c9a:	9301      	str	r3, [sp, #4]
 8013c9c:	f846 5c04 	str.w	r5, [r6, #-4]
 8013ca0:	9502      	str	r5, [sp, #8]
 8013ca2:	7851      	ldrb	r1, [r2, #1]
 8013ca4:	1c53      	adds	r3, r2, #1
 8013ca6:	9303      	str	r3, [sp, #12]
 8013ca8:	b341      	cbz	r1, 8013cfc <__hexnan+0x88>
 8013caa:	4608      	mov	r0, r1
 8013cac:	9205      	str	r2, [sp, #20]
 8013cae:	9104      	str	r1, [sp, #16]
 8013cb0:	f7ff fd68 	bl	8013784 <__hexdig_fun>
 8013cb4:	2800      	cmp	r0, #0
 8013cb6:	d14f      	bne.n	8013d58 <__hexnan+0xe4>
 8013cb8:	9904      	ldr	r1, [sp, #16]
 8013cba:	9a05      	ldr	r2, [sp, #20]
 8013cbc:	2920      	cmp	r1, #32
 8013cbe:	d818      	bhi.n	8013cf2 <__hexnan+0x7e>
 8013cc0:	9b02      	ldr	r3, [sp, #8]
 8013cc2:	459b      	cmp	fp, r3
 8013cc4:	dd13      	ble.n	8013cee <__hexnan+0x7a>
 8013cc6:	454c      	cmp	r4, r9
 8013cc8:	d206      	bcs.n	8013cd8 <__hexnan+0x64>
 8013cca:	2d07      	cmp	r5, #7
 8013ccc:	dc04      	bgt.n	8013cd8 <__hexnan+0x64>
 8013cce:	462a      	mov	r2, r5
 8013cd0:	4649      	mov	r1, r9
 8013cd2:	4620      	mov	r0, r4
 8013cd4:	f7ff ffa8 	bl	8013c28 <L_shift>
 8013cd8:	4544      	cmp	r4, r8
 8013cda:	d950      	bls.n	8013d7e <__hexnan+0x10a>
 8013cdc:	2300      	movs	r3, #0
 8013cde:	f1a4 0904 	sub.w	r9, r4, #4
 8013ce2:	f844 3c04 	str.w	r3, [r4, #-4]
 8013ce6:	461d      	mov	r5, r3
 8013ce8:	464c      	mov	r4, r9
 8013cea:	f8cd b008 	str.w	fp, [sp, #8]
 8013cee:	9a03      	ldr	r2, [sp, #12]
 8013cf0:	e7d7      	b.n	8013ca2 <__hexnan+0x2e>
 8013cf2:	2929      	cmp	r1, #41	; 0x29
 8013cf4:	d156      	bne.n	8013da4 <__hexnan+0x130>
 8013cf6:	3202      	adds	r2, #2
 8013cf8:	f8ca 2000 	str.w	r2, [sl]
 8013cfc:	f1bb 0f00 	cmp.w	fp, #0
 8013d00:	d050      	beq.n	8013da4 <__hexnan+0x130>
 8013d02:	454c      	cmp	r4, r9
 8013d04:	d206      	bcs.n	8013d14 <__hexnan+0xa0>
 8013d06:	2d07      	cmp	r5, #7
 8013d08:	dc04      	bgt.n	8013d14 <__hexnan+0xa0>
 8013d0a:	462a      	mov	r2, r5
 8013d0c:	4649      	mov	r1, r9
 8013d0e:	4620      	mov	r0, r4
 8013d10:	f7ff ff8a 	bl	8013c28 <L_shift>
 8013d14:	4544      	cmp	r4, r8
 8013d16:	d934      	bls.n	8013d82 <__hexnan+0x10e>
 8013d18:	4623      	mov	r3, r4
 8013d1a:	f1a8 0204 	sub.w	r2, r8, #4
 8013d1e:	f853 1b04 	ldr.w	r1, [r3], #4
 8013d22:	429f      	cmp	r7, r3
 8013d24:	f842 1f04 	str.w	r1, [r2, #4]!
 8013d28:	d2f9      	bcs.n	8013d1e <__hexnan+0xaa>
 8013d2a:	1b3b      	subs	r3, r7, r4
 8013d2c:	f023 0303 	bic.w	r3, r3, #3
 8013d30:	3304      	adds	r3, #4
 8013d32:	3401      	adds	r4, #1
 8013d34:	3e03      	subs	r6, #3
 8013d36:	42b4      	cmp	r4, r6
 8013d38:	bf88      	it	hi
 8013d3a:	2304      	movhi	r3, #4
 8013d3c:	2200      	movs	r2, #0
 8013d3e:	4443      	add	r3, r8
 8013d40:	f843 2b04 	str.w	r2, [r3], #4
 8013d44:	429f      	cmp	r7, r3
 8013d46:	d2fb      	bcs.n	8013d40 <__hexnan+0xcc>
 8013d48:	683b      	ldr	r3, [r7, #0]
 8013d4a:	b91b      	cbnz	r3, 8013d54 <__hexnan+0xe0>
 8013d4c:	4547      	cmp	r7, r8
 8013d4e:	d127      	bne.n	8013da0 <__hexnan+0x12c>
 8013d50:	2301      	movs	r3, #1
 8013d52:	603b      	str	r3, [r7, #0]
 8013d54:	2005      	movs	r0, #5
 8013d56:	e026      	b.n	8013da6 <__hexnan+0x132>
 8013d58:	3501      	adds	r5, #1
 8013d5a:	2d08      	cmp	r5, #8
 8013d5c:	f10b 0b01 	add.w	fp, fp, #1
 8013d60:	dd06      	ble.n	8013d70 <__hexnan+0xfc>
 8013d62:	4544      	cmp	r4, r8
 8013d64:	d9c3      	bls.n	8013cee <__hexnan+0x7a>
 8013d66:	2300      	movs	r3, #0
 8013d68:	2501      	movs	r5, #1
 8013d6a:	f844 3c04 	str.w	r3, [r4, #-4]
 8013d6e:	3c04      	subs	r4, #4
 8013d70:	6822      	ldr	r2, [r4, #0]
 8013d72:	f000 000f 	and.w	r0, r0, #15
 8013d76:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8013d7a:	6022      	str	r2, [r4, #0]
 8013d7c:	e7b7      	b.n	8013cee <__hexnan+0x7a>
 8013d7e:	2508      	movs	r5, #8
 8013d80:	e7b5      	b.n	8013cee <__hexnan+0x7a>
 8013d82:	9b01      	ldr	r3, [sp, #4]
 8013d84:	2b00      	cmp	r3, #0
 8013d86:	d0df      	beq.n	8013d48 <__hexnan+0xd4>
 8013d88:	f04f 32ff 	mov.w	r2, #4294967295
 8013d8c:	f1c3 0320 	rsb	r3, r3, #32
 8013d90:	fa22 f303 	lsr.w	r3, r2, r3
 8013d94:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8013d98:	401a      	ands	r2, r3
 8013d9a:	f846 2c04 	str.w	r2, [r6, #-4]
 8013d9e:	e7d3      	b.n	8013d48 <__hexnan+0xd4>
 8013da0:	3f04      	subs	r7, #4
 8013da2:	e7d1      	b.n	8013d48 <__hexnan+0xd4>
 8013da4:	2004      	movs	r0, #4
 8013da6:	b007      	add	sp, #28
 8013da8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08013dac <__retarget_lock_init_recursive>:
 8013dac:	4770      	bx	lr

08013dae <__retarget_lock_acquire_recursive>:
 8013dae:	4770      	bx	lr

08013db0 <__retarget_lock_release_recursive>:
 8013db0:	4770      	bx	lr

08013db2 <__swhatbuf_r>:
 8013db2:	b570      	push	{r4, r5, r6, lr}
 8013db4:	460e      	mov	r6, r1
 8013db6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013dba:	4614      	mov	r4, r2
 8013dbc:	2900      	cmp	r1, #0
 8013dbe:	461d      	mov	r5, r3
 8013dc0:	b096      	sub	sp, #88	; 0x58
 8013dc2:	da08      	bge.n	8013dd6 <__swhatbuf_r+0x24>
 8013dc4:	2200      	movs	r2, #0
 8013dc6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8013dca:	602a      	str	r2, [r5, #0]
 8013dcc:	061a      	lsls	r2, r3, #24
 8013dce:	d410      	bmi.n	8013df2 <__swhatbuf_r+0x40>
 8013dd0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013dd4:	e00e      	b.n	8013df4 <__swhatbuf_r+0x42>
 8013dd6:	466a      	mov	r2, sp
 8013dd8:	f001 fa44 	bl	8015264 <_fstat_r>
 8013ddc:	2800      	cmp	r0, #0
 8013dde:	dbf1      	blt.n	8013dc4 <__swhatbuf_r+0x12>
 8013de0:	9a01      	ldr	r2, [sp, #4]
 8013de2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013de6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013dea:	425a      	negs	r2, r3
 8013dec:	415a      	adcs	r2, r3
 8013dee:	602a      	str	r2, [r5, #0]
 8013df0:	e7ee      	b.n	8013dd0 <__swhatbuf_r+0x1e>
 8013df2:	2340      	movs	r3, #64	; 0x40
 8013df4:	2000      	movs	r0, #0
 8013df6:	6023      	str	r3, [r4, #0]
 8013df8:	b016      	add	sp, #88	; 0x58
 8013dfa:	bd70      	pop	{r4, r5, r6, pc}

08013dfc <__smakebuf_r>:
 8013dfc:	898b      	ldrh	r3, [r1, #12]
 8013dfe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013e00:	079d      	lsls	r5, r3, #30
 8013e02:	4606      	mov	r6, r0
 8013e04:	460c      	mov	r4, r1
 8013e06:	d507      	bpl.n	8013e18 <__smakebuf_r+0x1c>
 8013e08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013e0c:	6023      	str	r3, [r4, #0]
 8013e0e:	6123      	str	r3, [r4, #16]
 8013e10:	2301      	movs	r3, #1
 8013e12:	6163      	str	r3, [r4, #20]
 8013e14:	b002      	add	sp, #8
 8013e16:	bd70      	pop	{r4, r5, r6, pc}
 8013e18:	466a      	mov	r2, sp
 8013e1a:	ab01      	add	r3, sp, #4
 8013e1c:	f7ff ffc9 	bl	8013db2 <__swhatbuf_r>
 8013e20:	9900      	ldr	r1, [sp, #0]
 8013e22:	4605      	mov	r5, r0
 8013e24:	4630      	mov	r0, r6
 8013e26:	f7fe f9bb 	bl	80121a0 <_malloc_r>
 8013e2a:	b948      	cbnz	r0, 8013e40 <__smakebuf_r+0x44>
 8013e2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013e30:	059a      	lsls	r2, r3, #22
 8013e32:	d4ef      	bmi.n	8013e14 <__smakebuf_r+0x18>
 8013e34:	f023 0303 	bic.w	r3, r3, #3
 8013e38:	f043 0302 	orr.w	r3, r3, #2
 8013e3c:	81a3      	strh	r3, [r4, #12]
 8013e3e:	e7e3      	b.n	8013e08 <__smakebuf_r+0xc>
 8013e40:	4b0d      	ldr	r3, [pc, #52]	; (8013e78 <__smakebuf_r+0x7c>)
 8013e42:	62b3      	str	r3, [r6, #40]	; 0x28
 8013e44:	89a3      	ldrh	r3, [r4, #12]
 8013e46:	6020      	str	r0, [r4, #0]
 8013e48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013e4c:	81a3      	strh	r3, [r4, #12]
 8013e4e:	9b00      	ldr	r3, [sp, #0]
 8013e50:	6120      	str	r0, [r4, #16]
 8013e52:	6163      	str	r3, [r4, #20]
 8013e54:	9b01      	ldr	r3, [sp, #4]
 8013e56:	b15b      	cbz	r3, 8013e70 <__smakebuf_r+0x74>
 8013e58:	4630      	mov	r0, r6
 8013e5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013e5e:	f001 fa13 	bl	8015288 <_isatty_r>
 8013e62:	b128      	cbz	r0, 8013e70 <__smakebuf_r+0x74>
 8013e64:	89a3      	ldrh	r3, [r4, #12]
 8013e66:	f023 0303 	bic.w	r3, r3, #3
 8013e6a:	f043 0301 	orr.w	r3, r3, #1
 8013e6e:	81a3      	strh	r3, [r4, #12]
 8013e70:	89a0      	ldrh	r0, [r4, #12]
 8013e72:	4305      	orrs	r5, r0
 8013e74:	81a5      	strh	r5, [r4, #12]
 8013e76:	e7cd      	b.n	8013e14 <__smakebuf_r+0x18>
 8013e78:	0801353d 	.word	0x0801353d

08013e7c <__ascii_mbtowc>:
 8013e7c:	b082      	sub	sp, #8
 8013e7e:	b901      	cbnz	r1, 8013e82 <__ascii_mbtowc+0x6>
 8013e80:	a901      	add	r1, sp, #4
 8013e82:	b142      	cbz	r2, 8013e96 <__ascii_mbtowc+0x1a>
 8013e84:	b14b      	cbz	r3, 8013e9a <__ascii_mbtowc+0x1e>
 8013e86:	7813      	ldrb	r3, [r2, #0]
 8013e88:	600b      	str	r3, [r1, #0]
 8013e8a:	7812      	ldrb	r2, [r2, #0]
 8013e8c:	1e10      	subs	r0, r2, #0
 8013e8e:	bf18      	it	ne
 8013e90:	2001      	movne	r0, #1
 8013e92:	b002      	add	sp, #8
 8013e94:	4770      	bx	lr
 8013e96:	4610      	mov	r0, r2
 8013e98:	e7fb      	b.n	8013e92 <__ascii_mbtowc+0x16>
 8013e9a:	f06f 0001 	mvn.w	r0, #1
 8013e9e:	e7f8      	b.n	8013e92 <__ascii_mbtowc+0x16>

08013ea0 <__malloc_lock>:
 8013ea0:	4801      	ldr	r0, [pc, #4]	; (8013ea8 <__malloc_lock+0x8>)
 8013ea2:	f7ff bf84 	b.w	8013dae <__retarget_lock_acquire_recursive>
 8013ea6:	bf00      	nop
 8013ea8:	2000e794 	.word	0x2000e794

08013eac <__malloc_unlock>:
 8013eac:	4801      	ldr	r0, [pc, #4]	; (8013eb4 <__malloc_unlock+0x8>)
 8013eae:	f7ff bf7f 	b.w	8013db0 <__retarget_lock_release_recursive>
 8013eb2:	bf00      	nop
 8013eb4:	2000e794 	.word	0x2000e794

08013eb8 <_Balloc>:
 8013eb8:	b570      	push	{r4, r5, r6, lr}
 8013eba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8013ebc:	4604      	mov	r4, r0
 8013ebe:	460d      	mov	r5, r1
 8013ec0:	b976      	cbnz	r6, 8013ee0 <_Balloc+0x28>
 8013ec2:	2010      	movs	r0, #16
 8013ec4:	f7fe f8de 	bl	8012084 <malloc>
 8013ec8:	4602      	mov	r2, r0
 8013eca:	6260      	str	r0, [r4, #36]	; 0x24
 8013ecc:	b920      	cbnz	r0, 8013ed8 <_Balloc+0x20>
 8013ece:	2166      	movs	r1, #102	; 0x66
 8013ed0:	4b17      	ldr	r3, [pc, #92]	; (8013f30 <_Balloc+0x78>)
 8013ed2:	4818      	ldr	r0, [pc, #96]	; (8013f34 <_Balloc+0x7c>)
 8013ed4:	f001 f986 	bl	80151e4 <__assert_func>
 8013ed8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013edc:	6006      	str	r6, [r0, #0]
 8013ede:	60c6      	str	r6, [r0, #12]
 8013ee0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8013ee2:	68f3      	ldr	r3, [r6, #12]
 8013ee4:	b183      	cbz	r3, 8013f08 <_Balloc+0x50>
 8013ee6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013ee8:	68db      	ldr	r3, [r3, #12]
 8013eea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013eee:	b9b8      	cbnz	r0, 8013f20 <_Balloc+0x68>
 8013ef0:	2101      	movs	r1, #1
 8013ef2:	fa01 f605 	lsl.w	r6, r1, r5
 8013ef6:	1d72      	adds	r2, r6, #5
 8013ef8:	4620      	mov	r0, r4
 8013efa:	0092      	lsls	r2, r2, #2
 8013efc:	f000 fc94 	bl	8014828 <_calloc_r>
 8013f00:	b160      	cbz	r0, 8013f1c <_Balloc+0x64>
 8013f02:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013f06:	e00e      	b.n	8013f26 <_Balloc+0x6e>
 8013f08:	2221      	movs	r2, #33	; 0x21
 8013f0a:	2104      	movs	r1, #4
 8013f0c:	4620      	mov	r0, r4
 8013f0e:	f000 fc8b 	bl	8014828 <_calloc_r>
 8013f12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013f14:	60f0      	str	r0, [r6, #12]
 8013f16:	68db      	ldr	r3, [r3, #12]
 8013f18:	2b00      	cmp	r3, #0
 8013f1a:	d1e4      	bne.n	8013ee6 <_Balloc+0x2e>
 8013f1c:	2000      	movs	r0, #0
 8013f1e:	bd70      	pop	{r4, r5, r6, pc}
 8013f20:	6802      	ldr	r2, [r0, #0]
 8013f22:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013f26:	2300      	movs	r3, #0
 8013f28:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013f2c:	e7f7      	b.n	8013f1e <_Balloc+0x66>
 8013f2e:	bf00      	nop
 8013f30:	08031240 	.word	0x08031240
 8013f34:	08031257 	.word	0x08031257

08013f38 <_Bfree>:
 8013f38:	b570      	push	{r4, r5, r6, lr}
 8013f3a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8013f3c:	4605      	mov	r5, r0
 8013f3e:	460c      	mov	r4, r1
 8013f40:	b976      	cbnz	r6, 8013f60 <_Bfree+0x28>
 8013f42:	2010      	movs	r0, #16
 8013f44:	f7fe f89e 	bl	8012084 <malloc>
 8013f48:	4602      	mov	r2, r0
 8013f4a:	6268      	str	r0, [r5, #36]	; 0x24
 8013f4c:	b920      	cbnz	r0, 8013f58 <_Bfree+0x20>
 8013f4e:	218a      	movs	r1, #138	; 0x8a
 8013f50:	4b08      	ldr	r3, [pc, #32]	; (8013f74 <_Bfree+0x3c>)
 8013f52:	4809      	ldr	r0, [pc, #36]	; (8013f78 <_Bfree+0x40>)
 8013f54:	f001 f946 	bl	80151e4 <__assert_func>
 8013f58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013f5c:	6006      	str	r6, [r0, #0]
 8013f5e:	60c6      	str	r6, [r0, #12]
 8013f60:	b13c      	cbz	r4, 8013f72 <_Bfree+0x3a>
 8013f62:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8013f64:	6862      	ldr	r2, [r4, #4]
 8013f66:	68db      	ldr	r3, [r3, #12]
 8013f68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013f6c:	6021      	str	r1, [r4, #0]
 8013f6e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013f72:	bd70      	pop	{r4, r5, r6, pc}
 8013f74:	08031240 	.word	0x08031240
 8013f78:	08031257 	.word	0x08031257

08013f7c <__multadd>:
 8013f7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013f80:	4607      	mov	r7, r0
 8013f82:	460c      	mov	r4, r1
 8013f84:	461e      	mov	r6, r3
 8013f86:	2000      	movs	r0, #0
 8013f88:	690d      	ldr	r5, [r1, #16]
 8013f8a:	f101 0c14 	add.w	ip, r1, #20
 8013f8e:	f8dc 3000 	ldr.w	r3, [ip]
 8013f92:	3001      	adds	r0, #1
 8013f94:	b299      	uxth	r1, r3
 8013f96:	fb02 6101 	mla	r1, r2, r1, r6
 8013f9a:	0c1e      	lsrs	r6, r3, #16
 8013f9c:	0c0b      	lsrs	r3, r1, #16
 8013f9e:	fb02 3306 	mla	r3, r2, r6, r3
 8013fa2:	b289      	uxth	r1, r1
 8013fa4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013fa8:	4285      	cmp	r5, r0
 8013faa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013fae:	f84c 1b04 	str.w	r1, [ip], #4
 8013fb2:	dcec      	bgt.n	8013f8e <__multadd+0x12>
 8013fb4:	b30e      	cbz	r6, 8013ffa <__multadd+0x7e>
 8013fb6:	68a3      	ldr	r3, [r4, #8]
 8013fb8:	42ab      	cmp	r3, r5
 8013fba:	dc19      	bgt.n	8013ff0 <__multadd+0x74>
 8013fbc:	6861      	ldr	r1, [r4, #4]
 8013fbe:	4638      	mov	r0, r7
 8013fc0:	3101      	adds	r1, #1
 8013fc2:	f7ff ff79 	bl	8013eb8 <_Balloc>
 8013fc6:	4680      	mov	r8, r0
 8013fc8:	b928      	cbnz	r0, 8013fd6 <__multadd+0x5a>
 8013fca:	4602      	mov	r2, r0
 8013fcc:	21b5      	movs	r1, #181	; 0xb5
 8013fce:	4b0c      	ldr	r3, [pc, #48]	; (8014000 <__multadd+0x84>)
 8013fd0:	480c      	ldr	r0, [pc, #48]	; (8014004 <__multadd+0x88>)
 8013fd2:	f001 f907 	bl	80151e4 <__assert_func>
 8013fd6:	6922      	ldr	r2, [r4, #16]
 8013fd8:	f104 010c 	add.w	r1, r4, #12
 8013fdc:	3202      	adds	r2, #2
 8013fde:	0092      	lsls	r2, r2, #2
 8013fe0:	300c      	adds	r0, #12
 8013fe2:	f7fe f85f 	bl	80120a4 <memcpy>
 8013fe6:	4621      	mov	r1, r4
 8013fe8:	4638      	mov	r0, r7
 8013fea:	f7ff ffa5 	bl	8013f38 <_Bfree>
 8013fee:	4644      	mov	r4, r8
 8013ff0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013ff4:	3501      	adds	r5, #1
 8013ff6:	615e      	str	r6, [r3, #20]
 8013ff8:	6125      	str	r5, [r4, #16]
 8013ffa:	4620      	mov	r0, r4
 8013ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014000:	080311b4 	.word	0x080311b4
 8014004:	08031257 	.word	0x08031257

08014008 <__s2b>:
 8014008:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801400c:	4615      	mov	r5, r2
 801400e:	2209      	movs	r2, #9
 8014010:	461f      	mov	r7, r3
 8014012:	3308      	adds	r3, #8
 8014014:	460c      	mov	r4, r1
 8014016:	fb93 f3f2 	sdiv	r3, r3, r2
 801401a:	4606      	mov	r6, r0
 801401c:	2201      	movs	r2, #1
 801401e:	2100      	movs	r1, #0
 8014020:	429a      	cmp	r2, r3
 8014022:	db09      	blt.n	8014038 <__s2b+0x30>
 8014024:	4630      	mov	r0, r6
 8014026:	f7ff ff47 	bl	8013eb8 <_Balloc>
 801402a:	b940      	cbnz	r0, 801403e <__s2b+0x36>
 801402c:	4602      	mov	r2, r0
 801402e:	21ce      	movs	r1, #206	; 0xce
 8014030:	4b18      	ldr	r3, [pc, #96]	; (8014094 <__s2b+0x8c>)
 8014032:	4819      	ldr	r0, [pc, #100]	; (8014098 <__s2b+0x90>)
 8014034:	f001 f8d6 	bl	80151e4 <__assert_func>
 8014038:	0052      	lsls	r2, r2, #1
 801403a:	3101      	adds	r1, #1
 801403c:	e7f0      	b.n	8014020 <__s2b+0x18>
 801403e:	9b08      	ldr	r3, [sp, #32]
 8014040:	2d09      	cmp	r5, #9
 8014042:	6143      	str	r3, [r0, #20]
 8014044:	f04f 0301 	mov.w	r3, #1
 8014048:	6103      	str	r3, [r0, #16]
 801404a:	dd16      	ble.n	801407a <__s2b+0x72>
 801404c:	f104 0909 	add.w	r9, r4, #9
 8014050:	46c8      	mov	r8, r9
 8014052:	442c      	add	r4, r5
 8014054:	f818 3b01 	ldrb.w	r3, [r8], #1
 8014058:	4601      	mov	r1, r0
 801405a:	220a      	movs	r2, #10
 801405c:	4630      	mov	r0, r6
 801405e:	3b30      	subs	r3, #48	; 0x30
 8014060:	f7ff ff8c 	bl	8013f7c <__multadd>
 8014064:	45a0      	cmp	r8, r4
 8014066:	d1f5      	bne.n	8014054 <__s2b+0x4c>
 8014068:	f1a5 0408 	sub.w	r4, r5, #8
 801406c:	444c      	add	r4, r9
 801406e:	1b2d      	subs	r5, r5, r4
 8014070:	1963      	adds	r3, r4, r5
 8014072:	42bb      	cmp	r3, r7
 8014074:	db04      	blt.n	8014080 <__s2b+0x78>
 8014076:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801407a:	2509      	movs	r5, #9
 801407c:	340a      	adds	r4, #10
 801407e:	e7f6      	b.n	801406e <__s2b+0x66>
 8014080:	f814 3b01 	ldrb.w	r3, [r4], #1
 8014084:	4601      	mov	r1, r0
 8014086:	220a      	movs	r2, #10
 8014088:	4630      	mov	r0, r6
 801408a:	3b30      	subs	r3, #48	; 0x30
 801408c:	f7ff ff76 	bl	8013f7c <__multadd>
 8014090:	e7ee      	b.n	8014070 <__s2b+0x68>
 8014092:	bf00      	nop
 8014094:	080311b4 	.word	0x080311b4
 8014098:	08031257 	.word	0x08031257

0801409c <__hi0bits>:
 801409c:	0c02      	lsrs	r2, r0, #16
 801409e:	0412      	lsls	r2, r2, #16
 80140a0:	4603      	mov	r3, r0
 80140a2:	b9ca      	cbnz	r2, 80140d8 <__hi0bits+0x3c>
 80140a4:	0403      	lsls	r3, r0, #16
 80140a6:	2010      	movs	r0, #16
 80140a8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80140ac:	bf04      	itt	eq
 80140ae:	021b      	lsleq	r3, r3, #8
 80140b0:	3008      	addeq	r0, #8
 80140b2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80140b6:	bf04      	itt	eq
 80140b8:	011b      	lsleq	r3, r3, #4
 80140ba:	3004      	addeq	r0, #4
 80140bc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80140c0:	bf04      	itt	eq
 80140c2:	009b      	lsleq	r3, r3, #2
 80140c4:	3002      	addeq	r0, #2
 80140c6:	2b00      	cmp	r3, #0
 80140c8:	db05      	blt.n	80140d6 <__hi0bits+0x3a>
 80140ca:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80140ce:	f100 0001 	add.w	r0, r0, #1
 80140d2:	bf08      	it	eq
 80140d4:	2020      	moveq	r0, #32
 80140d6:	4770      	bx	lr
 80140d8:	2000      	movs	r0, #0
 80140da:	e7e5      	b.n	80140a8 <__hi0bits+0xc>

080140dc <__lo0bits>:
 80140dc:	6803      	ldr	r3, [r0, #0]
 80140de:	4602      	mov	r2, r0
 80140e0:	f013 0007 	ands.w	r0, r3, #7
 80140e4:	d00b      	beq.n	80140fe <__lo0bits+0x22>
 80140e6:	07d9      	lsls	r1, r3, #31
 80140e8:	d421      	bmi.n	801412e <__lo0bits+0x52>
 80140ea:	0798      	lsls	r0, r3, #30
 80140ec:	bf49      	itett	mi
 80140ee:	085b      	lsrmi	r3, r3, #1
 80140f0:	089b      	lsrpl	r3, r3, #2
 80140f2:	2001      	movmi	r0, #1
 80140f4:	6013      	strmi	r3, [r2, #0]
 80140f6:	bf5c      	itt	pl
 80140f8:	2002      	movpl	r0, #2
 80140fa:	6013      	strpl	r3, [r2, #0]
 80140fc:	4770      	bx	lr
 80140fe:	b299      	uxth	r1, r3
 8014100:	b909      	cbnz	r1, 8014106 <__lo0bits+0x2a>
 8014102:	2010      	movs	r0, #16
 8014104:	0c1b      	lsrs	r3, r3, #16
 8014106:	b2d9      	uxtb	r1, r3
 8014108:	b909      	cbnz	r1, 801410e <__lo0bits+0x32>
 801410a:	3008      	adds	r0, #8
 801410c:	0a1b      	lsrs	r3, r3, #8
 801410e:	0719      	lsls	r1, r3, #28
 8014110:	bf04      	itt	eq
 8014112:	091b      	lsreq	r3, r3, #4
 8014114:	3004      	addeq	r0, #4
 8014116:	0799      	lsls	r1, r3, #30
 8014118:	bf04      	itt	eq
 801411a:	089b      	lsreq	r3, r3, #2
 801411c:	3002      	addeq	r0, #2
 801411e:	07d9      	lsls	r1, r3, #31
 8014120:	d403      	bmi.n	801412a <__lo0bits+0x4e>
 8014122:	085b      	lsrs	r3, r3, #1
 8014124:	f100 0001 	add.w	r0, r0, #1
 8014128:	d003      	beq.n	8014132 <__lo0bits+0x56>
 801412a:	6013      	str	r3, [r2, #0]
 801412c:	4770      	bx	lr
 801412e:	2000      	movs	r0, #0
 8014130:	4770      	bx	lr
 8014132:	2020      	movs	r0, #32
 8014134:	4770      	bx	lr
	...

08014138 <__i2b>:
 8014138:	b510      	push	{r4, lr}
 801413a:	460c      	mov	r4, r1
 801413c:	2101      	movs	r1, #1
 801413e:	f7ff febb 	bl	8013eb8 <_Balloc>
 8014142:	4602      	mov	r2, r0
 8014144:	b928      	cbnz	r0, 8014152 <__i2b+0x1a>
 8014146:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801414a:	4b04      	ldr	r3, [pc, #16]	; (801415c <__i2b+0x24>)
 801414c:	4804      	ldr	r0, [pc, #16]	; (8014160 <__i2b+0x28>)
 801414e:	f001 f849 	bl	80151e4 <__assert_func>
 8014152:	2301      	movs	r3, #1
 8014154:	6144      	str	r4, [r0, #20]
 8014156:	6103      	str	r3, [r0, #16]
 8014158:	bd10      	pop	{r4, pc}
 801415a:	bf00      	nop
 801415c:	080311b4 	.word	0x080311b4
 8014160:	08031257 	.word	0x08031257

08014164 <__multiply>:
 8014164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014168:	4691      	mov	r9, r2
 801416a:	690a      	ldr	r2, [r1, #16]
 801416c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8014170:	460c      	mov	r4, r1
 8014172:	429a      	cmp	r2, r3
 8014174:	bfbe      	ittt	lt
 8014176:	460b      	movlt	r3, r1
 8014178:	464c      	movlt	r4, r9
 801417a:	4699      	movlt	r9, r3
 801417c:	6927      	ldr	r7, [r4, #16]
 801417e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8014182:	68a3      	ldr	r3, [r4, #8]
 8014184:	6861      	ldr	r1, [r4, #4]
 8014186:	eb07 060a 	add.w	r6, r7, sl
 801418a:	42b3      	cmp	r3, r6
 801418c:	b085      	sub	sp, #20
 801418e:	bfb8      	it	lt
 8014190:	3101      	addlt	r1, #1
 8014192:	f7ff fe91 	bl	8013eb8 <_Balloc>
 8014196:	b930      	cbnz	r0, 80141a6 <__multiply+0x42>
 8014198:	4602      	mov	r2, r0
 801419a:	f240 115d 	movw	r1, #349	; 0x15d
 801419e:	4b43      	ldr	r3, [pc, #268]	; (80142ac <__multiply+0x148>)
 80141a0:	4843      	ldr	r0, [pc, #268]	; (80142b0 <__multiply+0x14c>)
 80141a2:	f001 f81f 	bl	80151e4 <__assert_func>
 80141a6:	f100 0514 	add.w	r5, r0, #20
 80141aa:	462b      	mov	r3, r5
 80141ac:	2200      	movs	r2, #0
 80141ae:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80141b2:	4543      	cmp	r3, r8
 80141b4:	d321      	bcc.n	80141fa <__multiply+0x96>
 80141b6:	f104 0314 	add.w	r3, r4, #20
 80141ba:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80141be:	f109 0314 	add.w	r3, r9, #20
 80141c2:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80141c6:	9202      	str	r2, [sp, #8]
 80141c8:	1b3a      	subs	r2, r7, r4
 80141ca:	3a15      	subs	r2, #21
 80141cc:	f022 0203 	bic.w	r2, r2, #3
 80141d0:	3204      	adds	r2, #4
 80141d2:	f104 0115 	add.w	r1, r4, #21
 80141d6:	428f      	cmp	r7, r1
 80141d8:	bf38      	it	cc
 80141da:	2204      	movcc	r2, #4
 80141dc:	9201      	str	r2, [sp, #4]
 80141de:	9a02      	ldr	r2, [sp, #8]
 80141e0:	9303      	str	r3, [sp, #12]
 80141e2:	429a      	cmp	r2, r3
 80141e4:	d80c      	bhi.n	8014200 <__multiply+0x9c>
 80141e6:	2e00      	cmp	r6, #0
 80141e8:	dd03      	ble.n	80141f2 <__multiply+0x8e>
 80141ea:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80141ee:	2b00      	cmp	r3, #0
 80141f0:	d059      	beq.n	80142a6 <__multiply+0x142>
 80141f2:	6106      	str	r6, [r0, #16]
 80141f4:	b005      	add	sp, #20
 80141f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80141fa:	f843 2b04 	str.w	r2, [r3], #4
 80141fe:	e7d8      	b.n	80141b2 <__multiply+0x4e>
 8014200:	f8b3 a000 	ldrh.w	sl, [r3]
 8014204:	f1ba 0f00 	cmp.w	sl, #0
 8014208:	d023      	beq.n	8014252 <__multiply+0xee>
 801420a:	46a9      	mov	r9, r5
 801420c:	f04f 0c00 	mov.w	ip, #0
 8014210:	f104 0e14 	add.w	lr, r4, #20
 8014214:	f85e 2b04 	ldr.w	r2, [lr], #4
 8014218:	f8d9 1000 	ldr.w	r1, [r9]
 801421c:	fa1f fb82 	uxth.w	fp, r2
 8014220:	b289      	uxth	r1, r1
 8014222:	fb0a 110b 	mla	r1, sl, fp, r1
 8014226:	4461      	add	r1, ip
 8014228:	f8d9 c000 	ldr.w	ip, [r9]
 801422c:	0c12      	lsrs	r2, r2, #16
 801422e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8014232:	fb0a c202 	mla	r2, sl, r2, ip
 8014236:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801423a:	b289      	uxth	r1, r1
 801423c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8014240:	4577      	cmp	r7, lr
 8014242:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8014246:	f849 1b04 	str.w	r1, [r9], #4
 801424a:	d8e3      	bhi.n	8014214 <__multiply+0xb0>
 801424c:	9a01      	ldr	r2, [sp, #4]
 801424e:	f845 c002 	str.w	ip, [r5, r2]
 8014252:	9a03      	ldr	r2, [sp, #12]
 8014254:	3304      	adds	r3, #4
 8014256:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801425a:	f1b9 0f00 	cmp.w	r9, #0
 801425e:	d020      	beq.n	80142a2 <__multiply+0x13e>
 8014260:	46ae      	mov	lr, r5
 8014262:	f04f 0a00 	mov.w	sl, #0
 8014266:	6829      	ldr	r1, [r5, #0]
 8014268:	f104 0c14 	add.w	ip, r4, #20
 801426c:	f8bc b000 	ldrh.w	fp, [ip]
 8014270:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8014274:	b289      	uxth	r1, r1
 8014276:	fb09 220b 	mla	r2, r9, fp, r2
 801427a:	4492      	add	sl, r2
 801427c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8014280:	f84e 1b04 	str.w	r1, [lr], #4
 8014284:	f85c 2b04 	ldr.w	r2, [ip], #4
 8014288:	f8be 1000 	ldrh.w	r1, [lr]
 801428c:	0c12      	lsrs	r2, r2, #16
 801428e:	fb09 1102 	mla	r1, r9, r2, r1
 8014292:	4567      	cmp	r7, ip
 8014294:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8014298:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801429c:	d8e6      	bhi.n	801426c <__multiply+0x108>
 801429e:	9a01      	ldr	r2, [sp, #4]
 80142a0:	50a9      	str	r1, [r5, r2]
 80142a2:	3504      	adds	r5, #4
 80142a4:	e79b      	b.n	80141de <__multiply+0x7a>
 80142a6:	3e01      	subs	r6, #1
 80142a8:	e79d      	b.n	80141e6 <__multiply+0x82>
 80142aa:	bf00      	nop
 80142ac:	080311b4 	.word	0x080311b4
 80142b0:	08031257 	.word	0x08031257

080142b4 <__pow5mult>:
 80142b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80142b8:	4615      	mov	r5, r2
 80142ba:	f012 0203 	ands.w	r2, r2, #3
 80142be:	4606      	mov	r6, r0
 80142c0:	460f      	mov	r7, r1
 80142c2:	d007      	beq.n	80142d4 <__pow5mult+0x20>
 80142c4:	4c25      	ldr	r4, [pc, #148]	; (801435c <__pow5mult+0xa8>)
 80142c6:	3a01      	subs	r2, #1
 80142c8:	2300      	movs	r3, #0
 80142ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80142ce:	f7ff fe55 	bl	8013f7c <__multadd>
 80142d2:	4607      	mov	r7, r0
 80142d4:	10ad      	asrs	r5, r5, #2
 80142d6:	d03d      	beq.n	8014354 <__pow5mult+0xa0>
 80142d8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80142da:	b97c      	cbnz	r4, 80142fc <__pow5mult+0x48>
 80142dc:	2010      	movs	r0, #16
 80142de:	f7fd fed1 	bl	8012084 <malloc>
 80142e2:	4602      	mov	r2, r0
 80142e4:	6270      	str	r0, [r6, #36]	; 0x24
 80142e6:	b928      	cbnz	r0, 80142f4 <__pow5mult+0x40>
 80142e8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80142ec:	4b1c      	ldr	r3, [pc, #112]	; (8014360 <__pow5mult+0xac>)
 80142ee:	481d      	ldr	r0, [pc, #116]	; (8014364 <__pow5mult+0xb0>)
 80142f0:	f000 ff78 	bl	80151e4 <__assert_func>
 80142f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80142f8:	6004      	str	r4, [r0, #0]
 80142fa:	60c4      	str	r4, [r0, #12]
 80142fc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8014300:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014304:	b94c      	cbnz	r4, 801431a <__pow5mult+0x66>
 8014306:	f240 2171 	movw	r1, #625	; 0x271
 801430a:	4630      	mov	r0, r6
 801430c:	f7ff ff14 	bl	8014138 <__i2b>
 8014310:	2300      	movs	r3, #0
 8014312:	4604      	mov	r4, r0
 8014314:	f8c8 0008 	str.w	r0, [r8, #8]
 8014318:	6003      	str	r3, [r0, #0]
 801431a:	f04f 0900 	mov.w	r9, #0
 801431e:	07eb      	lsls	r3, r5, #31
 8014320:	d50a      	bpl.n	8014338 <__pow5mult+0x84>
 8014322:	4639      	mov	r1, r7
 8014324:	4622      	mov	r2, r4
 8014326:	4630      	mov	r0, r6
 8014328:	f7ff ff1c 	bl	8014164 <__multiply>
 801432c:	4680      	mov	r8, r0
 801432e:	4639      	mov	r1, r7
 8014330:	4630      	mov	r0, r6
 8014332:	f7ff fe01 	bl	8013f38 <_Bfree>
 8014336:	4647      	mov	r7, r8
 8014338:	106d      	asrs	r5, r5, #1
 801433a:	d00b      	beq.n	8014354 <__pow5mult+0xa0>
 801433c:	6820      	ldr	r0, [r4, #0]
 801433e:	b938      	cbnz	r0, 8014350 <__pow5mult+0x9c>
 8014340:	4622      	mov	r2, r4
 8014342:	4621      	mov	r1, r4
 8014344:	4630      	mov	r0, r6
 8014346:	f7ff ff0d 	bl	8014164 <__multiply>
 801434a:	6020      	str	r0, [r4, #0]
 801434c:	f8c0 9000 	str.w	r9, [r0]
 8014350:	4604      	mov	r4, r0
 8014352:	e7e4      	b.n	801431e <__pow5mult+0x6a>
 8014354:	4638      	mov	r0, r7
 8014356:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801435a:	bf00      	nop
 801435c:	080313a8 	.word	0x080313a8
 8014360:	08031240 	.word	0x08031240
 8014364:	08031257 	.word	0x08031257

08014368 <__lshift>:
 8014368:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801436c:	460c      	mov	r4, r1
 801436e:	4607      	mov	r7, r0
 8014370:	4691      	mov	r9, r2
 8014372:	6923      	ldr	r3, [r4, #16]
 8014374:	6849      	ldr	r1, [r1, #4]
 8014376:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801437a:	68a3      	ldr	r3, [r4, #8]
 801437c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014380:	f108 0601 	add.w	r6, r8, #1
 8014384:	42b3      	cmp	r3, r6
 8014386:	db0b      	blt.n	80143a0 <__lshift+0x38>
 8014388:	4638      	mov	r0, r7
 801438a:	f7ff fd95 	bl	8013eb8 <_Balloc>
 801438e:	4605      	mov	r5, r0
 8014390:	b948      	cbnz	r0, 80143a6 <__lshift+0x3e>
 8014392:	4602      	mov	r2, r0
 8014394:	f240 11d9 	movw	r1, #473	; 0x1d9
 8014398:	4b29      	ldr	r3, [pc, #164]	; (8014440 <__lshift+0xd8>)
 801439a:	482a      	ldr	r0, [pc, #168]	; (8014444 <__lshift+0xdc>)
 801439c:	f000 ff22 	bl	80151e4 <__assert_func>
 80143a0:	3101      	adds	r1, #1
 80143a2:	005b      	lsls	r3, r3, #1
 80143a4:	e7ee      	b.n	8014384 <__lshift+0x1c>
 80143a6:	2300      	movs	r3, #0
 80143a8:	f100 0114 	add.w	r1, r0, #20
 80143ac:	f100 0210 	add.w	r2, r0, #16
 80143b0:	4618      	mov	r0, r3
 80143b2:	4553      	cmp	r3, sl
 80143b4:	db37      	blt.n	8014426 <__lshift+0xbe>
 80143b6:	6920      	ldr	r0, [r4, #16]
 80143b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80143bc:	f104 0314 	add.w	r3, r4, #20
 80143c0:	f019 091f 	ands.w	r9, r9, #31
 80143c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80143c8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80143cc:	d02f      	beq.n	801442e <__lshift+0xc6>
 80143ce:	468a      	mov	sl, r1
 80143d0:	f04f 0c00 	mov.w	ip, #0
 80143d4:	f1c9 0e20 	rsb	lr, r9, #32
 80143d8:	681a      	ldr	r2, [r3, #0]
 80143da:	fa02 f209 	lsl.w	r2, r2, r9
 80143de:	ea42 020c 	orr.w	r2, r2, ip
 80143e2:	f84a 2b04 	str.w	r2, [sl], #4
 80143e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80143ea:	4298      	cmp	r0, r3
 80143ec:	fa22 fc0e 	lsr.w	ip, r2, lr
 80143f0:	d8f2      	bhi.n	80143d8 <__lshift+0x70>
 80143f2:	1b03      	subs	r3, r0, r4
 80143f4:	3b15      	subs	r3, #21
 80143f6:	f023 0303 	bic.w	r3, r3, #3
 80143fa:	3304      	adds	r3, #4
 80143fc:	f104 0215 	add.w	r2, r4, #21
 8014400:	4290      	cmp	r0, r2
 8014402:	bf38      	it	cc
 8014404:	2304      	movcc	r3, #4
 8014406:	f841 c003 	str.w	ip, [r1, r3]
 801440a:	f1bc 0f00 	cmp.w	ip, #0
 801440e:	d001      	beq.n	8014414 <__lshift+0xac>
 8014410:	f108 0602 	add.w	r6, r8, #2
 8014414:	3e01      	subs	r6, #1
 8014416:	4638      	mov	r0, r7
 8014418:	4621      	mov	r1, r4
 801441a:	612e      	str	r6, [r5, #16]
 801441c:	f7ff fd8c 	bl	8013f38 <_Bfree>
 8014420:	4628      	mov	r0, r5
 8014422:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014426:	f842 0f04 	str.w	r0, [r2, #4]!
 801442a:	3301      	adds	r3, #1
 801442c:	e7c1      	b.n	80143b2 <__lshift+0x4a>
 801442e:	3904      	subs	r1, #4
 8014430:	f853 2b04 	ldr.w	r2, [r3], #4
 8014434:	4298      	cmp	r0, r3
 8014436:	f841 2f04 	str.w	r2, [r1, #4]!
 801443a:	d8f9      	bhi.n	8014430 <__lshift+0xc8>
 801443c:	e7ea      	b.n	8014414 <__lshift+0xac>
 801443e:	bf00      	nop
 8014440:	080311b4 	.word	0x080311b4
 8014444:	08031257 	.word	0x08031257

08014448 <__mcmp>:
 8014448:	4603      	mov	r3, r0
 801444a:	690a      	ldr	r2, [r1, #16]
 801444c:	6900      	ldr	r0, [r0, #16]
 801444e:	b530      	push	{r4, r5, lr}
 8014450:	1a80      	subs	r0, r0, r2
 8014452:	d10d      	bne.n	8014470 <__mcmp+0x28>
 8014454:	3314      	adds	r3, #20
 8014456:	3114      	adds	r1, #20
 8014458:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801445c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8014460:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8014464:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8014468:	4295      	cmp	r5, r2
 801446a:	d002      	beq.n	8014472 <__mcmp+0x2a>
 801446c:	d304      	bcc.n	8014478 <__mcmp+0x30>
 801446e:	2001      	movs	r0, #1
 8014470:	bd30      	pop	{r4, r5, pc}
 8014472:	42a3      	cmp	r3, r4
 8014474:	d3f4      	bcc.n	8014460 <__mcmp+0x18>
 8014476:	e7fb      	b.n	8014470 <__mcmp+0x28>
 8014478:	f04f 30ff 	mov.w	r0, #4294967295
 801447c:	e7f8      	b.n	8014470 <__mcmp+0x28>
	...

08014480 <__mdiff>:
 8014480:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014484:	460d      	mov	r5, r1
 8014486:	4607      	mov	r7, r0
 8014488:	4611      	mov	r1, r2
 801448a:	4628      	mov	r0, r5
 801448c:	4614      	mov	r4, r2
 801448e:	f7ff ffdb 	bl	8014448 <__mcmp>
 8014492:	1e06      	subs	r6, r0, #0
 8014494:	d111      	bne.n	80144ba <__mdiff+0x3a>
 8014496:	4631      	mov	r1, r6
 8014498:	4638      	mov	r0, r7
 801449a:	f7ff fd0d 	bl	8013eb8 <_Balloc>
 801449e:	4602      	mov	r2, r0
 80144a0:	b928      	cbnz	r0, 80144ae <__mdiff+0x2e>
 80144a2:	f240 2132 	movw	r1, #562	; 0x232
 80144a6:	4b3a      	ldr	r3, [pc, #232]	; (8014590 <__mdiff+0x110>)
 80144a8:	483a      	ldr	r0, [pc, #232]	; (8014594 <__mdiff+0x114>)
 80144aa:	f000 fe9b 	bl	80151e4 <__assert_func>
 80144ae:	2301      	movs	r3, #1
 80144b0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80144b4:	4610      	mov	r0, r2
 80144b6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80144ba:	bfa4      	itt	ge
 80144bc:	4623      	movge	r3, r4
 80144be:	462c      	movge	r4, r5
 80144c0:	4638      	mov	r0, r7
 80144c2:	6861      	ldr	r1, [r4, #4]
 80144c4:	bfa6      	itte	ge
 80144c6:	461d      	movge	r5, r3
 80144c8:	2600      	movge	r6, #0
 80144ca:	2601      	movlt	r6, #1
 80144cc:	f7ff fcf4 	bl	8013eb8 <_Balloc>
 80144d0:	4602      	mov	r2, r0
 80144d2:	b918      	cbnz	r0, 80144dc <__mdiff+0x5c>
 80144d4:	f44f 7110 	mov.w	r1, #576	; 0x240
 80144d8:	4b2d      	ldr	r3, [pc, #180]	; (8014590 <__mdiff+0x110>)
 80144da:	e7e5      	b.n	80144a8 <__mdiff+0x28>
 80144dc:	f102 0814 	add.w	r8, r2, #20
 80144e0:	46c2      	mov	sl, r8
 80144e2:	f04f 0c00 	mov.w	ip, #0
 80144e6:	6927      	ldr	r7, [r4, #16]
 80144e8:	60c6      	str	r6, [r0, #12]
 80144ea:	692e      	ldr	r6, [r5, #16]
 80144ec:	f104 0014 	add.w	r0, r4, #20
 80144f0:	f105 0914 	add.w	r9, r5, #20
 80144f4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80144f8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80144fc:	3410      	adds	r4, #16
 80144fe:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8014502:	f859 3b04 	ldr.w	r3, [r9], #4
 8014506:	fa1f f18b 	uxth.w	r1, fp
 801450a:	448c      	add	ip, r1
 801450c:	b299      	uxth	r1, r3
 801450e:	0c1b      	lsrs	r3, r3, #16
 8014510:	ebac 0101 	sub.w	r1, ip, r1
 8014514:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8014518:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801451c:	b289      	uxth	r1, r1
 801451e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8014522:	454e      	cmp	r6, r9
 8014524:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8014528:	f84a 3b04 	str.w	r3, [sl], #4
 801452c:	d8e7      	bhi.n	80144fe <__mdiff+0x7e>
 801452e:	1b73      	subs	r3, r6, r5
 8014530:	3b15      	subs	r3, #21
 8014532:	f023 0303 	bic.w	r3, r3, #3
 8014536:	3515      	adds	r5, #21
 8014538:	3304      	adds	r3, #4
 801453a:	42ae      	cmp	r6, r5
 801453c:	bf38      	it	cc
 801453e:	2304      	movcc	r3, #4
 8014540:	4418      	add	r0, r3
 8014542:	4443      	add	r3, r8
 8014544:	461e      	mov	r6, r3
 8014546:	4605      	mov	r5, r0
 8014548:	4575      	cmp	r5, lr
 801454a:	d30e      	bcc.n	801456a <__mdiff+0xea>
 801454c:	f10e 0103 	add.w	r1, lr, #3
 8014550:	1a09      	subs	r1, r1, r0
 8014552:	f021 0103 	bic.w	r1, r1, #3
 8014556:	3803      	subs	r0, #3
 8014558:	4586      	cmp	lr, r0
 801455a:	bf38      	it	cc
 801455c:	2100      	movcc	r1, #0
 801455e:	4419      	add	r1, r3
 8014560:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8014564:	b18b      	cbz	r3, 801458a <__mdiff+0x10a>
 8014566:	6117      	str	r7, [r2, #16]
 8014568:	e7a4      	b.n	80144b4 <__mdiff+0x34>
 801456a:	f855 8b04 	ldr.w	r8, [r5], #4
 801456e:	fa1f f188 	uxth.w	r1, r8
 8014572:	4461      	add	r1, ip
 8014574:	140c      	asrs	r4, r1, #16
 8014576:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801457a:	b289      	uxth	r1, r1
 801457c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8014580:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8014584:	f846 1b04 	str.w	r1, [r6], #4
 8014588:	e7de      	b.n	8014548 <__mdiff+0xc8>
 801458a:	3f01      	subs	r7, #1
 801458c:	e7e8      	b.n	8014560 <__mdiff+0xe0>
 801458e:	bf00      	nop
 8014590:	080311b4 	.word	0x080311b4
 8014594:	08031257 	.word	0x08031257

08014598 <__ulp>:
 8014598:	4b11      	ldr	r3, [pc, #68]	; (80145e0 <__ulp+0x48>)
 801459a:	400b      	ands	r3, r1
 801459c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80145a0:	2b00      	cmp	r3, #0
 80145a2:	dd02      	ble.n	80145aa <__ulp+0x12>
 80145a4:	2000      	movs	r0, #0
 80145a6:	4619      	mov	r1, r3
 80145a8:	4770      	bx	lr
 80145aa:	425b      	negs	r3, r3
 80145ac:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80145b0:	f04f 0000 	mov.w	r0, #0
 80145b4:	f04f 0100 	mov.w	r1, #0
 80145b8:	ea4f 5223 	mov.w	r2, r3, asr #20
 80145bc:	da04      	bge.n	80145c8 <__ulp+0x30>
 80145be:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80145c2:	fa43 f102 	asr.w	r1, r3, r2
 80145c6:	4770      	bx	lr
 80145c8:	f1a2 0314 	sub.w	r3, r2, #20
 80145cc:	2b1e      	cmp	r3, #30
 80145ce:	bfd6      	itet	le
 80145d0:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80145d4:	2301      	movgt	r3, #1
 80145d6:	fa22 f303 	lsrle.w	r3, r2, r3
 80145da:	4618      	mov	r0, r3
 80145dc:	4770      	bx	lr
 80145de:	bf00      	nop
 80145e0:	7ff00000 	.word	0x7ff00000

080145e4 <__b2d>:
 80145e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80145e8:	6907      	ldr	r7, [r0, #16]
 80145ea:	f100 0914 	add.w	r9, r0, #20
 80145ee:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 80145f2:	f857 6c04 	ldr.w	r6, [r7, #-4]
 80145f6:	f1a7 0804 	sub.w	r8, r7, #4
 80145fa:	4630      	mov	r0, r6
 80145fc:	f7ff fd4e 	bl	801409c <__hi0bits>
 8014600:	f1c0 0320 	rsb	r3, r0, #32
 8014604:	280a      	cmp	r0, #10
 8014606:	600b      	str	r3, [r1, #0]
 8014608:	491f      	ldr	r1, [pc, #124]	; (8014688 <__b2d+0xa4>)
 801460a:	dc17      	bgt.n	801463c <__b2d+0x58>
 801460c:	45c1      	cmp	r9, r8
 801460e:	bf28      	it	cs
 8014610:	2200      	movcs	r2, #0
 8014612:	f1c0 0c0b 	rsb	ip, r0, #11
 8014616:	fa26 f30c 	lsr.w	r3, r6, ip
 801461a:	bf38      	it	cc
 801461c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8014620:	ea43 0501 	orr.w	r5, r3, r1
 8014624:	f100 0315 	add.w	r3, r0, #21
 8014628:	fa06 f303 	lsl.w	r3, r6, r3
 801462c:	fa22 f20c 	lsr.w	r2, r2, ip
 8014630:	ea43 0402 	orr.w	r4, r3, r2
 8014634:	4620      	mov	r0, r4
 8014636:	4629      	mov	r1, r5
 8014638:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801463c:	45c1      	cmp	r9, r8
 801463e:	bf2e      	itee	cs
 8014640:	2200      	movcs	r2, #0
 8014642:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8014646:	f1a7 0808 	subcc.w	r8, r7, #8
 801464a:	f1b0 030b 	subs.w	r3, r0, #11
 801464e:	d016      	beq.n	801467e <__b2d+0x9a>
 8014650:	f1c3 0720 	rsb	r7, r3, #32
 8014654:	fa22 f107 	lsr.w	r1, r2, r7
 8014658:	45c8      	cmp	r8, r9
 801465a:	fa06 f603 	lsl.w	r6, r6, r3
 801465e:	ea46 0601 	orr.w	r6, r6, r1
 8014662:	bf94      	ite	ls
 8014664:	2100      	movls	r1, #0
 8014666:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 801466a:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 801466e:	fa02 f003 	lsl.w	r0, r2, r3
 8014672:	40f9      	lsrs	r1, r7
 8014674:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8014678:	ea40 0401 	orr.w	r4, r0, r1
 801467c:	e7da      	b.n	8014634 <__b2d+0x50>
 801467e:	4614      	mov	r4, r2
 8014680:	ea46 0501 	orr.w	r5, r6, r1
 8014684:	e7d6      	b.n	8014634 <__b2d+0x50>
 8014686:	bf00      	nop
 8014688:	3ff00000 	.word	0x3ff00000

0801468c <__d2b>:
 801468c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8014690:	2101      	movs	r1, #1
 8014692:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8014696:	4690      	mov	r8, r2
 8014698:	461d      	mov	r5, r3
 801469a:	f7ff fc0d 	bl	8013eb8 <_Balloc>
 801469e:	4604      	mov	r4, r0
 80146a0:	b930      	cbnz	r0, 80146b0 <__d2b+0x24>
 80146a2:	4602      	mov	r2, r0
 80146a4:	f240 310a 	movw	r1, #778	; 0x30a
 80146a8:	4b24      	ldr	r3, [pc, #144]	; (801473c <__d2b+0xb0>)
 80146aa:	4825      	ldr	r0, [pc, #148]	; (8014740 <__d2b+0xb4>)
 80146ac:	f000 fd9a 	bl	80151e4 <__assert_func>
 80146b0:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80146b4:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80146b8:	bb2d      	cbnz	r5, 8014706 <__d2b+0x7a>
 80146ba:	9301      	str	r3, [sp, #4]
 80146bc:	f1b8 0300 	subs.w	r3, r8, #0
 80146c0:	d026      	beq.n	8014710 <__d2b+0x84>
 80146c2:	4668      	mov	r0, sp
 80146c4:	9300      	str	r3, [sp, #0]
 80146c6:	f7ff fd09 	bl	80140dc <__lo0bits>
 80146ca:	9900      	ldr	r1, [sp, #0]
 80146cc:	b1f0      	cbz	r0, 801470c <__d2b+0x80>
 80146ce:	9a01      	ldr	r2, [sp, #4]
 80146d0:	f1c0 0320 	rsb	r3, r0, #32
 80146d4:	fa02 f303 	lsl.w	r3, r2, r3
 80146d8:	430b      	orrs	r3, r1
 80146da:	40c2      	lsrs	r2, r0
 80146dc:	6163      	str	r3, [r4, #20]
 80146de:	9201      	str	r2, [sp, #4]
 80146e0:	9b01      	ldr	r3, [sp, #4]
 80146e2:	2b00      	cmp	r3, #0
 80146e4:	bf14      	ite	ne
 80146e6:	2102      	movne	r1, #2
 80146e8:	2101      	moveq	r1, #1
 80146ea:	61a3      	str	r3, [r4, #24]
 80146ec:	6121      	str	r1, [r4, #16]
 80146ee:	b1c5      	cbz	r5, 8014722 <__d2b+0x96>
 80146f0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80146f4:	4405      	add	r5, r0
 80146f6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80146fa:	603d      	str	r5, [r7, #0]
 80146fc:	6030      	str	r0, [r6, #0]
 80146fe:	4620      	mov	r0, r4
 8014700:	b002      	add	sp, #8
 8014702:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014706:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801470a:	e7d6      	b.n	80146ba <__d2b+0x2e>
 801470c:	6161      	str	r1, [r4, #20]
 801470e:	e7e7      	b.n	80146e0 <__d2b+0x54>
 8014710:	a801      	add	r0, sp, #4
 8014712:	f7ff fce3 	bl	80140dc <__lo0bits>
 8014716:	2101      	movs	r1, #1
 8014718:	9b01      	ldr	r3, [sp, #4]
 801471a:	6121      	str	r1, [r4, #16]
 801471c:	6163      	str	r3, [r4, #20]
 801471e:	3020      	adds	r0, #32
 8014720:	e7e5      	b.n	80146ee <__d2b+0x62>
 8014722:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8014726:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801472a:	6038      	str	r0, [r7, #0]
 801472c:	6918      	ldr	r0, [r3, #16]
 801472e:	f7ff fcb5 	bl	801409c <__hi0bits>
 8014732:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8014736:	6031      	str	r1, [r6, #0]
 8014738:	e7e1      	b.n	80146fe <__d2b+0x72>
 801473a:	bf00      	nop
 801473c:	080311b4 	.word	0x080311b4
 8014740:	08031257 	.word	0x08031257

08014744 <__ratio>:
 8014744:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014748:	4688      	mov	r8, r1
 801474a:	4669      	mov	r1, sp
 801474c:	4681      	mov	r9, r0
 801474e:	f7ff ff49 	bl	80145e4 <__b2d>
 8014752:	460f      	mov	r7, r1
 8014754:	4604      	mov	r4, r0
 8014756:	460d      	mov	r5, r1
 8014758:	4640      	mov	r0, r8
 801475a:	a901      	add	r1, sp, #4
 801475c:	f7ff ff42 	bl	80145e4 <__b2d>
 8014760:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8014764:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8014768:	468b      	mov	fp, r1
 801476a:	eba3 0c02 	sub.w	ip, r3, r2
 801476e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8014772:	1a9b      	subs	r3, r3, r2
 8014774:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8014778:	2b00      	cmp	r3, #0
 801477a:	bfd5      	itete	le
 801477c:	460a      	movle	r2, r1
 801477e:	462a      	movgt	r2, r5
 8014780:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8014784:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8014788:	bfd8      	it	le
 801478a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801478e:	465b      	mov	r3, fp
 8014790:	4602      	mov	r2, r0
 8014792:	4639      	mov	r1, r7
 8014794:	4620      	mov	r0, r4
 8014796:	f7ec f80f 	bl	80007b8 <__aeabi_ddiv>
 801479a:	b003      	add	sp, #12
 801479c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080147a0 <__copybits>:
 80147a0:	3901      	subs	r1, #1
 80147a2:	b570      	push	{r4, r5, r6, lr}
 80147a4:	1149      	asrs	r1, r1, #5
 80147a6:	6914      	ldr	r4, [r2, #16]
 80147a8:	3101      	adds	r1, #1
 80147aa:	f102 0314 	add.w	r3, r2, #20
 80147ae:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80147b2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80147b6:	1f05      	subs	r5, r0, #4
 80147b8:	42a3      	cmp	r3, r4
 80147ba:	d30c      	bcc.n	80147d6 <__copybits+0x36>
 80147bc:	1aa3      	subs	r3, r4, r2
 80147be:	3b11      	subs	r3, #17
 80147c0:	f023 0303 	bic.w	r3, r3, #3
 80147c4:	3211      	adds	r2, #17
 80147c6:	42a2      	cmp	r2, r4
 80147c8:	bf88      	it	hi
 80147ca:	2300      	movhi	r3, #0
 80147cc:	4418      	add	r0, r3
 80147ce:	2300      	movs	r3, #0
 80147d0:	4288      	cmp	r0, r1
 80147d2:	d305      	bcc.n	80147e0 <__copybits+0x40>
 80147d4:	bd70      	pop	{r4, r5, r6, pc}
 80147d6:	f853 6b04 	ldr.w	r6, [r3], #4
 80147da:	f845 6f04 	str.w	r6, [r5, #4]!
 80147de:	e7eb      	b.n	80147b8 <__copybits+0x18>
 80147e0:	f840 3b04 	str.w	r3, [r0], #4
 80147e4:	e7f4      	b.n	80147d0 <__copybits+0x30>

080147e6 <__any_on>:
 80147e6:	f100 0214 	add.w	r2, r0, #20
 80147ea:	6900      	ldr	r0, [r0, #16]
 80147ec:	114b      	asrs	r3, r1, #5
 80147ee:	4298      	cmp	r0, r3
 80147f0:	b510      	push	{r4, lr}
 80147f2:	db11      	blt.n	8014818 <__any_on+0x32>
 80147f4:	dd0a      	ble.n	801480c <__any_on+0x26>
 80147f6:	f011 011f 	ands.w	r1, r1, #31
 80147fa:	d007      	beq.n	801480c <__any_on+0x26>
 80147fc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8014800:	fa24 f001 	lsr.w	r0, r4, r1
 8014804:	fa00 f101 	lsl.w	r1, r0, r1
 8014808:	428c      	cmp	r4, r1
 801480a:	d10b      	bne.n	8014824 <__any_on+0x3e>
 801480c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8014810:	4293      	cmp	r3, r2
 8014812:	d803      	bhi.n	801481c <__any_on+0x36>
 8014814:	2000      	movs	r0, #0
 8014816:	bd10      	pop	{r4, pc}
 8014818:	4603      	mov	r3, r0
 801481a:	e7f7      	b.n	801480c <__any_on+0x26>
 801481c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8014820:	2900      	cmp	r1, #0
 8014822:	d0f5      	beq.n	8014810 <__any_on+0x2a>
 8014824:	2001      	movs	r0, #1
 8014826:	e7f6      	b.n	8014816 <__any_on+0x30>

08014828 <_calloc_r>:
 8014828:	b570      	push	{r4, r5, r6, lr}
 801482a:	fba1 5402 	umull	r5, r4, r1, r2
 801482e:	b934      	cbnz	r4, 801483e <_calloc_r+0x16>
 8014830:	4629      	mov	r1, r5
 8014832:	f7fd fcb5 	bl	80121a0 <_malloc_r>
 8014836:	4606      	mov	r6, r0
 8014838:	b928      	cbnz	r0, 8014846 <_calloc_r+0x1e>
 801483a:	4630      	mov	r0, r6
 801483c:	bd70      	pop	{r4, r5, r6, pc}
 801483e:	220c      	movs	r2, #12
 8014840:	2600      	movs	r6, #0
 8014842:	6002      	str	r2, [r0, #0]
 8014844:	e7f9      	b.n	801483a <_calloc_r+0x12>
 8014846:	462a      	mov	r2, r5
 8014848:	4621      	mov	r1, r4
 801484a:	f7fd fc39 	bl	80120c0 <memset>
 801484e:	e7f4      	b.n	801483a <_calloc_r+0x12>

08014850 <__ssputs_r>:
 8014850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014854:	688e      	ldr	r6, [r1, #8]
 8014856:	4682      	mov	sl, r0
 8014858:	429e      	cmp	r6, r3
 801485a:	460c      	mov	r4, r1
 801485c:	4690      	mov	r8, r2
 801485e:	461f      	mov	r7, r3
 8014860:	d838      	bhi.n	80148d4 <__ssputs_r+0x84>
 8014862:	898a      	ldrh	r2, [r1, #12]
 8014864:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8014868:	d032      	beq.n	80148d0 <__ssputs_r+0x80>
 801486a:	6825      	ldr	r5, [r4, #0]
 801486c:	6909      	ldr	r1, [r1, #16]
 801486e:	3301      	adds	r3, #1
 8014870:	eba5 0901 	sub.w	r9, r5, r1
 8014874:	6965      	ldr	r5, [r4, #20]
 8014876:	444b      	add	r3, r9
 8014878:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801487c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014880:	106d      	asrs	r5, r5, #1
 8014882:	429d      	cmp	r5, r3
 8014884:	bf38      	it	cc
 8014886:	461d      	movcc	r5, r3
 8014888:	0553      	lsls	r3, r2, #21
 801488a:	d531      	bpl.n	80148f0 <__ssputs_r+0xa0>
 801488c:	4629      	mov	r1, r5
 801488e:	f7fd fc87 	bl	80121a0 <_malloc_r>
 8014892:	4606      	mov	r6, r0
 8014894:	b950      	cbnz	r0, 80148ac <__ssputs_r+0x5c>
 8014896:	230c      	movs	r3, #12
 8014898:	f04f 30ff 	mov.w	r0, #4294967295
 801489c:	f8ca 3000 	str.w	r3, [sl]
 80148a0:	89a3      	ldrh	r3, [r4, #12]
 80148a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80148a6:	81a3      	strh	r3, [r4, #12]
 80148a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80148ac:	464a      	mov	r2, r9
 80148ae:	6921      	ldr	r1, [r4, #16]
 80148b0:	f7fd fbf8 	bl	80120a4 <memcpy>
 80148b4:	89a3      	ldrh	r3, [r4, #12]
 80148b6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80148ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80148be:	81a3      	strh	r3, [r4, #12]
 80148c0:	6126      	str	r6, [r4, #16]
 80148c2:	444e      	add	r6, r9
 80148c4:	6026      	str	r6, [r4, #0]
 80148c6:	463e      	mov	r6, r7
 80148c8:	6165      	str	r5, [r4, #20]
 80148ca:	eba5 0509 	sub.w	r5, r5, r9
 80148ce:	60a5      	str	r5, [r4, #8]
 80148d0:	42be      	cmp	r6, r7
 80148d2:	d900      	bls.n	80148d6 <__ssputs_r+0x86>
 80148d4:	463e      	mov	r6, r7
 80148d6:	4632      	mov	r2, r6
 80148d8:	4641      	mov	r1, r8
 80148da:	6820      	ldr	r0, [r4, #0]
 80148dc:	f000 fd04 	bl	80152e8 <memmove>
 80148e0:	68a3      	ldr	r3, [r4, #8]
 80148e2:	2000      	movs	r0, #0
 80148e4:	1b9b      	subs	r3, r3, r6
 80148e6:	60a3      	str	r3, [r4, #8]
 80148e8:	6823      	ldr	r3, [r4, #0]
 80148ea:	4433      	add	r3, r6
 80148ec:	6023      	str	r3, [r4, #0]
 80148ee:	e7db      	b.n	80148a8 <__ssputs_r+0x58>
 80148f0:	462a      	mov	r2, r5
 80148f2:	f000 fd13 	bl	801531c <_realloc_r>
 80148f6:	4606      	mov	r6, r0
 80148f8:	2800      	cmp	r0, #0
 80148fa:	d1e1      	bne.n	80148c0 <__ssputs_r+0x70>
 80148fc:	4650      	mov	r0, sl
 80148fe:	6921      	ldr	r1, [r4, #16]
 8014900:	f7fd fbe6 	bl	80120d0 <_free_r>
 8014904:	e7c7      	b.n	8014896 <__ssputs_r+0x46>
	...

08014908 <_svfiprintf_r>:
 8014908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801490c:	4698      	mov	r8, r3
 801490e:	898b      	ldrh	r3, [r1, #12]
 8014910:	4607      	mov	r7, r0
 8014912:	061b      	lsls	r3, r3, #24
 8014914:	460d      	mov	r5, r1
 8014916:	4614      	mov	r4, r2
 8014918:	b09d      	sub	sp, #116	; 0x74
 801491a:	d50e      	bpl.n	801493a <_svfiprintf_r+0x32>
 801491c:	690b      	ldr	r3, [r1, #16]
 801491e:	b963      	cbnz	r3, 801493a <_svfiprintf_r+0x32>
 8014920:	2140      	movs	r1, #64	; 0x40
 8014922:	f7fd fc3d 	bl	80121a0 <_malloc_r>
 8014926:	6028      	str	r0, [r5, #0]
 8014928:	6128      	str	r0, [r5, #16]
 801492a:	b920      	cbnz	r0, 8014936 <_svfiprintf_r+0x2e>
 801492c:	230c      	movs	r3, #12
 801492e:	603b      	str	r3, [r7, #0]
 8014930:	f04f 30ff 	mov.w	r0, #4294967295
 8014934:	e0d1      	b.n	8014ada <_svfiprintf_r+0x1d2>
 8014936:	2340      	movs	r3, #64	; 0x40
 8014938:	616b      	str	r3, [r5, #20]
 801493a:	2300      	movs	r3, #0
 801493c:	9309      	str	r3, [sp, #36]	; 0x24
 801493e:	2320      	movs	r3, #32
 8014940:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014944:	2330      	movs	r3, #48	; 0x30
 8014946:	f04f 0901 	mov.w	r9, #1
 801494a:	f8cd 800c 	str.w	r8, [sp, #12]
 801494e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8014af4 <_svfiprintf_r+0x1ec>
 8014952:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014956:	4623      	mov	r3, r4
 8014958:	469a      	mov	sl, r3
 801495a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801495e:	b10a      	cbz	r2, 8014964 <_svfiprintf_r+0x5c>
 8014960:	2a25      	cmp	r2, #37	; 0x25
 8014962:	d1f9      	bne.n	8014958 <_svfiprintf_r+0x50>
 8014964:	ebba 0b04 	subs.w	fp, sl, r4
 8014968:	d00b      	beq.n	8014982 <_svfiprintf_r+0x7a>
 801496a:	465b      	mov	r3, fp
 801496c:	4622      	mov	r2, r4
 801496e:	4629      	mov	r1, r5
 8014970:	4638      	mov	r0, r7
 8014972:	f7ff ff6d 	bl	8014850 <__ssputs_r>
 8014976:	3001      	adds	r0, #1
 8014978:	f000 80aa 	beq.w	8014ad0 <_svfiprintf_r+0x1c8>
 801497c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801497e:	445a      	add	r2, fp
 8014980:	9209      	str	r2, [sp, #36]	; 0x24
 8014982:	f89a 3000 	ldrb.w	r3, [sl]
 8014986:	2b00      	cmp	r3, #0
 8014988:	f000 80a2 	beq.w	8014ad0 <_svfiprintf_r+0x1c8>
 801498c:	2300      	movs	r3, #0
 801498e:	f04f 32ff 	mov.w	r2, #4294967295
 8014992:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014996:	f10a 0a01 	add.w	sl, sl, #1
 801499a:	9304      	str	r3, [sp, #16]
 801499c:	9307      	str	r3, [sp, #28]
 801499e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80149a2:	931a      	str	r3, [sp, #104]	; 0x68
 80149a4:	4654      	mov	r4, sl
 80149a6:	2205      	movs	r2, #5
 80149a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80149ac:	4851      	ldr	r0, [pc, #324]	; (8014af4 <_svfiprintf_r+0x1ec>)
 80149ae:	f000 fc8d 	bl	80152cc <memchr>
 80149b2:	9a04      	ldr	r2, [sp, #16]
 80149b4:	b9d8      	cbnz	r0, 80149ee <_svfiprintf_r+0xe6>
 80149b6:	06d0      	lsls	r0, r2, #27
 80149b8:	bf44      	itt	mi
 80149ba:	2320      	movmi	r3, #32
 80149bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80149c0:	0711      	lsls	r1, r2, #28
 80149c2:	bf44      	itt	mi
 80149c4:	232b      	movmi	r3, #43	; 0x2b
 80149c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80149ca:	f89a 3000 	ldrb.w	r3, [sl]
 80149ce:	2b2a      	cmp	r3, #42	; 0x2a
 80149d0:	d015      	beq.n	80149fe <_svfiprintf_r+0xf6>
 80149d2:	4654      	mov	r4, sl
 80149d4:	2000      	movs	r0, #0
 80149d6:	f04f 0c0a 	mov.w	ip, #10
 80149da:	9a07      	ldr	r2, [sp, #28]
 80149dc:	4621      	mov	r1, r4
 80149de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80149e2:	3b30      	subs	r3, #48	; 0x30
 80149e4:	2b09      	cmp	r3, #9
 80149e6:	d94e      	bls.n	8014a86 <_svfiprintf_r+0x17e>
 80149e8:	b1b0      	cbz	r0, 8014a18 <_svfiprintf_r+0x110>
 80149ea:	9207      	str	r2, [sp, #28]
 80149ec:	e014      	b.n	8014a18 <_svfiprintf_r+0x110>
 80149ee:	eba0 0308 	sub.w	r3, r0, r8
 80149f2:	fa09 f303 	lsl.w	r3, r9, r3
 80149f6:	4313      	orrs	r3, r2
 80149f8:	46a2      	mov	sl, r4
 80149fa:	9304      	str	r3, [sp, #16]
 80149fc:	e7d2      	b.n	80149a4 <_svfiprintf_r+0x9c>
 80149fe:	9b03      	ldr	r3, [sp, #12]
 8014a00:	1d19      	adds	r1, r3, #4
 8014a02:	681b      	ldr	r3, [r3, #0]
 8014a04:	9103      	str	r1, [sp, #12]
 8014a06:	2b00      	cmp	r3, #0
 8014a08:	bfbb      	ittet	lt
 8014a0a:	425b      	neglt	r3, r3
 8014a0c:	f042 0202 	orrlt.w	r2, r2, #2
 8014a10:	9307      	strge	r3, [sp, #28]
 8014a12:	9307      	strlt	r3, [sp, #28]
 8014a14:	bfb8      	it	lt
 8014a16:	9204      	strlt	r2, [sp, #16]
 8014a18:	7823      	ldrb	r3, [r4, #0]
 8014a1a:	2b2e      	cmp	r3, #46	; 0x2e
 8014a1c:	d10c      	bne.n	8014a38 <_svfiprintf_r+0x130>
 8014a1e:	7863      	ldrb	r3, [r4, #1]
 8014a20:	2b2a      	cmp	r3, #42	; 0x2a
 8014a22:	d135      	bne.n	8014a90 <_svfiprintf_r+0x188>
 8014a24:	9b03      	ldr	r3, [sp, #12]
 8014a26:	3402      	adds	r4, #2
 8014a28:	1d1a      	adds	r2, r3, #4
 8014a2a:	681b      	ldr	r3, [r3, #0]
 8014a2c:	9203      	str	r2, [sp, #12]
 8014a2e:	2b00      	cmp	r3, #0
 8014a30:	bfb8      	it	lt
 8014a32:	f04f 33ff 	movlt.w	r3, #4294967295
 8014a36:	9305      	str	r3, [sp, #20]
 8014a38:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8014af8 <_svfiprintf_r+0x1f0>
 8014a3c:	2203      	movs	r2, #3
 8014a3e:	4650      	mov	r0, sl
 8014a40:	7821      	ldrb	r1, [r4, #0]
 8014a42:	f000 fc43 	bl	80152cc <memchr>
 8014a46:	b140      	cbz	r0, 8014a5a <_svfiprintf_r+0x152>
 8014a48:	2340      	movs	r3, #64	; 0x40
 8014a4a:	eba0 000a 	sub.w	r0, r0, sl
 8014a4e:	fa03 f000 	lsl.w	r0, r3, r0
 8014a52:	9b04      	ldr	r3, [sp, #16]
 8014a54:	3401      	adds	r4, #1
 8014a56:	4303      	orrs	r3, r0
 8014a58:	9304      	str	r3, [sp, #16]
 8014a5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014a5e:	2206      	movs	r2, #6
 8014a60:	4826      	ldr	r0, [pc, #152]	; (8014afc <_svfiprintf_r+0x1f4>)
 8014a62:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014a66:	f000 fc31 	bl	80152cc <memchr>
 8014a6a:	2800      	cmp	r0, #0
 8014a6c:	d038      	beq.n	8014ae0 <_svfiprintf_r+0x1d8>
 8014a6e:	4b24      	ldr	r3, [pc, #144]	; (8014b00 <_svfiprintf_r+0x1f8>)
 8014a70:	bb1b      	cbnz	r3, 8014aba <_svfiprintf_r+0x1b2>
 8014a72:	9b03      	ldr	r3, [sp, #12]
 8014a74:	3307      	adds	r3, #7
 8014a76:	f023 0307 	bic.w	r3, r3, #7
 8014a7a:	3308      	adds	r3, #8
 8014a7c:	9303      	str	r3, [sp, #12]
 8014a7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014a80:	4433      	add	r3, r6
 8014a82:	9309      	str	r3, [sp, #36]	; 0x24
 8014a84:	e767      	b.n	8014956 <_svfiprintf_r+0x4e>
 8014a86:	460c      	mov	r4, r1
 8014a88:	2001      	movs	r0, #1
 8014a8a:	fb0c 3202 	mla	r2, ip, r2, r3
 8014a8e:	e7a5      	b.n	80149dc <_svfiprintf_r+0xd4>
 8014a90:	2300      	movs	r3, #0
 8014a92:	f04f 0c0a 	mov.w	ip, #10
 8014a96:	4619      	mov	r1, r3
 8014a98:	3401      	adds	r4, #1
 8014a9a:	9305      	str	r3, [sp, #20]
 8014a9c:	4620      	mov	r0, r4
 8014a9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014aa2:	3a30      	subs	r2, #48	; 0x30
 8014aa4:	2a09      	cmp	r2, #9
 8014aa6:	d903      	bls.n	8014ab0 <_svfiprintf_r+0x1a8>
 8014aa8:	2b00      	cmp	r3, #0
 8014aaa:	d0c5      	beq.n	8014a38 <_svfiprintf_r+0x130>
 8014aac:	9105      	str	r1, [sp, #20]
 8014aae:	e7c3      	b.n	8014a38 <_svfiprintf_r+0x130>
 8014ab0:	4604      	mov	r4, r0
 8014ab2:	2301      	movs	r3, #1
 8014ab4:	fb0c 2101 	mla	r1, ip, r1, r2
 8014ab8:	e7f0      	b.n	8014a9c <_svfiprintf_r+0x194>
 8014aba:	ab03      	add	r3, sp, #12
 8014abc:	9300      	str	r3, [sp, #0]
 8014abe:	462a      	mov	r2, r5
 8014ac0:	4638      	mov	r0, r7
 8014ac2:	4b10      	ldr	r3, [pc, #64]	; (8014b04 <_svfiprintf_r+0x1fc>)
 8014ac4:	a904      	add	r1, sp, #16
 8014ac6:	f3af 8000 	nop.w
 8014aca:	1c42      	adds	r2, r0, #1
 8014acc:	4606      	mov	r6, r0
 8014ace:	d1d6      	bne.n	8014a7e <_svfiprintf_r+0x176>
 8014ad0:	89ab      	ldrh	r3, [r5, #12]
 8014ad2:	065b      	lsls	r3, r3, #25
 8014ad4:	f53f af2c 	bmi.w	8014930 <_svfiprintf_r+0x28>
 8014ad8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014ada:	b01d      	add	sp, #116	; 0x74
 8014adc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014ae0:	ab03      	add	r3, sp, #12
 8014ae2:	9300      	str	r3, [sp, #0]
 8014ae4:	462a      	mov	r2, r5
 8014ae6:	4638      	mov	r0, r7
 8014ae8:	4b06      	ldr	r3, [pc, #24]	; (8014b04 <_svfiprintf_r+0x1fc>)
 8014aea:	a904      	add	r1, sp, #16
 8014aec:	f000 f9d4 	bl	8014e98 <_printf_i>
 8014af0:	e7eb      	b.n	8014aca <_svfiprintf_r+0x1c2>
 8014af2:	bf00      	nop
 8014af4:	080313b4 	.word	0x080313b4
 8014af8:	080313ba 	.word	0x080313ba
 8014afc:	080313be 	.word	0x080313be
 8014b00:	00000000 	.word	0x00000000
 8014b04:	08014851 	.word	0x08014851

08014b08 <__sfputc_r>:
 8014b08:	6893      	ldr	r3, [r2, #8]
 8014b0a:	b410      	push	{r4}
 8014b0c:	3b01      	subs	r3, #1
 8014b0e:	2b00      	cmp	r3, #0
 8014b10:	6093      	str	r3, [r2, #8]
 8014b12:	da07      	bge.n	8014b24 <__sfputc_r+0x1c>
 8014b14:	6994      	ldr	r4, [r2, #24]
 8014b16:	42a3      	cmp	r3, r4
 8014b18:	db01      	blt.n	8014b1e <__sfputc_r+0x16>
 8014b1a:	290a      	cmp	r1, #10
 8014b1c:	d102      	bne.n	8014b24 <__sfputc_r+0x1c>
 8014b1e:	bc10      	pop	{r4}
 8014b20:	f7fe bb6a 	b.w	80131f8 <__swbuf_r>
 8014b24:	6813      	ldr	r3, [r2, #0]
 8014b26:	1c58      	adds	r0, r3, #1
 8014b28:	6010      	str	r0, [r2, #0]
 8014b2a:	7019      	strb	r1, [r3, #0]
 8014b2c:	4608      	mov	r0, r1
 8014b2e:	bc10      	pop	{r4}
 8014b30:	4770      	bx	lr

08014b32 <__sfputs_r>:
 8014b32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014b34:	4606      	mov	r6, r0
 8014b36:	460f      	mov	r7, r1
 8014b38:	4614      	mov	r4, r2
 8014b3a:	18d5      	adds	r5, r2, r3
 8014b3c:	42ac      	cmp	r4, r5
 8014b3e:	d101      	bne.n	8014b44 <__sfputs_r+0x12>
 8014b40:	2000      	movs	r0, #0
 8014b42:	e007      	b.n	8014b54 <__sfputs_r+0x22>
 8014b44:	463a      	mov	r2, r7
 8014b46:	4630      	mov	r0, r6
 8014b48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014b4c:	f7ff ffdc 	bl	8014b08 <__sfputc_r>
 8014b50:	1c43      	adds	r3, r0, #1
 8014b52:	d1f3      	bne.n	8014b3c <__sfputs_r+0xa>
 8014b54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014b58 <_vfiprintf_r>:
 8014b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b5c:	460d      	mov	r5, r1
 8014b5e:	4614      	mov	r4, r2
 8014b60:	4698      	mov	r8, r3
 8014b62:	4606      	mov	r6, r0
 8014b64:	b09d      	sub	sp, #116	; 0x74
 8014b66:	b118      	cbz	r0, 8014b70 <_vfiprintf_r+0x18>
 8014b68:	6983      	ldr	r3, [r0, #24]
 8014b6a:	b90b      	cbnz	r3, 8014b70 <_vfiprintf_r+0x18>
 8014b6c:	f7fe fd1a 	bl	80135a4 <__sinit>
 8014b70:	4b89      	ldr	r3, [pc, #548]	; (8014d98 <_vfiprintf_r+0x240>)
 8014b72:	429d      	cmp	r5, r3
 8014b74:	d11b      	bne.n	8014bae <_vfiprintf_r+0x56>
 8014b76:	6875      	ldr	r5, [r6, #4]
 8014b78:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014b7a:	07d9      	lsls	r1, r3, #31
 8014b7c:	d405      	bmi.n	8014b8a <_vfiprintf_r+0x32>
 8014b7e:	89ab      	ldrh	r3, [r5, #12]
 8014b80:	059a      	lsls	r2, r3, #22
 8014b82:	d402      	bmi.n	8014b8a <_vfiprintf_r+0x32>
 8014b84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014b86:	f7ff f912 	bl	8013dae <__retarget_lock_acquire_recursive>
 8014b8a:	89ab      	ldrh	r3, [r5, #12]
 8014b8c:	071b      	lsls	r3, r3, #28
 8014b8e:	d501      	bpl.n	8014b94 <_vfiprintf_r+0x3c>
 8014b90:	692b      	ldr	r3, [r5, #16]
 8014b92:	b9eb      	cbnz	r3, 8014bd0 <_vfiprintf_r+0x78>
 8014b94:	4629      	mov	r1, r5
 8014b96:	4630      	mov	r0, r6
 8014b98:	f7fe fb80 	bl	801329c <__swsetup_r>
 8014b9c:	b1c0      	cbz	r0, 8014bd0 <_vfiprintf_r+0x78>
 8014b9e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014ba0:	07dc      	lsls	r4, r3, #31
 8014ba2:	d50e      	bpl.n	8014bc2 <_vfiprintf_r+0x6a>
 8014ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8014ba8:	b01d      	add	sp, #116	; 0x74
 8014baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014bae:	4b7b      	ldr	r3, [pc, #492]	; (8014d9c <_vfiprintf_r+0x244>)
 8014bb0:	429d      	cmp	r5, r3
 8014bb2:	d101      	bne.n	8014bb8 <_vfiprintf_r+0x60>
 8014bb4:	68b5      	ldr	r5, [r6, #8]
 8014bb6:	e7df      	b.n	8014b78 <_vfiprintf_r+0x20>
 8014bb8:	4b79      	ldr	r3, [pc, #484]	; (8014da0 <_vfiprintf_r+0x248>)
 8014bba:	429d      	cmp	r5, r3
 8014bbc:	bf08      	it	eq
 8014bbe:	68f5      	ldreq	r5, [r6, #12]
 8014bc0:	e7da      	b.n	8014b78 <_vfiprintf_r+0x20>
 8014bc2:	89ab      	ldrh	r3, [r5, #12]
 8014bc4:	0598      	lsls	r0, r3, #22
 8014bc6:	d4ed      	bmi.n	8014ba4 <_vfiprintf_r+0x4c>
 8014bc8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014bca:	f7ff f8f1 	bl	8013db0 <__retarget_lock_release_recursive>
 8014bce:	e7e9      	b.n	8014ba4 <_vfiprintf_r+0x4c>
 8014bd0:	2300      	movs	r3, #0
 8014bd2:	9309      	str	r3, [sp, #36]	; 0x24
 8014bd4:	2320      	movs	r3, #32
 8014bd6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014bda:	2330      	movs	r3, #48	; 0x30
 8014bdc:	f04f 0901 	mov.w	r9, #1
 8014be0:	f8cd 800c 	str.w	r8, [sp, #12]
 8014be4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8014da4 <_vfiprintf_r+0x24c>
 8014be8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014bec:	4623      	mov	r3, r4
 8014bee:	469a      	mov	sl, r3
 8014bf0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014bf4:	b10a      	cbz	r2, 8014bfa <_vfiprintf_r+0xa2>
 8014bf6:	2a25      	cmp	r2, #37	; 0x25
 8014bf8:	d1f9      	bne.n	8014bee <_vfiprintf_r+0x96>
 8014bfa:	ebba 0b04 	subs.w	fp, sl, r4
 8014bfe:	d00b      	beq.n	8014c18 <_vfiprintf_r+0xc0>
 8014c00:	465b      	mov	r3, fp
 8014c02:	4622      	mov	r2, r4
 8014c04:	4629      	mov	r1, r5
 8014c06:	4630      	mov	r0, r6
 8014c08:	f7ff ff93 	bl	8014b32 <__sfputs_r>
 8014c0c:	3001      	adds	r0, #1
 8014c0e:	f000 80aa 	beq.w	8014d66 <_vfiprintf_r+0x20e>
 8014c12:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014c14:	445a      	add	r2, fp
 8014c16:	9209      	str	r2, [sp, #36]	; 0x24
 8014c18:	f89a 3000 	ldrb.w	r3, [sl]
 8014c1c:	2b00      	cmp	r3, #0
 8014c1e:	f000 80a2 	beq.w	8014d66 <_vfiprintf_r+0x20e>
 8014c22:	2300      	movs	r3, #0
 8014c24:	f04f 32ff 	mov.w	r2, #4294967295
 8014c28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014c2c:	f10a 0a01 	add.w	sl, sl, #1
 8014c30:	9304      	str	r3, [sp, #16]
 8014c32:	9307      	str	r3, [sp, #28]
 8014c34:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014c38:	931a      	str	r3, [sp, #104]	; 0x68
 8014c3a:	4654      	mov	r4, sl
 8014c3c:	2205      	movs	r2, #5
 8014c3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014c42:	4858      	ldr	r0, [pc, #352]	; (8014da4 <_vfiprintf_r+0x24c>)
 8014c44:	f000 fb42 	bl	80152cc <memchr>
 8014c48:	9a04      	ldr	r2, [sp, #16]
 8014c4a:	b9d8      	cbnz	r0, 8014c84 <_vfiprintf_r+0x12c>
 8014c4c:	06d1      	lsls	r1, r2, #27
 8014c4e:	bf44      	itt	mi
 8014c50:	2320      	movmi	r3, #32
 8014c52:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014c56:	0713      	lsls	r3, r2, #28
 8014c58:	bf44      	itt	mi
 8014c5a:	232b      	movmi	r3, #43	; 0x2b
 8014c5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014c60:	f89a 3000 	ldrb.w	r3, [sl]
 8014c64:	2b2a      	cmp	r3, #42	; 0x2a
 8014c66:	d015      	beq.n	8014c94 <_vfiprintf_r+0x13c>
 8014c68:	4654      	mov	r4, sl
 8014c6a:	2000      	movs	r0, #0
 8014c6c:	f04f 0c0a 	mov.w	ip, #10
 8014c70:	9a07      	ldr	r2, [sp, #28]
 8014c72:	4621      	mov	r1, r4
 8014c74:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014c78:	3b30      	subs	r3, #48	; 0x30
 8014c7a:	2b09      	cmp	r3, #9
 8014c7c:	d94e      	bls.n	8014d1c <_vfiprintf_r+0x1c4>
 8014c7e:	b1b0      	cbz	r0, 8014cae <_vfiprintf_r+0x156>
 8014c80:	9207      	str	r2, [sp, #28]
 8014c82:	e014      	b.n	8014cae <_vfiprintf_r+0x156>
 8014c84:	eba0 0308 	sub.w	r3, r0, r8
 8014c88:	fa09 f303 	lsl.w	r3, r9, r3
 8014c8c:	4313      	orrs	r3, r2
 8014c8e:	46a2      	mov	sl, r4
 8014c90:	9304      	str	r3, [sp, #16]
 8014c92:	e7d2      	b.n	8014c3a <_vfiprintf_r+0xe2>
 8014c94:	9b03      	ldr	r3, [sp, #12]
 8014c96:	1d19      	adds	r1, r3, #4
 8014c98:	681b      	ldr	r3, [r3, #0]
 8014c9a:	9103      	str	r1, [sp, #12]
 8014c9c:	2b00      	cmp	r3, #0
 8014c9e:	bfbb      	ittet	lt
 8014ca0:	425b      	neglt	r3, r3
 8014ca2:	f042 0202 	orrlt.w	r2, r2, #2
 8014ca6:	9307      	strge	r3, [sp, #28]
 8014ca8:	9307      	strlt	r3, [sp, #28]
 8014caa:	bfb8      	it	lt
 8014cac:	9204      	strlt	r2, [sp, #16]
 8014cae:	7823      	ldrb	r3, [r4, #0]
 8014cb0:	2b2e      	cmp	r3, #46	; 0x2e
 8014cb2:	d10c      	bne.n	8014cce <_vfiprintf_r+0x176>
 8014cb4:	7863      	ldrb	r3, [r4, #1]
 8014cb6:	2b2a      	cmp	r3, #42	; 0x2a
 8014cb8:	d135      	bne.n	8014d26 <_vfiprintf_r+0x1ce>
 8014cba:	9b03      	ldr	r3, [sp, #12]
 8014cbc:	3402      	adds	r4, #2
 8014cbe:	1d1a      	adds	r2, r3, #4
 8014cc0:	681b      	ldr	r3, [r3, #0]
 8014cc2:	9203      	str	r2, [sp, #12]
 8014cc4:	2b00      	cmp	r3, #0
 8014cc6:	bfb8      	it	lt
 8014cc8:	f04f 33ff 	movlt.w	r3, #4294967295
 8014ccc:	9305      	str	r3, [sp, #20]
 8014cce:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8014da8 <_vfiprintf_r+0x250>
 8014cd2:	2203      	movs	r2, #3
 8014cd4:	4650      	mov	r0, sl
 8014cd6:	7821      	ldrb	r1, [r4, #0]
 8014cd8:	f000 faf8 	bl	80152cc <memchr>
 8014cdc:	b140      	cbz	r0, 8014cf0 <_vfiprintf_r+0x198>
 8014cde:	2340      	movs	r3, #64	; 0x40
 8014ce0:	eba0 000a 	sub.w	r0, r0, sl
 8014ce4:	fa03 f000 	lsl.w	r0, r3, r0
 8014ce8:	9b04      	ldr	r3, [sp, #16]
 8014cea:	3401      	adds	r4, #1
 8014cec:	4303      	orrs	r3, r0
 8014cee:	9304      	str	r3, [sp, #16]
 8014cf0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014cf4:	2206      	movs	r2, #6
 8014cf6:	482d      	ldr	r0, [pc, #180]	; (8014dac <_vfiprintf_r+0x254>)
 8014cf8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014cfc:	f000 fae6 	bl	80152cc <memchr>
 8014d00:	2800      	cmp	r0, #0
 8014d02:	d03f      	beq.n	8014d84 <_vfiprintf_r+0x22c>
 8014d04:	4b2a      	ldr	r3, [pc, #168]	; (8014db0 <_vfiprintf_r+0x258>)
 8014d06:	bb1b      	cbnz	r3, 8014d50 <_vfiprintf_r+0x1f8>
 8014d08:	9b03      	ldr	r3, [sp, #12]
 8014d0a:	3307      	adds	r3, #7
 8014d0c:	f023 0307 	bic.w	r3, r3, #7
 8014d10:	3308      	adds	r3, #8
 8014d12:	9303      	str	r3, [sp, #12]
 8014d14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014d16:	443b      	add	r3, r7
 8014d18:	9309      	str	r3, [sp, #36]	; 0x24
 8014d1a:	e767      	b.n	8014bec <_vfiprintf_r+0x94>
 8014d1c:	460c      	mov	r4, r1
 8014d1e:	2001      	movs	r0, #1
 8014d20:	fb0c 3202 	mla	r2, ip, r2, r3
 8014d24:	e7a5      	b.n	8014c72 <_vfiprintf_r+0x11a>
 8014d26:	2300      	movs	r3, #0
 8014d28:	f04f 0c0a 	mov.w	ip, #10
 8014d2c:	4619      	mov	r1, r3
 8014d2e:	3401      	adds	r4, #1
 8014d30:	9305      	str	r3, [sp, #20]
 8014d32:	4620      	mov	r0, r4
 8014d34:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014d38:	3a30      	subs	r2, #48	; 0x30
 8014d3a:	2a09      	cmp	r2, #9
 8014d3c:	d903      	bls.n	8014d46 <_vfiprintf_r+0x1ee>
 8014d3e:	2b00      	cmp	r3, #0
 8014d40:	d0c5      	beq.n	8014cce <_vfiprintf_r+0x176>
 8014d42:	9105      	str	r1, [sp, #20]
 8014d44:	e7c3      	b.n	8014cce <_vfiprintf_r+0x176>
 8014d46:	4604      	mov	r4, r0
 8014d48:	2301      	movs	r3, #1
 8014d4a:	fb0c 2101 	mla	r1, ip, r1, r2
 8014d4e:	e7f0      	b.n	8014d32 <_vfiprintf_r+0x1da>
 8014d50:	ab03      	add	r3, sp, #12
 8014d52:	9300      	str	r3, [sp, #0]
 8014d54:	462a      	mov	r2, r5
 8014d56:	4630      	mov	r0, r6
 8014d58:	4b16      	ldr	r3, [pc, #88]	; (8014db4 <_vfiprintf_r+0x25c>)
 8014d5a:	a904      	add	r1, sp, #16
 8014d5c:	f3af 8000 	nop.w
 8014d60:	4607      	mov	r7, r0
 8014d62:	1c78      	adds	r0, r7, #1
 8014d64:	d1d6      	bne.n	8014d14 <_vfiprintf_r+0x1bc>
 8014d66:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014d68:	07d9      	lsls	r1, r3, #31
 8014d6a:	d405      	bmi.n	8014d78 <_vfiprintf_r+0x220>
 8014d6c:	89ab      	ldrh	r3, [r5, #12]
 8014d6e:	059a      	lsls	r2, r3, #22
 8014d70:	d402      	bmi.n	8014d78 <_vfiprintf_r+0x220>
 8014d72:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014d74:	f7ff f81c 	bl	8013db0 <__retarget_lock_release_recursive>
 8014d78:	89ab      	ldrh	r3, [r5, #12]
 8014d7a:	065b      	lsls	r3, r3, #25
 8014d7c:	f53f af12 	bmi.w	8014ba4 <_vfiprintf_r+0x4c>
 8014d80:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014d82:	e711      	b.n	8014ba8 <_vfiprintf_r+0x50>
 8014d84:	ab03      	add	r3, sp, #12
 8014d86:	9300      	str	r3, [sp, #0]
 8014d88:	462a      	mov	r2, r5
 8014d8a:	4630      	mov	r0, r6
 8014d8c:	4b09      	ldr	r3, [pc, #36]	; (8014db4 <_vfiprintf_r+0x25c>)
 8014d8e:	a904      	add	r1, sp, #16
 8014d90:	f000 f882 	bl	8014e98 <_printf_i>
 8014d94:	e7e4      	b.n	8014d60 <_vfiprintf_r+0x208>
 8014d96:	bf00      	nop
 8014d98:	08031174 	.word	0x08031174
 8014d9c:	08031194 	.word	0x08031194
 8014da0:	08031154 	.word	0x08031154
 8014da4:	080313b4 	.word	0x080313b4
 8014da8:	080313ba 	.word	0x080313ba
 8014dac:	080313be 	.word	0x080313be
 8014db0:	00000000 	.word	0x00000000
 8014db4:	08014b33 	.word	0x08014b33

08014db8 <_printf_common>:
 8014db8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014dbc:	4616      	mov	r6, r2
 8014dbe:	4699      	mov	r9, r3
 8014dc0:	688a      	ldr	r2, [r1, #8]
 8014dc2:	690b      	ldr	r3, [r1, #16]
 8014dc4:	4607      	mov	r7, r0
 8014dc6:	4293      	cmp	r3, r2
 8014dc8:	bfb8      	it	lt
 8014dca:	4613      	movlt	r3, r2
 8014dcc:	6033      	str	r3, [r6, #0]
 8014dce:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014dd2:	460c      	mov	r4, r1
 8014dd4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014dd8:	b10a      	cbz	r2, 8014dde <_printf_common+0x26>
 8014dda:	3301      	adds	r3, #1
 8014ddc:	6033      	str	r3, [r6, #0]
 8014dde:	6823      	ldr	r3, [r4, #0]
 8014de0:	0699      	lsls	r1, r3, #26
 8014de2:	bf42      	ittt	mi
 8014de4:	6833      	ldrmi	r3, [r6, #0]
 8014de6:	3302      	addmi	r3, #2
 8014de8:	6033      	strmi	r3, [r6, #0]
 8014dea:	6825      	ldr	r5, [r4, #0]
 8014dec:	f015 0506 	ands.w	r5, r5, #6
 8014df0:	d106      	bne.n	8014e00 <_printf_common+0x48>
 8014df2:	f104 0a19 	add.w	sl, r4, #25
 8014df6:	68e3      	ldr	r3, [r4, #12]
 8014df8:	6832      	ldr	r2, [r6, #0]
 8014dfa:	1a9b      	subs	r3, r3, r2
 8014dfc:	42ab      	cmp	r3, r5
 8014dfe:	dc28      	bgt.n	8014e52 <_printf_common+0x9a>
 8014e00:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8014e04:	1e13      	subs	r3, r2, #0
 8014e06:	6822      	ldr	r2, [r4, #0]
 8014e08:	bf18      	it	ne
 8014e0a:	2301      	movne	r3, #1
 8014e0c:	0692      	lsls	r2, r2, #26
 8014e0e:	d42d      	bmi.n	8014e6c <_printf_common+0xb4>
 8014e10:	4649      	mov	r1, r9
 8014e12:	4638      	mov	r0, r7
 8014e14:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014e18:	47c0      	blx	r8
 8014e1a:	3001      	adds	r0, #1
 8014e1c:	d020      	beq.n	8014e60 <_printf_common+0xa8>
 8014e1e:	6823      	ldr	r3, [r4, #0]
 8014e20:	68e5      	ldr	r5, [r4, #12]
 8014e22:	f003 0306 	and.w	r3, r3, #6
 8014e26:	2b04      	cmp	r3, #4
 8014e28:	bf18      	it	ne
 8014e2a:	2500      	movne	r5, #0
 8014e2c:	6832      	ldr	r2, [r6, #0]
 8014e2e:	f04f 0600 	mov.w	r6, #0
 8014e32:	68a3      	ldr	r3, [r4, #8]
 8014e34:	bf08      	it	eq
 8014e36:	1aad      	subeq	r5, r5, r2
 8014e38:	6922      	ldr	r2, [r4, #16]
 8014e3a:	bf08      	it	eq
 8014e3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014e40:	4293      	cmp	r3, r2
 8014e42:	bfc4      	itt	gt
 8014e44:	1a9b      	subgt	r3, r3, r2
 8014e46:	18ed      	addgt	r5, r5, r3
 8014e48:	341a      	adds	r4, #26
 8014e4a:	42b5      	cmp	r5, r6
 8014e4c:	d11a      	bne.n	8014e84 <_printf_common+0xcc>
 8014e4e:	2000      	movs	r0, #0
 8014e50:	e008      	b.n	8014e64 <_printf_common+0xac>
 8014e52:	2301      	movs	r3, #1
 8014e54:	4652      	mov	r2, sl
 8014e56:	4649      	mov	r1, r9
 8014e58:	4638      	mov	r0, r7
 8014e5a:	47c0      	blx	r8
 8014e5c:	3001      	adds	r0, #1
 8014e5e:	d103      	bne.n	8014e68 <_printf_common+0xb0>
 8014e60:	f04f 30ff 	mov.w	r0, #4294967295
 8014e64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014e68:	3501      	adds	r5, #1
 8014e6a:	e7c4      	b.n	8014df6 <_printf_common+0x3e>
 8014e6c:	2030      	movs	r0, #48	; 0x30
 8014e6e:	18e1      	adds	r1, r4, r3
 8014e70:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8014e74:	1c5a      	adds	r2, r3, #1
 8014e76:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8014e7a:	4422      	add	r2, r4
 8014e7c:	3302      	adds	r3, #2
 8014e7e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8014e82:	e7c5      	b.n	8014e10 <_printf_common+0x58>
 8014e84:	2301      	movs	r3, #1
 8014e86:	4622      	mov	r2, r4
 8014e88:	4649      	mov	r1, r9
 8014e8a:	4638      	mov	r0, r7
 8014e8c:	47c0      	blx	r8
 8014e8e:	3001      	adds	r0, #1
 8014e90:	d0e6      	beq.n	8014e60 <_printf_common+0xa8>
 8014e92:	3601      	adds	r6, #1
 8014e94:	e7d9      	b.n	8014e4a <_printf_common+0x92>
	...

08014e98 <_printf_i>:
 8014e98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014e9c:	7e0f      	ldrb	r7, [r1, #24]
 8014e9e:	4691      	mov	r9, r2
 8014ea0:	2f78      	cmp	r7, #120	; 0x78
 8014ea2:	4680      	mov	r8, r0
 8014ea4:	460c      	mov	r4, r1
 8014ea6:	469a      	mov	sl, r3
 8014ea8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8014eaa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8014eae:	d807      	bhi.n	8014ec0 <_printf_i+0x28>
 8014eb0:	2f62      	cmp	r7, #98	; 0x62
 8014eb2:	d80a      	bhi.n	8014eca <_printf_i+0x32>
 8014eb4:	2f00      	cmp	r7, #0
 8014eb6:	f000 80d9 	beq.w	801506c <_printf_i+0x1d4>
 8014eba:	2f58      	cmp	r7, #88	; 0x58
 8014ebc:	f000 80a4 	beq.w	8015008 <_printf_i+0x170>
 8014ec0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014ec4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8014ec8:	e03a      	b.n	8014f40 <_printf_i+0xa8>
 8014eca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8014ece:	2b15      	cmp	r3, #21
 8014ed0:	d8f6      	bhi.n	8014ec0 <_printf_i+0x28>
 8014ed2:	a101      	add	r1, pc, #4	; (adr r1, 8014ed8 <_printf_i+0x40>)
 8014ed4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014ed8:	08014f31 	.word	0x08014f31
 8014edc:	08014f45 	.word	0x08014f45
 8014ee0:	08014ec1 	.word	0x08014ec1
 8014ee4:	08014ec1 	.word	0x08014ec1
 8014ee8:	08014ec1 	.word	0x08014ec1
 8014eec:	08014ec1 	.word	0x08014ec1
 8014ef0:	08014f45 	.word	0x08014f45
 8014ef4:	08014ec1 	.word	0x08014ec1
 8014ef8:	08014ec1 	.word	0x08014ec1
 8014efc:	08014ec1 	.word	0x08014ec1
 8014f00:	08014ec1 	.word	0x08014ec1
 8014f04:	08015053 	.word	0x08015053
 8014f08:	08014f75 	.word	0x08014f75
 8014f0c:	08015035 	.word	0x08015035
 8014f10:	08014ec1 	.word	0x08014ec1
 8014f14:	08014ec1 	.word	0x08014ec1
 8014f18:	08015075 	.word	0x08015075
 8014f1c:	08014ec1 	.word	0x08014ec1
 8014f20:	08014f75 	.word	0x08014f75
 8014f24:	08014ec1 	.word	0x08014ec1
 8014f28:	08014ec1 	.word	0x08014ec1
 8014f2c:	0801503d 	.word	0x0801503d
 8014f30:	682b      	ldr	r3, [r5, #0]
 8014f32:	1d1a      	adds	r2, r3, #4
 8014f34:	681b      	ldr	r3, [r3, #0]
 8014f36:	602a      	str	r2, [r5, #0]
 8014f38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014f3c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014f40:	2301      	movs	r3, #1
 8014f42:	e0a4      	b.n	801508e <_printf_i+0x1f6>
 8014f44:	6820      	ldr	r0, [r4, #0]
 8014f46:	6829      	ldr	r1, [r5, #0]
 8014f48:	0606      	lsls	r6, r0, #24
 8014f4a:	f101 0304 	add.w	r3, r1, #4
 8014f4e:	d50a      	bpl.n	8014f66 <_printf_i+0xce>
 8014f50:	680e      	ldr	r6, [r1, #0]
 8014f52:	602b      	str	r3, [r5, #0]
 8014f54:	2e00      	cmp	r6, #0
 8014f56:	da03      	bge.n	8014f60 <_printf_i+0xc8>
 8014f58:	232d      	movs	r3, #45	; 0x2d
 8014f5a:	4276      	negs	r6, r6
 8014f5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014f60:	230a      	movs	r3, #10
 8014f62:	485e      	ldr	r0, [pc, #376]	; (80150dc <_printf_i+0x244>)
 8014f64:	e019      	b.n	8014f9a <_printf_i+0x102>
 8014f66:	680e      	ldr	r6, [r1, #0]
 8014f68:	f010 0f40 	tst.w	r0, #64	; 0x40
 8014f6c:	602b      	str	r3, [r5, #0]
 8014f6e:	bf18      	it	ne
 8014f70:	b236      	sxthne	r6, r6
 8014f72:	e7ef      	b.n	8014f54 <_printf_i+0xbc>
 8014f74:	682b      	ldr	r3, [r5, #0]
 8014f76:	6820      	ldr	r0, [r4, #0]
 8014f78:	1d19      	adds	r1, r3, #4
 8014f7a:	6029      	str	r1, [r5, #0]
 8014f7c:	0601      	lsls	r1, r0, #24
 8014f7e:	d501      	bpl.n	8014f84 <_printf_i+0xec>
 8014f80:	681e      	ldr	r6, [r3, #0]
 8014f82:	e002      	b.n	8014f8a <_printf_i+0xf2>
 8014f84:	0646      	lsls	r6, r0, #25
 8014f86:	d5fb      	bpl.n	8014f80 <_printf_i+0xe8>
 8014f88:	881e      	ldrh	r6, [r3, #0]
 8014f8a:	2f6f      	cmp	r7, #111	; 0x6f
 8014f8c:	bf0c      	ite	eq
 8014f8e:	2308      	moveq	r3, #8
 8014f90:	230a      	movne	r3, #10
 8014f92:	4852      	ldr	r0, [pc, #328]	; (80150dc <_printf_i+0x244>)
 8014f94:	2100      	movs	r1, #0
 8014f96:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8014f9a:	6865      	ldr	r5, [r4, #4]
 8014f9c:	2d00      	cmp	r5, #0
 8014f9e:	bfa8      	it	ge
 8014fa0:	6821      	ldrge	r1, [r4, #0]
 8014fa2:	60a5      	str	r5, [r4, #8]
 8014fa4:	bfa4      	itt	ge
 8014fa6:	f021 0104 	bicge.w	r1, r1, #4
 8014faa:	6021      	strge	r1, [r4, #0]
 8014fac:	b90e      	cbnz	r6, 8014fb2 <_printf_i+0x11a>
 8014fae:	2d00      	cmp	r5, #0
 8014fb0:	d04d      	beq.n	801504e <_printf_i+0x1b6>
 8014fb2:	4615      	mov	r5, r2
 8014fb4:	fbb6 f1f3 	udiv	r1, r6, r3
 8014fb8:	fb03 6711 	mls	r7, r3, r1, r6
 8014fbc:	5dc7      	ldrb	r7, [r0, r7]
 8014fbe:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8014fc2:	4637      	mov	r7, r6
 8014fc4:	42bb      	cmp	r3, r7
 8014fc6:	460e      	mov	r6, r1
 8014fc8:	d9f4      	bls.n	8014fb4 <_printf_i+0x11c>
 8014fca:	2b08      	cmp	r3, #8
 8014fcc:	d10b      	bne.n	8014fe6 <_printf_i+0x14e>
 8014fce:	6823      	ldr	r3, [r4, #0]
 8014fd0:	07de      	lsls	r6, r3, #31
 8014fd2:	d508      	bpl.n	8014fe6 <_printf_i+0x14e>
 8014fd4:	6923      	ldr	r3, [r4, #16]
 8014fd6:	6861      	ldr	r1, [r4, #4]
 8014fd8:	4299      	cmp	r1, r3
 8014fda:	bfde      	ittt	le
 8014fdc:	2330      	movle	r3, #48	; 0x30
 8014fde:	f805 3c01 	strble.w	r3, [r5, #-1]
 8014fe2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8014fe6:	1b52      	subs	r2, r2, r5
 8014fe8:	6122      	str	r2, [r4, #16]
 8014fea:	464b      	mov	r3, r9
 8014fec:	4621      	mov	r1, r4
 8014fee:	4640      	mov	r0, r8
 8014ff0:	f8cd a000 	str.w	sl, [sp]
 8014ff4:	aa03      	add	r2, sp, #12
 8014ff6:	f7ff fedf 	bl	8014db8 <_printf_common>
 8014ffa:	3001      	adds	r0, #1
 8014ffc:	d14c      	bne.n	8015098 <_printf_i+0x200>
 8014ffe:	f04f 30ff 	mov.w	r0, #4294967295
 8015002:	b004      	add	sp, #16
 8015004:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015008:	4834      	ldr	r0, [pc, #208]	; (80150dc <_printf_i+0x244>)
 801500a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 801500e:	6829      	ldr	r1, [r5, #0]
 8015010:	6823      	ldr	r3, [r4, #0]
 8015012:	f851 6b04 	ldr.w	r6, [r1], #4
 8015016:	6029      	str	r1, [r5, #0]
 8015018:	061d      	lsls	r5, r3, #24
 801501a:	d514      	bpl.n	8015046 <_printf_i+0x1ae>
 801501c:	07df      	lsls	r7, r3, #31
 801501e:	bf44      	itt	mi
 8015020:	f043 0320 	orrmi.w	r3, r3, #32
 8015024:	6023      	strmi	r3, [r4, #0]
 8015026:	b91e      	cbnz	r6, 8015030 <_printf_i+0x198>
 8015028:	6823      	ldr	r3, [r4, #0]
 801502a:	f023 0320 	bic.w	r3, r3, #32
 801502e:	6023      	str	r3, [r4, #0]
 8015030:	2310      	movs	r3, #16
 8015032:	e7af      	b.n	8014f94 <_printf_i+0xfc>
 8015034:	6823      	ldr	r3, [r4, #0]
 8015036:	f043 0320 	orr.w	r3, r3, #32
 801503a:	6023      	str	r3, [r4, #0]
 801503c:	2378      	movs	r3, #120	; 0x78
 801503e:	4828      	ldr	r0, [pc, #160]	; (80150e0 <_printf_i+0x248>)
 8015040:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8015044:	e7e3      	b.n	801500e <_printf_i+0x176>
 8015046:	0659      	lsls	r1, r3, #25
 8015048:	bf48      	it	mi
 801504a:	b2b6      	uxthmi	r6, r6
 801504c:	e7e6      	b.n	801501c <_printf_i+0x184>
 801504e:	4615      	mov	r5, r2
 8015050:	e7bb      	b.n	8014fca <_printf_i+0x132>
 8015052:	682b      	ldr	r3, [r5, #0]
 8015054:	6826      	ldr	r6, [r4, #0]
 8015056:	1d18      	adds	r0, r3, #4
 8015058:	6961      	ldr	r1, [r4, #20]
 801505a:	6028      	str	r0, [r5, #0]
 801505c:	0635      	lsls	r5, r6, #24
 801505e:	681b      	ldr	r3, [r3, #0]
 8015060:	d501      	bpl.n	8015066 <_printf_i+0x1ce>
 8015062:	6019      	str	r1, [r3, #0]
 8015064:	e002      	b.n	801506c <_printf_i+0x1d4>
 8015066:	0670      	lsls	r0, r6, #25
 8015068:	d5fb      	bpl.n	8015062 <_printf_i+0x1ca>
 801506a:	8019      	strh	r1, [r3, #0]
 801506c:	2300      	movs	r3, #0
 801506e:	4615      	mov	r5, r2
 8015070:	6123      	str	r3, [r4, #16]
 8015072:	e7ba      	b.n	8014fea <_printf_i+0x152>
 8015074:	682b      	ldr	r3, [r5, #0]
 8015076:	2100      	movs	r1, #0
 8015078:	1d1a      	adds	r2, r3, #4
 801507a:	602a      	str	r2, [r5, #0]
 801507c:	681d      	ldr	r5, [r3, #0]
 801507e:	6862      	ldr	r2, [r4, #4]
 8015080:	4628      	mov	r0, r5
 8015082:	f000 f923 	bl	80152cc <memchr>
 8015086:	b108      	cbz	r0, 801508c <_printf_i+0x1f4>
 8015088:	1b40      	subs	r0, r0, r5
 801508a:	6060      	str	r0, [r4, #4]
 801508c:	6863      	ldr	r3, [r4, #4]
 801508e:	6123      	str	r3, [r4, #16]
 8015090:	2300      	movs	r3, #0
 8015092:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015096:	e7a8      	b.n	8014fea <_printf_i+0x152>
 8015098:	462a      	mov	r2, r5
 801509a:	4649      	mov	r1, r9
 801509c:	4640      	mov	r0, r8
 801509e:	6923      	ldr	r3, [r4, #16]
 80150a0:	47d0      	blx	sl
 80150a2:	3001      	adds	r0, #1
 80150a4:	d0ab      	beq.n	8014ffe <_printf_i+0x166>
 80150a6:	6823      	ldr	r3, [r4, #0]
 80150a8:	079b      	lsls	r3, r3, #30
 80150aa:	d413      	bmi.n	80150d4 <_printf_i+0x23c>
 80150ac:	68e0      	ldr	r0, [r4, #12]
 80150ae:	9b03      	ldr	r3, [sp, #12]
 80150b0:	4298      	cmp	r0, r3
 80150b2:	bfb8      	it	lt
 80150b4:	4618      	movlt	r0, r3
 80150b6:	e7a4      	b.n	8015002 <_printf_i+0x16a>
 80150b8:	2301      	movs	r3, #1
 80150ba:	4632      	mov	r2, r6
 80150bc:	4649      	mov	r1, r9
 80150be:	4640      	mov	r0, r8
 80150c0:	47d0      	blx	sl
 80150c2:	3001      	adds	r0, #1
 80150c4:	d09b      	beq.n	8014ffe <_printf_i+0x166>
 80150c6:	3501      	adds	r5, #1
 80150c8:	68e3      	ldr	r3, [r4, #12]
 80150ca:	9903      	ldr	r1, [sp, #12]
 80150cc:	1a5b      	subs	r3, r3, r1
 80150ce:	42ab      	cmp	r3, r5
 80150d0:	dcf2      	bgt.n	80150b8 <_printf_i+0x220>
 80150d2:	e7eb      	b.n	80150ac <_printf_i+0x214>
 80150d4:	2500      	movs	r5, #0
 80150d6:	f104 0619 	add.w	r6, r4, #25
 80150da:	e7f5      	b.n	80150c8 <_printf_i+0x230>
 80150dc:	080313c5 	.word	0x080313c5
 80150e0:	080313d6 	.word	0x080313d6

080150e4 <nan>:
 80150e4:	2000      	movs	r0, #0
 80150e6:	4901      	ldr	r1, [pc, #4]	; (80150ec <nan+0x8>)
 80150e8:	4770      	bx	lr
 80150ea:	bf00      	nop
 80150ec:	7ff80000 	.word	0x7ff80000

080150f0 <nanf>:
 80150f0:	4800      	ldr	r0, [pc, #0]	; (80150f4 <nanf+0x4>)
 80150f2:	4770      	bx	lr
 80150f4:	7fc00000 	.word	0x7fc00000

080150f8 <__sread>:
 80150f8:	b510      	push	{r4, lr}
 80150fa:	460c      	mov	r4, r1
 80150fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015100:	f000 f93c 	bl	801537c <_read_r>
 8015104:	2800      	cmp	r0, #0
 8015106:	bfab      	itete	ge
 8015108:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801510a:	89a3      	ldrhlt	r3, [r4, #12]
 801510c:	181b      	addge	r3, r3, r0
 801510e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8015112:	bfac      	ite	ge
 8015114:	6563      	strge	r3, [r4, #84]	; 0x54
 8015116:	81a3      	strhlt	r3, [r4, #12]
 8015118:	bd10      	pop	{r4, pc}

0801511a <__swrite>:
 801511a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801511e:	461f      	mov	r7, r3
 8015120:	898b      	ldrh	r3, [r1, #12]
 8015122:	4605      	mov	r5, r0
 8015124:	05db      	lsls	r3, r3, #23
 8015126:	460c      	mov	r4, r1
 8015128:	4616      	mov	r6, r2
 801512a:	d505      	bpl.n	8015138 <__swrite+0x1e>
 801512c:	2302      	movs	r3, #2
 801512e:	2200      	movs	r2, #0
 8015130:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015134:	f000 f8b8 	bl	80152a8 <_lseek_r>
 8015138:	89a3      	ldrh	r3, [r4, #12]
 801513a:	4632      	mov	r2, r6
 801513c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8015140:	81a3      	strh	r3, [r4, #12]
 8015142:	4628      	mov	r0, r5
 8015144:	463b      	mov	r3, r7
 8015146:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801514a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801514e:	f000 b837 	b.w	80151c0 <_write_r>

08015152 <__sseek>:
 8015152:	b510      	push	{r4, lr}
 8015154:	460c      	mov	r4, r1
 8015156:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801515a:	f000 f8a5 	bl	80152a8 <_lseek_r>
 801515e:	1c43      	adds	r3, r0, #1
 8015160:	89a3      	ldrh	r3, [r4, #12]
 8015162:	bf15      	itete	ne
 8015164:	6560      	strne	r0, [r4, #84]	; 0x54
 8015166:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801516a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801516e:	81a3      	strheq	r3, [r4, #12]
 8015170:	bf18      	it	ne
 8015172:	81a3      	strhne	r3, [r4, #12]
 8015174:	bd10      	pop	{r4, pc}

08015176 <__sclose>:
 8015176:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801517a:	f000 b851 	b.w	8015220 <_close_r>

0801517e <strncmp>:
 801517e:	4603      	mov	r3, r0
 8015180:	b510      	push	{r4, lr}
 8015182:	b172      	cbz	r2, 80151a2 <strncmp+0x24>
 8015184:	3901      	subs	r1, #1
 8015186:	1884      	adds	r4, r0, r2
 8015188:	f813 0b01 	ldrb.w	r0, [r3], #1
 801518c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8015190:	4290      	cmp	r0, r2
 8015192:	d101      	bne.n	8015198 <strncmp+0x1a>
 8015194:	42a3      	cmp	r3, r4
 8015196:	d101      	bne.n	801519c <strncmp+0x1e>
 8015198:	1a80      	subs	r0, r0, r2
 801519a:	bd10      	pop	{r4, pc}
 801519c:	2800      	cmp	r0, #0
 801519e:	d1f3      	bne.n	8015188 <strncmp+0xa>
 80151a0:	e7fa      	b.n	8015198 <strncmp+0x1a>
 80151a2:	4610      	mov	r0, r2
 80151a4:	e7f9      	b.n	801519a <strncmp+0x1c>

080151a6 <__ascii_wctomb>:
 80151a6:	4603      	mov	r3, r0
 80151a8:	4608      	mov	r0, r1
 80151aa:	b141      	cbz	r1, 80151be <__ascii_wctomb+0x18>
 80151ac:	2aff      	cmp	r2, #255	; 0xff
 80151ae:	d904      	bls.n	80151ba <__ascii_wctomb+0x14>
 80151b0:	228a      	movs	r2, #138	; 0x8a
 80151b2:	f04f 30ff 	mov.w	r0, #4294967295
 80151b6:	601a      	str	r2, [r3, #0]
 80151b8:	4770      	bx	lr
 80151ba:	2001      	movs	r0, #1
 80151bc:	700a      	strb	r2, [r1, #0]
 80151be:	4770      	bx	lr

080151c0 <_write_r>:
 80151c0:	b538      	push	{r3, r4, r5, lr}
 80151c2:	4604      	mov	r4, r0
 80151c4:	4608      	mov	r0, r1
 80151c6:	4611      	mov	r1, r2
 80151c8:	2200      	movs	r2, #0
 80151ca:	4d05      	ldr	r5, [pc, #20]	; (80151e0 <_write_r+0x20>)
 80151cc:	602a      	str	r2, [r5, #0]
 80151ce:	461a      	mov	r2, r3
 80151d0:	f7ec fda6 	bl	8001d20 <_write>
 80151d4:	1c43      	adds	r3, r0, #1
 80151d6:	d102      	bne.n	80151de <_write_r+0x1e>
 80151d8:	682b      	ldr	r3, [r5, #0]
 80151da:	b103      	cbz	r3, 80151de <_write_r+0x1e>
 80151dc:	6023      	str	r3, [r4, #0]
 80151de:	bd38      	pop	{r3, r4, r5, pc}
 80151e0:	2000e798 	.word	0x2000e798

080151e4 <__assert_func>:
 80151e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80151e6:	4614      	mov	r4, r2
 80151e8:	461a      	mov	r2, r3
 80151ea:	4b09      	ldr	r3, [pc, #36]	; (8015210 <__assert_func+0x2c>)
 80151ec:	4605      	mov	r5, r0
 80151ee:	681b      	ldr	r3, [r3, #0]
 80151f0:	68d8      	ldr	r0, [r3, #12]
 80151f2:	b14c      	cbz	r4, 8015208 <__assert_func+0x24>
 80151f4:	4b07      	ldr	r3, [pc, #28]	; (8015214 <__assert_func+0x30>)
 80151f6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80151fa:	9100      	str	r1, [sp, #0]
 80151fc:	462b      	mov	r3, r5
 80151fe:	4906      	ldr	r1, [pc, #24]	; (8015218 <__assert_func+0x34>)
 8015200:	f000 f81e 	bl	8015240 <fiprintf>
 8015204:	f000 f8cc 	bl	80153a0 <abort>
 8015208:	4b04      	ldr	r3, [pc, #16]	; (801521c <__assert_func+0x38>)
 801520a:	461c      	mov	r4, r3
 801520c:	e7f3      	b.n	80151f6 <__assert_func+0x12>
 801520e:	bf00      	nop
 8015210:	2000030c 	.word	0x2000030c
 8015214:	080313e7 	.word	0x080313e7
 8015218:	080313f4 	.word	0x080313f4
 801521c:	08031422 	.word	0x08031422

08015220 <_close_r>:
 8015220:	b538      	push	{r3, r4, r5, lr}
 8015222:	2300      	movs	r3, #0
 8015224:	4d05      	ldr	r5, [pc, #20]	; (801523c <_close_r+0x1c>)
 8015226:	4604      	mov	r4, r0
 8015228:	4608      	mov	r0, r1
 801522a:	602b      	str	r3, [r5, #0]
 801522c:	f7ec fd94 	bl	8001d58 <_close>
 8015230:	1c43      	adds	r3, r0, #1
 8015232:	d102      	bne.n	801523a <_close_r+0x1a>
 8015234:	682b      	ldr	r3, [r5, #0]
 8015236:	b103      	cbz	r3, 801523a <_close_r+0x1a>
 8015238:	6023      	str	r3, [r4, #0]
 801523a:	bd38      	pop	{r3, r4, r5, pc}
 801523c:	2000e798 	.word	0x2000e798

08015240 <fiprintf>:
 8015240:	b40e      	push	{r1, r2, r3}
 8015242:	b503      	push	{r0, r1, lr}
 8015244:	4601      	mov	r1, r0
 8015246:	ab03      	add	r3, sp, #12
 8015248:	4805      	ldr	r0, [pc, #20]	; (8015260 <fiprintf+0x20>)
 801524a:	f853 2b04 	ldr.w	r2, [r3], #4
 801524e:	6800      	ldr	r0, [r0, #0]
 8015250:	9301      	str	r3, [sp, #4]
 8015252:	f7ff fc81 	bl	8014b58 <_vfiprintf_r>
 8015256:	b002      	add	sp, #8
 8015258:	f85d eb04 	ldr.w	lr, [sp], #4
 801525c:	b003      	add	sp, #12
 801525e:	4770      	bx	lr
 8015260:	2000030c 	.word	0x2000030c

08015264 <_fstat_r>:
 8015264:	b538      	push	{r3, r4, r5, lr}
 8015266:	2300      	movs	r3, #0
 8015268:	4d06      	ldr	r5, [pc, #24]	; (8015284 <_fstat_r+0x20>)
 801526a:	4604      	mov	r4, r0
 801526c:	4608      	mov	r0, r1
 801526e:	4611      	mov	r1, r2
 8015270:	602b      	str	r3, [r5, #0]
 8015272:	f7ec fd7c 	bl	8001d6e <_fstat>
 8015276:	1c43      	adds	r3, r0, #1
 8015278:	d102      	bne.n	8015280 <_fstat_r+0x1c>
 801527a:	682b      	ldr	r3, [r5, #0]
 801527c:	b103      	cbz	r3, 8015280 <_fstat_r+0x1c>
 801527e:	6023      	str	r3, [r4, #0]
 8015280:	bd38      	pop	{r3, r4, r5, pc}
 8015282:	bf00      	nop
 8015284:	2000e798 	.word	0x2000e798

08015288 <_isatty_r>:
 8015288:	b538      	push	{r3, r4, r5, lr}
 801528a:	2300      	movs	r3, #0
 801528c:	4d05      	ldr	r5, [pc, #20]	; (80152a4 <_isatty_r+0x1c>)
 801528e:	4604      	mov	r4, r0
 8015290:	4608      	mov	r0, r1
 8015292:	602b      	str	r3, [r5, #0]
 8015294:	f7ec fd7a 	bl	8001d8c <_isatty>
 8015298:	1c43      	adds	r3, r0, #1
 801529a:	d102      	bne.n	80152a2 <_isatty_r+0x1a>
 801529c:	682b      	ldr	r3, [r5, #0]
 801529e:	b103      	cbz	r3, 80152a2 <_isatty_r+0x1a>
 80152a0:	6023      	str	r3, [r4, #0]
 80152a2:	bd38      	pop	{r3, r4, r5, pc}
 80152a4:	2000e798 	.word	0x2000e798

080152a8 <_lseek_r>:
 80152a8:	b538      	push	{r3, r4, r5, lr}
 80152aa:	4604      	mov	r4, r0
 80152ac:	4608      	mov	r0, r1
 80152ae:	4611      	mov	r1, r2
 80152b0:	2200      	movs	r2, #0
 80152b2:	4d05      	ldr	r5, [pc, #20]	; (80152c8 <_lseek_r+0x20>)
 80152b4:	602a      	str	r2, [r5, #0]
 80152b6:	461a      	mov	r2, r3
 80152b8:	f7ec fd72 	bl	8001da0 <_lseek>
 80152bc:	1c43      	adds	r3, r0, #1
 80152be:	d102      	bne.n	80152c6 <_lseek_r+0x1e>
 80152c0:	682b      	ldr	r3, [r5, #0]
 80152c2:	b103      	cbz	r3, 80152c6 <_lseek_r+0x1e>
 80152c4:	6023      	str	r3, [r4, #0]
 80152c6:	bd38      	pop	{r3, r4, r5, pc}
 80152c8:	2000e798 	.word	0x2000e798

080152cc <memchr>:
 80152cc:	4603      	mov	r3, r0
 80152ce:	b510      	push	{r4, lr}
 80152d0:	b2c9      	uxtb	r1, r1
 80152d2:	4402      	add	r2, r0
 80152d4:	4293      	cmp	r3, r2
 80152d6:	4618      	mov	r0, r3
 80152d8:	d101      	bne.n	80152de <memchr+0x12>
 80152da:	2000      	movs	r0, #0
 80152dc:	e003      	b.n	80152e6 <memchr+0x1a>
 80152de:	7804      	ldrb	r4, [r0, #0]
 80152e0:	3301      	adds	r3, #1
 80152e2:	428c      	cmp	r4, r1
 80152e4:	d1f6      	bne.n	80152d4 <memchr+0x8>
 80152e6:	bd10      	pop	{r4, pc}

080152e8 <memmove>:
 80152e8:	4288      	cmp	r0, r1
 80152ea:	b510      	push	{r4, lr}
 80152ec:	eb01 0402 	add.w	r4, r1, r2
 80152f0:	d902      	bls.n	80152f8 <memmove+0x10>
 80152f2:	4284      	cmp	r4, r0
 80152f4:	4623      	mov	r3, r4
 80152f6:	d807      	bhi.n	8015308 <memmove+0x20>
 80152f8:	1e43      	subs	r3, r0, #1
 80152fa:	42a1      	cmp	r1, r4
 80152fc:	d008      	beq.n	8015310 <memmove+0x28>
 80152fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015302:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015306:	e7f8      	b.n	80152fa <memmove+0x12>
 8015308:	4601      	mov	r1, r0
 801530a:	4402      	add	r2, r0
 801530c:	428a      	cmp	r2, r1
 801530e:	d100      	bne.n	8015312 <memmove+0x2a>
 8015310:	bd10      	pop	{r4, pc}
 8015312:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015316:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801531a:	e7f7      	b.n	801530c <memmove+0x24>

0801531c <_realloc_r>:
 801531c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015320:	4680      	mov	r8, r0
 8015322:	4614      	mov	r4, r2
 8015324:	460e      	mov	r6, r1
 8015326:	b921      	cbnz	r1, 8015332 <_realloc_r+0x16>
 8015328:	4611      	mov	r1, r2
 801532a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801532e:	f7fc bf37 	b.w	80121a0 <_malloc_r>
 8015332:	b92a      	cbnz	r2, 8015340 <_realloc_r+0x24>
 8015334:	f7fc fecc 	bl	80120d0 <_free_r>
 8015338:	4625      	mov	r5, r4
 801533a:	4628      	mov	r0, r5
 801533c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015340:	f000 f835 	bl	80153ae <_malloc_usable_size_r>
 8015344:	4284      	cmp	r4, r0
 8015346:	4607      	mov	r7, r0
 8015348:	d802      	bhi.n	8015350 <_realloc_r+0x34>
 801534a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801534e:	d812      	bhi.n	8015376 <_realloc_r+0x5a>
 8015350:	4621      	mov	r1, r4
 8015352:	4640      	mov	r0, r8
 8015354:	f7fc ff24 	bl	80121a0 <_malloc_r>
 8015358:	4605      	mov	r5, r0
 801535a:	2800      	cmp	r0, #0
 801535c:	d0ed      	beq.n	801533a <_realloc_r+0x1e>
 801535e:	42bc      	cmp	r4, r7
 8015360:	4622      	mov	r2, r4
 8015362:	4631      	mov	r1, r6
 8015364:	bf28      	it	cs
 8015366:	463a      	movcs	r2, r7
 8015368:	f7fc fe9c 	bl	80120a4 <memcpy>
 801536c:	4631      	mov	r1, r6
 801536e:	4640      	mov	r0, r8
 8015370:	f7fc feae 	bl	80120d0 <_free_r>
 8015374:	e7e1      	b.n	801533a <_realloc_r+0x1e>
 8015376:	4635      	mov	r5, r6
 8015378:	e7df      	b.n	801533a <_realloc_r+0x1e>
	...

0801537c <_read_r>:
 801537c:	b538      	push	{r3, r4, r5, lr}
 801537e:	4604      	mov	r4, r0
 8015380:	4608      	mov	r0, r1
 8015382:	4611      	mov	r1, r2
 8015384:	2200      	movs	r2, #0
 8015386:	4d05      	ldr	r5, [pc, #20]	; (801539c <_read_r+0x20>)
 8015388:	602a      	str	r2, [r5, #0]
 801538a:	461a      	mov	r2, r3
 801538c:	f7ec fcab 	bl	8001ce6 <_read>
 8015390:	1c43      	adds	r3, r0, #1
 8015392:	d102      	bne.n	801539a <_read_r+0x1e>
 8015394:	682b      	ldr	r3, [r5, #0]
 8015396:	b103      	cbz	r3, 801539a <_read_r+0x1e>
 8015398:	6023      	str	r3, [r4, #0]
 801539a:	bd38      	pop	{r3, r4, r5, pc}
 801539c:	2000e798 	.word	0x2000e798

080153a0 <abort>:
 80153a0:	2006      	movs	r0, #6
 80153a2:	b508      	push	{r3, lr}
 80153a4:	f000 f834 	bl	8015410 <raise>
 80153a8:	2001      	movs	r0, #1
 80153aa:	f7ec fc92 	bl	8001cd2 <_exit>

080153ae <_malloc_usable_size_r>:
 80153ae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80153b2:	1f18      	subs	r0, r3, #4
 80153b4:	2b00      	cmp	r3, #0
 80153b6:	bfbc      	itt	lt
 80153b8:	580b      	ldrlt	r3, [r1, r0]
 80153ba:	18c0      	addlt	r0, r0, r3
 80153bc:	4770      	bx	lr

080153be <_raise_r>:
 80153be:	291f      	cmp	r1, #31
 80153c0:	b538      	push	{r3, r4, r5, lr}
 80153c2:	4604      	mov	r4, r0
 80153c4:	460d      	mov	r5, r1
 80153c6:	d904      	bls.n	80153d2 <_raise_r+0x14>
 80153c8:	2316      	movs	r3, #22
 80153ca:	6003      	str	r3, [r0, #0]
 80153cc:	f04f 30ff 	mov.w	r0, #4294967295
 80153d0:	bd38      	pop	{r3, r4, r5, pc}
 80153d2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80153d4:	b112      	cbz	r2, 80153dc <_raise_r+0x1e>
 80153d6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80153da:	b94b      	cbnz	r3, 80153f0 <_raise_r+0x32>
 80153dc:	4620      	mov	r0, r4
 80153de:	f000 f831 	bl	8015444 <_getpid_r>
 80153e2:	462a      	mov	r2, r5
 80153e4:	4601      	mov	r1, r0
 80153e6:	4620      	mov	r0, r4
 80153e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80153ec:	f000 b818 	b.w	8015420 <_kill_r>
 80153f0:	2b01      	cmp	r3, #1
 80153f2:	d00a      	beq.n	801540a <_raise_r+0x4c>
 80153f4:	1c59      	adds	r1, r3, #1
 80153f6:	d103      	bne.n	8015400 <_raise_r+0x42>
 80153f8:	2316      	movs	r3, #22
 80153fa:	6003      	str	r3, [r0, #0]
 80153fc:	2001      	movs	r0, #1
 80153fe:	e7e7      	b.n	80153d0 <_raise_r+0x12>
 8015400:	2400      	movs	r4, #0
 8015402:	4628      	mov	r0, r5
 8015404:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8015408:	4798      	blx	r3
 801540a:	2000      	movs	r0, #0
 801540c:	e7e0      	b.n	80153d0 <_raise_r+0x12>
	...

08015410 <raise>:
 8015410:	4b02      	ldr	r3, [pc, #8]	; (801541c <raise+0xc>)
 8015412:	4601      	mov	r1, r0
 8015414:	6818      	ldr	r0, [r3, #0]
 8015416:	f7ff bfd2 	b.w	80153be <_raise_r>
 801541a:	bf00      	nop
 801541c:	2000030c 	.word	0x2000030c

08015420 <_kill_r>:
 8015420:	b538      	push	{r3, r4, r5, lr}
 8015422:	2300      	movs	r3, #0
 8015424:	4d06      	ldr	r5, [pc, #24]	; (8015440 <_kill_r+0x20>)
 8015426:	4604      	mov	r4, r0
 8015428:	4608      	mov	r0, r1
 801542a:	4611      	mov	r1, r2
 801542c:	602b      	str	r3, [r5, #0]
 801542e:	f7ec fc40 	bl	8001cb2 <_kill>
 8015432:	1c43      	adds	r3, r0, #1
 8015434:	d102      	bne.n	801543c <_kill_r+0x1c>
 8015436:	682b      	ldr	r3, [r5, #0]
 8015438:	b103      	cbz	r3, 801543c <_kill_r+0x1c>
 801543a:	6023      	str	r3, [r4, #0]
 801543c:	bd38      	pop	{r3, r4, r5, pc}
 801543e:	bf00      	nop
 8015440:	2000e798 	.word	0x2000e798

08015444 <_getpid_r>:
 8015444:	f7ec bc2e 	b.w	8001ca4 <_getpid>

08015448 <ceil>:
 8015448:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801544c:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8015450:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8015454:	2e13      	cmp	r6, #19
 8015456:	4602      	mov	r2, r0
 8015458:	460b      	mov	r3, r1
 801545a:	4607      	mov	r7, r0
 801545c:	460c      	mov	r4, r1
 801545e:	4605      	mov	r5, r0
 8015460:	dc31      	bgt.n	80154c6 <ceil+0x7e>
 8015462:	2e00      	cmp	r6, #0
 8015464:	da12      	bge.n	801548c <ceil+0x44>
 8015466:	a334      	add	r3, pc, #208	; (adr r3, 8015538 <ceil+0xf0>)
 8015468:	e9d3 2300 	ldrd	r2, r3, [r3]
 801546c:	f7ea fec4 	bl	80001f8 <__adddf3>
 8015470:	2200      	movs	r2, #0
 8015472:	2300      	movs	r3, #0
 8015474:	f7eb fb06 	bl	8000a84 <__aeabi_dcmpgt>
 8015478:	b128      	cbz	r0, 8015486 <ceil+0x3e>
 801547a:	2c00      	cmp	r4, #0
 801547c:	db56      	blt.n	801552c <ceil+0xe4>
 801547e:	433c      	orrs	r4, r7
 8015480:	d058      	beq.n	8015534 <ceil+0xec>
 8015482:	2500      	movs	r5, #0
 8015484:	4c2e      	ldr	r4, [pc, #184]	; (8015540 <ceil+0xf8>)
 8015486:	4623      	mov	r3, r4
 8015488:	462f      	mov	r7, r5
 801548a:	e025      	b.n	80154d8 <ceil+0x90>
 801548c:	4a2d      	ldr	r2, [pc, #180]	; (8015544 <ceil+0xfc>)
 801548e:	fa42 f806 	asr.w	r8, r2, r6
 8015492:	ea01 0208 	and.w	r2, r1, r8
 8015496:	4302      	orrs	r2, r0
 8015498:	d01e      	beq.n	80154d8 <ceil+0x90>
 801549a:	a327      	add	r3, pc, #156	; (adr r3, 8015538 <ceil+0xf0>)
 801549c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80154a0:	f7ea feaa 	bl	80001f8 <__adddf3>
 80154a4:	2200      	movs	r2, #0
 80154a6:	2300      	movs	r3, #0
 80154a8:	f7eb faec 	bl	8000a84 <__aeabi_dcmpgt>
 80154ac:	2800      	cmp	r0, #0
 80154ae:	d0ea      	beq.n	8015486 <ceil+0x3e>
 80154b0:	2c00      	cmp	r4, #0
 80154b2:	bfc2      	ittt	gt
 80154b4:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 80154b8:	fa43 f606 	asrgt.w	r6, r3, r6
 80154bc:	19a4      	addgt	r4, r4, r6
 80154be:	2500      	movs	r5, #0
 80154c0:	ea24 0408 	bic.w	r4, r4, r8
 80154c4:	e7df      	b.n	8015486 <ceil+0x3e>
 80154c6:	2e33      	cmp	r6, #51	; 0x33
 80154c8:	dd0a      	ble.n	80154e0 <ceil+0x98>
 80154ca:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80154ce:	d103      	bne.n	80154d8 <ceil+0x90>
 80154d0:	f7ea fe92 	bl	80001f8 <__adddf3>
 80154d4:	4607      	mov	r7, r0
 80154d6:	460b      	mov	r3, r1
 80154d8:	4638      	mov	r0, r7
 80154da:	4619      	mov	r1, r3
 80154dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80154e0:	f04f 32ff 	mov.w	r2, #4294967295
 80154e4:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 80154e8:	fa22 f808 	lsr.w	r8, r2, r8
 80154ec:	ea18 0f00 	tst.w	r8, r0
 80154f0:	d0f2      	beq.n	80154d8 <ceil+0x90>
 80154f2:	a311      	add	r3, pc, #68	; (adr r3, 8015538 <ceil+0xf0>)
 80154f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80154f8:	f7ea fe7e 	bl	80001f8 <__adddf3>
 80154fc:	2200      	movs	r2, #0
 80154fe:	2300      	movs	r3, #0
 8015500:	f7eb fac0 	bl	8000a84 <__aeabi_dcmpgt>
 8015504:	2800      	cmp	r0, #0
 8015506:	d0be      	beq.n	8015486 <ceil+0x3e>
 8015508:	2c00      	cmp	r4, #0
 801550a:	dd02      	ble.n	8015512 <ceil+0xca>
 801550c:	2e14      	cmp	r6, #20
 801550e:	d103      	bne.n	8015518 <ceil+0xd0>
 8015510:	3401      	adds	r4, #1
 8015512:	ea25 0508 	bic.w	r5, r5, r8
 8015516:	e7b6      	b.n	8015486 <ceil+0x3e>
 8015518:	2301      	movs	r3, #1
 801551a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801551e:	fa03 f606 	lsl.w	r6, r3, r6
 8015522:	4435      	add	r5, r6
 8015524:	42bd      	cmp	r5, r7
 8015526:	bf38      	it	cc
 8015528:	18e4      	addcc	r4, r4, r3
 801552a:	e7f2      	b.n	8015512 <ceil+0xca>
 801552c:	2500      	movs	r5, #0
 801552e:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8015532:	e7a8      	b.n	8015486 <ceil+0x3e>
 8015534:	4625      	mov	r5, r4
 8015536:	e7a6      	b.n	8015486 <ceil+0x3e>
 8015538:	8800759c 	.word	0x8800759c
 801553c:	7e37e43c 	.word	0x7e37e43c
 8015540:	3ff00000 	.word	0x3ff00000
 8015544:	000fffff 	.word	0x000fffff

08015548 <_init>:
 8015548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801554a:	bf00      	nop
 801554c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801554e:	bc08      	pop	{r3}
 8015550:	469e      	mov	lr, r3
 8015552:	4770      	bx	lr

08015554 <_fini>:
 8015554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015556:	bf00      	nop
 8015558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801555a:	bc08      	pop	{r3}
 801555c:	469e      	mov	lr, r3
 801555e:	4770      	bx	lr
