#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jul 17 15:57:47 2019
# Process ID: 2628
# Current directory: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.runs/design_1_yolo_acc_top_0_0_synth_1
# Command line: vivado -log design_1_yolo_acc_top_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_yolo_acc_top_0_0.tcl
# Log file: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.runs/design_1_yolo_acc_top_0_0_synth_1/design_1_yolo_acc_top_0_0.vds
# Journal file: /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.runs/design_1_yolo_acc_top_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_yolo_acc_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xavier/MSc_Project/hls/ip_fp64'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2019_1/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_yolo_acc_top_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2747 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1697.297 ; gain = 152.684 ; free physical = 305 ; free virtual = 10177
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_yolo_acc_top_0_0' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_yolo_acc_top_0_0/synth/design_1_yolo_acc_top_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'yolo_acc_top' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/60c5/hdl/verilog/yolo_acc_top.v:12]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
	Parameter C_S_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/60c5/hdl/verilog/yolo_acc_top.v:127]
INFO: [Synth 8-6157] synthesizing module 'yolo_acc_top_CTRL_BUS_s_axi' [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/60c5/hdl/verilog/yolo_acc_top_CTRL_BUS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_INPUT_H_V_DATA_0 bound to: 5'b10000 
	Parameter ADDR_INPUT_H_V_CTRL bound to: 5'b10100 
	Parameter ADDR_INPUT_W_V_DATA_0 bound to: 5'b11000 
	Parameter ADDR_INPUT_W_V_CTRL bound to: 5'b11100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/60c5/hdl/verilog/yolo_acc_top_CTRL_BUS_s_axi.v:200]
INFO: [Synth 8-6155] done synthesizing module 'yolo_acc_top_CTRL_BUS_s_axi' (1#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/60c5/hdl/verilog/yolo_acc_top_CTRL_BUS_s_axi.v:6]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/60c5/hdl/verilog/yolo_acc_top.v:1977]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/60c5/hdl/verilog/yolo_acc_top.v:1979]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/60c5/hdl/verilog/yolo_acc_top.v:1981]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/60c5/hdl/verilog/yolo_acc_top.v:1983]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/60c5/hdl/verilog/yolo_acc_top.v:1985]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/60c5/hdl/verilog/yolo_acc_top.v:1987]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/60c5/hdl/verilog/yolo_acc_top.v:1989]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/60c5/hdl/verilog/yolo_acc_top.v:1991]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/60c5/hdl/verilog/yolo_acc_top.v:1995]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/60c5/hdl/verilog/yolo_acc_top.v:1997]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/60c5/hdl/verilog/yolo_acc_top.v:1999]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/60c5/hdl/verilog/yolo_acc_top.v:2001]
INFO: [Synth 8-6155] done synthesizing module 'yolo_acc_top' (2#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.srcs/sources_1/bd/design_1/ipshared/60c5/hdl/verilog/yolo_acc_top.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_yolo_acc_top_0_0' (3#1) [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_yolo_acc_top_0_0/synth/design_1_yolo_acc_top_0_0.v:58]
WARNING: [Synth 8-3331] design yolo_acc_top_CTRL_BUS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design yolo_acc_top_CTRL_BUS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design yolo_acc_top_CTRL_BUS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design yolo_acc_top_CTRL_BUS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design yolo_acc_top_CTRL_BUS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design yolo_acc_top_CTRL_BUS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design yolo_acc_top_CTRL_BUS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design yolo_acc_top_CTRL_BUS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design yolo_acc_top_CTRL_BUS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design yolo_acc_top_CTRL_BUS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design yolo_acc_top_CTRL_BUS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design yolo_acc_top_CTRL_BUS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design yolo_acc_top_CTRL_BUS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design yolo_acc_top_CTRL_BUS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design yolo_acc_top_CTRL_BUS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design yolo_acc_top_CTRL_BUS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design yolo_acc_top_CTRL_BUS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design yolo_acc_top_CTRL_BUS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design yolo_acc_top_CTRL_BUS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design yolo_acc_top_CTRL_BUS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design yolo_acc_top_CTRL_BUS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design yolo_acc_top_CTRL_BUS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design yolo_acc_top_CTRL_BUS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design yolo_acc_top_CTRL_BUS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design yolo_acc_top_CTRL_BUS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_a_TLAST[0]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TKEEP[7]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TKEEP[6]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TKEEP[5]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TKEEP[4]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TKEEP[3]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TKEEP[2]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TKEEP[1]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TKEEP[0]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TSTRB[7]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TSTRB[6]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TSTRB[5]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TSTRB[4]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TSTRB[3]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TSTRB[2]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TSTRB[1]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TSTRB[0]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TUSER[1]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TUSER[0]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TLAST[0]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TID[4]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TID[3]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TID[2]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TID[1]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TID[0]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TDEST[5]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TDEST[4]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TDEST[3]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TDEST[2]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TDEST[1]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1756.016 ; gain = 211.402 ; free physical = 240 ; free virtual = 10113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1761.953 ; gain = 217.340 ; free physical = 196 ; free virtual = 10069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1761.953 ; gain = 217.340 ; free physical = 196 ; free virtual = 10069
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_yolo_acc_top_0_0/constraints/yolo_acc_top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.srcs/sources_1/bd/design_1/ip/design_1_yolo_acc_top_0_0/constraints/yolo_acc_top_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.runs/design_1_yolo_acc_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.runs/design_1_yolo_acc_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.625 ; gain = 0.000 ; free physical = 215 ; free virtual = 10060
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1912.562 ; gain = 6.938 ; free physical = 213 ; free virtual = 10059
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1912.562 ; gain = 367.949 ; free physical = 952 ; free virtual = 10799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1912.562 ; gain = 367.949 ; free physical = 952 ; free virtual = 10799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.runs/design_1_yolo_acc_top_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1912.562 ; gain = 367.949 ; free physical = 952 ; free virtual = 10799
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'yolo_acc_top_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'yolo_acc_top_CTRL_BUS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'yolo_acc_top_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'yolo_acc_top_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1912.562 ; gain = 367.949 ; free physical = 1566 ; free virtual = 11408
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
+---Registers : 
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 14    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 18    
	   4 Input      2 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module yolo_acc_top_CTRL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module yolo_acc_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               64 Bit    Registers := 6     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 12    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 18    
	   4 Input      2 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_a_TLAST[0]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TKEEP[7]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TKEEP[6]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TKEEP[5]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TKEEP[4]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TKEEP[3]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TKEEP[2]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TKEEP[1]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TKEEP[0]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TSTRB[7]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TSTRB[6]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TSTRB[5]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TSTRB[4]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TSTRB[3]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TSTRB[2]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TSTRB[1]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TSTRB[0]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TUSER[1]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TUSER[0]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TLAST[0]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TID[4]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TID[3]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TID[2]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TID[1]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TID[0]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TDEST[5]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TDEST[4]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TDEST[3]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TDEST[2]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TDEST[1]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port inStream_b_TDEST[0]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port s_axi_CTRL_BUS_WDATA[31]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port s_axi_CTRL_BUS_WDATA[30]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port s_axi_CTRL_BUS_WDATA[29]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port s_axi_CTRL_BUS_WDATA[28]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port s_axi_CTRL_BUS_WDATA[27]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port s_axi_CTRL_BUS_WDATA[26]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port s_axi_CTRL_BUS_WDATA[25]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port s_axi_CTRL_BUS_WDATA[24]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port s_axi_CTRL_BUS_WDATA[23]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port s_axi_CTRL_BUS_WDATA[22]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port s_axi_CTRL_BUS_WDATA[21]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port s_axi_CTRL_BUS_WDATA[20]
WARNING: [Synth 8-3331] design yolo_acc_top has unconnected port s_axi_CTRL_BUS_WDATA[19]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[6]' (FDE) to 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[8]' (FDE) to 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[9]' (FDE) to 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[10]' (FDE) to 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[11]' (FDE) to 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[12]' (FDE) to 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[13]' (FDE) to 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[14]' (FDE) to 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[15]' (FDE) to 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[16]' (FDE) to 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[17]' (FDE) to 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[18]' (FDE) to 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[19]' (FDE) to 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[20]' (FDE) to 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[21]' (FDE) to 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[22]' (FDE) to 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[23]' (FDE) to 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[24]' (FDE) to 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[25]' (FDE) to 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[26]' (FDE) to 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[27]' (FDE) to 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[28]' (FDE) to 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[29]' (FDE) to 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[30]' (FDE) to 'inst/yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\yolo_acc_top_CTRL_BUS_s_axi_U/rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (yolo_acc_top_CTRL_BUS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module yolo_acc_top.
WARNING: [Synth 8-3332] Sequential element (yolo_acc_top_CTRL_BUS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module yolo_acc_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1912.562 ; gain = 367.949 ; free physical = 1547 ; free virtual = 11395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1912.562 ; gain = 367.949 ; free physical = 970 ; free virtual = 10820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1912.562 ; gain = 367.949 ; free physical = 958 ; free virtual = 10809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1912.562 ; gain = 367.949 ; free physical = 911 ; free virtual = 10761
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1912.562 ; gain = 367.949 ; free physical = 715 ; free virtual = 10567
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1912.562 ; gain = 367.949 ; free physical = 713 ; free virtual = 10564
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1912.562 ; gain = 367.949 ; free physical = 697 ; free virtual = 10548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1912.562 ; gain = 367.949 ; free physical = 696 ; free virtual = 10548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1912.562 ; gain = 367.949 ; free physical = 695 ; free virtual = 10546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1912.562 ; gain = 367.949 ; free physical = 698 ; free virtual = 10550
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    32|
|2     |LUT1   |    11|
|3     |LUT2   |    24|
|4     |LUT3   |   378|
|5     |LUT4   |    47|
|6     |LUT5   |    29|
|7     |LUT6   |   164|
|8     |FDRE   |   671|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------+----------------------------+------+
|      |Instance                          |Module                      |Cells |
+------+----------------------------------+----------------------------+------+
|1     |top                               |                            |  1357|
|2     |  inst                            |yolo_acc_top                |  1357|
|3     |    yolo_acc_top_CTRL_BUS_s_axi_U |yolo_acc_top_CTRL_BUS_s_axi |   108|
+------+----------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1912.562 ; gain = 367.949 ; free physical = 700 ; free virtual = 10551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 61 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1912.562 ; gain = 217.340 ; free physical = 752 ; free virtual = 10604
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1912.570 ; gain = 367.949 ; free physical = 752 ; free virtual = 10604
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_yolo_acc_top_0_0' is not ideal for floorplanning, since the cellview 'yolo_acc_top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1912.570 ; gain = 0.000 ; free physical = 627 ; free virtual = 10478
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1912.570 ; gain = 476.398 ; free physical = 716 ; free virtual = 10567
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1912.570 ; gain = 0.000 ; free physical = 715 ; free virtual = 10567
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.runs/design_1_yolo_acc_top_0_0_synth_1/design_1_yolo_acc_top_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_yolo_acc_top_0_0, cache-ID = a140a12f0d6c9059
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1936.574 ; gain = 0.000 ; free physical = 652 ; free virtual = 10504
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_hls_2019/yolo_acc_fp_prj_2019_64/yolo_acc_fp_prj_2019_64.runs/design_1_yolo_acc_top_0_0_synth_1/design_1_yolo_acc_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_yolo_acc_top_0_0_utilization_synth.rpt -pb design_1_yolo_acc_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 17 15:58:45 2019...
