Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'system'

Design Information
------------------
Command Line   : map -timing -detail -ol high -xe n -mt 2 -register_duplication
-o system_map.ncd -w -pr b system.ngd system.pcf 
Target Device  : xc6vsx475t
Target Package : ff1759
Target Speed   : -1
Mapper Version : virtex6 -- $Revision: 1.55 $
Mapped Date    : Tue Aug 27 16:36:26 2019

Design Summary
--------------
Number of errors:      0
Number of warnings:    5
Slice Logic Utilization:
  Number of Slice Registers:                   618 out of 595,200    1%
    Number used as Flip Flops:                 617
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        672 out of 297,600    1%
    Number used as logic:                      652 out of 297,600    1%
      Number using O6 output only:             303
      Number using O5 output only:             151
      Number using O5 and O6:                  198
      Number used as ROM:                        0
    Number used as Memory:                      10 out of 122,240    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            10
        Number using O6 output only:            10
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     10
      Number with same-slice register load:      4
      Number with same-slice carry load:         6
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   280 out of  74,400    1%
  Number of LUT Flip Flop pairs used:          806
    Number with an unused Flip Flop:           194 out of     806   24%
    Number with an unused LUT:                 134 out of     806   16%
    Number of fully used LUT-FF pairs:         478 out of     806   59%
    Number of unique control sets:              29
    Number of slice register sites lost
      to control set restrictions:             108 out of 595,200    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        72 out of     840    8%
    Number of LOCed IOBs:                       72 out of      72  100%
    IOB Flip Flops:                             97

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of   1,064    0%
  Number of RAMB18E1/FIFO18E1s:                  0 out of   2,128    0%
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                61 out of   1,080    5%
    Number used as ILOGICE1s:                   61
    Number used as ISERDESE1s:                   0
  Number of OLOGICE1/OSERDESE1s:                36 out of   1,080    3%
    Number used as OLOGICE1s:                   36
    Number used as OSERDESE1s:                   0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     216    0%
  Number of BUFIODQSs:                           0 out of     108    0%
  Number of BUFRs:                               0 out of      54    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            0 out of   2,016    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      36    0%
  Number of IBUFDS_GTXE1s:                       0 out of      18    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      27    0%
  Number of IODELAYE1s:                          0 out of   1,080    0%
  Number of MMCM_ADVs:                           1 out of      18    5%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

Average Fanout of Non-Clock Nets:                2.59

Peak Memory Usage:  1467 MB
Total REAL time to MAP completion:  2 mins 25 secs 
Total CPU time to MAP completion (all processors):   2 mins 26 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:MapLib:701 - Signal epb_addr<24> connected to top level port
   epb_addr<24> has been removed.
WARNING:MapLib:701 - Signal epb_addr<25> connected to top level port
   epb_addr<25> has been removed.
WARNING:MapLib:701 - Signal aux_clk_p connected to top level port aux_clk_p has
   been removed.
WARNING:MapLib:701 - Signal aux_clk_n connected to top level port aux_clk_n has
   been removed.
WARNING:PhysDesignRules:367 - The signal <infrastructure_inst/clk_200> is
   incomplete. The signal does not drive any load pins in the design.

Section 3 - Informational
-------------------------
INFO:Map:220 - The command line option -timing is automatically supported for
   this architecture. Therefore, it is not necessary to specify this option.
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
INFO:LIT:243 - Logical network opb0_M_ABus<24> has no load.
INFO:LIT:243 - Logical network opb0_M_ABus<25> has no load.
INFO:LIT:243 - Logical network sys_clk90 has no load.
INFO:LIT:243 - Logical network net_vcc1 has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<31>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<30>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<29>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<28>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<27>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<26>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<25>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<24>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<23>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<22>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<21>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<20>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<19>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<18>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<17>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<16>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<15>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<14>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<13>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<12>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<11>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<10>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<9>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<8>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<7>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<6>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<5>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<4>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<3>
   has no load.
INFO:LIT:243 - Logical network roach2_tut_intro_counter_ctrl_user_data_out<2>
   has no load.
INFO:LIT:243 - Logical network N34 has no load.
INFO:LIT:243 - Logical network N35 has no load.
INFO:LIT:243 - Logical network N36 has no load.
INFO:LIT:243 - Logical network N37 has no load.
INFO:LIT:243 - Logical network N38 has no load.
INFO:LIT:243 - Logical network N39 has no load.
INFO:LIT:243 - Logical network N40 has no load.
INFO:LIT:243 - Logical network N41 has no load.
INFO:LIT:243 - Logical network N42 has no load.
INFO:LIT:243 - Logical network N43 has no load.
INFO:LIT:243 - Logical network N44 has no load.
INFO:LIT:243 - Logical network N45 has no load.
INFO:LIT:243 - Logical network N46 has no load.
INFO:LIT:243 - Logical network N47 has no load.
INFO:LIT:243 - Logical network N48 has no load.
INFO:LIT:243 - Logical network N49 has no load.
INFO:LIT:243 - Logical network N50 has no load.
INFO:LIT:243 - Logical network N51 has no load.
INFO:LIT:243 - Logical network N52 has no load.
INFO:LIT:243 - Logical network N53 has no load.
INFO:LIT:243 - Logical network N54 has no load.
INFO:LIT:243 - Logical network N55 has no load.
INFO:LIT:243 - Logical network N56 has no load.
INFO:LIT:243 - Logical network N57 has no load.
INFO:LIT:243 - Logical network N58 has no load.
INFO:LIT:243 - Logical network N59 has no load.
INFO:LIT:243 - Logical network N60 has no load.
INFO:LIT:243 - Logical network N61 has no load.
INFO:LIT:243 - Logical network N62 has no load.
INFO:LIT:243 - Logical network N63 has no load.
INFO:LIT:243 - Logical network N64 has no load.
INFO:LIT:243 - Logical network N65 has no load.
INFO:LIT:243 - Logical network infrastructure_inst/sys_clk180 has no load.
INFO:LIT:243 - Logical network infrastructure_inst/sys_clk270 has no load.
INFO:LIT:243 - Logical network infrastructure_inst/aux_clk has no load.
INFO:LIT:243 - Logical network infrastructure_inst/aux_clk90 has no load.
INFO:LIT:243 - Logical network infrastructure_inst/aux_clk180 has no load.
INFO:LIT:243 - Logical network infrastructure_inst/aux_clk270 has no load.
INFO:LIT:243 - Logical network infrastructure_inst/idelay_rdy has no load.
INFO:LIT:243 - Logical network infrastructure_inst/clk_100 has no load.
INFO:LIT:243 - Logical network opb0/OPB_beAck has no load.
INFO:LIT:243 - Logical network opb0/OPB_dwAck has no load.
INFO:LIT:243 - Logical network opb0/OPB_fwAck has no load.
INFO:LIT:243 - Logical network opb0/OPB_hwAck has no load.
INFO:LIT:243 - Logical network reset_block_inst/reset_block_inst/op_reset_o has
   no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 119 block(s) removed
  42 block(s) optimized away
 128 signal(s) removed
 163 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block
"roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/default_clock
_driver_roach2_tut_intro_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg
_comp/fd_prim_array[0].bit_is_0.fdre_comp" (SFF) removed.
 The signal
"roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/ce_1_sg_x6"
is loadless and has been removed.
The signal "infrastructure_inst/sys_clk180" is sourceless and has been removed.
The signal "infrastructure_inst/sys_clk270" is sourceless and has been removed.
The signal "infrastructure_inst/aux_clk" is sourceless and has been removed.
The signal "infrastructure_inst/aux_clk90" is sourceless and has been removed.
The signal "infrastructure_inst/aux_clk180" is sourceless and has been removed.
The signal "infrastructure_inst/aux_clk270" is sourceless and has been removed.
The signal "infrastructure_inst/idelay_rdy" is sourceless and has been removed.
The signal "infrastructure_inst/clk_100" is sourceless and has been removed.
The signal "infrastructure_inst/infrastructure_inst/aux_clk_fb" is sourceless
and has been removed.
The signal "infrastructure_inst/infrastructure_inst/aux_clk_fb_int" is
sourceless and has been removed.
 Sourceless block "infrastructure_inst/infrastructure_inst/bufg_aux_clk<2>"
(CKBUF) removed.
The signal "infrastructure_inst/infrastructure_inst/aux_clk_mmcm" is sourceless
and has been removed.
 Sourceless block "infrastructure_inst/infrastructure_inst/bufg_aux_clk<4>"
(CKBUF) removed.
The signal "infrastructure_inst/infrastructure_inst/aux_clk180_mmcm" is
sourceless and has been removed.
 Sourceless block "infrastructure_inst/infrastructure_inst/bufg_aux_clk<1>"
(CKBUF) removed.
The signal "infrastructure_inst/infrastructure_inst/aux_clk_int" is sourceless
and has been removed.
The signal "infrastructure_inst/infrastructure_inst/aux_clk90_mmcm" is
sourceless and has been removed.
 Sourceless block "infrastructure_inst/infrastructure_inst/bufg_aux_clk<3>"
(CKBUF) removed.
The signal "infrastructure_inst/infrastructure_inst/aux_clk270_mmcm" is
sourceless and has been removed.
 Sourceless block "infrastructure_inst/infrastructure_inst/bufg_aux_clk<0>"
(CKBUF) removed.
The signal "infrastructure_inst/infrastructure_inst/sys_clk180_mmcm" is
sourceless and has been removed.
 Sourceless block "infrastructure_inst/infrastructure_inst/bufg_sys_clk<1>"
(CKBUF) removed.
The signal "infrastructure_inst/infrastructure_inst/sys_clk270_mmcm" is
sourceless and has been removed.
 Sourceless block "infrastructure_inst/infrastructure_inst/bufg_sys_clk<0>"
(CKBUF) removed.
The signal "infrastructure_inst/infrastructure_inst/sys_clk90_mmcm" is
sourceless and has been removed.
 Sourceless block "infrastructure_inst/infrastructure_inst/bufg_sys_clk<3>"
(CKBUF) removed.
  The signal "sys_clk90" is sourceless and has been removed.
The signal "opb0/OPB_beAck" is sourceless and has been removed.
The signal "opb0/OPB_dwAck" is sourceless and has been removed.
The signal "opb0/OPB_fwAck" is sourceless and has been removed.
The signal "opb0/OPB_hwAck" is sourceless and has been removed.
The signal "reset_block_inst/reset_block_inst/op_reset_o" is sourceless and has
been removed.
The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_
o_lutdi1" is sourceless and has been removed.
 Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<0>"
(ROM) removed.
  The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<0>" is
sourceless and has been removed.
   Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<0>"
(MUX) removed.
    The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<0>" is
sourceless and has been removed.
     Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<1>"
(MUX) removed.
      The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<1>" is
sourceless and has been removed.
       Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<2>"
(MUX) removed.
        The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<2>" is
sourceless and has been removed.
         Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<3>"
(MUX) removed.
          The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<3>" is
sourceless and has been removed.
           Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<4>"
(MUX) removed.
            The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<4>" is
sourceless and has been removed.
             Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<5>"
(MUX) removed.
              The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<5>" is
sourceless and has been removed.
               Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<6>"
(MUX) removed.
                The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<6>" is
sourceless and has been removed.
                 Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<7>"
(MUX) removed.
                  The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<7>" is
sourceless and has been removed.
                   Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<8>"
(MUX) removed.
                    The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_cy<8>" is
sourceless and has been removed.
                     Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<9>"
(XOR) removed.
                      The signal "reset_block_inst/reset_block_inst/Mcount_width_counter9" is
sourceless and has been removed.
                       Sourceless block "reset_block_inst/reset_block_inst/width_counter_9_rstpot"
(ROM) removed.
                        The signal "reset_block_inst/reset_block_inst/width_counter_9_rstpot" is
sourceless and has been removed.
                         Sourceless block "reset_block_inst/reset_block_inst/width_counter_9" (FF)
removed.
                          The signal "reset_block_inst/reset_block_inst/width_counter<9>" is sourceless
and has been removed.
                           Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<9>"
(ROM) removed.
                            The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<9>" is
sourceless and has been removed.
                           Sourceless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_
o_lut<1>1" (ROM) removed.
                            The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_
o_lut<1>" is sourceless and has been removed.
                             Sourceless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_
o_cy<1>" (MUX) removed.
                              The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_
o_cy<1>" is sourceless and has been removed.
                               Sourceless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_
o_cy<2>" (MUX) removed.
                                The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_
o_cy<2>" is sourceless and has been removed.
                                 Sourceless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_
o_cy<3>" (MUX) removed.
                                  The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_
o_cy<3>" is sourceless and has been removed.
                                   Sourceless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_
o_cy<4>" (MUX) removed.
                                    The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_
o_cy<4>" is sourceless and has been removed.
                                     Sourceless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_
o_cy<5>" (MUX) removed.
                                      The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_
o_cy<5>" is sourceless and has been removed.
                                       Sourceless block "reset_block_inst/reset_block_inst/_n0017_inv1_cy" (MUX)
removed.
                                        The signal "reset_block_inst/reset_block_inst/_n0017_inv" is sourceless and has
been removed.
                                         Sourceless block "reset_block_inst/reset_block_inst/op_reset_o" (FF) removed.
                                       Sourceless block "reset_block_inst/reset_block_inst/width_counter_0_rstpot"
(ROM) removed.
                                        The signal "reset_block_inst/reset_block_inst/width_counter_0_rstpot" is
sourceless and has been removed.
                                         Sourceless block "reset_block_inst/reset_block_inst/width_counter_0" (FF)
removed.
                                          The signal "reset_block_inst/reset_block_inst/width_counter<0>" is sourceless
and has been removed.
                                       Sourceless block "reset_block_inst/reset_block_inst/width_counter_1_rstpot"
(ROM) removed.
                                        The signal "reset_block_inst/reset_block_inst/width_counter_1_rstpot" is
sourceless and has been removed.
                                         Sourceless block "reset_block_inst/reset_block_inst/width_counter_1" (FF)
removed.
                                          The signal "reset_block_inst/reset_block_inst/width_counter<1>" is sourceless
and has been removed.
                                           Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<1>"
(ROM) removed.
                                            The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<1>" is
sourceless and has been removed.
                                             Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<1>"
(XOR) removed.
                                              The signal "reset_block_inst/reset_block_inst/Mcount_width_counter1" is
sourceless and has been removed.
                                       Sourceless block "reset_block_inst/reset_block_inst/width_counter_2_rstpot"
(ROM) removed.
                                        The signal "reset_block_inst/reset_block_inst/width_counter_2_rstpot" is
sourceless and has been removed.
                                         Sourceless block "reset_block_inst/reset_block_inst/width_counter_2" (FF)
removed.
                                          The signal "reset_block_inst/reset_block_inst/width_counter<2>" is sourceless
and has been removed.
                                           Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<2>"
(ROM) removed.
                                            The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<2>" is
sourceless and has been removed.
                                             Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<2>"
(XOR) removed.
                                              The signal "reset_block_inst/reset_block_inst/Mcount_width_counter2" is
sourceless and has been removed.
                                       Sourceless block "reset_block_inst/reset_block_inst/width_counter_3_rstpot"
(ROM) removed.
                                        The signal "reset_block_inst/reset_block_inst/width_counter_3_rstpot" is
sourceless and has been removed.
                                         Sourceless block "reset_block_inst/reset_block_inst/width_counter_3" (FF)
removed.
                                          The signal "reset_block_inst/reset_block_inst/width_counter<3>" is sourceless
and has been removed.
                                           Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<3>"
(ROM) removed.
                                            The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<3>" is
sourceless and has been removed.
                                             Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<3>"
(XOR) removed.
                                              The signal "reset_block_inst/reset_block_inst/Mcount_width_counter3" is
sourceless and has been removed.
                                           Sourceless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_
o_lut<0>" (ROM) removed.
                                            The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_
o_lut<0>" is sourceless and has been removed.
                                             Sourceless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_
o_cy<0>" (MUX) removed.
                                              The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_
o_cy<0>" is sourceless and has been removed.
                                       Sourceless block "reset_block_inst/reset_block_inst/width_counter_4_rstpot"
(ROM) removed.
                                        The signal "reset_block_inst/reset_block_inst/width_counter_4_rstpot" is
sourceless and has been removed.
                                         Sourceless block "reset_block_inst/reset_block_inst/width_counter_4" (FF)
removed.
                                          The signal "reset_block_inst/reset_block_inst/width_counter<4>" is sourceless
and has been removed.
                                           Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<4>"
(ROM) removed.
                                            The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<4>" is
sourceless and has been removed.
                                             Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<4>"
(XOR) removed.
                                              The signal "reset_block_inst/reset_block_inst/Mcount_width_counter4" is
sourceless and has been removed.
                                           Sourceless block
"reset_block_inst/reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_
o_lutdi" (ROM) removed.
                                            The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_
o_lutdi" is sourceless and has been removed.
                                       Sourceless block "reset_block_inst/reset_block_inst/width_counter_5_rstpot"
(ROM) removed.
                                        The signal "reset_block_inst/reset_block_inst/width_counter_5_rstpot" is
sourceless and has been removed.
                                         Sourceless block "reset_block_inst/reset_block_inst/width_counter_5" (FF)
removed.
                                          The signal "reset_block_inst/reset_block_inst/width_counter<5>" is sourceless
and has been removed.
                                           Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<5>"
(ROM) removed.
                                            The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<5>" is
sourceless and has been removed.
                                             Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<5>"
(XOR) removed.
                                              The signal "reset_block_inst/reset_block_inst/Mcount_width_counter5" is
sourceless and has been removed.
                                       Sourceless block "reset_block_inst/reset_block_inst/width_counter_6_rstpot"
(ROM) removed.
                                        The signal "reset_block_inst/reset_block_inst/width_counter_6_rstpot" is
sourceless and has been removed.
                                         Sourceless block "reset_block_inst/reset_block_inst/width_counter_6" (FF)
removed.
                                          The signal "reset_block_inst/reset_block_inst/width_counter<6>" is sourceless
and has been removed.
                                           Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<6>"
(ROM) removed.
                                            The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<6>" is
sourceless and has been removed.
                                             Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<6>"
(XOR) removed.
                                              The signal "reset_block_inst/reset_block_inst/Mcount_width_counter6" is
sourceless and has been removed.
                                       Sourceless block "reset_block_inst/reset_block_inst/width_counter_7_rstpot"
(ROM) removed.
                                        The signal "reset_block_inst/reset_block_inst/width_counter_7_rstpot" is
sourceless and has been removed.
                                         Sourceless block "reset_block_inst/reset_block_inst/width_counter_7" (FF)
removed.
                                          The signal "reset_block_inst/reset_block_inst/width_counter<7>" is sourceless
and has been removed.
                                           Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<7>"
(ROM) removed.
                                            The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<7>" is
sourceless and has been removed.
                                             Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<7>"
(XOR) removed.
                                              The signal "reset_block_inst/reset_block_inst/Mcount_width_counter7" is
sourceless and has been removed.
                                       Sourceless block "reset_block_inst/reset_block_inst/width_counter_8_rstpot"
(ROM) removed.
                                        The signal "reset_block_inst/reset_block_inst/width_counter_8_rstpot" is
sourceless and has been removed.
                                         Sourceless block "reset_block_inst/reset_block_inst/width_counter_8" (FF)
removed.
                                          The signal "reset_block_inst/reset_block_inst/width_counter<8>" is sourceless
and has been removed.
                                           Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<8>"
(ROM) removed.
                                            The signal "reset_block_inst/reset_block_inst/Mcount_width_counter_lut<8>" is
sourceless and has been removed.
                                             Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<8>"
(XOR) removed.
                                              The signal "reset_block_inst/reset_block_inst/Mcount_width_counter8" is
sourceless and has been removed.
   Sourceless block "reset_block_inst/reset_block_inst/Mcount_width_counter_xor<0>"
(XOR) removed.
    The signal "reset_block_inst/reset_block_inst/Mcount_width_counter" is
sourceless and has been removed.
The signal
"reset_block_inst/reset_block_inst/Mcompar_width_counter[31]_GND_2_o_LessThan_1_
o_lut<2>" is sourceless and has been removed.
The signal "reset_block_inst/ip_reset_i_inv" is sourceless and has been removed.
The signal "reset_block_inst/reset_block_inst/_n0017_inv1_lut" is sourceless and
has been removed.
The signal
"roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/persistentdff
_inst_q" is sourceless and has been removed.
 Sourceless block
"roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/persistentdff
_inst/q" (FF) removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "epb_addr_24_IBUF" is unused and has been removed.
 Unused block "epb_addr_24_IBUF" (BUF) removed.
  The signal "epb_addr<24>" is unused and has been removed.
   Unused block "epb_addr<24>" (PAD) removed.
The signal "epb_addr_25_IBUF" is unused and has been removed.
 Unused block "epb_addr_25_IBUF" (BUF) removed.
  The signal "epb_addr<25>" is unused and has been removed.
   Unused block "epb_addr<25>" (PAD) removed.
The signal "aux_clk_n" is unused and has been removed.
 Unused block "aux_clk_n" (PAD) removed.
The signal "aux_clk_p" is unused and has been removed.
 Unused block "aux_clk_p" (PAD) removed.
The signal "opb0_M_ABus<24>" is unused and has been removed.
 Unused block "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_5" (FF)
removed.
The signal "opb0_M_ABus<25>" is unused and has been removed.
 Unused block "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_reg_4" (FF)
removed.
The signal "net_vcc1" is unused and has been removed.
 Unused block "XST_VCC" (ONE) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<31>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_3
1" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<30>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_3
0" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<29>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_2
9" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<28>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_2
8" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<27>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_2
7" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<26>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_2
6" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<25>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_2
5" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<24>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_2
4" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<23>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_2
3" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<22>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_2
2" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<21>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_2
1" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<20>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_2
0" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<19>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_1
9" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<18>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_1
8" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<17>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_1
7" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<16>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_1
6" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<15>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_1
5" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<14>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_1
4" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<13>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_1
3" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<12>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_1
2" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<11>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_1
1" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<10>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_1
0" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<9>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_9
" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<8>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_8
" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<7>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_7
" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<6>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_6
" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<5>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_5
" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<4>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_4
" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<3>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_3
" (FF) removed.
The signal "roach2_tut_intro_counter_ctrl_user_data_out<2>" is unused and has
been removed.
 Unused block
"roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/user_data_out_reg_2
" (FF) removed.
Unused block "infrastructure_inst/infrastructure_inst/MMCM_BASE_aux_clk"
(MMCM_ADV) removed.
Unused block "infrastructure_inst/infrastructure_inst/ibufgd_aux_arr" (IBUFGDS)
removed.
Unused block "opb0/opb0/OPB_beAck_I/USE_LUT_OR_GEN.OR_PROCESS.yi<6><0>1" (ROM)
removed.
Unused block "opb0/opb0/OPB_dwAck_I/USE_LUT_OR_GEN.OR_PROCESS.yi<6><0>1" (ROM)
removed.
Unused block "opb0/opb0/OPB_fwAck_I/USE_LUT_OR_GEN.OR_PROCESS.yi<6><0>1" (ROM)
removed.
Unused block "opb0/opb0/OPB_hwAck_I/USE_LUT_OR_GEN.OR_PROCESS.yi<6><0>1" (ROM)
removed.
Unused block "reset_block_inst/XST_GND" (ZERO) removed.
Unused block "reset_block_inst/XST_VCC" (ONE) removed.
Unused block "reset_block_inst/ip_reset_i_inv1_INV_0" (BUF) removed.
Unused block "reset_block_inst/reset_block_inst/_n0017_inv1_lut_INV_0" (BUF)
removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
GND 		epb_opb_bridge_inst/XST_GND
VCC 		epb_opb_bridge_inst/XST_VCC
GND 		infrastructure_inst/XST_GND
VCC 		infrastructure_inst/XST_VCC
GND 		opb0/XST_GND
VCC 		opb0/XST_VCC
LUT6
		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_errAck_I/USE_LUT_OR_GEN.OR_PROCESS.yi<6
><0>1
   optimized to 0
LUT6
		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_retry_I/USE_LUT_OR_GEN.OR_PROCESS.yi<6>
<0>1
   optimized to 0
LUT6
		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_toutSup_I/USE_LUT_OR_GEN.OR_PROCESS.yi<
6><0>1
   optimized to 0
LUT6 		opb0/opb0/iOPB_toutSup_inv1
   optimized to 1
GND 		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/XST_GND
VCC 		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/XST_VCC
GND
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/addsub/comp0.core_instance0/blk00000001/blk00000002
LUT2
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/addsub/comp0.core_instance0/blk00000001/blk00000064
   optimized to 0
VCC
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk00000002
GND
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk00000003
VCC
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk00000002
GND
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk00000003
VCC
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk00000002
GND
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk00000003
VCC
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk00000002
GND
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk00000003
GND 		roach2_tut_intro_a/XST_GND
VCC 		roach2_tut_intro_a/XST_VCC
LUT4
		roach2_tut_intro_a/roach2_tut_intro_a/Mcompar_OPB_ABus[0]_GND_2_o_LessThan_2_o
_lut<4>
   optimized to 1
GND 		roach2_tut_intro_b/XST_GND
VCC 		roach2_tut_intro_b/XST_VCC
LUT3
		roach2_tut_intro_b/roach2_tut_intro_b/Mcompar_OPB_ABus[0]_GND_2_o_LessThan_2_o
_lut<4>
   optimized to 1
GND 		roach2_tut_intro_counter_ctrl/XST_GND
VCC 		roach2_tut_intro_counter_ctrl/XST_VCC
LUT4
		roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/Mcompar_OPB_ABus[0
]_GND_2_o_LessThan_2_o_lut<4>
   optimized to 1
GND 		roach2_tut_intro_counter_value/XST_GND
VCC 		roach2_tut_intro_counter_value/XST_VCC
LUT2
		roach2_tut_intro_counter_value/roach2_tut_intro_counter_value/Mcompar_OPB_ABus
[0]_GND_2_o_LessThan_2_o_lut<4>
   optimized to 1
GND 		roach2_tut_intro_sum_a_b/XST_GND
VCC 		roach2_tut_intro_sum_a_b/XST_VCC
LUT4
		roach2_tut_intro_sum_a_b/roach2_tut_intro_sum_a_b/Mcompar_OPB_ABus[0]_GND_2_o_
LessThan_2_o_lut<4>
   optimized to 1
GND 		sys_block_inst/XST_GND
VCC 		sys_block_inst/XST_VCC
LUT5 		sys_block_inst/sys_block_inst/a_match_Sl_xferAck_AND_2_o3
   optimized to 1

Redundant Block(s):
TYPE 		BLOCK
LUT1 		epb_opb_bridge_inst/epb_opb_bridge_inst/Mcount_timeout_counter_cy<8>_rt
LUT1 		epb_opb_bridge_inst/epb_opb_bridge_inst/Mcount_timeout_counter_cy<7>_rt
LUT1 		epb_opb_bridge_inst/epb_opb_bridge_inst/Mcount_timeout_counter_cy<6>_rt
LUT1 		epb_opb_bridge_inst/epb_opb_bridge_inst/Mcount_timeout_counter_cy<5>_rt
LUT1 		epb_opb_bridge_inst/epb_opb_bridge_inst/Mcount_timeout_counter_cy<4>_rt
LUT1 		epb_opb_bridge_inst/epb_opb_bridge_inst/Mcount_timeout_counter_cy<3>_rt
LUT1 		epb_opb_bridge_inst/epb_opb_bridge_inst/Mcount_timeout_counter_cy<2>_rt
LUT1 		epb_opb_bridge_inst/epb_opb_bridge_inst/Mcount_timeout_counter_cy<1>_rt
LUT1 		epb_opb_bridge_inst/epb_opb_bridge_inst/Mcount_timeout_counter_xor<9>_rt
INV 		epb_opb_bridge_inst/epb_opb_bridge_inst/M_BE<0>1_INV_0
INV 		epb_opb_bridge_inst/epb_opb_bridge_inst/M_BE<1>1_INV_0
INV 		epb_opb_bridge_inst/epb_opb_bridge_inst/M_BE<2>1_INV_0
INV 		epb_opb_bridge_inst/epb_opb_bridge_inst/M_BE<3>1_INV_0
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<30>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<29>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<28>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<27>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<26>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<25>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<24>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<23>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<22>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<21>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<20>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<19>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<18>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<17>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<16>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<15>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<14>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<13>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<12>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<11>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<10>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<9>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<8>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<7>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<6>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<5>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<4>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<3>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<2>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_cy<1>_rt
LUT1 		sys_block_inst/sys_block_inst/Mcount_fab_clk_counter_xor<31>_rt
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk00000063
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk00000064
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk00000065
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk00000066
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk00000067
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk00000068
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk00000069
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk0000006a
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk0000006b
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk0000006c
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk0000006d
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk0000006e
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk0000006f
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk00000070
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk00000071
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk00000072
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk00000073
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk00000074
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk00000075
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk00000076
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk00000077
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk00000078
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk00000079
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk0000007a
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk0000007b
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk0000007c
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk0000007d
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk0000007e
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk0000007f
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter/comp0.core_instance0/blk00000001/blk00000080
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk00000063
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk00000064
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk00000065
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk00000066
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk00000067
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk00000068
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk00000069
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk0000006a
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk0000006b
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk0000006c
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk0000006d
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk0000006e
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk0000006f
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk00000070
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk00000071
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk00000072
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk00000073
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk00000074
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk00000075
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk00000076
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk00000077
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk00000078
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk00000079
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk0000007a
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk0000007b
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk0000007c
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk0000007d
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk0000007e
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk0000007f
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led2/comp0.core_instance0/blk00000001/blk00000080
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk00000054
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk00000055
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk00000056
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk00000057
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk00000058
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk00000059
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk0000005a
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk0000005b
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk0000005c
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk0000005d
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk0000005e
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk0000005f
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk00000060
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk00000061
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk00000062
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk00000063
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk00000064
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk00000065
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk00000066
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk00000067
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk00000068
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk00000069
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk0000006a
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk0000006b
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led/comp1.core_instance1/blk00000001/blk0000006c
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk0000005d
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk0000005e
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk0000005f
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk00000060
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk00000061
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk00000062
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk00000063
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk00000064
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk00000065
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk00000066
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk00000067
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk00000068
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk00000069
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk0000006a
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk0000006b
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk0000006c
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk0000006d
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk0000006e
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk0000006f
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk00000070
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk00000071
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk00000072
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk00000073
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk00000074
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk00000075
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk00000076
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk00000077
LUT1
		roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_i
ntro_x0/counter_led1/comp2.core_instance2/blk00000001/blk00000078
LUT3 		opb0/opb0/sys_rst_i1
LUT6 		roach2_tut_intro_a/roach2_tut_intro_a/a_match_Sl_xferAck_reg_AND_3_o_SW0
LUT5
		roach2_tut_intro_b/roach2_tut_intro_b/Mcompar_GND_2_o_OPB_ABus[0]_LessThan_1_o
_cy<4>
LUT4
		roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/Mcompar_GND_2_o_OP
B_ABus[0]_LessThan_1_o_cy<4>
LUT5
		roach2_tut_intro_counter_value/roach2_tut_intro_counter_value/Mcompar_GND_2_o_
OPB_ABus[0]_LessThan_1_o_cy<4>
LUT3
		roach2_tut_intro_sum_a_b/roach2_tut_intro_sum_a_b/Mcompar_GND_2_o_OPB_ABus[0]_
LessThan_1_o_cy<4>

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| epb_addr<5>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<6>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<7>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<8>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<9>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<10>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<11>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<12>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<13>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<14>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<15>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<16>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<17>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<18>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<19>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<20>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<21>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<22>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<23>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<26>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<27>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<28>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_addr<29>                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_be_n<0>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_be_n<1>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_be_n<2>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_be_n<3>                        | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_clk_in                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| epb_cs_n                           | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_data<0>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<1>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<2>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<3>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<4>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<5>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<6>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<7>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<8>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<9>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<10>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<11>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<12>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<13>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<14>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<15>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<16>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<17>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<18>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<19>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<20>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<21>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<22>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<23>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<24>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<25>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<26>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<27>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<28>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<29>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<30>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_data<31>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
| epb_doe_n                          | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| epb_oe_n                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| epb_r_w_n                          | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| epb_rdy                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ppc_irq_n                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| roach2_tut_intro_gpio1_ext<0>      | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW | OFF          |          |          |
| roach2_tut_intro_gpio2_ext<0>      | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW | OFF          |          |          |
| roach2_tut_intro_gpio3_ext<0>      | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW | OFF          |          |          |
| roach2_tut_intro_gpio_ext<0>       | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW | OFF          |          |          |
| sys_clk_n                          | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| sys_clk_p                          | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
MMCM_ADV "infrastructure_inst/infrastructure_inst/MMCM_BASE_sys_clk":
BANDWIDTH:LOW
CASC_LOCK_EN:FALSE
CLKBURST_ENABLE:FALSE
CLKBURST_REPEAT:FALSE
CLKFBIN_EDGE:FALSE
CLKFBIN_NOCOUNT:TRUE
CLKFBOUT_EDGE:FALSE
CLKFBOUT_EN:TRUE
CLKFBOUT_FRAC_EN:FALSE
CLKFBOUT_FRAC_WF:FALSE
CLKFBOUT_NOCOUNT:TRUE
CLKFBOUT_USE_FINE_PS:FALSE
CLKOUT0_EDGE:FALSE
CLKOUT0_EN:FALSE
CLKOUT0_FRAC_EN:FALSE
CLKOUT0_FRAC_WF:FALSE
CLKOUT0_NOCOUNT:TRUE
CLKOUT0_USE_FINE_PS:FALSE
CLKOUT1_EDGE:FALSE
CLKOUT1_EN:FALSE
CLKOUT1_NOCOUNT:TRUE
CLKOUT1_USE_FINE_PS:FALSE
CLKOUT2_EDGE:FALSE
CLKOUT2_EN:FALSE
CLKOUT2_NOCOUNT:TRUE
CLKOUT2_USE_FINE_PS:FALSE
CLKOUT3_EDGE:FALSE
CLKOUT3_EN:FALSE
CLKOUT3_NOCOUNT:TRUE
CLKOUT3_USE_FINE_PS:FALSE
CLKOUT4_CASCADE:FALSE
CLKOUT4_EDGE:FALSE
CLKOUT4_EN:FALSE
CLKOUT4_NOCOUNT:TRUE
CLKOUT4_USE_FINE_PS:FALSE
CLKOUT5_EDGE:FALSE
CLKOUT5_EN:FALSE
CLKOUT5_FRAC_WF:FALSE
CLKOUT5_NOCOUNT:TRUE
CLKOUT5_USE_FINE_PS:FALSE
CLKOUT6_EDGE:FALSE
CLKOUT6_EN:FALSE
CLKOUT6_FRAC_WF:FALSE
CLKOUT6_NOCOUNT:TRUE
CLKOUT6_USE_FINE_PS:FALSE
CLOCK_HOLD:FALSE
COMPENSATION:ZHOLD
DIRECT_PATH_CNTRL:FALSE
DIVCLK_EDGE:FALSE
DIVCLK_NOCOUNT:TRUE
EN_VCO_DIV1:FALSE
EN_VCO_DIV6:FALSE
GTS_WAIT:FALSE
HVLF_CNT_TEST_EN:FALSE
HVLF_STEP:FALSE
IN_DLY_EN:TRUE
MMCM_EN:TRUE
PERF0_USE_CLK:FALSE
PERF1_USE_CLK:FALSE
PERF2_USE_CLK:FALSE
PERF3_USE_CLK:FALSE
SEL_SLIPD:FALSE
STARTUP_WAIT:FALSE
VLF_HIGH_DIS_B:TRUE
VLF_HIGH_PWDN_B:TRUE
CLKFBOUT_MULT_F = 8.0
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 10
CLKIN2_PERIOD = 10
CLKOUT0_DIVIDE_F = 4.0
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 8
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 0.0
CLKOUT2_DIVIDE = 8
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 90.0
CLKOUT3_DIVIDE = 8
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 180.0
CLKOUT4_DIVIDE = 8
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 270.0
CLKOUT5_DIVIDE = 4
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
CLKOUT6_DIVIDE = 8
CLKOUT6_DUTY_CYCLE = 0.5
CLKOUT6_PHASE = 0.0
DIVCLK_DIVIDE = 1
REF_JITTER1 = 0.0
REF_JITTER2 = 0.01



Section 12 - Control Set Information
------------------------------------
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal                                                          | Reset Signal                                                                     | Set Signal | Enable Signal                                                                    | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| MMCM_PHASE_CALIBRATION_ML_LUT2_4_ML_NEW_CLK                           |                                                                                  |            |                                                                                  | 2                | 2              |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| epb_clk                                                               |                                                                                  |            |                                                                                  | 47               | 126            |
| epb_clk                                                               |                                                                                  |            | GLOBAL_LOGIC1                                                                    | 5                | 5              |
| epb_clk                                                               |                                                                                  |            | roach2_tut_intro_counter_value/roach2_tut_intro_counter_value/register_readyRR   | 8                | 32             |
| epb_clk                                                               |                                                                                  |            | roach2_tut_intro_sum_a_b/roach2_tut_intro_sum_a_b/register_readyRR               | 8                | 32             |
| epb_clk                                                               |                                                                                  |            | sys_block_inst/sys_block_inst/_n0227_inv                                         | 8                | 32             |
| epb_clk                                                               | epb_opb_bridge_inst/epb_opb_bridge_inst/Mcount_timeout_counter_val               |            |                                                                                  | 3                | 10             |
| epb_clk                                                               | opb0_OPB_Rst                                                                     |            |                                                                                  | 9                | 10             |
| epb_clk                                                               | opb0_OPB_Rst                                                                     |            | sys_block_inst/sys_block_inst/a_match_Sl_xferAck_AND_2_o                         | 17               | 32             |
| epb_clk                                                               | power_on_rst                                                                     |            |                                                                                  | 1                | 1              |
| epb_clk                                                               | roach2_tut_intro_a/roach2_tut_intro_a/register_doneRR                            |            |                                                                                  | 1                | 1              |
| epb_clk                                                               | roach2_tut_intro_b/roach2_tut_intro_b/register_doneRR                            |            |                                                                                  | 1                | 1              |
| epb_clk                                                               | roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/register_doneRR      |            |                                                                                  | 1                | 1              |
| epb_clk                                                               | roach2_tut_intro_counter_value/roach2_tut_intro_counter_value/register_readyRR_1 |            |                                                                                  | 1                | 1              |
| epb_clk                                                               | roach2_tut_intro_sum_a_b/roach2_tut_intro_sum_a_b/register_readyRR_1             |            |                                                                                  | 1                | 1              |
| epb_clk                                                               | sys_block_inst/sys_block_inst/bus_wait_0                                         |            |                                                                                  | 1                | 2              |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| sys_clk                                                               |                                                                                  |            |                                                                                  | 46               | 136            |
| sys_clk                                                               |                                                                                  |            | GLOBAL_LOGIC1                                                                    | 5                | 5              |
| sys_clk                                                               |                                                                                  |            | roach2_tut_intro_a/roach2_tut_intro_a/register_readyRR                           | 8                | 32             |
| sys_clk                                                               |                                                                                  |            | roach2_tut_intro_b/roach2_tut_intro_b/register_readyRR                           | 8                | 32             |
| sys_clk                                                               |                                                                                  |            | roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/register_readyRR     | 1                | 2              |
| sys_clk                                                               |                                                                                  |            | roach2_tut_intro_counter_value/roach2_tut_intro_counter_value/register_requestRR | 8                | 32             |
| sys_clk                                                               |                                                                                  |            | roach2_tut_intro_sum_a_b/roach2_tut_intro_sum_a_b/register_requestRR             | 8                | 32             |
| sys_clk                                                               |                                                                                  |            | sys_block_inst/sys_block_inst/_n0231_inv                                         | 7                | 32             |
| sys_clk                                                               | roach2_tut_intro_b/roach2_tut_intro_b/register_readyRR_1                         |            |                                                                                  | 1                | 1              |
| sys_clk                                                               | roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl/register_readyRR_1   |            |                                                                                  | 1                | 1              |
| sys_clk                                                               | roach2_tut_intro_counter_ctrl_user_data_out<1>                                   |            | roach2_tut_intro_counter_ctrl_user_data_out<0>                                   | 8                | 32             |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~infrastructure_inst/infrastructure_inst/MMCM_BASE_sys_clk_ML_NEW_I1  |                                                                                  |            |                                                                                  | 1                | 1              |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~infrastructure_inst/infrastructure_inst/MMCM_BASE_sys_clk_ML_NEW_OUT |                                                                                  |            |                                                                                  | 1                | 1              |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                    | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48E1 | BUFG  | BUFIO | BUFR  | MMCM_ADV  | Full Hierarchical Name                                                                                                                      |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| system/                                   |           | 0/276         | 0/614         | 0/669         | 0/10          | 0/0       | 0/0     | 0/4   | 0/0   | 0/0   | 0/1       | system                                                                                                                                      |
| +epb_infrastructure_inst                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/epb_infrastructure_inst                                                                                                              |
| ++epb_infrastructure_inst                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/epb_infrastructure_inst/epb_infrastructure_inst                                                                                      |
| +epb_opb_bridge_inst                      |           | 0/16          | 0/26          | 0/20          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/epb_opb_bridge_inst                                                                                                                  |
| ++epb_opb_bridge_inst                     |           | 16/16         | 26/26         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/epb_opb_bridge_inst/epb_opb_bridge_inst                                                                                              |
| +infrastructure_inst                      |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/4   | 0/0   | 0/0   | 0/1       | system/infrastructure_inst                                                                                                                  |
| ++infrastructure_inst                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 4/4   | 0/0   | 0/0   | 1/1       | system/infrastructure_inst/infrastructure_inst                                                                                              |
| +opb0                                     |           | 0/46          | 0/6           | 0/56          | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb0                                                                                                                                 |
| ++opb0                                    |           | 1/46          | 1/6           | 1/56          | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb0/opb0                                                                                                                            |
| +++ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I  |           | 27/27         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I                                                                                      |
| +++ARBITER_HAS_NO_PROC_INTF.OPB_xferAck_I |           | 0/0           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_xferAck_I                                                                                     |
| +++OPB_ARBITER_I                          |           | 0/3           | 0/5           | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb0/opb0/OPB_ARBITER_I                                                                                                              |
| ++++OPB_ARBITER_CORE_I                    |           | 0/3           | 0/5           | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I                                                                                           |
| +++++WATCHDOG_TIMER_I                     |           | 3/3           | 5/5           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I                                                                          |
| +++OPB_DBus_I                             |           | 15/15         | 0/0           | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/opb0/opb0/OPB_DBus_I                                                                                                                 |
| +roach2_tut_intro_XSG_core_config         |           | 0/40          | 0/121         | 0/154         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_XSG_core_config                                                                                                     |
| ++roach2_tut_intro_XSG_core_config        |           | 0/40          | 0/121         | 0/154         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config                                                                    |
| +++roach2_tut_intro_x0                    |           | 0/40          | 0/121         | 0/154         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_intro_x0                                                |
| ++++addsub                                |           | 0/9           | 0/0           | 0/33          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_intro_x0/addsub                                         |
| +++++comp0.core_instance0                 |           | 0/9           | 0/0           | 0/33          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_intro_x0/addsub/comp0.core_instance0                    |
| ++++++blk00000001                         |           | 9/9           | 0/0           | 33/33         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_intro_x0/addsub/comp0.core_instance0/blk00000001        |
| ++++counter                               |           | 0/8           | 0/32          | 0/32          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_intro_x0/counter                                        |
| +++++comp0.core_instance0                 |           | 0/8           | 0/32          | 0/32          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_intro_x0/counter/comp0.core_instance0                   |
| ++++++blk00000001                         |           | 8/8           | 32/32         | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_intro_x0/counter/comp0.core_instance0/blk00000001       |
| ++++counter_led                           |           | 0/7           | 0/27          | 0/27          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_intro_x0/counter_led                                    |
| +++++comp1.core_instance1                 |           | 0/7           | 0/27          | 0/27          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_intro_x0/counter_led/comp1.core_instance1               |
| ++++++blk00000001                         |           | 7/7           | 27/27         | 27/27         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_intro_x0/counter_led/comp1.core_instance1/blk00000001   |
| ++++counter_led1                          |           | 0/8           | 0/30          | 0/30          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_intro_x0/counter_led1                                   |
| +++++comp2.core_instance2                 |           | 0/8           | 0/30          | 0/30          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_intro_x0/counter_led1/comp2.core_instance2              |
| ++++++blk00000001                         |           | 8/8           | 30/30         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_intro_x0/counter_led1/comp2.core_instance2/blk00000001  |
| ++++counter_led2                          |           | 0/8           | 0/32          | 0/32          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_intro_x0/counter_led2                                   |
| +++++comp0.core_instance0                 |           | 0/8           | 0/32          | 0/32          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_intro_x0/counter_led2/comp0.core_instance0              |
| ++++++blk00000001                         |           | 8/8           | 32/32         | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_XSG_core_config/roach2_tut_intro_XSG_core_config/roach2_tut_intro_x0/counter_led2/comp0.core_instance0/blk00000001  |
| +roach2_tut_intro_a                       |           | 0/22          | 0/69          | 0/44          | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_a                                                                                                                   |
| ++roach2_tut_intro_a                      |           | 22/22         | 69/69         | 44/44         | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_a/roach2_tut_intro_a                                                                                                |
| +roach2_tut_intro_b                       |           | 0/24          | 0/71          | 0/46          | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_b                                                                                                                   |
| ++roach2_tut_intro_b                      |           | 24/24         | 71/71         | 46/46         | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_b/roach2_tut_intro_b                                                                                                |
| +roach2_tut_intro_counter_ctrl            |           | 0/18          | 0/41          | 0/46          | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_counter_ctrl                                                                                                        |
| ++roach2_tut_intro_counter_ctrl           |           | 18/18         | 41/41         | 46/46         | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_counter_ctrl/roach2_tut_intro_counter_ctrl                                                                          |
| +roach2_tut_intro_counter_value           |           | 0/40          | 0/71          | 0/92          | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_counter_value                                                                                                       |
| ++roach2_tut_intro_counter_value          |           | 40/40         | 71/71         | 92/92         | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_counter_value/roach2_tut_intro_counter_value                                                                        |
| +roach2_tut_intro_gpio                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_gpio                                                                                                                |
| ++roach2_tut_intro_gpio                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_gpio/roach2_tut_intro_gpio                                                                                          |
| +roach2_tut_intro_gpio1                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_gpio1                                                                                                               |
| ++roach2_tut_intro_gpio1                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_gpio1/roach2_tut_intro_gpio1                                                                                        |
| +roach2_tut_intro_gpio2                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_gpio2                                                                                                               |
| ++roach2_tut_intro_gpio2                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_gpio2/roach2_tut_intro_gpio2                                                                                        |
| +roach2_tut_intro_gpio3                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_gpio3                                                                                                               |
| ++roach2_tut_intro_gpio3                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_gpio3/roach2_tut_intro_gpio3                                                                                        |
| +roach2_tut_intro_sum_a_b                 |           | 0/39          | 0/71          | 0/92          | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_sum_a_b                                                                                                             |
| ++roach2_tut_intro_sum_a_b                |           | 39/39         | 71/71         | 92/92         | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/roach2_tut_intro_sum_a_b/roach2_tut_intro_sum_a_b                                                                                    |
| +sys_block_inst                           |           | 0/30          | 0/138         | 0/118         | 0/3           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/sys_block_inst                                                                                                                       |
| ++sys_block_inst                          |           | 30/30         | 138/138       | 118/118       | 3/3           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | system/sys_block_inst/sys_block_inst                                                                                                        |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
