strict digraph "compose( ,  )" {
	node [label="\N"];
	"15:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fa3d2596bd0>",
		clk_sens=True,
		fillcolor=gold,
		label="15:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa3d258e290>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"15:AL" -> "16:IF"	[cond="[]",
		lineno=None];
	"32:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fa3d28a0d10>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="32:AS
out = present_state == 1;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa3d25e3610>",
		fillcolor=turquoise,
		label="17:BL
present_state <= 0;
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa3d25e3210>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fa3d258e550>]",
		style=filled,
		typ=Block];
	"Leaf_15:AL"	[def_var="['present_state', 'next_state']",
		label="Leaf_15:AL"];
	"17:BL" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"28:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa3d25e6d10>",
		fillcolor=firebrick,
		label="28:NS
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa3d25e6d10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_26:AL"	[def_var="['next_state']",
		label="Leaf_26:AL"];
	"28:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"27:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fa3d25e6350>",
		fillcolor=linen,
		label="27:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"29:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fa3d25e6550>",
		fillcolor=lightcyan,
		label="29:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "29:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"28:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fa3d25e6950>",
		fillcolor=lightcyan,
		label="28:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "28:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"29:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa3d295ee50>",
		fillcolor=firebrick,
		label="29:NS
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa3d295ee50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"29:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"16:IF" -> "17:BL"	[cond="['reset']",
		label=reset,
		lineno=16];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa3d25f1150>",
		fillcolor=turquoise,
		label="22:BL
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa3d25f1650>]",
		style=filled,
		typ=Block];
	"16:IF" -> "22:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=16];
	"26:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fa3d25fdd10>",
		clk_sens=False,
		fillcolor=gold,
		label="26:AL",
		sens="['present_state', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state']"];
	"26:AL" -> "27:CS"	[cond="[]",
		lineno=None];
	"Leaf_26:AL" -> "15:AL";
	"Leaf_15:AL" -> "15:AL";
	"Leaf_15:AL" -> "32:AS";
	"Leaf_15:AL" -> "26:AL";
	"29:CA" -> "29:NS"	[cond="[]",
		lineno=None];
	"22:BL" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"28:CA" -> "28:NS"	[cond="[]",
		lineno=None];
}
