DSCH 2.7a
VERSION 12/12/2019 12:16:42 PM
BB(15,-99,224,114)
SYM  #button1
BB(201,-99,209,-90)
TITLE 205 -95  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(202,-98,6,6,r)
VIS 1
PIN(205,-90,0.000,0.000)A3
LIG(205,-91,205,-90)
LIG(201,-99,209,-99)
LIG(201,-91,201,-99)
LIG(209,-91,201,-91)
LIG(209,-99,209,-91)
LIG(202,-98,208,-98)
LIG(202,-92,202,-98)
LIG(208,-92,202,-92)
LIG(208,-98,208,-92)
FSYM
SYM  #button2
BB(191,-99,199,-90)
TITLE 195 -95  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(192,-98,6,6,r)
VIS 1
PIN(195,-90,0.000,0.000)A2
LIG(195,-91,195,-90)
LIG(191,-99,199,-99)
LIG(191,-91,191,-99)
LIG(199,-91,191,-91)
LIG(199,-99,199,-91)
LIG(192,-98,198,-98)
LIG(192,-92,192,-98)
LIG(198,-92,192,-92)
LIG(198,-98,198,-92)
FSYM
SYM  #button3
BB(181,-99,189,-90)
TITLE 185 -95  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(182,-98,6,6,r)
VIS 1
PIN(185,-90,0.000,0.000)A1
LIG(185,-91,185,-90)
LIG(181,-99,189,-99)
LIG(181,-91,181,-99)
LIG(189,-91,181,-91)
LIG(189,-99,189,-91)
LIG(182,-98,188,-98)
LIG(182,-92,182,-98)
LIG(188,-92,182,-92)
LIG(188,-98,188,-92)
FSYM
SYM  #button4
BB(171,-99,179,-90)
TITLE 175 -95  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(172,-98,6,6,r)
VIS 1
PIN(175,-90,0.000,0.000)A0
LIG(175,-91,175,-90)
LIG(171,-99,179,-99)
LIG(171,-91,171,-99)
LIG(179,-91,171,-91)
LIG(179,-99,179,-91)
LIG(172,-98,178,-98)
LIG(172,-92,172,-98)
LIG(178,-92,172,-92)
LIG(178,-98,178,-92)
FSYM
SYM  #button5
BB(161,-99,169,-90)
TITLE 165 -95  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(162,-98,6,6,r)
VIS 1
PIN(165,-90,0.000,0.000)B3
LIG(165,-91,165,-90)
LIG(161,-99,169,-99)
LIG(161,-91,161,-99)
LIG(169,-91,161,-91)
LIG(169,-99,169,-91)
LIG(162,-98,168,-98)
LIG(162,-92,162,-98)
LIG(168,-92,162,-92)
LIG(168,-98,168,-92)
FSYM
SYM  #button6
BB(151,-99,159,-90)
TITLE 155 -95  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(152,-98,6,6,r)
VIS 1
PIN(155,-90,0.000,0.000)B2
LIG(155,-91,155,-90)
LIG(151,-99,159,-99)
LIG(151,-91,151,-99)
LIG(159,-91,151,-91)
LIG(159,-99,159,-91)
LIG(152,-98,158,-98)
LIG(152,-92,152,-98)
LIG(158,-92,152,-92)
LIG(158,-98,158,-92)
FSYM
SYM  #button7
BB(141,-99,149,-90)
TITLE 145 -95  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(142,-98,6,6,r)
VIS 1
PIN(145,-90,0.000,0.000)B1
LIG(145,-91,145,-90)
LIG(141,-99,149,-99)
LIG(141,-91,141,-99)
LIG(149,-91,141,-91)
LIG(149,-99,149,-91)
LIG(142,-98,148,-98)
LIG(142,-92,142,-98)
LIG(148,-92,142,-92)
LIG(148,-98,148,-92)
FSYM
SYM  #button8
BB(131,-99,139,-90)
TITLE 135 -95  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(132,-98,6,6,r)
VIS 1
PIN(135,-90,0.000,0.000)B0
LIG(135,-91,135,-90)
LIG(131,-99,139,-99)
LIG(131,-91,131,-99)
LIG(139,-91,131,-91)
LIG(139,-99,139,-91)
LIG(132,-98,138,-98)
LIG(132,-92,132,-98)
LIG(138,-92,132,-92)
LIG(138,-98,138,-92)
FSYM
SYM  #light4
BB(151,108,165,114)
TITLE 151 110  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(160,109,4,4,r)
VIS 1
PIN(150,110,0.000,0.000)Y0
LIG(159,113,164,113)
LIG(164,113,165,112)
LIG(164,109,159,109)
LIG(154,112,157,112)
LIG(154,111,154,114)
LIG(152,111,154,113)
LIG(152,112,154,114)
LIG(157,108,157,114)
LIG(157,110,150,110)
LIG(159,108,157,108)
LIG(159,114,159,108)
LIG(157,114,159,114)
LIG(165,110,164,109)
LIG(165,112,165,110)
FSYM
SYM  #light3
BB(151,98,165,104)
TITLE 151 100  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(160,99,4,4,r)
VIS 1
PIN(150,100,0.000,0.000)Y1
LIG(159,103,164,103)
LIG(164,103,165,102)
LIG(164,99,159,99)
LIG(154,102,157,102)
LIG(154,101,154,104)
LIG(152,101,154,103)
LIG(152,102,154,104)
LIG(157,98,157,104)
LIG(157,100,150,100)
LIG(159,98,157,98)
LIG(159,104,159,98)
LIG(157,104,159,104)
LIG(165,100,164,99)
LIG(165,102,165,100)
FSYM
SYM  #light2
BB(151,88,165,94)
TITLE 151 90  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(160,89,4,4,r)
VIS 1
PIN(150,90,0.000,0.000)Y2
LIG(159,93,164,93)
LIG(164,93,165,92)
LIG(164,89,159,89)
LIG(154,92,157,92)
LIG(154,91,154,94)
LIG(152,91,154,93)
LIG(152,92,154,94)
LIG(157,88,157,94)
LIG(157,90,150,90)
LIG(159,88,157,88)
LIG(159,94,159,88)
LIG(157,94,159,94)
LIG(165,90,164,89)
LIG(165,92,165,90)
FSYM
SYM  #light1
BB(151,78,165,84)
TITLE 151 80  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(160,79,4,4,r)
VIS 1
PIN(150,80,0.000,0.000)Y3
LIG(159,83,164,83)
LIG(164,83,165,82)
LIG(164,79,159,79)
LIG(154,82,157,82)
LIG(154,81,154,84)
LIG(152,81,154,83)
LIG(152,82,154,84)
LIG(157,78,157,84)
LIG(157,80,150,80)
LIG(159,78,157,78)
LIG(159,84,159,78)
LIG(157,84,159,84)
LIG(165,80,164,79)
LIG(165,82,165,80)
FSYM
SYM  #OR
BB(15,-15,45,25)
TITLE 47 -5  #OR
MODEL 6000
PROP                                                                                                                                                                                                            
REC(20,-10,20,30,r)
VIS 5
PIN(35,-15,0.000,0.000)A
PIN(25,-15,0.000,0.000)B
PIN(35,25,0.060,0.350)Y
LIG(35,-15,35,-10)
LIG(25,-15,25,-10)
LIG(35,20,35,25)
LIG(40,-10,20,-10)
LIG(40,-10,40,20)
LIG(40,20,20,20)
LIG(20,20,20,-10)
VLG   module OR( A,B,Y);
VLG    input A,B;
VLG    output Y;
VLG    nmos #(24) nmos(w2,vss,B); // 1.0u 0.12u
VLG    pmos #(24) pmos(w2,vdd,B); // 2.0u 0.12u
VLG    nmos #(24) nmos(w4,vss,A); // 1.0u 0.12u
VLG    pmos #(24) pmos(w4,vdd,A); // 2.0u 0.12u
VLG    nmos #(24) nmos(Y,w5,w4); // 1.0u 0.12u
VLG    nmos #(10) nmos(w5,vss,w2); // 1.0u 0.12u
VLG    pmos #(24) pmos(Y,vdd,w4); // 2.0u 0.12u
VLG    pmos #(24) pmos(Y,vdd,w2); // 2.0u 0.12u
VLG   endmodule
FSYM
SYM  #OR
BB(40,-15,70,25)
TITLE 72 -5  #OR
MODEL 6000
PROP                                                                                                                                                                                                            
REC(45,-10,20,30,r)
VIS 5
PIN(60,-15,0.000,0.000)A
PIN(50,-15,0.000,0.000)B
PIN(60,25,0.060,0.350)Y
LIG(60,-15,60,-10)
LIG(50,-15,50,-10)
LIG(60,20,60,25)
LIG(65,-10,45,-10)
LIG(65,-10,65,20)
LIG(65,20,45,20)
LIG(45,20,45,-10)
VLG   module OR( A,B,Y);
VLG    input A,B;
VLG    output Y;
VLG    nmos #(24) nmos(w2,vss,B); // 1.0u 0.12u
VLG    pmos #(24) pmos(w2,vdd,B); // 2.0u 0.12u
VLG    nmos #(24) nmos(w4,vss,A); // 1.0u 0.12u
VLG    pmos #(24) pmos(w4,vdd,A); // 2.0u 0.12u
VLG    nmos #(24) nmos(Y,w5,w4); // 1.0u 0.12u
VLG    nmos #(10) nmos(w5,vss,w2); // 1.0u 0.12u
VLG    pmos #(24) pmos(Y,vdd,w4); // 2.0u 0.12u
VLG    pmos #(24) pmos(Y,vdd,w2); // 2.0u 0.12u
VLG   endmodule
FSYM
SYM  #OR
BB(65,-15,95,25)
TITLE 97 -5  #OR
MODEL 6000
PROP                                                                                                                                                                                                            
REC(70,-10,20,30,r)
VIS 5
PIN(85,-15,0.000,0.000)A
PIN(75,-15,0.000,0.000)B
PIN(85,25,0.060,0.350)Y
LIG(85,-15,85,-10)
LIG(75,-15,75,-10)
LIG(85,20,85,25)
LIG(90,-10,70,-10)
LIG(90,-10,90,20)
LIG(90,20,70,20)
LIG(70,20,70,-10)
VLG   module OR( A,B,Y);
VLG    input A,B;
VLG    output Y;
VLG    nmos #(24) nmos(w2,vss,B); // 1.0u 0.12u
VLG    pmos #(24) pmos(w2,vdd,B); // 2.0u 0.12u
VLG    nmos #(24) nmos(w4,vss,A); // 1.0u 0.12u
VLG    pmos #(24) pmos(w4,vdd,A); // 2.0u 0.12u
VLG    nmos #(24) nmos(Y,w5,w4); // 1.0u 0.12u
VLG    nmos #(10) nmos(w5,vss,w2); // 1.0u 0.12u
VLG    pmos #(24) pmos(Y,vdd,w4); // 2.0u 0.12u
VLG    pmos #(24) pmos(Y,vdd,w2); // 2.0u 0.12u
VLG   endmodule
FSYM
SYM  #OR
BB(90,-15,120,25)
TITLE 122 -5  #OR
MODEL 6000
PROP                                                                                                                                                                                                            
REC(95,-10,20,30,r)
VIS 5
PIN(110,-15,0.000,0.000)A
PIN(100,-15,0.000,0.000)B
PIN(110,25,0.060,0.350)Y
LIG(110,-15,110,-10)
LIG(100,-15,100,-10)
LIG(110,20,110,25)
LIG(115,-10,95,-10)
LIG(115,-10,115,20)
LIG(115,20,95,20)
LIG(95,20,95,-10)
VLG   module OR( A,B,Y);
VLG    input A,B;
VLG    output Y;
VLG    nmos #(24) nmos(w2,vss,B); // 1.0u 0.12u
VLG    pmos #(24) pmos(w2,vdd,B); // 2.0u 0.12u
VLG    nmos #(24) nmos(w4,vss,A); // 1.0u 0.12u
VLG    pmos #(24) pmos(w4,vdd,A); // 2.0u 0.12u
VLG    nmos #(24) nmos(Y,w5,w4); // 1.0u 0.12u
VLG    nmos #(10) nmos(w5,vss,w2); // 1.0u 0.12u
VLG    pmos #(24) pmos(Y,vdd,w4); // 2.0u 0.12u
VLG    pmos #(24) pmos(Y,vdd,w2); // 2.0u 0.12u
VLG   endmodule
FSYM
SYM  #enable
BB(90,35,120,55)
TITLE 122 45  #enable
MODEL 6000
PROP                                                                                                                                                                                                            
REC(95,40,20,10,r)
VIS 5
PIN(110,35,0.000,0.000)Input
PIN(100,35,0.000,0.000)En
PIN(110,55,0.060,0.210)Output
LIG(110,35,110,40)
LIG(100,35,100,40)
LIG(110,50,110,55)
LIG(115,40,95,40)
LIG(115,40,115,50)
LIG(115,50,95,50)
LIG(95,50,95,40)
VLG   module enable( Input,En,Output);
VLG    input Input,En;
VLG    output Output;
VLG    pmos #(24) pmos(w3,w1,Input); // 2.0u 0.12u
VLG    nmos #(24) nmos(w3,w4,Input); // 1.0u 0.12u
VLG    nmos #(17) nmos(w4,vss,En); // 1.0u 0.12u
VLG    pmos #(17) pmos(w1,vdd,w6); // 2.0u 0.12u
VLG    not #(10) inv(w6,En);
VLG    nmos #(17) nmos(Output,w4,w3); // 1.0u 0.12u
VLG    pmos #(17) pmos(Output,w1,w3); // 2.0u 0.12u
VLG   endmodule
FSYM
SYM  #button9
BB(216,-99,224,-90)
TITLE 220 -95  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(217,-98,6,6,r)
VIS 1
PIN(220,-90,0.000,0.000)Enable
LIG(220,-91,220,-90)
LIG(216,-99,224,-99)
LIG(216,-91,216,-99)
LIG(224,-91,216,-91)
LIG(224,-99,224,-91)
LIG(217,-98,223,-98)
LIG(217,-92,217,-98)
LIG(223,-92,217,-92)
LIG(223,-98,223,-92)
FSYM
SYM  #enable
BB(15,35,45,55)
TITLE 47 45  #enable
MODEL 6000
PROP                                                                                                                                                                                                            
REC(20,40,20,10,r)
VIS 5
PIN(35,35,0.000,0.000)Input
PIN(25,35,0.000,0.000)En
PIN(35,55,0.060,0.210)Output
LIG(35,35,35,40)
LIG(25,35,25,40)
LIG(35,50,35,55)
LIG(40,40,20,40)
LIG(40,40,40,50)
LIG(40,50,20,50)
LIG(20,50,20,40)
VLG   module enable( Input,En,Output);
VLG    input Input,En;
VLG    output Output;
VLG    pmos #(24) pmos(w3,w1,Input); // 2.0u 0.12u
VLG    nmos #(24) nmos(w3,w4,Input); // 1.0u 0.12u
VLG    nmos #(17) nmos(w4,vss,En); // 1.0u 0.12u
VLG    pmos #(17) pmos(w1,vdd,w6); // 2.0u 0.12u
VLG    not #(10) inv(w6,En);
VLG    nmos #(17) nmos(Output,w4,w3); // 1.0u 0.12u
VLG    pmos #(17) pmos(Output,w1,w3); // 2.0u 0.12u
VLG   endmodule
FSYM
SYM  #enable
BB(40,35,70,55)
TITLE 72 45  #enable
MODEL 6000
PROP                                                                                                                                                                                                            
REC(45,40,20,10,r)
VIS 5
PIN(60,35,0.000,0.000)Input
PIN(50,35,0.000,0.000)En
PIN(60,55,0.060,0.210)Output
LIG(60,35,60,40)
LIG(50,35,50,40)
LIG(60,50,60,55)
LIG(65,40,45,40)
LIG(65,40,65,50)
LIG(65,50,45,50)
LIG(45,50,45,40)
VLG   module enable( Input,En,Output);
VLG    input Input,En;
VLG    output Output;
VLG    pmos #(24) pmos(w3,w1,Input); // 2.0u 0.12u
VLG    nmos #(24) nmos(w3,w4,Input); // 1.0u 0.12u
VLG    nmos #(17) nmos(w4,vss,En); // 1.0u 0.12u
VLG    pmos #(17) pmos(w1,vdd,w6); // 2.0u 0.12u
VLG    not #(10) inv(w6,En);
VLG    nmos #(17) nmos(Output,w4,w3); // 1.0u 0.12u
VLG    pmos #(17) pmos(Output,w1,w3); // 2.0u 0.12u
VLG   endmodule
FSYM
SYM  #enable
BB(65,35,95,55)
TITLE 97 45  #enable
MODEL 6000
PROP                                                                                                                                                                                                            
REC(70,40,20,10,r)
VIS 5
PIN(85,35,0.000,0.000)Input
PIN(75,35,0.000,0.000)En
PIN(85,55,0.060,0.210)Output
LIG(85,35,85,40)
LIG(75,35,75,40)
LIG(85,50,85,55)
LIG(90,40,70,40)
LIG(90,40,90,50)
LIG(90,50,70,50)
LIG(70,50,70,40)
VLG   module enable( Input,En,Output);
VLG    input Input,En;
VLG    output Output;
VLG    pmos #(24) pmos(w3,w1,Input); // 2.0u 0.12u
VLG    nmos #(24) nmos(w3,w4,Input); // 1.0u 0.12u
VLG    nmos #(17) nmos(w4,vss,En); // 1.0u 0.12u
VLG    pmos #(17) pmos(w1,vdd,w6); // 2.0u 0.12u
VLG    not #(10) inv(w6,En);
VLG    nmos #(17) nmos(Output,w4,w3); // 1.0u 0.12u
VLG    pmos #(17) pmos(Output,w1,w3); // 2.0u 0.12u
VLG   endmodule
FSYM
CNC(100 30)
CNC(75 30)
CNC(50 30)
LIG(135,-70,25,-70)
LIG(25,-70,25,-15)
LIG(110,-35,110,-15)
LIG(205,-90,205,-35)
LIG(195,-90,195,-40)
LIG(195,-40,85,-40)
LIG(85,-40,85,-15)
LIG(185,-90,185,-45)
LIG(185,-45,60,-45)
LIG(60,-45,60,-15)
LIG(175,-90,175,-50)
LIG(175,-50,35,-50)
LIG(35,-50,35,-15)
LIG(165,-90,165,-55)
LIG(165,-55,100,-55)
LIG(100,-55,100,-15)
LIG(155,-90,155,-60)
LIG(155,-60,75,-60)
LIG(75,-60,75,-15)
LIG(145,-90,145,-65)
LIG(145,-65,50,-65)
LIG(50,-65,50,-15)
LIG(135,-90,135,-70)
LIG(205,-35,110,-35)
LIG(35,110,150,110)
LIG(150,80,110,80)
LIG(60,100,150,100)
LIG(85,90,150,90)
LIG(110,25,110,35)
LIG(85,25,85,35)
LIG(60,25,60,35)
LIG(35,25,35,35)
LIG(110,55,110,80)
LIG(85,55,85,90)
LIG(60,55,60,100)
LIG(35,55,35,110)
LIG(100,35,100,30)
LIG(100,30,220,30)
LIG(220,30,220,-90)
LIG(100,30,75,30)
LIG(75,30,75,35)
LIG(75,30,50,30)
LIG(50,30,50,35)
LIG(50,30,25,30)
LIG(25,30,25,35)
FFIG F:\CSE460 Assignment\4_bit_OR.sch
