<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Group :: uvma_obi_memory_pkg::cg_obi_delay</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Group : uvma_obi_memory_pkg::cg_obi_delay</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a> | <a href="hvp.CVA6 Verification Master Plan.html" ><b>hvp</b></a></div>

</div>
<div class="ui-layout-west">
<div>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group : <a href="#"  onclick="showContent('uvma_obi_memory_pkg::cg_obi_delay')">uvma_obi_memory_pkg::cg_obi_delay</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>INSTANCES</td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>PER INSTANCE</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s8 cl rt"> 84.03</td>
<td class="s8 cl rt"> 84.03</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/gitlab-runner/riscv-unsecure/builds/pcHoz_AFu/8/riscv/nonsecure/cva6/verif/sim//../core-v-verif/lib/uvm_agents/uvma_obi_memory/src/comps/uvma_obi_memory_cov_model.sv')">/gitlab-runner/riscv-unsecure/builds/pcHoz_AFu/8/riscv/nonsecure/cva6/verif/sim//../core-v-verif/lib/uvm_agents/uvma_obi_memory/src/comps/uvma_obi_memory_cov_model.sv</a><br clear=all>
<br clear=all>
<span class=repname>6 Instances:</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="wht cl wordwrap"><a href="grp69.html#inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(1)"  onclick="showContent('uvma_obi_memory_pkg.rd_delay_cg_(1)')">uvma_obi_memory_pkg.rd_delay_cg_(1)</a></td>
<td class="s8 cl rt"> 81.25</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp69.html#inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(1)"  onclick="showContent('uvma_obi_memory_pkg.wr_delay_cg_(1)')">uvma_obi_memory_pkg.wr_delay_cg_(1)</a></td>
<td class="s8 cl rt"> 81.25</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp69.html#inst_tag_uvma_obi_memory_pkg.rd_delay_cg"  onclick="showContent('uvma_obi_memory_pkg.rd_delay_cg')">uvma_obi_memory_pkg.rd_delay_cg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp69.html#inst_tag_uvma_obi_memory_pkg.wr_delay_cg"  onclick="showContent('uvma_obi_memory_pkg.wr_delay_cg')">uvma_obi_memory_pkg.wr_delay_cg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp69.html#inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(2)"  onclick="showContent('uvma_obi_memory_pkg.rd_delay_cg_(2)')">uvma_obi_memory_pkg.rd_delay_cg_(2)</a></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr><tr>
<td class="wht cl wordwrap"><a href="grp69.html#inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(2)"  onclick="showContent('uvma_obi_memory_pkg.wr_delay_cg_(2)')">uvma_obi_memory_pkg.wr_delay_cg_(2)</a></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
</div>
<div name='uvma_obi_memory_pkg.rd_delay_cg_(1)'>
<a name="inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_uvma_obi_memory_pkg.rd_delay_cg_(1)" >uvma_obi_memory_pkg.rd_delay_cg_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s8 cl rt"> 81.25</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   uvma_obi_memory_pkg.rd_delay_cg_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_uvma_obi_memory_pkg.rd_delay_cg_(1)" >Variables</a></td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s4">
<td><a href="#crs_tbl_uvma_obi_memory_pkg.rd_delay_cg_(1)" >Crosses</a></td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_uvma_obi_memory_pkg.rd_delay_cg_(1)">Variables for Group Instance  uvma_obi_memory_pkg.rd_delay_cg_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(1).req_to_gnt"  onclick="checkLink(this)" target="detailFrame">req_to_gnt</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(1).rready_to_rvalid"  onclick="checkLink(this)" target="detailFrame">rready_to_rvalid</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="crs_tbl_uvma_obi_memory_pkg.rd_delay_cg_(1)">Crosses for Group Instance  uvma_obi_memory_pkg.rd_delay_cg_(1)
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CROSS</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>PRINT MISSING</td><td>COMMENT</td></tr><tr class="s4">
<td><a href="#inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(1).dly_cross"  onclick="checkLink(this)" target="detailFrame">dly_cross</a></td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='uvma_obi_memory_pkg.wr_delay_cg_(1)'>
<a name="inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(1)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_uvma_obi_memory_pkg.wr_delay_cg_(1)" >uvma_obi_memory_pkg.wr_delay_cg_(1)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s8 cl rt"> 81.25</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   uvma_obi_memory_pkg.wr_delay_cg_(1)
</span>
<br clear=all>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_uvma_obi_memory_pkg.wr_delay_cg_(1)" >Variables</a></td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s4">
<td><a href="#crs_tbl_uvma_obi_memory_pkg.wr_delay_cg_(1)" >Crosses</a></td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_uvma_obi_memory_pkg.wr_delay_cg_(1)">Variables for Group Instance  uvma_obi_memory_pkg.wr_delay_cg_(1)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(1).req_to_gnt"  onclick="checkLink(this)" target="detailFrame">req_to_gnt</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(1).rready_to_rvalid"  onclick="checkLink(this)" target="detailFrame">rready_to_rvalid</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="crs_tbl_uvma_obi_memory_pkg.wr_delay_cg_(1)">Crosses for Group Instance  uvma_obi_memory_pkg.wr_delay_cg_(1)
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CROSS</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>PRINT MISSING</td><td>COMMENT</td></tr><tr class="s4">
<td><a href="#inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(1).dly_cross"  onclick="checkLink(this)" target="detailFrame">dly_cross</a></td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='uvma_obi_memory_pkg.rd_delay_cg'>
<a name="inst_tag_uvma_obi_memory_pkg.rd_delay_cg"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_uvma_obi_memory_pkg.rd_delay_cg" >uvma_obi_memory_pkg.rd_delay_cg</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   uvma_obi_memory_pkg.rd_delay_cg
</span>
<br clear=all>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_uvma_obi_memory_pkg.rd_delay_cg" >Variables</a></td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td><a href="#crs_tbl_uvma_obi_memory_pkg.rd_delay_cg" >Crosses</a></td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_uvma_obi_memory_pkg.rd_delay_cg">Variables for Group Instance  uvma_obi_memory_pkg.rd_delay_cg
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_uvma_obi_memory_pkg.rd_delay_cg.req_to_gnt"  onclick="checkLink(this)" target="detailFrame">req_to_gnt</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_obi_memory_pkg.rd_delay_cg.rready_to_rvalid"  onclick="checkLink(this)" target="detailFrame">rready_to_rvalid</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="crs_tbl_uvma_obi_memory_pkg.rd_delay_cg">Crosses for Group Instance  uvma_obi_memory_pkg.rd_delay_cg
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CROSS</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>PRINT MISSING</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_uvma_obi_memory_pkg.rd_delay_cg.dly_cross"  onclick="checkLink(this)" target="detailFrame">dly_cross</a></td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='uvma_obi_memory_pkg.wr_delay_cg'>
<a name="inst_tag_uvma_obi_memory_pkg.wr_delay_cg"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_uvma_obi_memory_pkg.wr_delay_cg" >uvma_obi_memory_pkg.wr_delay_cg</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   uvma_obi_memory_pkg.wr_delay_cg
</span>
<br clear=all>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_uvma_obi_memory_pkg.wr_delay_cg" >Variables</a></td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td><a href="#crs_tbl_uvma_obi_memory_pkg.wr_delay_cg" >Crosses</a></td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_uvma_obi_memory_pkg.wr_delay_cg">Variables for Group Instance  uvma_obi_memory_pkg.wr_delay_cg
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_uvma_obi_memory_pkg.wr_delay_cg.req_to_gnt"  onclick="checkLink(this)" target="detailFrame">req_to_gnt</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_obi_memory_pkg.wr_delay_cg.rready_to_rvalid"  onclick="checkLink(this)" target="detailFrame">rready_to_rvalid</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="crs_tbl_uvma_obi_memory_pkg.wr_delay_cg">Crosses for Group Instance  uvma_obi_memory_pkg.wr_delay_cg
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CROSS</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>PRINT MISSING</td><td>COMMENT</td></tr><tr class="s5">
<td><a href="#inst_tag_uvma_obi_memory_pkg.wr_delay_cg.dly_cross"  onclick="checkLink(this)" target="detailFrame">dly_cross</a></td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='uvma_obi_memory_pkg.rd_delay_cg_(2)'>
<a name="inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(2)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_uvma_obi_memory_pkg.rd_delay_cg_(2)" >uvma_obi_memory_pkg.rd_delay_cg_(2)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   uvma_obi_memory_pkg.rd_delay_cg_(2)
</span>
<br clear=all>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_uvma_obi_memory_pkg.rd_delay_cg_(2)" >Variables</a></td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td><a href="#crs_tbl_uvma_obi_memory_pkg.rd_delay_cg_(2)" >Crosses</a></td>
<td class="rt">16</td>
<td class="rt">6</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_uvma_obi_memory_pkg.rd_delay_cg_(2)">Variables for Group Instance  uvma_obi_memory_pkg.rd_delay_cg_(2)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(2).req_to_gnt"  onclick="checkLink(this)" target="detailFrame">req_to_gnt</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(2).rready_to_rvalid"  onclick="checkLink(this)" target="detailFrame">rready_to_rvalid</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="crs_tbl_uvma_obi_memory_pkg.rd_delay_cg_(2)">Crosses for Group Instance  uvma_obi_memory_pkg.rd_delay_cg_(2)
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CROSS</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>PRINT MISSING</td><td>COMMENT</td></tr><tr class="s6">
<td><a href="#inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(2).dly_cross"  onclick="checkLink(this)" target="detailFrame">dly_cross</a></td>
<td class="rt">16</td>
<td class="rt">6</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='uvma_obi_memory_pkg.wr_delay_cg_(2)'>
<a name="inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(2)"></a>
<hr>
<div class=modhdr>
<br clear=all>
<span class=titlename>Group Instance : <a href="groups.html#tag_uvma_obi_memory_pkg.wr_delay_cg_(2)" >uvma_obi_memory_pkg.wr_delay_cg_(2)</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td><b>SCORE</b></td><td>WEIGHT</td><td>GOAL</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>PRINT MISSING</td></tr><tr>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">100   </td>
<td class="wht cl rt">1     </td>
<td class="wht cl rt">64    </td>
<td class="wht cl rt">64    </td>
</tr></table><br clear=all>
<br clear=all>
</div>
<hr>
<br clear=all>
<span class=repname>Summary for Group Instance   uvma_obi_memory_pkg.wr_delay_cg_(2)
</span>
<br clear=all>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td><a href="#var_tbl_uvma_obi_memory_pkg.wr_delay_cg_(2)" >Variables</a></td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td><a href="#crs_tbl_uvma_obi_memory_pkg.wr_delay_cg_(2)" >Crosses</a></td>
<td class="rt">16</td>
<td class="rt">6</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="var_tbl_uvma_obi_memory_pkg.wr_delay_cg_(2)">Variables for Group Instance  uvma_obi_memory_pkg.wr_delay_cg_(2)
</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">VARIABLE</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>AUTO BIN MAX</td><td>COMMENT</td></tr><tr class="s10">
<td><a href="#inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(2).req_to_gnt"  onclick="checkLink(this)" target="detailFrame">req_to_gnt</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="s10">
<td><a href="#inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(2).rready_to_rvalid"  onclick="checkLink(this)" target="detailFrame">rready_to_rvalid</a></td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<br clear=all>
<span class="repname" id="crs_tbl_uvma_obi_memory_pkg.wr_delay_cg_(2)">Crosses for Group Instance  uvma_obi_memory_pkg.wr_delay_cg_(2)
</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CROSS</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>GOAL</td><td>WEIGHT</td><td>AT LEAST</td><td>PRINT MISSING</td><td>COMMENT</td></tr><tr class="s6">
<td><a href="#inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(2).dly_cross"  onclick="checkLink(this)" target="detailFrame">dly_cross</a></td>
<td class="rt">16</td>
<td class="rt">6</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
<td class="rt">100</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='uvma_obi_memory_pkg.rd_delay_cg_(1)'>
<br clear=all>
<a name="inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(1).req_to_gnt"></a><span class="repname" id="inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(1).req_to_gnt">Summary for Variable req_to_gnt</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for req_to_gnt</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>dly_0</td>
<td class="rt">446895</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_1</td>
<td class="rt">434</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td class="rt">2675</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td class="rt">234295</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(1).rready_to_rvalid"></a><span class="repname" id="inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(1).rready_to_rvalid">Summary for Variable rready_to_rvalid</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for rready_to_rvalid</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>dly_0</td>
<td class="rt">446895</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_1</td>
<td class="rt">466927</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td class="rt">150467</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td class="rt">78740</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(1).dly_cross"></a><span class="repname" id="inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(1).dly_cross">Summary for Cross dly_cross</span>
<br clear=all>
<br clear=all>
Samples crossed: req_to_gnt rready_to_rvalid<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s4">
<td>Automatically Generated Cross Bins</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
<td class="rt">9</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for dly_cross</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">req_to_gnt</td><td class="alfsrt">rready_to_rvalid</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[dly_0]</td>
<td>[dly_1 , dly_2 , dly_3]</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">3</td>
</tr><tr class="s3">
<td>[dly_1]</td>
<td>[dly_0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>[dly_1]</td>
<td>[dly_2 , dly_3]</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">2</td>
</tr><tr class="s3">
<td>[dly_2]</td>
<td>[dly_0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>[dly_2]</td>
<td>[dly_3]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>[dly_3]</td>
<td>[dly_0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">req_to_gnt</td><td class="alfsrt">rready_to_rvalid</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>dly_0</td>
<td>dly_0</td>
<td class="rt">446895</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_1</td>
<td>dly_1</td>
<td class="rt">434</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td>dly_1</td>
<td class="rt">351</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td>dly_2</td>
<td class="rt">2324</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td>dly_1</td>
<td class="rt">222289</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td>dly_2</td>
<td class="rt">4810</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td>dly_3</td>
<td class="rt">1752</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='uvma_obi_memory_pkg.wr_delay_cg_(1)'>
<br clear=all>
<a name="inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(1).req_to_gnt"></a><span class="repname" id="inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(1).req_to_gnt">Summary for Variable req_to_gnt</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for req_to_gnt</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>dly_0</td>
<td class="rt">446895</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_1</td>
<td class="rt">434</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td class="rt">2675</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td class="rt">234295</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(1).rready_to_rvalid"></a><span class="repname" id="inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(1).rready_to_rvalid">Summary for Variable rready_to_rvalid</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for rready_to_rvalid</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>dly_0</td>
<td class="rt">446895</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_1</td>
<td class="rt">466927</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td class="rt">150467</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td class="rt">78740</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(1).dly_cross"></a><span class="repname" id="inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(1).dly_cross">Summary for Cross dly_cross</span>
<br clear=all>
<br clear=all>
Samples crossed: req_to_gnt rready_to_rvalid<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s4">
<td>Automatically Generated Cross Bins</td>
<td class="rt">16</td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">43.75 </td>
<td class="rt">9</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for dly_cross</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">req_to_gnt</td><td class="alfsrt">rready_to_rvalid</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[dly_0]</td>
<td>[dly_1 , dly_2 , dly_3]</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">3</td>
</tr><tr class="s3">
<td>[dly_1]</td>
<td>[dly_0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>[dly_1]</td>
<td>[dly_2 , dly_3]</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">2</td>
</tr><tr class="s3">
<td>[dly_2]</td>
<td>[dly_0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>[dly_2]</td>
<td>[dly_3]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>[dly_3]</td>
<td>[dly_0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">req_to_gnt</td><td class="alfsrt">rready_to_rvalid</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>dly_0</td>
<td>dly_0</td>
<td class="rt">446895</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_1</td>
<td>dly_1</td>
<td class="rt">434</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td>dly_1</td>
<td class="rt">351</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td>dly_2</td>
<td class="rt">2324</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td>dly_1</td>
<td class="rt">222289</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td>dly_2</td>
<td class="rt">4810</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td>dly_3</td>
<td class="rt">1752</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='uvma_obi_memory_pkg.rd_delay_cg'>
<br clear=all>
<a name="inst_tag_uvma_obi_memory_pkg.rd_delay_cg.req_to_gnt"></a><span class="repname" id="inst_tag_uvma_obi_memory_pkg.rd_delay_cg.req_to_gnt">Summary for Variable req_to_gnt</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for req_to_gnt</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>dly_0</td>
<td class="rt">10928778</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_1</td>
<td class="rt">544527</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td class="rt">554099</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td class="rt">929321</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_obi_memory_pkg.rd_delay_cg.rready_to_rvalid"></a><span class="repname" id="inst_tag_uvma_obi_memory_pkg.rd_delay_cg.rready_to_rvalid">Summary for Variable rready_to_rvalid</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for rready_to_rvalid</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>dly_0</td>
<td class="rt">10928778</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_1</td>
<td class="rt">1126329</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td class="rt">1620966</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td class="rt">546172</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_obi_memory_pkg.rd_delay_cg.dly_cross"></a><span class="repname" id="inst_tag_uvma_obi_memory_pkg.rd_delay_cg.dly_cross">Summary for Cross dly_cross</span>
<br clear=all>
<br clear=all>
Samples crossed: req_to_gnt rready_to_rvalid<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s5">
<td>Automatically Generated Cross Bins</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
<td class="rt">8</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for dly_cross</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">req_to_gnt</td><td class="alfsrt">rready_to_rvalid</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[dly_0]</td>
<td>[dly_1 , dly_2 , dly_3]</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">3</td>
</tr><tr class="s3">
<td>[dly_1]</td>
<td>[dly_0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>[dly_1]</td>
<td>[dly_2 , dly_3]</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">2</td>
</tr><tr class="s3">
<td>[dly_2 , dly_3]</td>
<td>[dly_0]</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">2</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">req_to_gnt</td><td class="alfsrt">rready_to_rvalid</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>dly_0</td>
<td>dly_0</td>
<td class="rt">10928778</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_1</td>
<td>dly_1</td>
<td class="rt">544527</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td>dly_1</td>
<td class="rt">83139</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td>dly_2</td>
<td class="rt">470185</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td>dly_3</td>
<td class="rt">150</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td>dly_1</td>
<td class="rt">268065</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td>dly_2</td>
<td class="rt">278273</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td>dly_3</td>
<td class="rt">96393</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='uvma_obi_memory_pkg.wr_delay_cg'>
<br clear=all>
<a name="inst_tag_uvma_obi_memory_pkg.wr_delay_cg.req_to_gnt"></a><span class="repname" id="inst_tag_uvma_obi_memory_pkg.wr_delay_cg.req_to_gnt">Summary for Variable req_to_gnt</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for req_to_gnt</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>dly_0</td>
<td class="rt">10928778</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_1</td>
<td class="rt">544527</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td class="rt">554099</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td class="rt">929321</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_obi_memory_pkg.wr_delay_cg.rready_to_rvalid"></a><span class="repname" id="inst_tag_uvma_obi_memory_pkg.wr_delay_cg.rready_to_rvalid">Summary for Variable rready_to_rvalid</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for rready_to_rvalid</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>dly_0</td>
<td class="rt">10928778</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_1</td>
<td class="rt">1126329</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td class="rt">1620966</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td class="rt">546172</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_obi_memory_pkg.wr_delay_cg.dly_cross"></a><span class="repname" id="inst_tag_uvma_obi_memory_pkg.wr_delay_cg.dly_cross">Summary for Cross dly_cross</span>
<br clear=all>
<br clear=all>
Samples crossed: req_to_gnt rready_to_rvalid<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s5">
<td>Automatically Generated Cross Bins</td>
<td class="rt">16</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">50.00 </td>
<td class="rt">8</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for dly_cross</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">req_to_gnt</td><td class="alfsrt">rready_to_rvalid</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[dly_0]</td>
<td>[dly_1 , dly_2 , dly_3]</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">3</td>
</tr><tr class="s3">
<td>[dly_1]</td>
<td>[dly_0]</td>
<td class="rt">0</td>
<td class="rt">1</td>
<td class="rt">1</td>
</tr><tr class="s3">
<td>[dly_1]</td>
<td>[dly_2 , dly_3]</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">2</td>
</tr><tr class="s3">
<td>[dly_2 , dly_3]</td>
<td>[dly_0]</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">2</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">req_to_gnt</td><td class="alfsrt">rready_to_rvalid</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>dly_0</td>
<td>dly_0</td>
<td class="rt">10928778</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_1</td>
<td>dly_1</td>
<td class="rt">544527</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td>dly_1</td>
<td class="rt">83139</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td>dly_2</td>
<td class="rt">470185</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td>dly_3</td>
<td class="rt">150</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td>dly_1</td>
<td class="rt">268065</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td>dly_2</td>
<td class="rt">278273</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td>dly_3</td>
<td class="rt">96393</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='uvma_obi_memory_pkg.rd_delay_cg_(2)'>
<br clear=all>
<a name="inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(2).req_to_gnt"></a><span class="repname" id="inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(2).req_to_gnt">Summary for Variable req_to_gnt</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for req_to_gnt</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>dly_0</td>
<td class="rt">445204</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_1</td>
<td class="rt">7208</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td class="rt">10281</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td class="rt">243695</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(2).rready_to_rvalid"></a><span class="repname" id="inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(2).rready_to_rvalid">Summary for Variable rready_to_rvalid</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for rready_to_rvalid</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>dly_0</td>
<td class="rt">445204</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_1</td>
<td class="rt">657176</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td class="rt">110400</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td class="rt">51755</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(2).dly_cross"></a><span class="repname" id="inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(2).dly_cross">Summary for Cross dly_cross</span>
<br clear=all>
<br clear=all>
Samples crossed: req_to_gnt rready_to_rvalid<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s6">
<td>Automatically Generated Cross Bins</td>
<td class="rt">16</td>
<td class="rt">6</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
<td class="rt">6</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for dly_cross</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">req_to_gnt</td><td class="alfsrt">rready_to_rvalid</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[dly_0]</td>
<td>[dly_1 , dly_2 , dly_3]</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">3</td>
</tr><tr class="s3">
<td>[dly_1 , dly_2 , dly_3]</td>
<td>[dly_0]</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">3</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">req_to_gnt</td><td class="alfsrt">rready_to_rvalid</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>dly_0</td>
<td>dly_0</td>
<td class="rt">445204</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_1</td>
<td>dly_1</td>
<td class="rt">3821</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_1</td>
<td>dly_2</td>
<td class="rt">886</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_1</td>
<td>dly_3</td>
<td class="rt">817</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td>dly_1</td>
<td class="rt">166</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td>dly_2</td>
<td class="rt">4211</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td>dly_3</td>
<td class="rt">2133</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td>dly_1</td>
<td class="rt">221943</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td>dly_2</td>
<td class="rt">9476</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td>dly_3</td>
<td class="rt">3790</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
<div name='uvma_obi_memory_pkg.wr_delay_cg_(2)'>
<br clear=all>
<a name="inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(2).req_to_gnt"></a><span class="repname" id="inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(2).req_to_gnt">Summary for Variable req_to_gnt</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for req_to_gnt</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>dly_0</td>
<td class="rt">445204</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_1</td>
<td class="rt">7208</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td class="rt">10281</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td class="rt">243695</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(2).rready_to_rvalid"></a><span class="repname" id="inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(2).rready_to_rvalid">Summary for Variable rready_to_rvalid</span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td></tr><tr class="s10">
<td>User Defined Bins</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>User Defined Bins for rready_to_rvalid</span>
<br clear=all>
<br clear=all>
<span class=repname>Bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>dly_0</td>
<td class="rt">445204</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_1</td>
<td class="rt">657176</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td class="rt">110400</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td class="rt">51755</td>
<td class="rt">1</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(2).dly_cross"></a><span class="repname" id="inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(2).dly_cross">Summary for Cross dly_cross</span>
<br clear=all>
<br clear=all>
Samples crossed: req_to_gnt rready_to_rvalid<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">CATEGORY</td><td>EXPECTED</td><td>UNCOVERED</td><td>COVERED</td><td>PERCENT</td><td>MISSING</td></tr><tr class="s6">
<td>Automatically Generated Cross Bins</td>
<td class="rt">16</td>
<td class="rt">6</td>
<td class="rt">10</td>
<td class="rt">62.50 </td>
<td class="rt">6</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Automatically Generated Cross Bins for dly_cross</span>
<br clear=all>
<br clear=all>
<span class=repname>Uncovered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">req_to_gnt</td><td class="alfsrt">rready_to_rvalid</td><td>COUNT</td><td>AT LEAST</td><td>NUMBER</td></tr><tr class="s3">
<td>[dly_0]</td>
<td>[dly_1 , dly_2 , dly_3]</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">3</td>
</tr><tr class="s3">
<td>[dly_1 , dly_2 , dly_3]</td>
<td>[dly_0]</td>
<td align=center nowrap>--</td>
<td align=center nowrap>--</td>
<td class="rt">3</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Covered bins</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">req_to_gnt</td><td class="alfsrt">rready_to_rvalid</td><td>COUNT</td><td>AT LEAST</td></tr><tr class="s10">
<td>dly_0</td>
<td>dly_0</td>
<td class="rt">445204</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_1</td>
<td>dly_1</td>
<td class="rt">3821</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_1</td>
<td>dly_2</td>
<td class="rt">886</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_1</td>
<td>dly_3</td>
<td class="rt">817</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td>dly_1</td>
<td class="rt">166</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td>dly_2</td>
<td class="rt">4211</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_2</td>
<td>dly_3</td>
<td class="rt">2133</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td>dly_1</td>
<td class="rt">221943</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td>dly_2</td>
<td class="rt">9476</td>
<td class="rt">1</td>
</tr><tr class="s10">
<td>dly_3</td>
<td>dly_3</td>
<td class="rt">3790</td>
<td class="rt">1</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="uvma_obi_memory_pkg.rd_delay_cg">
    <li>
      <a href="#inst_tag_uvma_obi_memory_pkg.rd_delay_cg.req_to_gnt">Variable : req_to_gnt</a>    </li>
    <li>
      <a href="#inst_tag_uvma_obi_memory_pkg.rd_delay_cg.rready_to_rvalid">Variable : rready_to_rvalid</a>    </li>
    <li>
      <a href="#inst_tag_uvma_obi_memory_pkg.rd_delay_cg.dly_cross">Cross : dly_cross</a>    </li>
  </ul>
  <ul name="uvma_obi_memory_pkg.rd_delay_cg_(1)">
    <li>
      <a href="#inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(1).req_to_gnt">Variable : req_to_gnt</a>    </li>
    <li>
      <a href="#inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(1).rready_to_rvalid">Variable : rready_to_rvalid</a>    </li>
    <li>
      <a href="#inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(1).dly_cross">Cross : dly_cross</a>    </li>
  </ul>
  <ul name="uvma_obi_memory_pkg.rd_delay_cg_(2)">
    <li>
      <a href="#inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(2).req_to_gnt">Variable : req_to_gnt</a>    </li>
    <li>
      <a href="#inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(2).rready_to_rvalid">Variable : rready_to_rvalid</a>    </li>
    <li>
      <a href="#inst_tag_uvma_obi_memory_pkg.rd_delay_cg_(2).dly_cross">Cross : dly_cross</a>    </li>
  </ul>
  <ul name="uvma_obi_memory_pkg.wr_delay_cg">
    <li>
      <a href="#inst_tag_uvma_obi_memory_pkg.wr_delay_cg.req_to_gnt">Variable : req_to_gnt</a>    </li>
    <li>
      <a href="#inst_tag_uvma_obi_memory_pkg.wr_delay_cg.rready_to_rvalid">Variable : rready_to_rvalid</a>    </li>
    <li>
      <a href="#inst_tag_uvma_obi_memory_pkg.wr_delay_cg.dly_cross">Cross : dly_cross</a>    </li>
  </ul>
  <ul name="uvma_obi_memory_pkg.wr_delay_cg_(1)">
    <li>
      <a href="#inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(1).req_to_gnt">Variable : req_to_gnt</a>    </li>
    <li>
      <a href="#inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(1).rready_to_rvalid">Variable : rready_to_rvalid</a>    </li>
    <li>
      <a href="#inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(1).dly_cross">Cross : dly_cross</a>    </li>
  </ul>
  <ul name="uvma_obi_memory_pkg.wr_delay_cg_(2)">
    <li>
      <a href="#inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(2).req_to_gnt">Variable : req_to_gnt</a>    </li>
    <li>
      <a href="#inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(2).rready_to_rvalid">Variable : rready_to_rvalid</a>    </li>
    <li>
      <a href="#inst_tag_uvma_obi_memory_pkg.wr_delay_cg_(2).dly_cross">Cross : dly_cross</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
