================================================================================ 
Commit: 620dfe8ade92b05cee33cea393fbeb69ce5304b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:37:43 2021 +0530 
-------------------------------------------------------------------------------- 
Updated :
Doxygen files
SiPkg.dec file

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/AcpiTables/ThcCommon.asl
ClientOneSiliconPkg/IpBlock/Thc/AcpiTables/ThcController.asl
ClientOneSiliconPkg/SiPkg.dec
Doxygen/AlderLake_FSP_Integration_Guide.chm
Doxygen/AlderLake_FSP_Integration_Guide.pdf
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm

================================================================================ 
Commit: 4fd3ef6d1e67bc5b391f1ace4c557536120e6ab4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:33:46 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.9

(cherry picked from commit 22c3d67ed4e191d94a8a996371cdbe55d95d2293)

Wed Nov 3 04:40:10 2021 +0000
Original commit date: Wed Nov 3 04:40:10 2021 +0000
Original commit hash: c1d5b2a2fa5911a1ef2c8d1e96afe525aad25103

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 883301fec8dd3d1e3eb1aa3449b7e79a839b2523 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:33:43 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][MRC][OC] Intel Dynamic Memory Boost technology Failed Training case

[Issue/Feature Description]
Currently no indication to platform when MRC falls back to DynamicMemoryBoost (DMB) disabled on training failure with DMB enabled.

[Resolution]
Add platform indicator into MemInfoHob and MemInfo Protocol. Use this indicator to print a simple message in SetupMenu.

[Impacted Area/platform]
OC only, DynamicMemoryBoost only.

Registers impacted: None

Hsd-es-id: 22013817313
Original commit date: Tue Sep 21 16:00:51 2021 -0700
Change-Id: I2c9b850db8b4b57b4d04cb2f183274e907c987cd
Original commit hash: 657f6ee87227a83a679f2dd185a225bb8b0bfb84

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
AlderLakePlatSamplePkg/Setup/SaSetup.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h

================================================================================ 
Commit: 1c15c2aca49e1d5841c87888eadde396514b680e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:33:39 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.8

(cherry picked from commit cd7b4329526f07fdc19c491636fb5877d0184f12)

Tue Nov 2 17:25:51 2021 +0000
Original commit date: Tue Nov 2 17:25:51 2021 +0000
Original commit hash: 72daacf3ce5f152dd2c41cabcd56e8a9483a9850

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 11c0dd48f523d4897471b29a46543ef5085f1eb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:33:37 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][ADL-P | DDR-5] Update ddrdata_cr_afemisc.rxbias_cmn_biasicomp from 4 to 6

[Feature Description]
EV Recomendation to program ddrdata_cr_afemisc.rxbias_cmn_biasicomp = 6 to avoid issues with corner material

[Resolution]
Change these registers for ADL-P DDR5 2000G2 from the PHY init stage, and don't run any Rx Bias training @2000G2
    Register                                 Old Value  New Value
    ddrdata_cr_afemisc.rxbias_cmn_biasicomp     0x4        0x6

[Impacted Area]
ADL-P DDR5

[Registers impacted]
  MC [] PHY [x] Both []

internal only:

Hsd-es-id: 16015091959
Original commit date: Tue Nov 2 20:55:23 2021 +0530
Change-Id: Ief0022ff04234ef3007f30436542c4af1f912c0b
Original commit hash: ad646c6b6b267c532e48359881692483aeb22c99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 4f2d6dc2a8666565499b7f790214d12815d2adb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:33:35 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2452_00

Hsd-es-id: N/A
Original commit date: Tue Nov 2 08:49:59 2021 -0700
Change-Id: I90571b98a1eb0911936bfae30d3c368c0a44ed52
Original commit hash: 796708fb08c2b54ac032363c25532df44dc31b45

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1e31550955aa6abdfa53329827c1156aa77c483a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:33:30 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.7

(cherry picked from commit 4c89f1a8497f988e22a836bfb668e78be99a8ec2)

Tue Nov 2 10:26:54 2021 +0000
Original commit date: Tue Nov 2 10:26:54 2021 +0000
Original commit hash: 724fe461e71596e4ecf09342e06032537607a8be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ad8b06675a95314fc13f6df4e9142c4b209ec392 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:33:28 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16015070197][ADL-P| DDR5] SaGv points update based on CPU package TDP value

[Feature Description]
- Added an input parameter to read CPU package TDP.
- Support different SaGv points for 45W TDP on DDR5-L0/1.
  SaGv points - {2000G2, 4400G4, 4800G2, 4800G2}

[Other changes]
  Keep same SaGv points for both LP5 1R and 2R (L/R steppings) for Type3 board

[Impacted Area]
  ADL-P | DDR5

[Registers impacted]
  MC [ ] PHY [] Both [X]

Hsd-es-id: 16015070197
Original commit date: Wed Oct 27 22:15:36 2021 +0530
Change-Id: Ie0766261285c4da0a5b1a0e8652d063cab087604
Original commit hash: d409a149c856b9f8fbfd4a223313d584e6ff4a3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: ac7a172862b14238d890cf1fac1d4ef60c78b05f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:33:26 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/ME: System reset is asserted in pre-mem phase in FSP API mode.

Issue: gPchConfigHobPreMemGuid is installed in FSP, if system reset is triggered in FSP wrapper, it can't be located.
       Issue only happens in FSP API mode.
Solution: Remove assert and update code flow if locate HOB fails.

Hsd-es-id: 15010193098
Original commit date: Tue Nov 2 16:33:52 2021 +0800
Change-Id: Ia1851760a291e118c2ea8634163d3eeeef471831
Original commit hash: 001ecd26558b607b48ca094985173e9e98b62566

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeHeciReset.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MeHeciReset.c

================================================================================ 
Commit: 49fede389c87d64b94645be8edc488608f92f2b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:33:24 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][TCSS] VT-d security default setting is not enable as default for TCSS/iTBT on ADL-P platform

Hsd-es-id: 15010172133
Original commit date: Tue Nov 2 11:39:33 2021 +0530
Change-Id: If268b4386f65fb541c6b5fa444569b79c388c689
Original commit hash: 7013a75f324ca22c2b32acdf234fab8f275c0230

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 415a3c5eefc66861cbd346da4302379f92f4dd38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:33:22 2021 +0530 
-------------------------------------------------------------------------------- 
IpBlock/Graphics: DE hang causing a 3strike upon dev2 IOMMU fault 0x6
during WR cycles OS boot.
- Defeature Posted Interrupt for Display (upon every WR)

Hsd-es-id: 16015075969
Original commit date: Thu Oct 28 11:40:09 2021 +0530
Change-Id: I403b6bd8bd4749aa67a9dbdaefcc53166fa8cd6d
Original commit hash: 8988a9590e3b858491e03d58ae1afdac10da8714

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h

================================================================================ 
Commit: a36f28eec78421c44219dd3e5948dc950885fbaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:33:18 2021 +0530 
-------------------------------------------------------------------------------- 
Change DbC port from debug mode to functional USB mode via BIOS

When debug is disabled (ECTRL bit 8 == 0), BIOS restore the normal USB2 DAP SPR configuration from 0x180(DbC) thru 0x20(Disconnect) then to 0x00(Host)

Hsd-es-id: 1509973325
Original commit date: Mon Nov 1 23:48:36 2021 +0800
Change-Id: I477527508ac96e49da71faf79a1b1d670ce9df76
Original commit hash: 993c4c8b159a6c0fabb8af6865053dcdeb658ad8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 7efc2aff398b06c6a4695552e8a07a88ef4d94fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:33:16 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Nov 1 20:19:20 2021 -0700
Change-Id: I874f061c9892f1296c03e28d555dd9ad6a7b3950
Original commit hash: 68476e5c020949649da26b335fce7a4cfbcb5ac6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0f1838f0596ba63fa98d699ac8366332d7824d3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:33:13 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.6

(cherry picked from commit d35f3bd02f7b9ce34a405505b00a14d4c62a3c6b)

Tue Nov 2 01:13:27 2021 +0000
Original commit date: Tue Nov 2 01:13:27 2021 +0000
Original commit hash: 51d33e6ec7cecdab6488184571c60bc2ff75adc4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bc40027a3efd0ef13bf3b8c013331ba027210861 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:33:10 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][14015431039][ADL-P][L1][DDR4] system stuck on Jedec Reset on FB

[Issue]
 MRC fails in JEDEC Reset during Fast flow, with DDR4

[Root cause]
 tCL is zero when restored from MrcSave on the Fast flow.
 MrcSave size optimization in MRC 0.0.3.4 moved Timing array from MrcChannelSave into MrcSaveData, as timings are global.
 The copy from ChannelOut into MrcSaveData was done on all channels, but tCL is only stored on populated channels.
 DDR4 doesn't have ch7, hence the last write clobbered tCL to zero.

[Solution]
 In MrcSaveMCValues, only copy Timing values into MrcSaveData on populated channels.

[Impacted Platform]
 ADL all

Hsd-es-id: 14015431039
Original commit date: Mon Nov 1 14:46:30 2021 -0700
Change-Id: I2857fbe05c5c3dbc5a422080257fa7be2fabf1db
Original commit hash: 5756999b05e4994f878c8ec4f67590968ef336ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: afe99bd4b99f3f57572dc139297adab039b8f9e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:33:09 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Creating a Software SMI to copy the values from PSTH R_PSTH_PCR_TRPREG0-3 to DMI R_PCH_DMI_PCR_IOT1-4, executed during S3Resume

 - Copying both the high and low registers
 - Creating a new protocol "PchSmiDmiPsthProtocol" to retain the SW SMI specific value across SMM and DXE
 - Executing the SMI before ProcessAllLocks during S3 Resume

Hsd-es-id: 15010116662
Original commit date: Wed Oct 27 10:59:16 2021 -0700
Change-Id: Ic9fa68fc3567e46db7d001a503d584cd82381f2f
Original commit hash: 6ebe08ace4dca5583fde9177546c3164ec133c9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/IncludePrivate/Protocol/PchSmiDmiPsth.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Smm/PchDmiPsthSmm.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchInitSmm.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchInitSmm.h
ClientOneSiliconPkg/Pch/PchInit/Smm/PchInitSmm.inf

================================================================================ 
Commit: 6a566acb38810a21ccf88fbe91147e49b85498d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:33:06 2021 +0530 
-------------------------------------------------------------------------------- 
Integrate ADLS GOP V1072

Hsd-es-id: N/A
Original commit date: Wed Oct 27 11:50:43 2021 +0530
Change-Id: I0b233576037872c0f0cf4012dd0a55f28f704acb
Original commit hash: c9912d2e77935c4c83fd605c90d3e28d04775ae4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 61049b46b2f2868d51f7bdfa529c640eeffd721e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:33:04 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2451_00

Hsd-es-id: N/A
Original commit date: Mon Nov 1 08:48:53 2021 -0700
Change-Id: I19c8daf30a9f6d33686f9141c2415f8a5e82cad3
Original commit hash: f7eca989ca660ddb1730c4866e7710950351a3e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 071b4e6c3abfcae8762a64c9c3af3098adea9a53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:33:02 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Bash: Align behavior with batch file

1. It's redundant code PcdSetupEnable on bash file, the default value
 is "TRUE" on BoardPkgPcdInit.dsc
2. Add reason for the different usage RebaseFspBinBaseAddress.py
between bat and bash

Hsd-es-id: 15010186370
Original commit date: Mon Nov 1 08:32:42 2021 +0800
Change-Id: I8c8579a216b1061ca9c99d34f4f27b15b830414d
Original commit hash: 80af3e482536f2897de04719b7424307d53b1230

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildIafw.sh

================================================================================ 
Commit: 19dc2c40f143eb9dd7faafd58f15917a2f9e93f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:33:00 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLS][RPLS][OC] BCLK source config getting set as 'discrete clock' despite configuring to 'integrated BCLK' in IFWI straps

Hsd-es-id: 16014843643
Original commit date: Fri Oct 1 15:10:13 2021 +0800
Change-Id: Ic025db1a25d1ba3e224e714c455cc5b7b642ac0c
Original commit hash: 704f650ebf09bba8969e4d979ed40bf2b350829e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/Include/Library/DccProgramLib.h
AlderLakeBoardPkg/Library/DccProgramLib/DccProgramLib.c
AlderLakePlatSamplePkg/Setup/IccSetup.uni
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: 8973c65f4428ec0da39b86dde601e8b2cef19184 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:32:58 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.5

(cherry picked from commit 290a00c99402d39758b1120eee17685a91d4008e)

Sun Oct 31 18:10:26 2021 +0000
Original commit date: Sun Oct 31 18:10:26 2021 +0000
Original commit hash: 23cc6ec04e12de45861d1c83ebc8a1d611b6aa7b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ccae19857e0df8c0370fd34b1afa12c93000239e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:32:56 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][15010177579][ADL-P ADL-M | LP4 LP5] Enable DOP Gating in LPMODE2

[Feature Description]
  Enabled the DOP Gating feature in LPMODE2.

[Issue Description]
  RCOMP Timeout in JEDEC Reset during Cold Boot in LP4.

[Resolution]
  Issue root caused MC enabling LPMODE traffic in Cold Boot.
  Fixed by disabling LPMODE2 during JEDEC Reset in Cold Boot.

[Impacted Area]
  ADL-P ADL-M | LP4 LP5

 [Registers impacted]
   MC [x] Phy [x] Both [ ]

Hsd-es-id: 15010177579
Original commit date: Thu Oct 28 19:07:29 2021 +0530
Change-Id: I97a45091bb59aa0a587beac7854807a62b21c3bf
Original commit hash: 0c3a63895091cc01a87cc167741814f7a15571b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: 0cbfd3d6e18729aac88bbee1fe260ffd1e7f2344 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:32:54 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.4

(cherry picked from commit 6f119611f7ce97e9d0131dc48c26ff28c0dc7e14)

Sun Oct 31 16:53:07 2021 +0000
Original commit date: Sun Oct 31 16:53:07 2021 +0000
Original commit hash: 7166b706d710894c33e06df1ddde12dac79956c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1998a2eb318b3b4e4b43b7a26d6f750a77cdd00d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:32:52 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22012131374][ADL-P ADL-M | LP5] Enable LP5 DRAM DCA

[Feature Description]
Enable LP5 DRAM DCA and run it at the end of MRC.

[Resolution]
1. Enable LPDDR5 DRAM DCA for frequency >= 4800.
2. For DDR5 DRAM four phase DCA, need to uncomment out DramDcaFourPhaseTraining (MrcData).
2. Move the MrcTiming from MrcChannelSave to MrcSaveData to reduce the save data size - timings are the same across all channels.
4. Setup item "DRAM DCA Training" is used to enable/disable DCA training.
5. DCA training is running after MrcEarlyReadMprTimingCentering2D and before MrcRxPreSdlDccTraining.
6. After DCA training, it will run the MrcEarlyReadMprTimingCentering2D again after MrcRxPostSdlDccTraining.
7. Run the DCA training at the end of MRC.

[Impacted Area]
 LP5

[Register Impacted]
 DRAM

Hsd-es-id: 22012131374
Original commit date: Mon May 17 23:29:17 2021 +0800
Change-Id: Iddb9d7ff764e7ed80912eb2c9af56917a74d0009
Original commit hash: c9ac5b528516ed42ef7f44f72e20ea401d3814d8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcDramDca.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcDramDca.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 1fce9006e5488156b8a92de4be8dd506be2dc246 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:32:48 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2447_00

Hsd-es-id: N/A
Original commit date: Sun Oct 31 08:50:44 2021 -0700
Change-Id: I4724befb3ffbd6e04b697f1e93dcc6b1e73963d7
Original commit hash: df4462b3ae78f6b92f53e1f88ea098f82b683cfb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 674d06c633a283da3f8b7941e6d1e7837eaecbe3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:32:46 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.3

(cherry picked from commit 8a8f28dbe215b31a9e65408298639448566541e7)

Sun Oct 31 14:38:55 2021 +0000
Original commit date: Sun Oct 31 14:38:55 2021 +0000
Original commit hash: 33f69923a203c4fa8955d4e86f6fdf68c60703c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c01a114f3f13ee53be620d4b87d0aaafdf6acc84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:32:44 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16015082080][ADL-P ADL-M | DDR5] Optimized Power Setting for DDR5 2000 on ADLP

[Feature Description]
Optimized Power Setting for DDR5 2000 on ADLP

[Resolution]
Change these registers for ADL-P DDR5 2000G2 from the PHY init stage, and don't run any Rx Bias training @2000G2
  rxbias_cmn_biasicomp = 4
  rxbias_cmn_vrefsel   = 5
  dqsrx_cmn_rxmtailctl = 0
  dqrx_dq*_rxmtailctl  = 0

[Impacted Area]
ADL-P ADL-M DDR5

[Register Impacted]
PHY

Hsd-es-id: 16015082080
Original commit date: Tue Oct 26 12:53:02 2021 +0530
Change-Id: I3d44941e3727f958ea5c8f7793edb560f82f675b
Original commit hash: 24972d17573420ed48d5bcbeb7e947875669a542

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: e22b24ae30735fe6cb2419fc866568efdb341ca1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:32:42 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Oct 30 21:58:47 2021 -0700
Change-Id: Ica803101274be29301f262f147dc0f55647e4f24
Original commit hash: 283f15a9578aac6dbaeae1507a057ef77577c02f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a25a3b3fb63b9ee86707774216cec5445cd5bd72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:32:39 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2446_00

Hsd-es-id: N/A
Original commit date: Sat Oct 30 08:47:38 2021 -0700
Change-Id: I3a18a6aaefe2f959e81089058cc23231d3b50e76
Original commit hash: 5bf607aa09f526e1082cf039bfce421f4504dfb4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ffce65bf3857b1347ea6d5da014609b0e91439c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:32:37 2021 +0530 
-------------------------------------------------------------------------------- 
Add D3Cold status mask for PS_ON decision

Assert PS_ON#  only when all PCIe AIC devices in CEM Slots are in D3cold

Hsd-es-id: 16015039058
Original commit date: Tue Oct 26 18:04:57 2021 +0800
Change-Id: If1713b0a8231778308f60019a9743c3c64906393
Original commit hash: e35db64d0846cd1e3abeff73c08dd5c6fcb9a79f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PsonVeto.asl

================================================================================ 
Commit: 1553d497bb5dbb7f3c209694bd3fb57d983f6c6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:32:35 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-SBGA] BIOS to configure MR GPIO "CIO_PWR_EN" reset source to be host_deep_rst to prevent glitches on Sx entry

Modified GPIO (PCIe SLOT_2 Reset/Thunderbolt CIO_PWR_EN) pin reset config to Host_deep_rst

Hsd-es-id: 15010165457
Original commit date: Fri Oct 29 12:32:20 2021 -0700
Change-Id: Ib2ae7c0599bd1d0f17c4bd161993032f64043646
Original commit hash: 7f923d604cf1964256a5c25f229389418c761c4d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: 87ee63b5031e2bac016d4648106adb17c30c83d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:32:31 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Add xHCI HSII enable option

Adding option to enable HSII if one hsd desire to do so. Using this may
lead to increase in power consumption.

Hsd-es-id: 22013926476
Original commit date: Fri Oct 15 14:14:41 2021 +0200
Change-Id: I68add100e966c59ae6619836ee27fae966c8817c
Original commit hash: 4176d1d5061537f339058c1f0e855307600bb7fd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Usb/UsbConfig.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c

================================================================================ 
Commit: 4457173d309321c43666c47c85aa2584e51d3931 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:32:28 2021 +0530 
-------------------------------------------------------------------------------- 
[CVE-2021-33122] Hardening of SpiSmmStub TOCTOU

This is missing change from previous hardening against TOCTOU attacks.
This change properly recalculate buffer offsets for incoming SMM buffers
for operations where such data is needed.

Hsd-es-id: 18018485493
Original commit date: Thu Oct 21 16:25:26 2021 +0200
Change-Id: I7cf7c2c176d7adedd60642a2d957b2fe2e8a0ba2
Original commit hash: 00d9723599a172039421e3ed15f962639d0d8747

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmStub.c

================================================================================ 
Commit: acae5884b73cdb10cb4f21896561e07b751220f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:32:26 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2445_00

Hsd-es-id: N/A
Original commit date: Fri Oct 29 08:50:26 2021 -0700
Change-Id: I8081085a21804ce781126354aa9de9252adf2c1e
Original commit hash: 5986ed8cd12ce257d17833f4d4b1d47428fa7487

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0d98836cbfdd916a5ae6242c62b9522c32f758a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:32:23 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.2

(cherry picked from commit e25f8c92e353576719ab44f118e0e065bdf3462c)

Fri Oct 29 12:02:41 2021 +0000
Original commit date: Fri Oct 29 12:02:41 2021 +0000
Original commit hash: 2574d61b1025b97c1fd1cbb74647a05972d0837c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 74413783d32acfb2431e3eca7603f34c15e87022 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:32:21 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Disable Lpmode3 and revert idle timer count value.

[Issue/Feature Description]
Disable Lpmode3 and limit lpmode to Lpmode2.
Revert the change of updating the idle timer count to (0xffff).

[Resolution]
Current settings required:
a)Set SpidLowPowerCtl.Bits.selfrefresh_enable = 0 to prevent entering Lpmode3.
b)Revert back the idle timer value (pm_sref_config) to (0x200).

[Impacted Area]
ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
MC [X] PHY [] Both []

Hsd-es-id: 16015079058
Original commit date: Thu Oct 28 12:20:27 2021 +0530
Change-Id: I22d94dcd25e9594fe3e65394cc79cdf91161bf30
Original commit hash: bd772e7d532c04c25ac3aa694aa19438a0e562d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: c3b269aae1413a5504dd1ca4d63281bdcb4e25c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:32:19 2021 +0530 
-------------------------------------------------------------------------------- 
Fix external PolicyCheck build
 - ConfigTdpLevel policy been moved from Postmem to premem.

Hsd-es-id: 16012936585
Original commit date: Fri Oct 29 14:47:46 2021 +0530
Change-Id: I394c1bf406a864c1baaf4049e523de9b59158cd8
Original commit hash: 1f3914fa84d9afdb75b2e7e3ae5135050a63f64b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h

================================================================================ 
Commit: 3940081802093c377bb603e26ce1c53da9376045 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:32:15 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Oct 29 01:28:56 2021 -0700
Change-Id: I6028fe925532efcd60779c8dfa7bc5835071a4f0
Original commit hash: 9a6321a1347b7af66303b97d1b7bdaf9058b311c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3951a472d0bb40ac8d0f9edcf6fa17930199e8c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:32:11 2021 +0530 
-------------------------------------------------------------------------------- 
FSP BIOS overriding softstraps even though mailbox communication for reading straps was erroneous.

Even if CPU Softstrap read from mailbox fails, BIOS is setting wrong Strap configuration.
Instead these should be skipped if the read fails.

Hsd-es-id: 16014944275
Original commit date: Fri Oct 29 11:28:54 2021 +0530
Change-Id: Id31a3803b9e483ab2de77c58b8f51b35ff7e5c0f
Original commit hash: 034d5c8b63107775beec9b2fea8eaed1090603a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c

================================================================================ 
Commit: 065099c32af97b4d4c2f6c9f145cf82df696722a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:32:09 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] FSP Build date is showing empty in BIOS page under platform information

Problem:
  Recently in Edk2\IntelFsp2Pkg folder, added ExtendedImageRevision and Reserved4
  total 4 Bytes in FSP_INFO_HEADER structure to Adopt FSP 2.3 specification.

Solution:
  1. Currently FspInfo->TimeStamp data was getting from 0x0100 - 0x0108 and we need to shift 4 bytes.
  We should get FspInfo->TimeStamp data from 0x0104 - 0x010C.
  2. Change PcdFspHeaderRevision and PcdFspHeaderSpecVersion since Fsp version is changed.

Hsd-es-id: 15010169227
Original commit date: Thu Oct 28 15:27:23 2021 +0800
Change-Id: I578dce91a7f3596614762e0b46567f2d2308ef9f
Original commit hash: 3c6e51c9a4d0afad9b7c636fe1e7fd9c303396b0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dec
AlderLakeFspPkg/BuildFv.cmd
AlderLakeFspPkg/BuildFv.sh
AlderLakeFspPkg/FspHeader/FspHeader.aslc
AlderLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fa7f2a5b7b7a5cc4fac1c3010d0e1a49d26c7dd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:32:07 2021 +0530 
-------------------------------------------------------------------------------- 
CpuPowerManagement: [ADL-S] Error Event (ID 35) happens in Windows Event Viewer while Intel Speed Shift (HWP) Technology is disabled - Part2

Fix potential risk for initializing FVID table when P states is less 16 and LPSS

Hsd-es-id: 22013811710
Original commit date: Fri Oct 29 00:26:02 2021 +0800
Change-Id: I1c90ba899b2f32e498bb1392df3e6fdb888a8e16
Original commit hash: b30f7f25f67ba63f0d3d4e9b8f0ad777ac799c47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: 6e7918dba85e86f41897110f3af87c687dffc3e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:32:05 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]: Solved thermal shutdown during memory training with lower PL1.

If cTDP down enabled or PL1 Override (lower vs TDP or higher vs cTDP power)  than for both use cTDP frequency - MSR 649h.

Hsd-es-id: 16012936585
Original commit date: Thu Jul 15 20:28:31 2021 +0800
Change-Id: I27c47b6f5ea911097704605be0d9806a8852067b
Original commit hash: 16e87452f64d45cb425d0669f58ab078b0bea4ac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 9f1470f7d2c26e64513e0cd44ce1ddf371e6ba4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:32:02 2021 +0530 
-------------------------------------------------------------------------------- 
Display Mux- provide _DSM for Gfx drivers to change GPIO for display MUX iGFx/DGx

Hsd-es-id: 22013963718
Original commit date: Thu Jul 29 23:16:52 2021 +0530
Change-Id: I1369174bfe1f63760bc88ff144880da19fcb839c
Original commit hash: a1178ac5d0b9ec4585871a71309beabca22f96d5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpDgEdpFeatureHook.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxDsm.asl

================================================================================ 
Commit: 03f264cf08a09b7c6ab396239340c0ad69ec2977 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:31:57 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.1

(cherry picked from commit f887c42ce2b3cd210da20ae90ea9595358c0cedc)

Thu Oct 28 18:14:08 2021 +0000
Original commit date: Thu Oct 28 18:14:08 2021 +0000
Original commit hash: d4e4607b0388589285501defa043360cfb95b9d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 43840ca0caa0212027e8522e7cd85cfae905f8c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:31:55 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][14015412544][ADL-P ADL-M | DDR5][RxFifoChDelay values are too large for DDR5 Gear4]

[Issue]
  Two bytes show very low margin in RDMPR in DDR5 4400 G4.
  This leads to sporadic training failures, mostly in LCT.

[Root cause]
 Initial RxFifoRdEn is too big, leading to FIFO overflow on some bytes.
 The values were tuned to Unmatched Rx, and were not updated once we switched to Matched Rx for DDR5.

[Solution]
 Update RxFifoChDelay_UlxUlt for DDR5 Gear4 to match pre-si values: reduce from 14 to 11 on all channels

[Additional change]
 Speed up CATM for CA Parity disabled case (DDR5 Gear4 only):
  - Reduce SW loop from 16 to 8 iterations
  - Increase CATM coarse step size from 2 to 4

[Impacted Platform]
 ADL-P/M DDR5

Hsd-es-id: 14015412544
Original commit date: Wed Oct 27 17:09:24 2021 -0700
Change-Id: Iae16de89203659b090bf2786cbabfe4e99c6eabb
Original commit hash: fe6bb6fb0e5e9bee357c2fad4b4c920f2bd4c0a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: f921f70c997f81f366b02ac19e3dc75db06501cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:31:52 2021 +0530 
-------------------------------------------------------------------------------- 
PlatformInitAdvanced: Set PcdTpm2InitializationPolicy to skip Tpm2Startup() when BtG already successfully initialized the TPM.

The current implementation is setting the PcdTpmInitializationPolicy
which is only used by the Tcg modules supporting TPM 1.2.

Since Alderlake only supports TPM2.0 BIOS should only configure the
PcdTpm2InitializationPolicy instead.

Hsd-es-id: 22013937010
Original commit date: Thu Oct 28 01:47:56 2021 -0700
Change-Id: I314145e6cc8d49b03a48b02517d98a15e4543162
Original commit hash: f1f7d08c2a9042e89c44eb1af17628320f0876a9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: f89110928924687d1475baffb00744ad6d36e7e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:31:50 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2444_00

Hsd-es-id: N/A
Original commit date: Thu Oct 28 08:50:11 2021 -0700
Change-Id: I018f16b32d43598ea277ca8e4d554418fa0489c0
Original commit hash: e9217c5cff02d8d779686beff580e3b40b53197b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 079982652d1bc951c5a860c1f66c2a36030800a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:31:48 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][ADL-M AEP] : Add CVF support(port 3) for AEP
Added CVF support in port 3 for AEP

Hsd-es-id: 16015003066
Original commit date: Thu Oct 28 16:29:45 2021 +0530
Change-Id: I8f9bafefd255e64e54b23ec329e71f7938b2ef71
Original commit hash: 739619e4264a66580f7fcedcba9f13893ed43339

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: 475d41fdc4469834cd5c3ca7104704fc9fff7033 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:31:44 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Oct 28 01:26:52 2021 -0700
Change-Id: Id96e4cf09c400b3cbb3368fc48dd58f7af46ce1e
Original commit hash: 09bf1e2ed1fb51a9113db6fe9cc36ee58ce50369

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b5607ef1e33ac657fc7580861216ed61a4189596 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:31:42 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL-S] Fixed pointer issue on 2441 BIOS (Part 2.)

Hsd-es-id: 15010153499
Original commit date: Thu Oct 28 14:01:30 2021 +0800
Change-Id: Ie3a0cf79a737b4925831b5c7c2377bc611ef4335
Original commit hash: 941fe4e291525721cc068760cc3fe9db472a574d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c

================================================================================ 
Commit: 662a9df5efeddffe68c5404711aea15d07855264 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:31:40 2021 +0530 
-------------------------------------------------------------------------------- 
[NO_HSD][Update ADL MRC version to 0.0.3.0]

Update ADL MRC version to 0.0.3.0

Hsd-es-id: N/A
Original commit date: Wed Oct 27 23:20:02 2021 -0700
Change-Id: Ied0c7cb113980cd9b148c6e190919d368ad1651d
Original commit hash: 0f741adff2c899f865c59fc098c93992fbfef11d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5fedb8dbf83d058cf86a7989cebf4256d80ebb9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:31:38 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.247

(cherry picked from commit bdbc71bc19a799a4396929914b622c8dc9750d67)

Thu Oct 28 05:57:13 2021 +0000
Original commit date: Thu Oct 28 05:57:13 2021 +0000
Original commit hash: 2150d106b840c8049df4a72f7b6b0b2b6e690651

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0117f4c7b8398e1486d393097e14efc43eb8cb0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:31:37 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][15010136475][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Minimize and optimize the PBD

[Feature Description]
Minimize and optimize the PBD

[Resolution]
1. Put common PBD to per byte delay.

2. Keep the existing PBD and get the per bit margin for PBD calculation.

3. Add the existing PBD and new PBD together and program to the PBD registers.

[Impacted Area]
RX and TX PBD

[Register Impacted]
PHY

Hsd-es-id: 15010136475
Original commit date: Wed Oct 20 20:15:00 2021 +0800
Change-Id: I8ca6ff87a5ea74bfed7ec30e40271832b1554644
Original commit hash: 0b59da7fd5d15ff9a1b9ea9d53fdb82ef3f28f46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 4cf0bf4548caa390556305d850a7a374c7533849 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:31:32 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2443_00

Hsd-es-id: N/A
Original commit date: Wed Oct 27 08:48:22 2021 -0700
Change-Id: I88561fd6471aaacd99b6cb3a4807990bf90de0c0
Original commit hash: 12c5e5f5d74aea022bf7837a92a39b0f565bfdf6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f15d7c3c8cedef99f8e7e738c87008e18441e606 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:31:30 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Capsule: Need to fix build error with latest Edk2 Downstream/master

Add gEdkiiVariableLockProtocolGuid, because FmpDependencySupportLib.c file use it.

Hsd-es-id: 15010162807
Original commit date: Wed Oct 27 16:36:07 2021 +0800
Change-Id: I640957182d831077c90db4107f69d3a9b2dbb381
Original commit hash: 11d6ffe002c435253d7b6d8eaa598671070c7c76

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDependencySupportLib/FmpDependencySupportLib.inf

================================================================================ 
Commit: c4f1eedc2522f2d79078b67b76d73ea878da0e5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:31:24 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Oct 27 01:25:03 2021 -0700
Change-Id: I6e4add7109c64b4e9e509de325cc251c96b8c62d
Original commit hash: 2461ee708acfae4ae27c0392542db37cab59cc66

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 948ee063f1fbf7fbafd5e0a9bf849bf29bc7f55c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:31:20 2021 +0530 
-------------------------------------------------------------------------------- 
Integrate ADLP Gop V1041

Hsd-es-id: N/A
Original commit date: Wed Oct 27 11:46:26 2021 +0530
Change-Id: I31cdbf594ade3b88e23cf1030a58d41b65d7cf27
Original commit hash: 198dea6cf5251a1bb0768145af4dfdbacf6cb7dd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 053b7d50bb376c9b0f2c9e03871414cc6436c32e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:31:18 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL/RPL] Enable iRMS by default

Hsd-es-id: 16015006442
Original commit date: Tue Oct 26 19:37:20 2021 +0530
Change-Id: Ia43072f07362268adcdffa9104a4ff110cd726b6
Original commit hash: 611372ae5388e03e86db45c5655d662e42165d44

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 0997129ad6e5cb706e7d277fdb77502400d961b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:31:16 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] SAGV should disable for 150W

Hsd-es-id: 15010139956
Original commit date: Fri Oct 22 15:09:00 2021 +0800
Change-Id: I771895db2ab5c973235911b2763e2d3e6ad6a45e
Original commit hash: f2ab5900710576525abbdcb42622245c10c5a1e6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: e9f75a91c7cca7903f8d6ffe710ca1955710d420 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:31:14 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL-S] Fixed pointer issue on 2441 BIOS

Hsd-es-id: 15010153499
Original commit date: Tue Oct 26 16:09:36 2021 +0800
Change-Id: I347127202c5d412be8546c99247f7b4769f32b83
Original commit hash: 1c55026c0dc04fd85ea89f43545a8ee785eae280

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c

================================================================================ 
Commit: 5dfcdbe9301a9f38af46e5dcd1817ad87463a314 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:31:12 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH]Converged Touch SPI controller (THC supporting both HIDSPI and IPTS protocols)

- Hid Over SPI support
-- New BIOS menus
-- New Policy
-- New ACPI for THC

Hsd-es-id: 14014941665
Original commit date: Tue Sep 14 15:19:08 2021 -0700
Change-Id: I438e8522cba116f7fee8d56da5aba8fa89776641
Original commit hash: 00114529949e35bee75ce06135f5b1c659e26f50

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
AlderLakePlatSamplePkg/Setup/PchThcController.hfr
AlderLakePlatSamplePkg/Setup/PchThcStringPool.hfr
AlderLakePlatSamplePkg/Setup/Setup.inf
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/ThcAdl.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/PchLimits.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Include/ConfigBlock/Thc/ThcConfig.h
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

================================================================================ 
Commit: 24800cbfec4e476368d793d478067e2da5fc6604 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:31:09 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.246

(cherry picked from commit a93f30c825febad75b06dc890be20b317979c368)

Tue Oct 26 18:33:35 2021 +0000
Original commit date: Tue Oct 26 18:33:35 2021 +0000
Original commit hash: 1150c5222b953c5dd58c68fcec91071616e48bf7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: baad0733db41494603de6eb194fa14b7968ed529 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:31:07 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16015056864][ADL-P ADL-M | LP5]Optimize Boot Time for Early Read MPR 2D Training

[Issue/Feature Description]
  Early Read MPR 2D is taking more time during Boot.

[Resolution]
 1. Increase step size in Early Read 2D
 2. Change LowVref to 60 from 20 for Read
 3. Change Early Write2D Min/Max for Write range to -15 - +15 for all Gears

[Impacted Area]
  ADL-P ADL-M | LP5

[Registers impacted]
  MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16015056864
Original commit date: Tue Oct 5 12:12:45 2021 +0530
Change-Id: I81461492b24f7e699251067e547d2a94ca32515f
Original commit hash: 7e12575d766f7730889bc970b7a29c9e0cdd2156

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: b962580f510bdfbe9d3f27c5b555c3e124c45dbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:31:04 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2442_00

Hsd-es-id: N/A
Original commit date: Tue Oct 26 08:51:56 2021 -0700
Change-Id: Ifc7274efc1fb1c2f98f68a9a19d2ff42ef9f052c
Original commit hash: fc4dac869287c7fe7895891f9bbdc21c55dedd80

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1c268606a33b6d87d11e80dda1c0c6a143b7a21a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:31:02 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Oct 26 01:28:25 2021 -0700
Change-Id: Ic8e035fd0a08dcbaf7cfcd5d5d8f3f8b7624207b
Original commit hash: 02c19e018b52b1318ac45b11109535eb6b1c3d1f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0be02cdbc468f5c89440fecf74c8dad488460dbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:31:00 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[RPL-S] Fixed pointer issue on 2441 BIOS"

This reverts commit 1739cfb823905d4c03410c52e8fad959406cdcf6.

Mon Nov 1 22:18:12 2021 +0530
Original commit date: Mon Nov 1 22:18:12 2021 +0530
Original commit hash: eb0d59c070b33139a0e4bf8a5ef276591f05c6b1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c

================================================================================ 
Commit: b40fce276f4233140d6bf4ea563e0627f701a1cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:30:58 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "Integrate ADLP Gop V1041"

This reverts commit 0cda1d7b00fd55287b2a8593e000f4a6a288c7a0.

Mon Nov 1 22:18:03 2021 +0530
Original commit date: Mon Nov 1 22:18:03 2021 +0530
Original commit hash: 4cb1b6f2792eff5c7cc2f36fde676cdbacaa158a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 78d1293e6b8f15c8910c28b7be16796256481147 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:30:56 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL-P/M] Update the BIOS Minor Version to 2441_01 for the dot label"

This reverts commit 1879a3a16e2544619eff3ba405884ebe3a41692f.

Mon Nov 1 22:17:56 2021 +0530
Original commit date: Mon Nov 1 22:17:56 2021 +0530
Original commit hash: e382684e94190d2f11435a04b301ba5acb42685e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c9257839e3943eaab07922ac911da2748cd75f84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:30:54 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Update the BIOS Minor Version to 2441_01 for the dot label

Hsd-es-id: N/A
Original commit date: Wed Oct 27 12:51:10 2021 +0530
Change-Id: Ie350b33bb9cbd647fca21514609d5d7ea4bf2447
Original commit hash: 1879a3a16e2544619eff3ba405884ebe3a41692f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 235231fd13e6b3e583d5804bee8bd96d7a6efcb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:30:52 2021 +0530 
-------------------------------------------------------------------------------- 
Integrate ADLP Gop V1041

Hsd-es-id: N/A
Original commit date: Wed Oct 27 11:46:26 2021 +0530
Change-Id: I31cdbf594ade3b88e23cf1030a58d41b65d7cf27
Original commit hash: 0cda1d7b00fd55287b2a8593e000f4a6a288c7a0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: e26a8e1a338a9775d17eecfd15c36ba5e35e95e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:30:49 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL-S] Fixed pointer issue on 2441 BIOS

Hsd-es-id: 15010153499
Original commit date: Tue Oct 26 16:09:36 2021 +0800
Change-Id: I347127202c5d412be8546c99247f7b4769f32b83
Original commit hash: 1739cfb823905d4c03410c52e8fad959406cdcf6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c

================================================================================ 
Commit: 829f73d2f894c30982a8998ddead551c9baf0af9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:30:47 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.245

(cherry picked from commit 0828fe1cd8374439a467aab23ae0e46296f814ba)

Tue Oct 26 07:26:31 2021 +0000
Original commit date: Tue Oct 26 07:26:31 2021 +0000
Original commit hash: 6f9015fb521d9b64e4fbaad50e07f9c678baca6a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eb52e0ff28fce67cf7f710d1a68d6e3d91726acb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:30:45 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16015049906][ADL-P ADL-M | LP5] Update Memory Clock in terms of TCK

[Issue/Feature Description]
  Update the Memory Clock in terms of tCK.

[Resolution]
  Convert the Memory clock from WCK to tCK

[Impacted Area]
  ADL-P ADL-M | LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16015049906
Original commit date: Tue Oct 26 10:57:11 2021 +0530
Change-Id: I81301e392acb3f4e10599be974fc6717d64cafb3
Original commit hash: 39f6224f05eafd51a9803e1abc125c930f9d42d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 8eb50e4844aaf6694382e9f97c3380e32d03ac7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:30:43 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix StorageD3 setting base on the Platform/Board type

Force changing StorageD3 from D3Cold to D3Hot should only apply
on ADL-S Desktop platform. Fix the logic.
Using Pcd instead of SetupVolatileData variable.

Hsd-es-id: 15010150223
Original commit date: Tue Oct 26 10:18:20 2021 +0800
Change-Id: I9f6bc09d1b7da763cd6013d1d17ad971604870a2
Original commit hash: 196743e1f734fee4cdafc9884b866ed830444d25

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: eb4628d1ccdddce67950f842114257ed3b0373ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:30:41 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL][CVF] Update new ACPI HWID for Cloverfalls

[RPL] Update new ACPI HWID for Cloverfalls
Cosmetic Changes for Virtual Devices used in CVF USB Mode

Hsd-es-id: 15010140915
Original commit date: Thu Oct 14 14:50:06 2021 +0530
Change-Id: I14d707d52b5427346cc936320c738b8ea20e99ef
Original commit hash: 06f0d4a3b5c2eda3020ba04489872961a27377b0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/CvfVirtualDevice.asl

================================================================================ 
Commit: 12a653c5df5535a81b7e9a1dba71c2c635b0c84f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:30:37 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.244

(cherry picked from commit 731e668d7253a06e7712b987599202cba1157779)

Tue Oct 26 03:04:01 2021 +0000
Original commit date: Tue Oct 26 03:04:01 2021 +0000
Original commit hash: 58ff6868a5ff4c967b3da893f0322a84010ed29f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 92bedc7daf95435851d8d19e955f08d380a7e59f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:30:35 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/EC: enlarge the ECMD stall time

ECRD read will consume 900us in Linux kernel while consume 2000us in
Windows, stall 20us between ECRD will cause the EC starve to handle
the ECMD in some case, here enlarge the stall time from 20us to 200us
to have the EC had chance to handle the EC command.

Stress test shows with the change, the ASTR issue will not reprudce.

Hsd-es-id: 1509862869
Original commit date: Thu Oct 21 22:50:38 2021 +0800
Change-Id: I121eba9a45367dd9d3a6fb025568f9a829dcc240
Original commit hash: 721dc5eed65d05df0161f88de1e5b664fb17a2a4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: 5ee6d8fffc1e3619ef8e22a9e3d656aa0f960fbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:30:33 2021 +0530 
-------------------------------------------------------------------------------- 
[change_request][ADL-S ADL-P ADL-M | DDR5 DDR4 LP4 LP5] Add support for LP5 to CalcRxDqOdtAverageByteImpedance and update ReadODT training

[Feature Description]
 - Add support for Lp5 to CalcRxDqOdtAverageByteImpedance
 - Merge code of ReadODT training to official MRC from EV

[Resolution]
CalcRxDqOdtAverageByteImpedance should use this formula:
Adl mobile will always be in OdtModeVss.
DQ, DQS, ODT Ron Groups (DQ Tx Type):
    Vref_pupcode = 192 * Rext / (Rext + Rtarg_pup)
Since the pulldown strength is relative to the pullup strength, the Vref/Vsupply ratio is always 0.5.
Vref_pdncode = 192 * 0.5 = 96

[Impacted Area]:
ADL-S ADL-P ADL-M DDR5 DDR4 LP5 LP4

[Registers impacted]
  MC [] PHY [] Both []

intrnal only:

Hsd-es-id: 1309188951
Original commit date: Thu Oct 14 14:27:22 2021 +0530
Change-Id: Ie52180ad0e6a034f76b152439f61677181e293e4
Original commit hash: 42c59db2074d92e2a64181e99e5ff024f3a5f90c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 26f1492d4da1fa10ef8f10e78785b9f273673579 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:30:30 2021 +0530 
-------------------------------------------------------------------------------- 
TXT/AlderLakePlatSamplePkg: [ADL] DprSize of CpuSetup maybe always grayout

Resolution:
In CpuSetup.hfr, CPU_SETUP.DprSize is grayout by NOT ideqval CPU_SETUP.ActiveCoreCount == 0.
Please also check CPU_SETUP.ActiveCoreCount.
It will be grayout when Txt == 1 and its default value is 0xFF.
We should change to "OR NOT ideqval CPU_SETUP.ActiveCoreCount == 0xFF" for DprSize.

And as there is no dependency between HT(hyper-threading) and TXT,
setup file is updated to remove this dependency.

Hsd-es-id: 15010122979
Original commit date: Wed Oct 20 18:13:29 2021 +0800
Change-Id: I4afd6b0bddd38f8ae5852991ba7db5c6b5d6e72e
Original commit hash: d1a2b3e2156d3ab16c5029b797b3eb38957f70c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: a994fb9ba4cbbaeaa0ac797a5ddc6d6668ade314 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:30:28 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.243

(cherry picked from commit adfbd6191374a5f063fe4fd481dc75e68bdfa454)

Mon Oct 25 23:50:55 2021 +0000
Original commit date: Mon Oct 25 23:50:55 2021 +0000
Original commit hash: f2a0d0ac3188a4dddce8cd1fd39c11359151600c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6cde38dc7d0c5d8b87e5d6bcb7c17a756cb0e6a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:30:26 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16015047300][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Update BwSel Calibration threshold value to 2

[Issue/Feature Description]
  LdoFFCodeLockCalibration fails on few parts at low frequencies with current 'software closed loop BwSel threshold' value of 4.

[Resolution]
  Reduced 'software closed loop BwSel threshold' value to 2.

[Other changes]
  Fix 'Outputs->MemoryClock' value in McFrequencySet to reflect right Memory Clock Speed.

[Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  Phy

Hsd-es-id: 16015047300
Original commit date: Mon Oct 25 22:10:41 2021 +0530
Change-Id: I9c2d128f92c95d1b3524a95cd377f306a088ea50
Original commit hash: 1163fdb834ded9b5a1e6e45fdb710f2a371e44eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 3ce6de0967b73abdad13da4e1d999d1b47e563f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:30:23 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2441_00

Hsd-es-id: N/A
Original commit date: Mon Oct 25 08:49:36 2021 -0700
Change-Id: Ibe646a8171ff9129f9627340e7241b77bfd19601
Original commit hash: 66f0c890a56167341a2ed9113d7cf6e87b6c10b6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9a24eb84dc382d71a14ce38209fc37afb97c0a8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:30:20 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.242

(cherry picked from commit 0f883f23a054aad6c57e93dab5b1370be0c7b2a1)

Mon Oct 25 08:55:41 2021 +0000
Original commit date: Mon Oct 25 08:55:41 2021 +0000
Original commit hash: 7b8b44c198f542df7d29dd0b355a8faf357869a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5def9c7de8cfaeded540272e75470d8590e09ec9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:30:18 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL-P][CVF] Added USB Port support for CVF USB Config

Added USB Port support for CVF USB config
Cosmetic change for ADL-P

Hsd-es-id: 16015039169
Original commit date: Tue Oct 19 23:50:59 2021 +0530
Change-Id: I3e05109edd2fb8a644c7f438d8d300aeae7f1cfa
Original commit hash: 4828f6fa2a6575969ddc9bb6f7d11638dc02061a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 6d0dce75fbd422c717da33fae807d7cf738da960 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:30:16 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Oct 25 01:24:58 2021 -0700
Change-Id: I28801244e57cee797e86b2d88109d2347c077211
Original commit hash: 9662963fe02681a523f5843f96b4b2bfa4fbcf19

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: abd3c666da5300acee51abceb28287857fdb04d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:30:14 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][15010149123][ADL-S ADL-P ADL-M | LP5] Use default DQS DCC value if the eye width is 0

[Feature Description]
Use default DQS DCC value if the eye width is 0

[Resolution]
Use default DQS DCC value if the eye width is 0

[Impacted Area]
DCC, WrT

[Register Impacted]
PHY

Hsd-es-id: 15010149123
Original commit date: Thu Oct 14 22:11:52 2021 +0800
Change-Id: I8e65d907391c9c30ddd8990f3b26b3c85d4d9cd4
Original commit hash: 77dc979141370764440b5ee716251a38c4d3f08c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 842ae842342b60a0bf8974dbc2477a4f5a87e855 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:30:12 2021 +0530 
-------------------------------------------------------------------------------- 
Fix SLE issue

Hsd-es-id: 16014975243
Original commit date: Mon Oct 25 12:28:00 2021 +0530
Change-Id: I6378c903a07c767658f40e9fa8986d6dac5d1cfc
Original commit hash: 1b132eea1be3cde19918fd45a912cacc0e40bc5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/AdditionalDisableSteps.c

================================================================================ 
Commit: b2b83c8884d135f3d513e6be1b0bb30f60a77441 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:30:10 2021 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg/PcieRp]on disabling PCIe root port with device connected , controller will not power gated after G3 blocking S0ix

Updated the function disable flow according to the latest bios writers guide recommendation.

Hsd-es-id: 22013966715
Original commit date: Tue Oct 12 14:56:25 2021 -0700
Change-Id: Ia2486f8319e13112a474a52381bf001f66469057
Original commit hash: da0dfc19b6e06831acb8e8f01477100c877a12e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 0a2ad4d0699f1d4b87b361c28a4e928581e92e94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:30:07 2021 +0530 
-------------------------------------------------------------------------------- 
DGR:[ADL] Changes to access SUPOVER_STATE_LOCK MSR only for VPRO

Modified code to access SUPOVER_STATE_LOCK MSR only for VPRO.

Hsd-es-id: 16014994929
Original commit date: Fri Oct 22 13:17:10 2021 +0530
Change-Id: I85ef61eda2569ed6833948e8aa7b52549ab8b004
Original commit hash: 632ef4dd2265f2a185e42ec9c5d0084f12d321a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c

================================================================================ 
Commit: ff52eb3054fcb2d412eb3c84511e3ad37ec308fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:30:05 2021 +0530 
-------------------------------------------------------------------------------- 
GGC change for TXT issue

Hsd-es-id: 16014975243
Original commit date: Fri Oct 22 21:25:19 2021 +0530
Change-Id: I48db763e63651044081d5106e96ea394a638d599
Original commit hash: fe0b95865b671ae2eb6e878f24116443c28c547c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/AdditionalDisableSteps.c

================================================================================ 
Commit: 7fa7f605a18ff910598d79aa1583b62686c10ff1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:30:03 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.241

(cherry picked from commit 464b7193a5720d030c07aa8aafda161f72dc0c67)

Sun Oct 24 17:09:51 2021 +0000
Original commit date: Sun Oct 24 17:09:51 2021 +0000
Original commit hash: 2e7cc679f7f73da13a6794270cfb8b6ae56a363d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a80f8398930cc126da060202bb8fd92762276179 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:30:01 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16015035826][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Disable opportunistic self-refresh for ADL-P memory techs.

[Issue/Feature Description]
Disable opportunistic SR for ADL-P/M across all mem techs.

[Resolution]
Disabling opportunistic self refresh by:
a) Set SpidLowPowerCtl.Bits.selfrefresh_enable = 0;
b) Set SELF_REFRESH_IDLE_COUNT as (0xffff)

[Impacted Area]
ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
MC

Hsd-es-id: 16015035826
Original commit date: Sun Oct 24 17:10:08 2021 +0530
Change-Id: I35975d6c1ad6b65c300c177d521fb88ebf73067e
Original commit hash: 2df37c43947767a8e324932d571801c1a29203c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: f895ea8475eb0cfcd46a4d9eb835dd4d6e5364ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:29:59 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2437_00

Hsd-es-id: N/A
Original commit date: Sun Oct 24 08:47:28 2021 -0700
Change-Id: I1c698dc0d16070e526c29627f89ea9dd2ea1e2f0
Original commit hash: dfed7e64a40511997eae91bc8b6bb7448baba3ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cf1bbfc3d1d5042e166338a842c8f82da8d81c89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:29:57 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.240

(cherry picked from commit b1e854fc0de031e51d5fa855fa0e23922c4090a5)

Sun Oct 24 09:46:15 2021 +0000
Original commit date: Sun Oct 24 09:46:15 2021 +0000
Original commit hash: e9cbe267713fa78ef69bf055b77b7216c3299bd8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fbeb024b1ed12d8225c81aa607a19c8a911479ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:29:54 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "[ise][16014716637][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] BwSel Calibration algorithm update for low frequency calibration""

[Issue/Feature Description]
  This reverts commit 8deafc727ad6146969d16c3323dba841e1a109bf  https://git-amr-7.devtools.intel.com/gerrit/#/c/155541/.
  The change was reverted in 2.229, but later, FV showed it's not caused by this change, so, add it back.
  LdoFFCodeLockCalibration fails on few parts at low frequencies with fixed VdllTargetDacCodes.

[Resolution]
- Implemented new Bandwidth Selection Calibration algorithm which sweeps VdllTargetDacCode and runs
  Bandwidth Selection Calibration until BwSel values are converged above threshold value.
- LP4 LowFrequency switch frequency is changed to 1600-Gear1 from 1067-Gear1.
- Reverted 'Dll Weaklock Control' register settings done as part of v0.0.2.144

[Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  Phy

Hsd-es-id: NA
Original commit date: Sat Oct 23 23:52:42 2021 -0700
Change-Id: I7a3ab6030716a6efd34b2a15978331d21e4f4f44
Original commit hash: fb8b7eaae06a4ff11e6a5fc1a2a19b54a67d65c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 5de854163f2cf7c016992e9bca2ed65aed2c13bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:29:51 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Oct 24 01:24:06 2021 -0700
Change-Id: I7d47d25e785088f00fef81dcafbd92da08009dc7
Original commit hash: 747143789df9618d9615cbb182634cb0d0b8a767

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f9749a6345a65e4d4e3ab1066fd4f7fc2eda3a06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:29:49 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.239

(cherry picked from commit 651fd9c38be0a218c58722032320f99d6584f1fa)

Sun Oct 24 05:38:25 2021 +0000
Original commit date: Sun Oct 24 05:38:25 2021 +0000
Original commit hash: a34d5a65e8424758084d9ff31638ef48dd6a4ed7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fcd0750f4720e36c9f0ab69e980d0cb78bbe7f4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:29:47 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][ADL-P ADL-M | LP5] MRC RPQ and CAS Clubbing Configuration Change for all LPDDR5 SKUs.

[Issue/Feature Description]
Configuration changes for following MC scheduling features to be done as per PTP team's recommendation.
1) RPQ Request Merging
2) CAS Clubbing

[Resolution]
mc_scheduler_mem_sb.merge_req_reads_pq_0_0_0_mchbar.enable_rpq_req_merge = 0
mc_scheduler_mem_sb.sched_second_cbit_0_0_0_mchbar.disable_cas_clubbing  = 1

[Impacted Area]
LPDDR5

Registers Impacted:
MC [x] Phy [] Both []

Hsd-es-id: 16015017766
Original commit date: Thu Oct 21 13:15:12 2021 +0530
Change-Id: I4a9a3cb3bd6fd6317df3f7549ca92a1f48a2aa27
Original commit hash: 4ffe4aa0f63b91373d98d78f97cdde597b8b9348

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 6a585f16701cf0d2eee1fc33ca2d8e9cefdca8ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:29:43 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.238

(cherry picked from commit d79f4ed0858590582da129792f1eb17859fd40f0)

Sat Oct 23 17:24:14 2021 +0000
Original commit date: Sat Oct 23 17:24:14 2021 +0000
Original commit hash: 6f67900a6c91a25c4318ab178b062fd16c1bcbfd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 958677f7f1d4f6303cc7a8a66138b1b83621a7ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:29:40 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16015034159][ADL-P | DDR5] Tune Clock Alignment for 4400 Gear4 also Disable CA parity mode for CATM on Gear4

Issue:
 Two bytes show very low margin in RDMPR at 4400 G4.
 This leads to sporadic training failures, mostly in LCT.

Root cause:
 CA bus seems to be unstable at 4400 G4 with the current CCC clkalign settings

Solution:
 Change CCC_CLKALIGNCTL1.clkalignd0piclkpicodeoffset from 0 to 128 for DDR5 4400 G4 only.
 Additional change -- disable Ca parity mode for CATM on Gear4

Hsd-es-id: 16015034159
Original commit date: Fri Oct 22 22:13:10 2021 -0700
Change-Id: I147be7487848e8dfc263317556bbc1591c88ad9f
Original commit hash: 542c7650bb7d25d0452af51ca2bc104a90998b26

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: be68b316c483dc523b1adfedfd1bed62e4f174b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:29:38 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2436_00

Hsd-es-id: N/A
Original commit date: Sat Oct 23 08:50:11 2021 -0700
Change-Id: I9efda3210286bbd5d434081c95089e168a838268
Original commit hash: 885b8d94756349c123c311977ab3273876af3825

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0b0d1e9a0b06418c45c5b5d99a95011d5f0feb04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:29:36 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Oct 23 01:24:23 2021 -0700
Change-Id: I222535acceef1bfcd152c100696faeabddada3e9
Original commit hash: c8c7e200c7755a28aff5b45f223140a6a16dce34

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 890f3e05077a5c7141d51142846be8db5a3db96f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:29:32 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2435_01

Hsd-es-id: N/A
Original commit date: Fri Oct 22 08:50:17 2021 -0700
Change-Id: I22c91a11333732c44608df81a7bb9f8868b19bc9
Original commit hash: 1212b06bf6544d862bf3a90709518c487407fa08

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8a33458527867c0975b0b458ee50c77b2b76814f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:29:28 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-M] Enable Closed Lid WoV with lighting support

Adding bios support for default enabling of Closed Lid WoV
with lighting support.

Hsd-es-id: 16015017084
Original commit date: Thu Oct 21 22:09:24 2021 +0530
Change-Id: Ife664b4c7f35279dfcca6557dfa9df292f728ae3
Original commit hash: 41433a34ed9afa60d19bbbc04092fea957860ed6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 89b21687e98202033838426e8bb03ec48ba4459a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:29:26 2021 +0530 
-------------------------------------------------------------------------------- 
[TCSS] Declare _UPC and _PLD in TCSS XHCI HS01 port

Declare _UPC and _PLD in TCSS XHCI HS01 port as not visible and not connectable because HS01 port is actually not functional.

Hsd-es-id: 16015013840
Original commit date: Thu Oct 21 13:57:09 2021 +0800
Change-Id: I9a3913305e77094e2e26f56c8d8444231e425c4d
Original commit hash: 056a67f2fef66c279a5bf30dba6c15349a3c90f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: d324d378eecccb9d41fe69110e2386fdf6747714 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:29:24 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2435_00

Hsd-es-id: N/A
Original commit date: Fri Oct 22 02:54:11 2021 -0700
Change-Id: I8c424a235683b8e6647452a885fae4f0e7b96e09
Original commit hash: 17124fe7fdeb22df6a43a5627da18f0407f37755

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b00a25329486410989a37047ec11a881865492bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:29:22 2021 +0530 
-------------------------------------------------------------------------------- 
PlatformPkg/RPE: Without Erasing SATA SSD, SUT is Booting to OS directly when triggered with Real mode.
PlatformPkg/RPE: Report BIOS status is not correct in AMT_86 of PETS test case.

Issue: 1. SATA frozen bit is set, and board doesn't assign sata power pin to power off sata due to it requires HW reworked.
       2. BIOS report success status even SSD authentication failed.
Solution: 1. Remove storage device gpio power pin assert/de-assert code since it is very board specific change.
             Provide a SecureEraseHook to skip G3 cycle if OEM has method to reset storage device power.
          2. Directly return Access Denied when OPAL password authentication failed, and update BIOS status based on the result.

Hsd-es-id: 16014822514, 1309117960
Original commit date: Fri Oct 8 17:35:24 2021 +0800
Change-Id: I878982917302c8995bb98b227bd438a6b087dec4
Original commit hash: 161d895579140b380b21757a9f356b7f1dfde2d5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Include/Protocol/SecureEraseHook.h
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/AtaSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/OpalSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: d4b699677c7ccd2674ce6c769ca25a6bcd2d1d89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:29:20 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Oct 22 01:24:07 2021 -0700
Change-Id: I4e7739688a8e37d95e65a485fd8316a09d37ec28
Original commit hash: 7ad22261da37932af041299c9ee287ad15e5c3b8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a6d936d50bdf7473157038d21533f26a51d4c63d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:29:18 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: Support Multiple FwUpdateLib in single BIOS

[Description]
In single BIOS support different generation ME FWU Update.
To differentiate ME SKU/generation using different GUID.

[Change]
1. Generate the four GUIDs for different generation or sku
   - Lp_Cons : 1AD8F003-222E-4FD3-A9D1-B247A0215D9B
   - H-Cons  : D9083D94-44EB-4846-9BDE-319E6E51C481
   - Lp-Corp : 79EFDF41-DF5E-448A-BAAD-7EEBD5513DC1
   - H-Corp  : EF669ACB-AA19-4698-A0EF-5BC4D13716FC
2. Identify PCH type in PlatformInitAdvanced to install specific GUID
3. Add the FWUpdate library different version for different generation
4. MeFwuDxe: FwUpdateLib instance for different generation
   - Produce the gMeFwuProtocolGuid
   - Only one instance in a platform
5. FwuOnProtocl: Wrapper to locate correct FwUpdateLib instance
6. Upgrade the FwUpdateLib to 16.0.15.1545

Hsd-es-id: 15010117663
Original commit date: Wed Oct 20 23:18:02 2021 +0800
Change-Id: I6d3e2b1f76943fca2a6633a5bfd805ee6a3750f4
Original commit hash: 873424ceb4e3432681c2f069859a7c429f39e5b6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Protocol/MeFirmwareUpdate.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateEfiLib.lib
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLib.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 5bb5075acfa6a00eae843f4ee41faa3c3cd23577 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:29:15 2021 +0530 
-------------------------------------------------------------------------------- 
Fix the issue PMAX device option not expose in ADL-SBGA DDR5

Previous condition check - "#if FixedPcdGetBool (PcdAdlLpSupport) == 1"
exclude SBGA platform, which DDR5 board is also designed with battery

Hsd-es-id: 15010088265
Original commit date: Sun Oct 17 10:23:33 2021 +0800
Change-Id: I15eb02bc6b1c90caf4412f3c7fc54be8c89c90b1
Original commit hash: 6e97e68e6d3fa9dce8b6ce2fcb5a873dc84d624c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: ce9e58ca843026a11c3f9549ba27824523eff692 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:29:12 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-P] BIOS to configure MR GPIO "CIO_PWR_EN" reset source to be host_deep_rst to prevent glitches on Sx entry.

BIOS have to configure dTBT CIO_PWR_EN GPIO and dTBT SLOT_RESET GPIO as
 Host_Deep_Rst to prevent glitches happens due to restore of GPIO config
 to default value during Sx and reset cycle as GPIO were configure as
 Platform_Reset.
Now as BIOS is programming these GPIO as Host_Deep_Rst, so its value
 will remain same even after Sx and Reset Cycle. Which means last value
 of dTBT was OFF state will still be mentained even after reset/S3/S4
 Cycle. So now BIOS have to take care of dTBT GPIO ON processes manully.
 Which mean enabling those GPIO during BIOS boot phase. In this case
 BIOS has to add 10ms delay between dTBT CIO Power GPIO Enable and dTBT
 SLOT Reset GPIO enable to follow dTBT BWG requirement.

Hsd-es-id: 16014877758
Original commit date: Fri Oct 8 13:16:43 2021 +0530
Change-Id: Ic313837f1c23591b69b0cd27f03fbb40b5acc07c
Original commit hash: 57efde6408dc90bf524bf2a3f178561b0af285ac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc

================================================================================ 
Commit: 353359c15a469288da477a951262c33d13b65db1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:29:09 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-S] BIOS to configure MR GPIO "CIO_PWR_EN" reset source to be host_deep_rst to prevent glitches on Sx entry

Modified GPIO (PCIe SLOT_2 Reset/Thunderbolt CIO_PWR_EN) pin reset config to Host_deep_rst

Hsd-es-id: 22013819456
Original commit date: Tue Oct 12 12:18:32 2021 -0700
Change-Id: Ifc24949cecdf0ad3f6d16ae9e3f649d654ccc7aa
Original commit hash: 7757b1452017a5259dffe665316326a37f63be2a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPreMem.dsc

================================================================================ 
Commit: 086e311f09be5846699f2a41290ed4cd98ca50ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:29:03 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] CpuPcieWaitForHwEqDone() will always time out when using more than one CPU PCIe Root Port

Hsd-es-id: 22013671260
Original commit date: Tue Oct 12 19:52:18 2021 +0530
Change-Id: I250a39d154ce30c437d08c6e0eb7e9990d267764
Original commit hash: e9ab4e4079e7faeaf8253ccf10a976e7db598656

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: b6c4779be3a4d1d6ba1a6256df19d077f619e9a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:29:01 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2434_00

Hsd-es-id: N/A
Original commit date: Thu Oct 21 08:49:41 2021 -0700
Change-Id: I3eacc138b94db0159b0d3d30cde7c796fcaaf3d6
Original commit hash: 55d68374ec89745ca91cc3b1bb7e56c458332dc8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 73aa8fac03a758582aaf602a7fc61a33524ad171 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:28:59 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL] PS2 Keyboard option must be disabled by default in desktop

Setting PS2 Keyboard disabled by default in setup options in all desktop skus except when game mode is enabled.

Hsd-es-id: 22013741455
Original commit date: Tue Oct 12 17:25:17 2021 +0800
Change-Id: I13baa8ccf5dadd02e3a2a424f3c15a513125d820
Original commit hash: 29d2b867e661462b8e6055d004f2a3af3a0ef2e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 4b566fb33b29510a64e7cfadb7cd18654d8e7b94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:28:56 2021 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 Production patchID 0x00000015

Hsd-es-id: N/A
Original commit date: Thu Oct 21 11:57:54 2021 +0530
Change-Id: I2d6e57876bd4ea9ad2800afb46036b829c13502b
Original commit hash: dba531cf22aa1edbdcf469423ef17dfbdcc60d24

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: ab711bb8a134a92d0f4d4236ca2aa668f4721151 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:28:54 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Add new microcode for ADL-P K0 Production patchID 0x0000030e

Hsd-es-id: NA
Original commit date: Thu Oct 21 14:11:16 2021 +0530
Change-Id: Id03e559b0a201eaa47e5fad11ce9fef91429340c
Original commit hash: 7044fb1c7a983a4a5be138ba70dbd8fde78afe42

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 0b4507f18d1401fca75d111089c821adcfc25fda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:28:52 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Oct 21 01:24:28 2021 -0700
Change-Id: Ibdadb13154fc02f44a82c7aa2609ff36ed8d7a66
Original commit hash: 74351f230d0daf3418eafaeefa3762eea06a6311

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 449ebc6c56af02658b827cec1cbd5dfdcb8b9db3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:28:47 2021 +0530 
-------------------------------------------------------------------------------- 
Change in Per Core Disable Implementation.

Read the Core enable BitMask from PCODE and update the Setup information accordingly.

Hsd-es-id: 22013977020
Original commit date: Fri Oct 8 15:40:01 2021 -0700
Change-Id: Ie568705a872b4ac055dd341e5cb8d1745f1de742
Original commit hash: 61c52bf658159154589031ffa812b0735234b55b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 99fc0ba23fa404e599116da45f7544787165132b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:28:44 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] add the definition of "all" in capsule build readme and revise capsulebuild.bat accordingly.

Hsd-es-id: N/A
Original commit date: Tue Oct 19 09:22:40 2021 +0800
Change-Id: Id57bfd3a45663ef1d30a2713ba4c68f6c141a626
Original commit hash: 6086337b3f3f72b980900ce65f9bd20917eea6d9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 21c9550265d1fdd436a5d1eb0d60e959c1a5892c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:28:42 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2433_00

Hsd-es-id: N/A
Original commit date: Wed Oct 20 08:48:23 2021 -0700
Change-Id: I174cf01c71bffca2d88426898c067d23d6a24f7e
Original commit hash: db1776e60b9ed3a3d48e85cb86239167d6686808

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b61409c428d3ed98ff2e583e309bcff30a4eaf36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:28:39 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.237

(cherry picked from commit 4728fc28345a6448ba2cb77bf89e15b6ffa639a7)

Wed Oct 20 14:53:01 2021 +0000
Original commit date: Wed Oct 20 14:53:01 2021 +0000
Original commit hash: 1328c07d2356fcacbc71c90a3c285abfeeead2d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 16417a90a455bc4387692a8effb75fc9baf4de69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:28:37 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][15010120607][ADL-S ADL-P ADL-M | DDR5] Boot time reduction-skip Tx DQS DCC training for freq < 3200

[Feature Description]
1. Boot time reduction-skip Tx DQS DCC training for freq < 3200 when the DIMM configuration is not mixed

[Resolution]
1. Don't run Tx DQS DCC training for freq < 3200 when the DIMM configuration is not mixed.

[Impacted Area]
PHY DCC

[Register Impacted]
PHY

Hsd-es-id: 15010120607
Original commit date: Wed Sep 29 01:30:18 2021 +0800
Change-Id: I8209953e2f518962f639005e6742581c3d9ea153
Original commit hash: e4235a8f7cb34ca03ae96341ef8e6e865d30de4c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 74812338c84b4ae6b663983215290d80d1b84318 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:28:35 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][RPE] :Perform coldreset after Reload BIOS Golden Config Action

 -SUT is getting hung at PC 0xA5F with TXT enable and bios reload golden config flow

 -Perform cold reset instead of warm reset as TXT requires a full power cycle

Hsd-es-id: 16014822580, 16014883051
Original commit date: Wed Oct 13 11:46:27 2021 +0530
Change-Id: I75bded4986a212372533f1a275352410360b2bb1
Original commit hash: 67e57f35f385752c1005b882f8d021c1c6060288

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: cbcd320ef871aa74b14b583ba3b84307d7977bc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:28:33 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Oct 20 01:22:53 2021 -0700
Change-Id: Ic89d95516cabc89bc29ffada7b646c9a8bb02b63
Original commit hash: ebeff52bfb43d0c2ee4ab33e6a2f4ba2853c3a90

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3f79861132afbe53952a0643836c4a780e4c09e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:28:31 2021 +0530 
-------------------------------------------------------------------------------- 
PowerManagement: [ADLS] Error Event (ID 35) happens in Windows Event Viewer while Intel Speed Shift (HWP) Technology is disabled

Fix the Fvid Table for EIST

Hsd-es-id: 22013811710
Original commit date: Wed Oct 20 00:21:46 2021 +0800
Change-Id: I2704d162d0c6f70855039a088b2029777c656384
Original commit hash: 7461b964d513942e3896eb508710cd2bbd945402

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: 5a7089dcab27142b030e319caf60f9e9d1754906 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:28:29 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Remove Pch.asl

Pch.asl don't have self build ability.
For related build verify can be taken care by PchSelfTestDsdt.asl, so remove it on inf file to build ClientOneSiliconPkg.

Hsd-es-id: 22013786398
Original commit date: Mon Oct 18 11:08:07 2021 +0800
Change-Id: I8c896bec1a91611e7208914a2652e5740c6db0a7
Original commit hash: d9e001937c4f466de72e89e7925ab253a29e4409

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchAcpiTablesSelfTest.inf

================================================================================ 
Commit: 5457e931f1ebe81990d8c9b167027cec2de028fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:28:26 2021 +0530 
-------------------------------------------------------------------------------- 
BIOS to send Go2Sx on all S5 and WarmReset entries.

For all Maple Ridge (MR) applied to ADL and onward platform - BIOS shall
 send Go2Sx command on all Sx entries (including S5) and Reset.

Hsd-es-id: 1509804606
Original commit date: Fri Aug 27 13:39:56 2021 +0530
Change-Id: If9e718401d0a04447e6993b54e939714509f56e1
Original commit hash: 9b597ad5b489985b9bf6505ef222b7ce17c80a96

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: a394fb6da3fc1ea0c8c8919bf9f9a70497c29173 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:28:24 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.236

(cherry picked from commit 1b07fe7fecf26978cbb31452eafcf3eaafdf735f)

Tue Oct 19 16:25:01 2021 +0000
Original commit date: Tue Oct 19 16:25:01 2021 +0000
Original commit hash: 938685acbef777effdba7ef2a1cfe3f4efd3b78c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e1b51059ff2980b0c42c38d28e965f0481f752e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:28:21 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014992554][ADL-P ADL-M | LP5] Enable Dynamic Pi Clock Gating

[Feature]
  Enable Dynamic Clock PI Gating feature for power saving in Idle mode.

[Impacted Area]
  ADL-P ADL-M | LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014992554
Original commit date: Tue Oct 19 19:06:21 2021 +0530
Change-Id: I48b07ca30dfadd7c9f39eb39bbea505b7a3bb6a9
Original commit hash: d294ca016592d279ac319a37d13d86806d25acc0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 9892e8ca93ba045deda81c5ba1b07bcd36a15a2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:28:19 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2432_00

Hsd-es-id: N/A
Original commit date: Tue Oct 19 08:50:30 2021 -0700
Change-Id: I0b755b3292aaa6c6b993fb015bfe9669580c943a
Original commit hash: 74e3dfec7bb5f6df534f023f6342b1eb44565f1f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d463edbef62caa0352858c700fa3ca2faf6a56d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:28:16 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Change default IA SVID Slow slew ratio to Fast/2
 - Performance improvement through C-state/GV latencies reduction.
 - Setting default Slow Slew Rate to Fast/2 for mobile segments as well.

Hsd-es-id: 16014988804
Original commit date: Tue Oct 19 15:15:57 2021 +0530
Change-Id: I8b706ecade9dc6a77c1a98f3fa862f462b732f2d
Original commit hash: 0a38abc4a4863c997f3b66b15b04510f0e6d140e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 71ce2562324f752e27a28bca6d7bb2928382e0e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:28:12 2021 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 Production patchID 0x00000014

Hsd-es-id: NA
Original commit date: Tue Oct 19 11:15:13 2021 +0530
Change-Id: I8e2b3d3402c0b81f879d34b3e925e602135f1b40
Original commit hash: 7d5bcd609321e666a23891394b66e14ff94201c8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 555919596083c9270ecfdd82f6863ba6da753295 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:28:10 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-P/M] Modify Cam1 and Cam2 connector gpio setting to GpioOutDefault.

CRD G3 card LEDs are glowing despite all Control Logics and Camera links are disabled.
To fix it, modify gpio OutputState from GpioOutHigh to GpioOutDefault.

Hsd-es-id: 16014926208
Original commit date: Tue Sep 7 14:54:08 2021 +0800
Change-Id: I1d84b9c1fc39ed3f9384f283fe7696bfec0e354d
Original commit hash: d6e400579475d5d51f4f860e03b49f79d41be29c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: 4fdd62dad9099d20f6af206e4a380c3aaf7adff4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:28:08 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Oct 19 01:32:23 2021 -0700
Change-Id: Iaa8110e91813806d40d4f1393cb4ce908134de6d
Original commit hash: f1ea629454bcdbf855d8d7eacd1c469af240b34b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e59452d3882215eb2f9157f28865204880918390 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:28:06 2021 +0530 
-------------------------------------------------------------------------------- 
[CVE-2021-33122] Hardening of SpiSmmStub TOCTOU

Hardened SMI handler against TOCTOU attack. Copied data from the Commbuffer
into the SMRAM and used the copied data throughout buffer check and
the operation. It is an update for AlderLake.

Hsd-es-id: 18018485493
Original commit date: Wed Sep 29 14:54:47 2021 +0200
Change-Id: I4011501189307e6556157f22d40d4e58c1f21f7e
Original commit hash: 9fe240d3a85e0cbea18b752c95d055cc34922129

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmStub.c

================================================================================ 
Commit: d77e8fa8be0d669efb4d52ab66a54269c78279aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:28:03 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/PlatformVTd: Restore VTd BAR register after Check

If VTd is disabled, it is no need to check VTd Bar support state.
If VTd is enabled, VTd BAR register should restore to provious value after
 check the enable bit.

Hsd-es-id: 15010067013
Original commit date: Tue Sep 28 14:57:55 2021 +0800
Change-Id: Ica46d494fe6509583d39c3f0ac0c060f08bdc6ba
Original commit hash: ea19ea0c1e2225045392fadefe0d4114ac9e9100

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c

================================================================================ 
Commit: 586a6fa8c2fc6c7087f0713d937dc06caa476009 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:28:01 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for ADL-M R0 Production patchID 0x0000040e

Hsd-es-id: NA
Original commit date: Tue Oct 19 09:58:51 2021 +0530
Change-Id: I0fec8d66eb08b91ffb377b01ca5dcff1401a26e0
Original commit hash: e08bc8a5c017c2a2d4b0a23e73b193148ba4083e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: c977de2ff9d2eb033fb1ba15f82f494114b02b84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:27:59 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.235

(cherry picked from commit 976a8d0263a7c1e01e81485f2093d5fe0e787f6a)

Mon Oct 18 17:45:21 2021 +0000
Original commit date: Mon Oct 18 17:45:21 2021 +0000
Original commit hash: 03fb24fdd41b572077018c6f3ae3baf3823da4f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 62ca7df72f857f672bc5baa0d6880306e5784c74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:27:57 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][16014976617][ADL-P ADL-M | LP4 ] Fast boot fails with MRC version 2.234 on LP4 system

[Issue/Feature Description]
 Enabling the DOP Gating in LPMODE2 causing the issue.

[Resolution]
  Disable the DOP Gating in LPMODE2.

[Impacted Platform]
ADL-P LP4

Hsd-es-id: 16014976617
Original commit date: Mon Oct 18 17:50:27 2021 +0530
Change-Id: I6a1bf722ded09eff1cdbd6562c17c5ef9e2b832b
Original commit hash: bbc6ced7c444eed34e48e402553a9b43927d4824

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 9debeb68b8e8731582530cec139f4c71a08a994d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:27:53 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2431_00

Hsd-es-id: N/A
Original commit date: Mon Oct 18 08:50:41 2021 -0700
Change-Id: Ibda1f725d6e5468c0351cf08eb99e0dd259cf690
Original commit hash: d0ac43da86894ead87b25800e224c20d6ae95042

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3fbabf80a6e711cb4dbfea603807ebf151dcd503 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:27:51 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Oct 18 01:30:35 2021 -0700
Change-Id: I4b090e4a8bac8893048a8c1b314ee0701c653687
Original commit hash: 6517c7ead573399b45d283eeb432a0ab424383d9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3d1ba88946c8505d02ca16cd526311be86db674e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:27:49 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Enable build command "prep stage2 & bld"

Hsd-es-id: 1309159244
Original commit date: Wed Oct 13 14:57:48 2021 +0800
Change-Id: Ie4fb125c40d6b9fe8b7993376f65ac301105a004
Original commit hash: c399c026b2f1bc00b7ba2d501727742c5adc57a4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmAcpiEnableLib.c
AlderLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmMultiBoardAcpiSupportLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/PlatformCommonLib.dsc

================================================================================ 
Commit: 1e3d1b89e9f5f3424a923aa8c41a17015cdbb12b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:27:44 2021 +0530 
-------------------------------------------------------------------------------- 
[RPLS][OC] Not able to vary [CPU BCLK OC Frequency] in BIOS menu for S19 RVP  + RPLS A0 CPU (QDF:Q1BT) + RPLS PCH (QDF:QYLE)

There is some frequency calulate error that makes the result is 0.
correct calculate method to fix this symptom.

Hsd-es-id: 14015306721
Original commit date: Fri Oct 15 11:58:01 2021 +0800
Change-Id: Ibc5b38ab2f85f0c0d0e8dfe33b4df1a6e370f6e1
Original commit hash: 316cb07b78df657c314bc53b59f79a7017c441a3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/Setup/IccSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: 3f660e963253923a1869c17443f844acce31a1b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:27:42 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Enable PCH external bypass rails by default and configure VNN voltage to 0.78V-0.78V-1.05V

According to the PnP recommendation, The following settings are configured for platforms
  - External Bypass settings enabled by default for PCH rails
  - External VNN voltage configured to 0.78V-0.78V-1.05V

Hsd-es-id: 16014233510
Original commit date: Fri Jul 30 13:00:23 2021 +0530
Change-Id: I425dcb334e2c0f627e2118d078b53045703cb636
Original commit hash: 888000f0fa332f652b2d0ae9339954e1f23eef32

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr

================================================================================ 
Commit: 89456acf7ac3f3f7fafbf215740994aec9f46f39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:27:40 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.234

(cherry picked from commit 9518890ac836b2442040f314ffc893547773643a)

Mon Oct 18 03:20:40 2021 +0000
Original commit date: Mon Oct 18 03:20:40 2021 +0000
Original commit hash: e300f133dd1f93debbb358e63a4883692df4e41a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 861a965d59d380ad58fef21b01b3c16442cd0294 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:27:38 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014467872][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Static Spine Clock Gating Enable

[Feature Description]
  Enable Static Spine Gating feature for Power saving.
  This feature will shutdown Completely South Spine.
  This will enabled only on the boards where only MC1 Channels are populated.
  Other changes: Enabling the DOP Gating in LPMODE2

[Impacted Area]
  ADL-P ADL-M | DDR5 DDR4 LP5 LP4

[Registers impacted]
  MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014467872
Original commit date: Tue Sep 28 16:45:23 2021 +0530
Change-Id: I348d6da81a0a7f04df173105fc3a9d0a04fa9c2a
Original commit hash: 1bc296e0f62b77327c36c534f95f9191789f274a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 4fff78f5ad699f884e12abf14fd381bc289b838f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:27:35 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-SBGA][TCSS] BIOS Supports Discrete Thunderbolt Controller Capsule Update

Hsd-es-id: 1509147666
Original commit date: Fri Oct 15 16:46:44 2021 +0800
Change-Id: I063b233062c3b05c54ee8ff42a7d18510e9b3f0c
Original commit hash: 4fd02f44a2bfc9461e4b8f26fbb9058d6f6f6707

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/CapsuleUpdateConfig/DisTbtPayloadConfig.ini
AlderLakePlatSamplePkg/CapsuleUpdateConfig/RetimerPayloadConfig.ini
AlderLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformDiscreteTbt.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/TcssRetimerNvmUpdateLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDevice.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvUtils.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleDiscreteTbt.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleTbtRetimer.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenDiscreteTbtPayloadHeader.py
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenRetimerPayloadHeader.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 1840a5e9854b8d1a4acb41f7f941cd14a3da0343 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:27:32 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] BoardPkg/fdf: Improve the microcode binaries comment

[Description]
1. Improve the description for update the microcode binary file.
2. Always need to put the latest uCode patch in the first priority.

Hsd-es-id: N/A
Original commit date: Mon Aug 2 20:02:21 2021 +0800
Change-Id: Ice48d22d33c899d3d86b4b121cbbb398cbad1b72
Original commit hash: e65d64526d9b1512a69db0e0c22842f430b7c2f5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 664f5d6a53fdef74e5fa22c6d92a40237b40ef6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:27:30 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2427_00

Hsd-es-id: N/A
Original commit date: Sun Oct 17 08:50:03 2021 -0700
Change-Id: Ibafc73689d8b73ac1cfc5c8eca3e9a54fa2c5d8b
Original commit hash: 39ba8740ff684e6b7de3b5eb1c9942ca1ace494f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 162387463dc96e84a4e8cde9820644aabb69d629 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:27:28 2021 +0530 
-------------------------------------------------------------------------------- 
ADL Platform VR POR file WW42_2021
 - Updated PL4 update for ADL S 20 46W

Hsd-es-id: 22013963666
Original commit date: Tue Oct 12 11:00:01 2021 +0530
Change-Id: I1c868b15133c049c0c4b8c71ccf8f7504f640a48
Original commit hash: 5d1a394ccd11e0d530d9cd58fadfa2eb805a79ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 7ca9b89bfd2a9abc76c3050455af91aaff704057 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:27:25 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.233

(cherry picked from commit 937a6721e4c5e5ee340ec2339dd2a84a18d35d21)

Sun Oct 17 11:23:34 2021 +0000
Original commit date: Sun Oct 17 11:23:34 2021 +0000
Original commit hash: 4ed17c2a36a080a1c4b92487e7c67f0bcaf16237

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0f64d32aa54b975da3aad4a0016bbb4f5933bebb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:27:23 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014957005][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Enable DCM in FIVR

[Feature Description] - Enable 'DDQ FIVR PS5' low power state for frequencies up to 5200 MHz.
  To enable DCM/PS5 low power state update 'Vddq Tx IccMax' to below values.
  IccMax = (DdrFrequency > f5200) ? 0x9 : 0x7;

[Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  PCU

Hsd-es-id: 16014957005
Original commit date: Mon Sep 20 16:25:46 2021 +0530
Change-Id: I16feda925846cd09f126441fdefce48ff8a065f0
Original commit hash: b7a3697d21e18d14430002719a02916e78cae0f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 9efa2aae8a521722a08dd32f9369c58e5899f87d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:27:21 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Oct 17 01:23:23 2021 -0700
Change-Id: Icd372acaed3f608d8c6afaf78612e6022943d55a
Original commit hash: ec116bcaa7966b0917ed1e2d702d3a222720d4af

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9d65aac595161fbfeea745943e3c4d4928a241d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:27:18 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2426_00

Hsd-es-id: N/A
Original commit date: Sat Oct 16 08:50:13 2021 -0700
Change-Id: I44cf7e6a6084705d42e10f2367ca0b4f4b0109c7
Original commit hash: f7dcf2cd243ee3330cead08c75f320bb4b159f79

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 89b118c68d1e8f0cbd247636acecac0ceb8712f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:27:16 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2425_00

Hsd-es-id: N/A
Original commit date: Fri Oct 15 08:50:22 2021 -0700
Change-Id: I513b30ec7d4e3c20e8a6e5bae78a13253180f54e
Original commit hash: 40db94081fcf45782b7f17964c589ba8d7494f99

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2b7d1b606a8e9f21a98b560c1f7d07ad7f0ae431 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:27:14 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeRestrictedPkg/Telemetry

Remove MEBx related entry from telemetry data.

Hsd-es-id: 18018442023
Original commit date: Thu Oct 14 12:59:58 2021 +0800
Change-Id: I7dc626bf1ba9ef1a995d87a9edf2b23af96c13e4
Original commit hash: f95585ed41e2c4584f26a840e5deba3046f9f148

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c
AlderLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.h
AlderLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.inf

================================================================================ 
Commit: c15431f3998cdbc9aa62464c3b9b72e670f3ad19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:27:11 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Oct 15 01:23:31 2021 -0700
Change-Id: I2296a3882f8570f7e81420ea26f88de6a644df97
Original commit hash: da1a597ca22c20e0235590f1f85bae6f8e56cddc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 02198aebe738e043dac51da3ad19c53c016cc97b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:27:09 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] fix the retimer capsule build bug, which prompts ModuleNotFoundError: No module named 'ConfigParser' in GenRetimerPayloadHeader.py

Hsd-es-id: N/A
Original commit date: Fri Oct 8 13:03:26 2021 +0800
Change-Id: Ic86652c1948022c6f1e216672a2f641fc1c37e1a
Original commit hash: 476370a8eba92620bac50ae28acb8ab4927e5372

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenRetimerPayloadHeader.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: f722d1debeae37f2860d40fccd7860db6c1e52a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:27:05 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P]TBT Retimer Capsule Update Fixed, Function pointer invoked after calling free

Hsd-es-id: 14015175993
Original commit date: Thu Oct 7 20:20:55 2021 +0800
Change-Id: I1b2e1b888fb8ce71829baf4912678748d8516c83
Original commit hash: b14f0ac10883fffbc6e149b128688f9a59765d9a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvYflLib.c

================================================================================ 
Commit: 7d9835f7ebfde6e0ab809a72cf5c29c36e9a2604 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:27:03 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix HstiIhvDxe.c fencepost errors

Incorporate MSFT suggested changes

Hsd-es-id: 18018474583
Original commit date: Thu Sep 30 15:56:45 2021 +0200
Change-Id: I86a26cd65dcbb5db66b2ec1cf07c054633b06ea6
Original commit hash: 0fa3403fe3348986da3165e16d1ae4bea05a114f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.c

================================================================================ 
Commit: b28f98ea7669fcb50b9b6b167cc24d896e90c6f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:27:00 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL] stack overflow observed with DDR5/LPDDR5 during premem phase"

This reverts commit 4ac02cdcf8e9c47686462d101a357c0ce1f44e58.

Facing Hung at DD31 due to this check-in. So reverting

Hsd-es-id: NA
Original commit date: Thu Oct 14 22:42:34 2021 +0530
Change-Id: I3a91e0cf1ff524662e821dda584064b61c84dbc4
Original commit hash: bbe111dc1cca649327adbc0334c42938a9906443

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b937f5ffe948031c4de8b872f945a8e5e3cdcaab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:26:58 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2424_00

Hsd-es-id: N/A
Original commit date: Thu Oct 14 08:48:27 2021 -0700
Change-Id: I704c822c4136fe049ef082b9469a47ed8da27d7d
Original commit hash: c134f465e0b329cb7bd1787342cc2a506520894e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4591eaea41d9552ed088b3887b67e8578ca6f7c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:26:56 2021 +0530 
-------------------------------------------------------------------------------- 
Integrate ADLN Gop
  - Fix for Device ID's for ADLN

Hsd-es-id: N/A
Original commit date: Thu Oct 14 16:14:08 2021 +0530
Change-Id: I7c70059842a4b344304ee2b5b2c71ba1391aa930
Original commit hash: 33e082aebd8b88051b2655643affb653a26ab191

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 12c9fcebce4d672b8fc3ee376b488541c5d8a92b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:26:54 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg/Upd: Add UsbTcPortEn into partial header

Make sure UsbTcPortEn is part of coreboot build.

Hsd-es-id: 16013550129
Original commit date: Wed Sep 1 21:27:03 2021 +0530
Change-Id: Id45afc340bfa8af6f6abf06d303d663451bac254
Original commit hash: 1cb013e37f0ff88a86dfd6db9fee1ad52d84a64a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: 0ef649f5f7ae00c311bc24d9d778b1ff29e7bcdd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:26:52 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: Trigger recovery when detecting invalid ACM policy.

This change is specific for 0T profile since in 4/4T/5/5T profile, policy corruption is supposed to be handled by ACM and CSME.

An ACM policy valid bit to indicate policy (e.g. BPM, KM) corruption is introduced in ACM v1.18.0 - Bit 54 in BOOTSTATUS register FED300A0
In 0T profile, this bit is only valid when TXT is enabled in Type A TXT data record.
In 0T and TXT disabled case, BIOS cannot tell if ACM policy is valid or not. BIOS can only do some basic check to cover it.

So check with below conditions:
1. If TXT is supported, do some basic check on FIT table including:
   a. Checksum. b. Type A/B/C existence. c. Type B/C signature (__ACBP__/__KEYM__) d. Type A port info
2. If the check in 1 fails, trigger recovery.
3. If the check in 1 passes, further check if TXT is enabled in Type A TXT policy.
   a. If yes (TXT is enabled), check ACM policy bit.
      a-1. If policy bit is 1 (policy valid), do nothing.
      a-2. If policy bit is 0 (policy invalid), trigger recovery.
   b. If no (TXT is not enabled), BIOS cannot tell if policy is valid or not. Do nothing.

Hsd-es-id: 14014878608 1509218966
Original commit date: Wed Oct 13 10:24:12 2021 +0800
Change-Id: Ifff84cb5179c00023f4585c325f287f29430b6f8
Original commit hash: f7c113fbe5dac0affeecfcadef407e04de988b93

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.inf

================================================================================ 
Commit: 3c2ea9fe5e891d85727129e7b5b693615ccf6003 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:26:50 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] stack overflow observed with DDR5/LPDDR5 during premem phase

Set PcdPeiCoreMaxPeiStackSize to 512kb
Set PcdTemporaryRamSize to 1MB

Hsd-es-id: 16014930077
Original commit date: Thu Oct 14 13:43:58 2021 +0800
Change-Id: I499d72ea72115a38372d256cb411427873d2e7ae
Original commit hash: 314ab1c01556aafc5da73860cee963719bd02fea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e75f6b9134192c6121332654d2902be71913451c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:26:47 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Oct 14 01:25:55 2021 -0700
Change-Id: I2b4c6ce817fb6a2aca573b9fe675dfd78b75f0ba
Original commit hash: 57e1b63d53ce99839d49cd86744dce39046591be

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a5dda3bf1cf1b6ce4183478c4c997a67f884ae7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:26:45 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Removing onboard Foxville card setup knob for ADL P/M Platform

 1)Make onboard FXVL by default disabled in PchSetup.hfr
   and only expose in DT SKU
 2)Enable onboard FXVL in  AlderLakeSBoardConfigPatchTable.h for S8/S12/S17/SB1/SB3

Hsd-es-id: 16014920067
Original commit date: Sat Oct 9 16:44:46 2021 +0800
Change-Id: Ia4da0c797a3f8cdbf6a8f617526bdca21c8e807e
Original commit hash: 78fe197ccedbfc29df32656050f8c50bfa74bd15

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: eef1df966f341cf0b489bd6dba74885dd8d2f5c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:26:42 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "ADLN: Updating GOP Version to 1039."

This reverts commit 8b229dc755540df54b1966fbcf5b4380532b7e5c.

Hsd-es-id: NA
Original commit date: Thu Oct 14 13:15:56 2021 +0530
Change-Id: Iac52262bdd3d0371f836d88d0866dfb809616559
Original commit hash: dd4f010d9a30d658e8440767dc529624b974ee80

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 5b3a27f0160a8750b89b769d838a3f72d95221a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:26:40 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][GCS] BIOS support on power meter in ADL-P GCS

Enable power meter support on ADL-P GCS

Hsd-es-id: 16014600573
Original commit date: Tue Sep 7 11:09:54 2021 +0800
Change-Id: I459f75cfc9b0bd47878e7ae092e534d268807d41
Original commit hash: e85176ac8d314a6bce465dc4524652adf403137b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: e81964d70a33a4105ae841763d5c77d75e6ffc0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:26:38 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-M][LP5][HLK][DTPM] : TPM 2.0 - Supplemental test with dTPM failed with "Error executing command! HR: 0x90284001"

Restore SecureMemoryMapConfiguration.c

Hsd-es-id: 16014644983
Original commit date: Tue Oct 12 10:46:27 2021 +0800
Change-Id: I22e729e658e27b26126a009589f76f9d5b3a4840
Original commit hash: 3e26f95b9a41206cec3f85905eaa94c4d34b06ac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c

================================================================================ 
Commit: 1a11f1c6f124c258051d96291aee627f217d1b4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:26:35 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg: Update partial header file

Add following Upds to FSPM partial header.
IbeccProtectedRangeEnable <- opened in TGL (IbeccProtectedRegionEnable)
IbeccProtectedRangeBase <- opened in TGL (IbeccProtectedRegionBases)
IbeccProtectedRangeMask <- opened in TGL (IbeccProtectedRegionMasks)

Hsd-es-id: 16013355644
Original commit date: Mon May 24 16:35:11 2021 +0530
Change-Id: Iec72c669adaf0e77025f1cff6364104e2749d5cd
Original commit hash: e454c64272ba05f53ab36eb30b411b845e89d2c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: a2e46f18ea9a1f67f77cffb9aab159556c9b8486 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:26:33 2021 +0530 
-------------------------------------------------------------------------------- 
ADLN: Updating GOP Version to 1039.

Updating the GOP Version to 1039.

Hsd-es-id: NA
Original commit date: Wed Oct 13 20:00:24 2021 +0530
Change-Id: I23fffc4dc6a91c4a66e76e43157d1ba9ea5a2d35
Original commit hash: e4724aba7b8a07609935ad052111df306f4f5e6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 3cf9f5855dd306363babf06034dffe2b7d624abc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:26:30 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2423_00

Hsd-es-id: N/A
Original commit date: Wed Oct 13 08:51:17 2021 -0700
Change-Id: Idb451c082d6b5f98598f54b17825ab3c531d89c4
Original commit hash: a0326ee27abf5ed1792a8f83353f0258deb87c47

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 960d39e8d67084ef9e5861ae84c6061a2e6ab1e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 9 15:26:23 2021 +0530 
-------------------------------------------------------------------------------- 
Revert all the commit which was done the ADL-S PR2 dot build.
This reverts the commit from 9546ae6b3e3e0e5bb4673de379c79a5d035d6210 to b5fe4a6d04d05b9ddd05492a2dcbd9610b157a96

Hsd-es-id: N/A
Original commit date: Tue Oct 26 11:31:46 2021 +0530
Change-Id: Iaec6588ccc84ab4dd707c8616d918395ab0e1225
Original commit hash: df5d642fa2ccc708312129e898fd247d540aba31

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/AdditionalDisableSteps.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/AdditionalDisableSteps.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
