HelpInfo,D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:lzy_SD2
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal S[7:0]; possible missing assignment in an if or case statement.||lzy_SD2.srr(33);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\study\signal\J3123009048_Comb\synthesis\lzy_SD2.srr'/linenumber/33||lzy_comb.v(95);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\study\signal\J3123009048_Comb\hdl\lzy_comb.v'/linenumber/95
Implementation;Synthesis|| MO129 ||@W:Sequential instance lzy_74HC4511_0.S[7] is reduced to a combinational gate by constant propagation.||lzy_SD2.srr(104);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\study\signal\J3123009048_Comb\synthesis\lzy_SD2.srr'/linenumber/104||lzy_comb.v(95);liberoaction://cross_probe/hdl/file/'c:\users\fhcy\desktop\study\signal\j3123009048_comb\hdl\lzy_comb.v'/linenumber/95
Implementation;Synthesis|| MO129 ||@W:Sequential instance lzy_74HC4511_0.S_0[0] is reduced to a combinational gate by constant propagation.||lzy_SD2.srr(166);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\study\signal\J3123009048_Comb\synthesis\lzy_SD2.srr'/linenumber/166||lzy_comb.v(95);liberoaction://cross_probe/hdl/file/'c:\users\fhcy\desktop\study\signal\j3123009048_comb\hdl\lzy_comb.v'/linenumber/95
Implementation;Synthesis|| MO129 ||@W:Sequential instance lzy_74HC4511_0.S_0[1] is reduced to a combinational gate by constant propagation.||lzy_SD2.srr(167);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\study\signal\J3123009048_Comb\synthesis\lzy_SD2.srr'/linenumber/167||lzy_comb.v(95);liberoaction://cross_probe/hdl/file/'c:\users\fhcy\desktop\study\signal\j3123009048_comb\hdl\lzy_comb.v'/linenumber/95
Implementation;Synthesis|| MO129 ||@W:Sequential instance lzy_74HC4511_0.S_0[2] is reduced to a combinational gate by constant propagation.||lzy_SD2.srr(168);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\study\signal\J3123009048_Comb\synthesis\lzy_SD2.srr'/linenumber/168||lzy_comb.v(95);liberoaction://cross_probe/hdl/file/'c:\users\fhcy\desktop\study\signal\j3123009048_comb\hdl\lzy_comb.v'/linenumber/95
Implementation;Synthesis|| MO129 ||@W:Sequential instance lzy_74HC4511_0.S_0[3] is reduced to a combinational gate by constant propagation.||lzy_SD2.srr(169);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\study\signal\J3123009048_Comb\synthesis\lzy_SD2.srr'/linenumber/169||lzy_comb.v(95);liberoaction://cross_probe/hdl/file/'c:\users\fhcy\desktop\study\signal\j3123009048_comb\hdl\lzy_comb.v'/linenumber/95
Implementation;Synthesis|| MO129 ||@W:Sequential instance lzy_74HC4511_0.S_0[4] is reduced to a combinational gate by constant propagation.||lzy_SD2.srr(170);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\study\signal\J3123009048_Comb\synthesis\lzy_SD2.srr'/linenumber/170||lzy_comb.v(95);liberoaction://cross_probe/hdl/file/'c:\users\fhcy\desktop\study\signal\j3123009048_comb\hdl\lzy_comb.v'/linenumber/95
Implementation;Synthesis|| MO129 ||@W:Sequential instance lzy_74HC4511_0.S_0[5] is reduced to a combinational gate by constant propagation.||lzy_SD2.srr(171);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\study\signal\J3123009048_Comb\synthesis\lzy_SD2.srr'/linenumber/171||lzy_comb.v(95);liberoaction://cross_probe/hdl/file/'c:\users\fhcy\desktop\study\signal\j3123009048_comb\hdl\lzy_comb.v'/linenumber/95
Implementation;Synthesis|| MO129 ||@W:Sequential instance lzy_74HC4511_0.S_0[6] is reduced to a combinational gate by constant propagation.||lzy_SD2.srr(172);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\study\signal\J3123009048_Comb\synthesis\lzy_SD2.srr'/linenumber/172||lzy_comb.v(95);liberoaction://cross_probe/hdl/file/'c:\users\fhcy\desktop\study\signal\j3123009048_comb\hdl\lzy_comb.v'/linenumber/95
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||lzy_SD2.srr(260);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\study\signal\J3123009048_Comb\synthesis\lzy_SD2.srr'/linenumber/260||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||lzy_SD2.srr(262);liberoaction://cross_probe/hdl/file/'C:\Users\FHCY\Desktop\study\signal\J3123009048_Comb\synthesis\lzy_SD2.srr'/linenumber/262||null;null
Implementation;Compile;RootName:lzy_SD2
Implementation;Compile||(null)||Please refer to the log file for details about 1 Info(s)||lzy_SD2_compile_log.rpt;liberoaction://open_report/file/lzy_SD2_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:lzy_SD2
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||lzy_SD2_placeroute_log.rpt;liberoaction://open_report/file/lzy_SD2_placeroute_log.rpt||(null);(null)
