Classic Timing Analyzer report for full_adder_g_p
Fri Nov 03 17:08:42 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                        ;
+------------------------------+-------+---------------+-------------+---------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From    ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------+----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 14.656 ns   ; add_sub ; overflow ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;         ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------+
; tpd                                                                ;
+-------+-------------------+-----------------+---------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To         ;
+-------+-------------------+-----------------+---------+------------+
; N/A   ; None              ; 14.656 ns       ; add_sub ; overflow   ;
; N/A   ; None              ; 14.019 ns       ; add_sub ; output1[6] ;
; N/A   ; None              ; 13.996 ns       ; add_sub ; output1[5] ;
; N/A   ; None              ; 13.985 ns       ; add_sub ; output1[4] ;
; N/A   ; None              ; 13.856 ns       ; add_sub ; output1[0] ;
; N/A   ; None              ; 13.769 ns       ; add_sub ; output1[3] ;
; N/A   ; None              ; 13.768 ns       ; add_sub ; output1[2] ;
; N/A   ; None              ; 13.760 ns       ; add_sub ; output1[1] ;
; N/A   ; None              ; 13.110 ns       ; cin     ; overflow   ;
; N/A   ; None              ; 12.473 ns       ; cin     ; output1[6] ;
; N/A   ; None              ; 12.450 ns       ; cin     ; output1[5] ;
; N/A   ; None              ; 12.439 ns       ; cin     ; output1[4] ;
; N/A   ; None              ; 12.310 ns       ; cin     ; output1[0] ;
; N/A   ; None              ; 12.223 ns       ; cin     ; output1[3] ;
; N/A   ; None              ; 12.222 ns       ; cin     ; output1[2] ;
; N/A   ; None              ; 12.214 ns       ; cin     ; output1[1] ;
; N/A   ; None              ; 9.752 ns        ; b[3]    ; overflow   ;
; N/A   ; None              ; 9.719 ns        ; a[1]    ; overflow   ;
; N/A   ; None              ; 9.472 ns        ; a[0]    ; overflow   ;
; N/A   ; None              ; 9.210 ns        ; a[2]    ; overflow   ;
; N/A   ; None              ; 9.082 ns        ; a[1]    ; output1[6] ;
; N/A   ; None              ; 9.059 ns        ; a[1]    ; output1[5] ;
; N/A   ; None              ; 9.048 ns        ; a[1]    ; output1[4] ;
; N/A   ; None              ; 8.919 ns        ; a[1]    ; output1[0] ;
; N/A   ; None              ; 8.835 ns        ; a[0]    ; output1[6] ;
; N/A   ; None              ; 8.832 ns        ; a[1]    ; output1[3] ;
; N/A   ; None              ; 8.831 ns        ; a[1]    ; output1[2] ;
; N/A   ; None              ; 8.823 ns        ; a[1]    ; output1[1] ;
; N/A   ; None              ; 8.812 ns        ; a[0]    ; output1[5] ;
; N/A   ; None              ; 8.801 ns        ; a[0]    ; output1[4] ;
; N/A   ; None              ; 8.672 ns        ; a[0]    ; output1[0] ;
; N/A   ; None              ; 8.604 ns        ; b[3]    ; output1[6] ;
; N/A   ; None              ; 8.593 ns        ; b[3]    ; output1[4] ;
; N/A   ; None              ; 8.585 ns        ; a[0]    ; output1[3] ;
; N/A   ; None              ; 8.584 ns        ; a[0]    ; output1[2] ;
; N/A   ; None              ; 8.581 ns        ; b[1]    ; overflow   ;
; N/A   ; None              ; 8.577 ns        ; b[3]    ; output1[5] ;
; N/A   ; None              ; 8.576 ns        ; a[0]    ; output1[1] ;
; N/A   ; None              ; 8.439 ns        ; b[3]    ; output1[0] ;
; N/A   ; None              ; 8.389 ns        ; b[0]    ; overflow   ;
; N/A   ; None              ; 8.374 ns        ; a[2]    ; output1[6] ;
; N/A   ; None              ; 8.363 ns        ; a[2]    ; output1[4] ;
; N/A   ; None              ; 8.351 ns        ; b[3]    ; output1[3] ;
; N/A   ; None              ; 8.350 ns        ; b[3]    ; output1[2] ;
; N/A   ; None              ; 8.347 ns        ; a[2]    ; output1[5] ;
; N/A   ; None              ; 8.342 ns        ; b[3]    ; output1[1] ;
; N/A   ; None              ; 8.313 ns        ; b[2]    ; overflow   ;
; N/A   ; None              ; 8.209 ns        ; a[2]    ; output1[0] ;
; N/A   ; None              ; 8.121 ns        ; a[2]    ; output1[3] ;
; N/A   ; None              ; 8.120 ns        ; a[2]    ; output1[2] ;
; N/A   ; None              ; 8.112 ns        ; a[2]    ; output1[1] ;
; N/A   ; None              ; 7.944 ns        ; b[1]    ; output1[6] ;
; N/A   ; None              ; 7.921 ns        ; b[1]    ; output1[5] ;
; N/A   ; None              ; 7.910 ns        ; b[1]    ; output1[4] ;
; N/A   ; None              ; 7.781 ns        ; b[1]    ; output1[0] ;
; N/A   ; None              ; 7.752 ns        ; b[0]    ; output1[6] ;
; N/A   ; None              ; 7.729 ns        ; b[0]    ; output1[5] ;
; N/A   ; None              ; 7.718 ns        ; b[0]    ; output1[4] ;
; N/A   ; None              ; 7.694 ns        ; b[1]    ; output1[3] ;
; N/A   ; None              ; 7.693 ns        ; b[1]    ; output1[2] ;
; N/A   ; None              ; 7.688 ns        ; a[3]    ; overflow   ;
; N/A   ; None              ; 7.685 ns        ; b[1]    ; output1[1] ;
; N/A   ; None              ; 7.589 ns        ; b[0]    ; output1[0] ;
; N/A   ; None              ; 7.502 ns        ; b[0]    ; output1[3] ;
; N/A   ; None              ; 7.501 ns        ; b[0]    ; output1[2] ;
; N/A   ; None              ; 7.493 ns        ; b[0]    ; output1[1] ;
; N/A   ; None              ; 7.477 ns        ; b[2]    ; output1[6] ;
; N/A   ; None              ; 7.466 ns        ; b[2]    ; output1[4] ;
; N/A   ; None              ; 7.450 ns        ; b[2]    ; output1[5] ;
; N/A   ; None              ; 7.312 ns        ; b[2]    ; output1[0] ;
; N/A   ; None              ; 7.224 ns        ; b[2]    ; output1[3] ;
; N/A   ; None              ; 7.223 ns        ; b[2]    ; output1[2] ;
; N/A   ; None              ; 7.215 ns        ; b[2]    ; output1[1] ;
; N/A   ; None              ; 6.537 ns        ; a[3]    ; output1[6] ;
; N/A   ; None              ; 6.526 ns        ; a[3]    ; output1[4] ;
; N/A   ; None              ; 6.510 ns        ; a[3]    ; output1[5] ;
; N/A   ; None              ; 6.372 ns        ; a[3]    ; output1[0] ;
; N/A   ; None              ; 6.284 ns        ; a[3]    ; output1[3] ;
; N/A   ; None              ; 6.283 ns        ; a[3]    ; output1[2] ;
; N/A   ; None              ; 6.275 ns        ; a[3]    ; output1[1] ;
+-------+-------------------+-----------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Nov 03 17:08:41 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off full_adder_g_p -c full_adder_g_p --timing_analysis_only
Info: Longest tpd from source pin "add_sub" to destination pin "overflow" is 14.656 ns
    Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; PIN Node = 'add_sub'
    Info: 2: + IC(7.136 ns) + CELL(0.150 ns) = 8.148 ns; Loc. = LCCOMB_X33_Y1_N18; Fanout = 2; COMB Node = 'MY_LPM:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_g8i:auto_generated|_~2'
    Info: 3: + IC(0.467 ns) + CELL(0.393 ns) = 9.008 ns; Loc. = LCCOMB_X32_Y1_N6; Fanout = 2; COMB Node = 'MY_LPM:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_g8i:auto_generated|result_int[2]~5'
    Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 9.079 ns; Loc. = LCCOMB_X32_Y1_N8; Fanout = 2; COMB Node = 'MY_LPM:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_g8i:auto_generated|result_int[3]~7'
    Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 9.150 ns; Loc. = LCCOMB_X32_Y1_N10; Fanout = 1; COMB Node = 'MY_LPM:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_g8i:auto_generated|result_int[4]~9'
    Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 9.560 ns; Loc. = LCCOMB_X32_Y1_N12; Fanout = 1; COMB Node = 'MY_LPM:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_g8i:auto_generated|result_int[5]~10'
    Info: 7: + IC(0.310 ns) + CELL(0.438 ns) = 10.308 ns; Loc. = LCCOMB_X32_Y1_N0; Fanout = 1; COMB Node = 'MY_LPM:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_g8i:auto_generated|overflow'
    Info: 8: + IC(1.540 ns) + CELL(2.808 ns) = 14.656 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'overflow'
    Info: Total cell delay = 5.203 ns ( 35.50 % )
    Info: Total interconnect delay = 9.453 ns ( 64.50 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 177 megabytes
    Info: Processing ended: Fri Nov 03 17:08:42 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


