
CPE 316 P2 Audio Processor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c88  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08003e10  08003e10  00013e10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e58  08003e58  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08003e58  08003e58  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003e58  08003e58  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e58  08003e58  00013e58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003e5c  08003e5c  00013e5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08003e60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000540  20000010  08003e70  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000550  08003e70  00020550  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009fb5  00000000  00000000  00020083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ac5  00000000  00000000  0002a038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008e0  00000000  00000000  0002bb00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000006b2  00000000  00000000  0002c3e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027a79  00000000  00000000  0002ca92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a620  00000000  00000000  0005450b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00101aa1  00000000  00000000  0005eb2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000022a4  00000000  00000000  001605cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  00162870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003df8 	.word	0x08003df8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08003df8 	.word	0x08003df8

080001c8 <HAL_SAI_RxHalfCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_SAI_RxHalfCpltCallback (SAI_HandleTypeDef * hsai) {
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
	inBufferPtr  = &adcData[BUFFER_SIZE/2];
 80001d0:	4b07      	ldr	r3, [pc, #28]	; (80001f0 <HAL_SAI_RxHalfCpltCallback+0x28>)
 80001d2:	4a08      	ldr	r2, [pc, #32]	; (80001f4 <HAL_SAI_RxHalfCpltCallback+0x2c>)
 80001d4:	601a      	str	r2, [r3, #0]
	outBufferPtr = &adcData[BUFFER_SIZE/2];
 80001d6:	4b08      	ldr	r3, [pc, #32]	; (80001f8 <HAL_SAI_RxHalfCpltCallback+0x30>)
 80001d8:	4a06      	ldr	r2, [pc, #24]	; (80001f4 <HAL_SAI_RxHalfCpltCallback+0x2c>)
 80001da:	601a      	str	r2, [r3, #0]

	dataReadyFlag = 1;
 80001dc:	4b07      	ldr	r3, [pc, #28]	; (80001fc <HAL_SAI_RxHalfCpltCallback+0x34>)
 80001de:	2201      	movs	r2, #1
 80001e0:	701a      	strb	r2, [r3, #0]
}
 80001e2:	bf00      	nop
 80001e4:	370c      	adds	r7, #12
 80001e6:	46bd      	mov	sp, r7
 80001e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001ec:	4770      	bx	lr
 80001ee:	bf00      	nop
 80001f0:	20000540 	.word	0x20000540
 80001f4:	20000240 	.word	0x20000240
 80001f8:	20000000 	.word	0x20000000
 80001fc:	20000544 	.word	0x20000544

08000200 <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback (SAI_HandleTypeDef * hsai) {
 8000200:	b480      	push	{r7}
 8000202:	b083      	sub	sp, #12
 8000204:	af00      	add	r7, sp, #0
 8000206:	6078      	str	r0, [r7, #4]
	inBufferPtr  = &adcData[BUFFER_SIZE/2];
 8000208:	4b07      	ldr	r3, [pc, #28]	; (8000228 <HAL_SAI_RxCpltCallback+0x28>)
 800020a:	4a08      	ldr	r2, [pc, #32]	; (800022c <HAL_SAI_RxCpltCallback+0x2c>)
 800020c:	601a      	str	r2, [r3, #0]
	outBufferPtr = &adcData[BUFFER_SIZE/2];
 800020e:	4b08      	ldr	r3, [pc, #32]	; (8000230 <HAL_SAI_RxCpltCallback+0x30>)
 8000210:	4a06      	ldr	r2, [pc, #24]	; (800022c <HAL_SAI_RxCpltCallback+0x2c>)
 8000212:	601a      	str	r2, [r3, #0]

	dataReadyFlag = 1;
 8000214:	4b07      	ldr	r3, [pc, #28]	; (8000234 <HAL_SAI_RxCpltCallback+0x34>)
 8000216:	2201      	movs	r2, #1
 8000218:	701a      	strb	r2, [r3, #0]
}
 800021a:	bf00      	nop
 800021c:	370c      	adds	r7, #12
 800021e:	46bd      	mov	sp, r7
 8000220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000224:	4770      	bx	lr
 8000226:	bf00      	nop
 8000228:	20000540 	.word	0x20000540
 800022c:	20000240 	.word	0x20000240
 8000230:	20000000 	.word	0x20000000
 8000234:	20000544 	.word	0x20000544

08000238 <processData>:
//	  }
//
//	  // Toggle the LED on PA5 to indicate data processing
//	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
//}
void processData() {
 8000238:	b580      	push	{r7, lr}
 800023a:	af00      	add	r7, sp, #0
  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); // Toggle LED on PA5
 800023c:	2120      	movs	r1, #32
 800023e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000242:	f000 ffcd 	bl	80011e0 <HAL_GPIO_TogglePin>
}
 8000246:	bf00      	nop
 8000248:	bd80      	pop	{r7, pc}
	...

0800024c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	b082      	sub	sp, #8
 8000250:	af00      	add	r7, sp, #0
//	      dataReadyFlag = 0; // Reset the flag
//	    }
//    /* USER CODE BEGIN 3 */
//  }
//  /* USER CODE END 3 */
	HAL_Init();  // Initialize the Hardware Abstraction Layer
 8000252:	f000 fa7d 	bl	8000750 <HAL_Init>
	  SystemClock_Config();  // Configure the System Clock
 8000256:	f000 f81d 	bl	8000294 <SystemClock_Config>

	  MX_GPIO_Init();        // Initialize GPIO for LED
 800025a:	f000 f8c5 	bl	80003e8 <MX_GPIO_Init>
	  MX_DMA_Init();         // Initialize DMA for SAI
 800025e:	f000 f89d 	bl	800039c <MX_DMA_Init>
	  MX_SAI2_Init();        // Initialize SAI for audio input
 8000262:	f000 f869 	bl	8000338 <MX_SAI2_Init>

	  HAL_StatusTypeDef rxStatus = HAL_SAI_Receive_DMA(&hsai_BlockA2, (uint8_t *)adcData, BUFFER_SIZE);
 8000266:	2280      	movs	r2, #128	; 0x80
 8000268:	4907      	ldr	r1, [pc, #28]	; (8000288 <main+0x3c>)
 800026a:	4808      	ldr	r0, [pc, #32]	; (800028c <main+0x40>)
 800026c:	f003 faf4 	bl	8003858 <HAL_SAI_Receive_DMA>
 8000270:	4603      	mov	r3, r0
 8000272:	71fb      	strb	r3, [r7, #7]

	  while (1)
	  {
	    if (dataReadyFlag == 1)
 8000274:	4b06      	ldr	r3, [pc, #24]	; (8000290 <main+0x44>)
 8000276:	781b      	ldrb	r3, [r3, #0]
 8000278:	2b01      	cmp	r3, #1
 800027a:	d1fb      	bne.n	8000274 <main+0x28>
	    {
	      processData();
 800027c:	f7ff ffdc 	bl	8000238 <processData>
	      dataReadyFlag = 0;
 8000280:	4b03      	ldr	r3, [pc, #12]	; (8000290 <main+0x44>)
 8000282:	2200      	movs	r2, #0
 8000284:	701a      	strb	r2, [r3, #0]
	    if (dataReadyFlag == 1)
 8000286:	e7f5      	b.n	8000274 <main+0x28>
 8000288:	20000140 	.word	0x20000140
 800028c:	20000074 	.word	0x20000074
 8000290:	20000544 	.word	0x20000544

08000294 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b096      	sub	sp, #88	; 0x58
 8000298:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800029a:	f107 0314 	add.w	r3, r7, #20
 800029e:	2244      	movs	r2, #68	; 0x44
 80002a0:	2100      	movs	r1, #0
 80002a2:	4618      	mov	r0, r3
 80002a4:	f003 fd7c 	bl	8003da0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002a8:	463b      	mov	r3, r7
 80002aa:	2200      	movs	r2, #0
 80002ac:	601a      	str	r2, [r3, #0]
 80002ae:	605a      	str	r2, [r3, #4]
 80002b0:	609a      	str	r2, [r3, #8]
 80002b2:	60da      	str	r2, [r3, #12]
 80002b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80002b6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80002ba:	f000 ffb9 	bl	8001230 <HAL_PWREx_ControlVoltageScaling>
 80002be:	4603      	mov	r3, r0
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d001      	beq.n	80002c8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80002c4:	f000 f912 	bl	80004ec <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002c8:	2302      	movs	r3, #2
 80002ca:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80002d0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002d2:	2310      	movs	r3, #16
 80002d4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002d6:	2302      	movs	r3, #2
 80002d8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002da:	2302      	movs	r3, #2
 80002dc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 4;
 80002de:	2304      	movs	r3, #4
 80002e0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 35;
 80002e2:	2323      	movs	r3, #35	; 0x23
 80002e4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80002e6:	2307      	movs	r3, #7
 80002e8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80002ea:	2302      	movs	r3, #2
 80002ec:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80002ee:	2302      	movs	r3, #2
 80002f0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002f2:	f107 0314 	add.w	r3, r7, #20
 80002f6:	4618      	mov	r0, r3
 80002f8:	f000 fff0 	bl	80012dc <HAL_RCC_OscConfig>
 80002fc:	4603      	mov	r3, r0
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d001      	beq.n	8000306 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000302:	f000 f8f3 	bl	80004ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000306:	230f      	movs	r3, #15
 8000308:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800030a:	2303      	movs	r3, #3
 800030c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800030e:	2300      	movs	r3, #0
 8000310:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000312:	2300      	movs	r3, #0
 8000314:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000316:	2300      	movs	r3, #0
 8000318:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800031a:	463b      	mov	r3, r7
 800031c:	2104      	movs	r1, #4
 800031e:	4618      	mov	r0, r3
 8000320:	f001 fbb8 	bl	8001a94 <HAL_RCC_ClockConfig>
 8000324:	4603      	mov	r3, r0
 8000326:	2b00      	cmp	r3, #0
 8000328:	d001      	beq.n	800032e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800032a:	f000 f8df 	bl	80004ec <Error_Handler>
  }
}
 800032e:	bf00      	nop
 8000330:	3758      	adds	r7, #88	; 0x58
 8000332:	46bd      	mov	sp, r7
 8000334:	bd80      	pop	{r7, pc}
	...

08000338 <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 8000338:	b580      	push	{r7, lr}
 800033a:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
	hsai_BlockA2.Instance = SAI2_Block_A;
 800033c:	4b15      	ldr	r3, [pc, #84]	; (8000394 <MX_SAI2_Init+0x5c>)
 800033e:	4a16      	ldr	r2, [pc, #88]	; (8000398 <MX_SAI2_Init+0x60>)
 8000340:	601a      	str	r2, [r3, #0]
	hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_RX;
 8000342:	4b14      	ldr	r3, [pc, #80]	; (8000394 <MX_SAI2_Init+0x5c>)
 8000344:	2201      	movs	r2, #1
 8000346:	605a      	str	r2, [r3, #4]
	hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000348:	4b12      	ldr	r3, [pc, #72]	; (8000394 <MX_SAI2_Init+0x5c>)
 800034a:	2200      	movs	r2, #0
 800034c:	609a      	str	r2, [r3, #8]
	hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800034e:	4b11      	ldr	r3, [pc, #68]	; (8000394 <MX_SAI2_Init+0x5c>)
 8000350:	2200      	movs	r2, #0
 8000352:	611a      	str	r2, [r3, #16]
	hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000354:	4b0f      	ldr	r3, [pc, #60]	; (8000394 <MX_SAI2_Init+0x5c>)
 8000356:	2200      	movs	r2, #0
 8000358:	615a      	str	r2, [r3, #20]
	hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_HF;
 800035a:	4b0e      	ldr	r3, [pc, #56]	; (8000394 <MX_SAI2_Init+0x5c>)
 800035c:	2202      	movs	r2, #2
 800035e:	619a      	str	r2, [r3, #24]
	hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K; // Adjust as needed
 8000360:	4b0c      	ldr	r3, [pc, #48]	; (8000394 <MX_SAI2_Init+0x5c>)
 8000362:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8000366:	61da      	str	r2, [r3, #28]
	hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000368:	4b0a      	ldr	r3, [pc, #40]	; (8000394 <MX_SAI2_Init+0x5c>)
 800036a:	2200      	movs	r2, #0
 800036c:	60da      	str	r2, [r3, #12]
	hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE; // I2S typically uses stereo mode
 800036e:	4b09      	ldr	r3, [pc, #36]	; (8000394 <MX_SAI2_Init+0x5c>)
 8000370:	2200      	movs	r2, #0
 8000372:	625a      	str	r2, [r3, #36]	; 0x24
	hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000374:	4b07      	ldr	r3, [pc, #28]	; (8000394 <MX_SAI2_Init+0x5c>)
 8000376:	2200      	movs	r2, #0
 8000378:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 800037a:	2302      	movs	r3, #2
 800037c:	2202      	movs	r2, #2
 800037e:	2100      	movs	r1, #0
 8000380:	4804      	ldr	r0, [pc, #16]	; (8000394 <MX_SAI2_Init+0x5c>)
 8000382:	f003 f8c5 	bl	8003510 <HAL_SAI_InitProtocol>
 8000386:	4603      	mov	r3, r0
 8000388:	2b00      	cmp	r3, #0
 800038a:	d001      	beq.n	8000390 <MX_SAI2_Init+0x58>
	{
	  Error_Handler();
 800038c:	f000 f8ae 	bl	80004ec <Error_Handler>
	}
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000390:	bf00      	nop
 8000392:	bd80      	pop	{r7, pc}
 8000394:	20000074 	.word	0x20000074
 8000398:	40015804 	.word	0x40015804

0800039c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b082      	sub	sp, #8
 80003a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003a2:	4b10      	ldr	r3, [pc, #64]	; (80003e4 <MX_DMA_Init+0x48>)
 80003a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80003a6:	4a0f      	ldr	r2, [pc, #60]	; (80003e4 <MX_DMA_Init+0x48>)
 80003a8:	f043 0301 	orr.w	r3, r3, #1
 80003ac:	6493      	str	r3, [r2, #72]	; 0x48
 80003ae:	4b0d      	ldr	r3, [pc, #52]	; (80003e4 <MX_DMA_Init+0x48>)
 80003b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80003b2:	f003 0301 	and.w	r3, r3, #1
 80003b6:	607b      	str	r3, [r7, #4]
 80003b8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80003ba:	2200      	movs	r2, #0
 80003bc:	2100      	movs	r1, #0
 80003be:	200b      	movs	r0, #11
 80003c0:	f000 fb1d 	bl	80009fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80003c4:	200b      	movs	r0, #11
 80003c6:	f000 fb36 	bl	8000a36 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80003ca:	2200      	movs	r2, #0
 80003cc:	2100      	movs	r1, #0
 80003ce:	2010      	movs	r0, #16
 80003d0:	f000 fb15 	bl	80009fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80003d4:	2010      	movs	r0, #16
 80003d6:	f000 fb2e 	bl	8000a36 <HAL_NVIC_EnableIRQ>

}
 80003da:	bf00      	nop
 80003dc:	3708      	adds	r7, #8
 80003de:	46bd      	mov	sp, r7
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	40021000 	.word	0x40021000

080003e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b08a      	sub	sp, #40	; 0x28
 80003ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ee:	f107 0314 	add.w	r3, r7, #20
 80003f2:	2200      	movs	r2, #0
 80003f4:	601a      	str	r2, [r3, #0]
 80003f6:	605a      	str	r2, [r3, #4]
 80003f8:	609a      	str	r2, [r3, #8]
 80003fa:	60da      	str	r2, [r3, #12]
 80003fc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003fe:	4b39      	ldr	r3, [pc, #228]	; (80004e4 <MX_GPIO_Init+0xfc>)
 8000400:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000402:	4a38      	ldr	r2, [pc, #224]	; (80004e4 <MX_GPIO_Init+0xfc>)
 8000404:	f043 0304 	orr.w	r3, r3, #4
 8000408:	64d3      	str	r3, [r2, #76]	; 0x4c
 800040a:	4b36      	ldr	r3, [pc, #216]	; (80004e4 <MX_GPIO_Init+0xfc>)
 800040c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800040e:	f003 0304 	and.w	r3, r3, #4
 8000412:	613b      	str	r3, [r7, #16]
 8000414:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000416:	4b33      	ldr	r3, [pc, #204]	; (80004e4 <MX_GPIO_Init+0xfc>)
 8000418:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800041a:	4a32      	ldr	r2, [pc, #200]	; (80004e4 <MX_GPIO_Init+0xfc>)
 800041c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000420:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000422:	4b30      	ldr	r3, [pc, #192]	; (80004e4 <MX_GPIO_Init+0xfc>)
 8000424:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000426:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800042a:	60fb      	str	r3, [r7, #12]
 800042c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800042e:	4b2d      	ldr	r3, [pc, #180]	; (80004e4 <MX_GPIO_Init+0xfc>)
 8000430:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000432:	4a2c      	ldr	r2, [pc, #176]	; (80004e4 <MX_GPIO_Init+0xfc>)
 8000434:	f043 0301 	orr.w	r3, r3, #1
 8000438:	64d3      	str	r3, [r2, #76]	; 0x4c
 800043a:	4b2a      	ldr	r3, [pc, #168]	; (80004e4 <MX_GPIO_Init+0xfc>)
 800043c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800043e:	f003 0301 	and.w	r3, r3, #1
 8000442:	60bb      	str	r3, [r7, #8]
 8000444:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000446:	4b27      	ldr	r3, [pc, #156]	; (80004e4 <MX_GPIO_Init+0xfc>)
 8000448:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800044a:	4a26      	ldr	r2, [pc, #152]	; (80004e4 <MX_GPIO_Init+0xfc>)
 800044c:	f043 0302 	orr.w	r3, r3, #2
 8000450:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000452:	4b24      	ldr	r3, [pc, #144]	; (80004e4 <MX_GPIO_Init+0xfc>)
 8000454:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000456:	f003 0302 	and.w	r3, r3, #2
 800045a:	607b      	str	r3, [r7, #4]
 800045c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800045e:	2200      	movs	r2, #0
 8000460:	2120      	movs	r1, #32
 8000462:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000466:	f000 fea3 	bl	80011b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800046a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800046e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000470:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000474:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000476:	2300      	movs	r3, #0
 8000478:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800047a:	f107 0314 	add.w	r3, r7, #20
 800047e:	4619      	mov	r1, r3
 8000480:	4819      	ldr	r0, [pc, #100]	; (80004e8 <MX_GPIO_Init+0x100>)
 8000482:	f000 fceb 	bl	8000e5c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000486:	2320      	movs	r3, #32
 8000488:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800048a:	2301      	movs	r3, #1
 800048c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800048e:	2300      	movs	r3, #0
 8000490:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000492:	2300      	movs	r3, #0
 8000494:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000496:	f107 0314 	add.w	r3, r7, #20
 800049a:	4619      	mov	r1, r3
 800049c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004a0:	f000 fcdc 	bl	8000e5c <HAL_GPIO_Init>
/* USER CODE BEGIN MX_GPIO_Init_2 */

  //GPIO_InitTypeDef GPIO_InitStruct = {0};

	// Initialize GPIO pin for the LED on PA5
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Enable clock for GPIOA
 80004a4:	4b0f      	ldr	r3, [pc, #60]	; (80004e4 <MX_GPIO_Init+0xfc>)
 80004a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004a8:	4a0e      	ldr	r2, [pc, #56]	; (80004e4 <MX_GPIO_Init+0xfc>)
 80004aa:	f043 0301 	orr.w	r3, r3, #1
 80004ae:	64d3      	str	r3, [r2, #76]	; 0x4c
 80004b0:	4b0c      	ldr	r3, [pc, #48]	; (80004e4 <MX_GPIO_Init+0xfc>)
 80004b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004b4:	f003 0301 	and.w	r3, r3, #1
 80004b8:	603b      	str	r3, [r7, #0]
 80004ba:	683b      	ldr	r3, [r7, #0]
	GPIO_InitStruct.Pin = GPIO_PIN_5;
 80004bc:	2320      	movs	r3, #32
 80004be:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004c0:	2301      	movs	r3, #1
 80004c2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c4:	2300      	movs	r3, #0
 80004c6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004c8:	2300      	movs	r3, #0
 80004ca:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004cc:	f107 0314 	add.w	r3, r7, #20
 80004d0:	4619      	mov	r1, r3
 80004d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004d6:	f000 fcc1 	bl	8000e5c <HAL_GPIO_Init>
/* USER CODE END MX_GPIO_Init_2 */
}
 80004da:	bf00      	nop
 80004dc:	3728      	adds	r7, #40	; 0x28
 80004de:	46bd      	mov	sp, r7
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	bf00      	nop
 80004e4:	40021000 	.word	0x40021000
 80004e8:	48000800 	.word	0x48000800

080004ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004ec:	b480      	push	{r7}
 80004ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004f0:	b672      	cpsid	i
}
 80004f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004f4:	e7fe      	b.n	80004f4 <Error_Handler+0x8>
	...

080004f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004f8:	b480      	push	{r7}
 80004fa:	b083      	sub	sp, #12
 80004fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004fe:	4b0f      	ldr	r3, [pc, #60]	; (800053c <HAL_MspInit+0x44>)
 8000500:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000502:	4a0e      	ldr	r2, [pc, #56]	; (800053c <HAL_MspInit+0x44>)
 8000504:	f043 0301 	orr.w	r3, r3, #1
 8000508:	6613      	str	r3, [r2, #96]	; 0x60
 800050a:	4b0c      	ldr	r3, [pc, #48]	; (800053c <HAL_MspInit+0x44>)
 800050c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800050e:	f003 0301 	and.w	r3, r3, #1
 8000512:	607b      	str	r3, [r7, #4]
 8000514:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000516:	4b09      	ldr	r3, [pc, #36]	; (800053c <HAL_MspInit+0x44>)
 8000518:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800051a:	4a08      	ldr	r2, [pc, #32]	; (800053c <HAL_MspInit+0x44>)
 800051c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000520:	6593      	str	r3, [r2, #88]	; 0x58
 8000522:	4b06      	ldr	r3, [pc, #24]	; (800053c <HAL_MspInit+0x44>)
 8000524:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000526:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800052a:	603b      	str	r3, [r7, #0]
 800052c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800052e:	bf00      	nop
 8000530:	370c      	adds	r7, #12
 8000532:	46bd      	mov	sp, r7
 8000534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop
 800053c:	40021000 	.word	0x40021000

08000540 <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai2_a;

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b0aa      	sub	sp, #168	; 0xa8
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000548:	f107 030c 	add.w	r3, r7, #12
 800054c:	2288      	movs	r2, #136	; 0x88
 800054e:	2100      	movs	r1, #0
 8000550:	4618      	mov	r0, r3
 8000552:	f003 fc25 	bl	8003da0 <memset>
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	4a3a      	ldr	r2, [pc, #232]	; (8000644 <HAL_SAI_MspInit+0x104>)
 800055c:	4293      	cmp	r3, r2
 800055e:	d16c      	bne.n	800063a <HAL_SAI_MspInit+0xfa>
    {
    /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8000560:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000564:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLL;
 8000566:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800056a:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800056c:	f107 030c 	add.w	r3, r7, #12
 8000570:	4618      	mov	r0, r3
 8000572:	f001 fcb3 	bl	8001edc <HAL_RCCEx_PeriphCLKConfig>
 8000576:	4603      	mov	r3, r0
 8000578:	2b00      	cmp	r3, #0
 800057a:	d001      	beq.n	8000580 <HAL_SAI_MspInit+0x40>
    {
      Error_Handler();
 800057c:	f7ff ffb6 	bl	80004ec <Error_Handler>
    }

    if (SAI2_client == 0)
 8000580:	4b31      	ldr	r3, [pc, #196]	; (8000648 <HAL_SAI_MspInit+0x108>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	2b00      	cmp	r3, #0
 8000586:	d10b      	bne.n	80005a0 <HAL_SAI_MspInit+0x60>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000588:	4b30      	ldr	r3, [pc, #192]	; (800064c <HAL_SAI_MspInit+0x10c>)
 800058a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800058c:	4a2f      	ldr	r2, [pc, #188]	; (800064c <HAL_SAI_MspInit+0x10c>)
 800058e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000592:	6613      	str	r3, [r2, #96]	; 0x60
 8000594:	4b2d      	ldr	r3, [pc, #180]	; (800064c <HAL_SAI_MspInit+0x10c>)
 8000596:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000598:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800059c:	60bb      	str	r3, [r7, #8]
 800059e:	68bb      	ldr	r3, [r7, #8]
    }
    SAI2_client ++;
 80005a0:	4b29      	ldr	r3, [pc, #164]	; (8000648 <HAL_SAI_MspInit+0x108>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	3301      	adds	r3, #1
 80005a6:	4a28      	ldr	r2, [pc, #160]	; (8000648 <HAL_SAI_MspInit+0x108>)
 80005a8:	6013      	str	r3, [r2, #0]
    /**SAI2_A_Block_A GPIO Configuration
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80005aa:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 80005ae:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005b2:	2302      	movs	r3, #2
 80005b4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005b8:	2300      	movs	r3, #0
 80005ba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005be:	2300      	movs	r3, #0
 80005c0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80005c4:	230d      	movs	r3, #13
 80005c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005ca:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80005ce:	4619      	mov	r1, r3
 80005d0:	481f      	ldr	r0, [pc, #124]	; (8000650 <HAL_SAI_MspInit+0x110>)
 80005d2:	f000 fc43 	bl	8000e5c <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Channel6;
 80005d6:	4b1f      	ldr	r3, [pc, #124]	; (8000654 <HAL_SAI_MspInit+0x114>)
 80005d8:	4a1f      	ldr	r2, [pc, #124]	; (8000658 <HAL_SAI_MspInit+0x118>)
 80005da:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_1;
 80005dc:	4b1d      	ldr	r3, [pc, #116]	; (8000654 <HAL_SAI_MspInit+0x114>)
 80005de:	2201      	movs	r2, #1
 80005e0:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80005e2:	4b1c      	ldr	r3, [pc, #112]	; (8000654 <HAL_SAI_MspInit+0x114>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 80005e8:	4b1a      	ldr	r3, [pc, #104]	; (8000654 <HAL_SAI_MspInit+0x114>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 80005ee:	4b19      	ldr	r3, [pc, #100]	; (8000654 <HAL_SAI_MspInit+0x114>)
 80005f0:	2280      	movs	r2, #128	; 0x80
 80005f2:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80005f4:	4b17      	ldr	r3, [pc, #92]	; (8000654 <HAL_SAI_MspInit+0x114>)
 80005f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80005fa:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80005fc:	4b15      	ldr	r3, [pc, #84]	; (8000654 <HAL_SAI_MspInit+0x114>)
 80005fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000602:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8000604:	4b13      	ldr	r3, [pc, #76]	; (8000654 <HAL_SAI_MspInit+0x114>)
 8000606:	2220      	movs	r2, #32
 8000608:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800060a:	4b12      	ldr	r3, [pc, #72]	; (8000654 <HAL_SAI_MspInit+0x114>)
 800060c:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8000610:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8000612:	4810      	ldr	r0, [pc, #64]	; (8000654 <HAL_SAI_MspInit+0x114>)
 8000614:	f000 fa2a 	bl	8000a6c <HAL_DMA_Init>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d001      	beq.n	8000622 <HAL_SAI_MspInit+0xe2>
    {
      Error_Handler();
 800061e:	f7ff ff65 	bl	80004ec <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_a);
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	4a0b      	ldr	r2, [pc, #44]	; (8000654 <HAL_SAI_MspInit+0x114>)
 8000626:	671a      	str	r2, [r3, #112]	; 0x70
 8000628:	4a0a      	ldr	r2, [pc, #40]	; (8000654 <HAL_SAI_MspInit+0x114>)
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	6293      	str	r3, [r2, #40]	; 0x28

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_a);
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	4a08      	ldr	r2, [pc, #32]	; (8000654 <HAL_SAI_MspInit+0x114>)
 8000632:	66da      	str	r2, [r3, #108]	; 0x6c
 8000634:	4a07      	ldr	r2, [pc, #28]	; (8000654 <HAL_SAI_MspInit+0x114>)
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	6293      	str	r3, [r2, #40]	; 0x28

    }
}
 800063a:	bf00      	nop
 800063c:	37a8      	adds	r7, #168	; 0xa8
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	40015804 	.word	0x40015804
 8000648:	20000548 	.word	0x20000548
 800064c:	40021000 	.word	0x40021000
 8000650:	48000400 	.word	0x48000400
 8000654:	200000f8 	.word	0x200000f8
 8000658:	4002006c 	.word	0x4002006c

0800065c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000660:	e7fe      	b.n	8000660 <NMI_Handler+0x4>

08000662 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000662:	b480      	push	{r7}
 8000664:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000666:	e7fe      	b.n	8000666 <HardFault_Handler+0x4>

08000668 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800066c:	e7fe      	b.n	800066c <MemManage_Handler+0x4>

0800066e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800066e:	b480      	push	{r7}
 8000670:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000672:	e7fe      	b.n	8000672 <BusFault_Handler+0x4>

08000674 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000678:	e7fe      	b.n	8000678 <UsageFault_Handler+0x4>

0800067a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800067a:	b480      	push	{r7}
 800067c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800067e:	bf00      	nop
 8000680:	46bd      	mov	sp, r7
 8000682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000686:	4770      	bx	lr

08000688 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800068c:	bf00      	nop
 800068e:	46bd      	mov	sp, r7
 8000690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000694:	4770      	bx	lr

08000696 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000696:	b480      	push	{r7}
 8000698:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800069a:	bf00      	nop
 800069c:	46bd      	mov	sp, r7
 800069e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a2:	4770      	bx	lr

080006a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006a8:	f000 f8ae 	bl	8000808 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006ac:	bf00      	nop
 80006ae:	bd80      	pop	{r7, pc}

080006b0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80006b4:	4802      	ldr	r0, [pc, #8]	; (80006c0 <DMA1_Channel1_IRQHandler+0x10>)
 80006b6:	f000 faf1 	bl	8000c9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80006ba:	bf00      	nop
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	2000002c 	.word	0x2000002c

080006c4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 80006c8:	4802      	ldr	r0, [pc, #8]	; (80006d4 <DMA1_Channel6_IRQHandler+0x10>)
 80006ca:	f000 fae7 	bl	8000c9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80006ce:	bf00      	nop
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	200000f8 	.word	0x200000f8

080006d8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80006d8:	b480      	push	{r7}
 80006da:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80006dc:	4b06      	ldr	r3, [pc, #24]	; (80006f8 <SystemInit+0x20>)
 80006de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80006e2:	4a05      	ldr	r2, [pc, #20]	; (80006f8 <SystemInit+0x20>)
 80006e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80006e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80006ec:	bf00      	nop
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	e000ed00 	.word	0xe000ed00

080006fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80006fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000734 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000700:	f7ff ffea 	bl	80006d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000704:	480c      	ldr	r0, [pc, #48]	; (8000738 <LoopForever+0x6>)
  ldr r1, =_edata
 8000706:	490d      	ldr	r1, [pc, #52]	; (800073c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000708:	4a0d      	ldr	r2, [pc, #52]	; (8000740 <LoopForever+0xe>)
  movs r3, #0
 800070a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800070c:	e002      	b.n	8000714 <LoopCopyDataInit>

0800070e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800070e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000710:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000712:	3304      	adds	r3, #4

08000714 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000714:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000716:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000718:	d3f9      	bcc.n	800070e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800071a:	4a0a      	ldr	r2, [pc, #40]	; (8000744 <LoopForever+0x12>)
  ldr r4, =_ebss
 800071c:	4c0a      	ldr	r4, [pc, #40]	; (8000748 <LoopForever+0x16>)
  movs r3, #0
 800071e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000720:	e001      	b.n	8000726 <LoopFillZerobss>

08000722 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000722:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000724:	3204      	adds	r2, #4

08000726 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000726:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000728:	d3fb      	bcc.n	8000722 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800072a:	f003 fb41 	bl	8003db0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800072e:	f7ff fd8d 	bl	800024c <main>

08000732 <LoopForever>:

LoopForever:
    b LoopForever
 8000732:	e7fe      	b.n	8000732 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000734:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000738:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800073c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000740:	08003e60 	.word	0x08003e60
  ldr r2, =_sbss
 8000744:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000748:	20000550 	.word	0x20000550

0800074c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800074c:	e7fe      	b.n	800074c <ADC1_2_IRQHandler>
	...

08000750 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000756:	2300      	movs	r3, #0
 8000758:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800075a:	4b0c      	ldr	r3, [pc, #48]	; (800078c <HAL_Init+0x3c>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	4a0b      	ldr	r2, [pc, #44]	; (800078c <HAL_Init+0x3c>)
 8000760:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000764:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000766:	2003      	movs	r0, #3
 8000768:	f000 f93e 	bl	80009e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800076c:	2000      	movs	r0, #0
 800076e:	f000 f80f 	bl	8000790 <HAL_InitTick>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d002      	beq.n	800077e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000778:	2301      	movs	r3, #1
 800077a:	71fb      	strb	r3, [r7, #7]
 800077c:	e001      	b.n	8000782 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800077e:	f7ff febb 	bl	80004f8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000782:	79fb      	ldrb	r3, [r7, #7]
}
 8000784:	4618      	mov	r0, r3
 8000786:	3708      	adds	r7, #8
 8000788:	46bd      	mov	sp, r7
 800078a:	bd80      	pop	{r7, pc}
 800078c:	40022000 	.word	0x40022000

08000790 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b084      	sub	sp, #16
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000798:	2300      	movs	r3, #0
 800079a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800079c:	4b17      	ldr	r3, [pc, #92]	; (80007fc <HAL_InitTick+0x6c>)
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d023      	beq.n	80007ec <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80007a4:	4b16      	ldr	r3, [pc, #88]	; (8000800 <HAL_InitTick+0x70>)
 80007a6:	681a      	ldr	r2, [r3, #0]
 80007a8:	4b14      	ldr	r3, [pc, #80]	; (80007fc <HAL_InitTick+0x6c>)
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	4619      	mov	r1, r3
 80007ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80007b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80007ba:	4618      	mov	r0, r3
 80007bc:	f000 f949 	bl	8000a52 <HAL_SYSTICK_Config>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d10f      	bne.n	80007e6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	2b0f      	cmp	r3, #15
 80007ca:	d809      	bhi.n	80007e0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007cc:	2200      	movs	r2, #0
 80007ce:	6879      	ldr	r1, [r7, #4]
 80007d0:	f04f 30ff 	mov.w	r0, #4294967295
 80007d4:	f000 f913 	bl	80009fe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80007d8:	4a0a      	ldr	r2, [pc, #40]	; (8000804 <HAL_InitTick+0x74>)
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	6013      	str	r3, [r2, #0]
 80007de:	e007      	b.n	80007f0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80007e0:	2301      	movs	r3, #1
 80007e2:	73fb      	strb	r3, [r7, #15]
 80007e4:	e004      	b.n	80007f0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80007e6:	2301      	movs	r3, #1
 80007e8:	73fb      	strb	r3, [r7, #15]
 80007ea:	e001      	b.n	80007f0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80007ec:	2301      	movs	r3, #1
 80007ee:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80007f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80007f2:	4618      	mov	r0, r3
 80007f4:	3710      	adds	r7, #16
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	2000000c 	.word	0x2000000c
 8000800:	20000004 	.word	0x20000004
 8000804:	20000008 	.word	0x20000008

08000808 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800080c:	4b06      	ldr	r3, [pc, #24]	; (8000828 <HAL_IncTick+0x20>)
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	461a      	mov	r2, r3
 8000812:	4b06      	ldr	r3, [pc, #24]	; (800082c <HAL_IncTick+0x24>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4413      	add	r3, r2
 8000818:	4a04      	ldr	r2, [pc, #16]	; (800082c <HAL_IncTick+0x24>)
 800081a:	6013      	str	r3, [r2, #0]
}
 800081c:	bf00      	nop
 800081e:	46bd      	mov	sp, r7
 8000820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop
 8000828:	2000000c 	.word	0x2000000c
 800082c:	2000054c 	.word	0x2000054c

08000830 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  return uwTick;
 8000834:	4b03      	ldr	r3, [pc, #12]	; (8000844 <HAL_GetTick+0x14>)
 8000836:	681b      	ldr	r3, [r3, #0]
}
 8000838:	4618      	mov	r0, r3
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	2000054c 	.word	0x2000054c

08000848 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000848:	b480      	push	{r7}
 800084a:	b085      	sub	sp, #20
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	f003 0307 	and.w	r3, r3, #7
 8000856:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000858:	4b0c      	ldr	r3, [pc, #48]	; (800088c <__NVIC_SetPriorityGrouping+0x44>)
 800085a:	68db      	ldr	r3, [r3, #12]
 800085c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800085e:	68ba      	ldr	r2, [r7, #8]
 8000860:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000864:	4013      	ands	r3, r2
 8000866:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800086c:	68bb      	ldr	r3, [r7, #8]
 800086e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000870:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000874:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000878:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800087a:	4a04      	ldr	r2, [pc, #16]	; (800088c <__NVIC_SetPriorityGrouping+0x44>)
 800087c:	68bb      	ldr	r3, [r7, #8]
 800087e:	60d3      	str	r3, [r2, #12]
}
 8000880:	bf00      	nop
 8000882:	3714      	adds	r7, #20
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr
 800088c:	e000ed00 	.word	0xe000ed00

08000890 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000894:	4b04      	ldr	r3, [pc, #16]	; (80008a8 <__NVIC_GetPriorityGrouping+0x18>)
 8000896:	68db      	ldr	r3, [r3, #12]
 8000898:	0a1b      	lsrs	r3, r3, #8
 800089a:	f003 0307 	and.w	r3, r3, #7
}
 800089e:	4618      	mov	r0, r3
 80008a0:	46bd      	mov	sp, r7
 80008a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a6:	4770      	bx	lr
 80008a8:	e000ed00 	.word	0xe000ed00

080008ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b083      	sub	sp, #12
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	4603      	mov	r3, r0
 80008b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	db0b      	blt.n	80008d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008be:	79fb      	ldrb	r3, [r7, #7]
 80008c0:	f003 021f 	and.w	r2, r3, #31
 80008c4:	4907      	ldr	r1, [pc, #28]	; (80008e4 <__NVIC_EnableIRQ+0x38>)
 80008c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ca:	095b      	lsrs	r3, r3, #5
 80008cc:	2001      	movs	r0, #1
 80008ce:	fa00 f202 	lsl.w	r2, r0, r2
 80008d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80008d6:	bf00      	nop
 80008d8:	370c      	adds	r7, #12
 80008da:	46bd      	mov	sp, r7
 80008dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e0:	4770      	bx	lr
 80008e2:	bf00      	nop
 80008e4:	e000e100 	.word	0xe000e100

080008e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008e8:	b480      	push	{r7}
 80008ea:	b083      	sub	sp, #12
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	4603      	mov	r3, r0
 80008f0:	6039      	str	r1, [r7, #0]
 80008f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	db0a      	blt.n	8000912 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	b2da      	uxtb	r2, r3
 8000900:	490c      	ldr	r1, [pc, #48]	; (8000934 <__NVIC_SetPriority+0x4c>)
 8000902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000906:	0112      	lsls	r2, r2, #4
 8000908:	b2d2      	uxtb	r2, r2
 800090a:	440b      	add	r3, r1
 800090c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000910:	e00a      	b.n	8000928 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	b2da      	uxtb	r2, r3
 8000916:	4908      	ldr	r1, [pc, #32]	; (8000938 <__NVIC_SetPriority+0x50>)
 8000918:	79fb      	ldrb	r3, [r7, #7]
 800091a:	f003 030f 	and.w	r3, r3, #15
 800091e:	3b04      	subs	r3, #4
 8000920:	0112      	lsls	r2, r2, #4
 8000922:	b2d2      	uxtb	r2, r2
 8000924:	440b      	add	r3, r1
 8000926:	761a      	strb	r2, [r3, #24]
}
 8000928:	bf00      	nop
 800092a:	370c      	adds	r7, #12
 800092c:	46bd      	mov	sp, r7
 800092e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000932:	4770      	bx	lr
 8000934:	e000e100 	.word	0xe000e100
 8000938:	e000ed00 	.word	0xe000ed00

0800093c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800093c:	b480      	push	{r7}
 800093e:	b089      	sub	sp, #36	; 0x24
 8000940:	af00      	add	r7, sp, #0
 8000942:	60f8      	str	r0, [r7, #12]
 8000944:	60b9      	str	r1, [r7, #8]
 8000946:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	f003 0307 	and.w	r3, r3, #7
 800094e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000950:	69fb      	ldr	r3, [r7, #28]
 8000952:	f1c3 0307 	rsb	r3, r3, #7
 8000956:	2b04      	cmp	r3, #4
 8000958:	bf28      	it	cs
 800095a:	2304      	movcs	r3, #4
 800095c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800095e:	69fb      	ldr	r3, [r7, #28]
 8000960:	3304      	adds	r3, #4
 8000962:	2b06      	cmp	r3, #6
 8000964:	d902      	bls.n	800096c <NVIC_EncodePriority+0x30>
 8000966:	69fb      	ldr	r3, [r7, #28]
 8000968:	3b03      	subs	r3, #3
 800096a:	e000      	b.n	800096e <NVIC_EncodePriority+0x32>
 800096c:	2300      	movs	r3, #0
 800096e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000970:	f04f 32ff 	mov.w	r2, #4294967295
 8000974:	69bb      	ldr	r3, [r7, #24]
 8000976:	fa02 f303 	lsl.w	r3, r2, r3
 800097a:	43da      	mvns	r2, r3
 800097c:	68bb      	ldr	r3, [r7, #8]
 800097e:	401a      	ands	r2, r3
 8000980:	697b      	ldr	r3, [r7, #20]
 8000982:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000984:	f04f 31ff 	mov.w	r1, #4294967295
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	fa01 f303 	lsl.w	r3, r1, r3
 800098e:	43d9      	mvns	r1, r3
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000994:	4313      	orrs	r3, r2
         );
}
 8000996:	4618      	mov	r0, r3
 8000998:	3724      	adds	r7, #36	; 0x24
 800099a:	46bd      	mov	sp, r7
 800099c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a0:	4770      	bx	lr
	...

080009a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	3b01      	subs	r3, #1
 80009b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80009b4:	d301      	bcc.n	80009ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009b6:	2301      	movs	r3, #1
 80009b8:	e00f      	b.n	80009da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009ba:	4a0a      	ldr	r2, [pc, #40]	; (80009e4 <SysTick_Config+0x40>)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	3b01      	subs	r3, #1
 80009c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009c2:	210f      	movs	r1, #15
 80009c4:	f04f 30ff 	mov.w	r0, #4294967295
 80009c8:	f7ff ff8e 	bl	80008e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009cc:	4b05      	ldr	r3, [pc, #20]	; (80009e4 <SysTick_Config+0x40>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009d2:	4b04      	ldr	r3, [pc, #16]	; (80009e4 <SysTick_Config+0x40>)
 80009d4:	2207      	movs	r2, #7
 80009d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009d8:	2300      	movs	r3, #0
}
 80009da:	4618      	mov	r0, r3
 80009dc:	3708      	adds	r7, #8
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	e000e010 	.word	0xe000e010

080009e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009f0:	6878      	ldr	r0, [r7, #4]
 80009f2:	f7ff ff29 	bl	8000848 <__NVIC_SetPriorityGrouping>
}
 80009f6:	bf00      	nop
 80009f8:	3708      	adds	r7, #8
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}

080009fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009fe:	b580      	push	{r7, lr}
 8000a00:	b086      	sub	sp, #24
 8000a02:	af00      	add	r7, sp, #0
 8000a04:	4603      	mov	r3, r0
 8000a06:	60b9      	str	r1, [r7, #8]
 8000a08:	607a      	str	r2, [r7, #4]
 8000a0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000a10:	f7ff ff3e 	bl	8000890 <__NVIC_GetPriorityGrouping>
 8000a14:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a16:	687a      	ldr	r2, [r7, #4]
 8000a18:	68b9      	ldr	r1, [r7, #8]
 8000a1a:	6978      	ldr	r0, [r7, #20]
 8000a1c:	f7ff ff8e 	bl	800093c <NVIC_EncodePriority>
 8000a20:	4602      	mov	r2, r0
 8000a22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a26:	4611      	mov	r1, r2
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f7ff ff5d 	bl	80008e8 <__NVIC_SetPriority>
}
 8000a2e:	bf00      	nop
 8000a30:	3718      	adds	r7, #24
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}

08000a36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a36:	b580      	push	{r7, lr}
 8000a38:	b082      	sub	sp, #8
 8000a3a:	af00      	add	r7, sp, #0
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a44:	4618      	mov	r0, r3
 8000a46:	f7ff ff31 	bl	80008ac <__NVIC_EnableIRQ>
}
 8000a4a:	bf00      	nop
 8000a4c:	3708      	adds	r7, #8
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}

08000a52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a52:	b580      	push	{r7, lr}
 8000a54:	b082      	sub	sp, #8
 8000a56:	af00      	add	r7, sp, #0
 8000a58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a5a:	6878      	ldr	r0, [r7, #4]
 8000a5c:	f7ff ffa2 	bl	80009a4 <SysTick_Config>
 8000a60:	4603      	mov	r3, r0
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	3708      	adds	r7, #8
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
	...

08000a6c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	b085      	sub	sp, #20
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d101      	bne.n	8000a7e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	e098      	b.n	8000bb0 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	461a      	mov	r2, r3
 8000a84:	4b4d      	ldr	r3, [pc, #308]	; (8000bbc <HAL_DMA_Init+0x150>)
 8000a86:	429a      	cmp	r2, r3
 8000a88:	d80f      	bhi.n	8000aaa <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	461a      	mov	r2, r3
 8000a90:	4b4b      	ldr	r3, [pc, #300]	; (8000bc0 <HAL_DMA_Init+0x154>)
 8000a92:	4413      	add	r3, r2
 8000a94:	4a4b      	ldr	r2, [pc, #300]	; (8000bc4 <HAL_DMA_Init+0x158>)
 8000a96:	fba2 2303 	umull	r2, r3, r2, r3
 8000a9a:	091b      	lsrs	r3, r3, #4
 8000a9c:	009a      	lsls	r2, r3, #2
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	4a48      	ldr	r2, [pc, #288]	; (8000bc8 <HAL_DMA_Init+0x15c>)
 8000aa6:	641a      	str	r2, [r3, #64]	; 0x40
 8000aa8:	e00e      	b.n	8000ac8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	461a      	mov	r2, r3
 8000ab0:	4b46      	ldr	r3, [pc, #280]	; (8000bcc <HAL_DMA_Init+0x160>)
 8000ab2:	4413      	add	r3, r2
 8000ab4:	4a43      	ldr	r2, [pc, #268]	; (8000bc4 <HAL_DMA_Init+0x158>)
 8000ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8000aba:	091b      	lsrs	r3, r3, #4
 8000abc:	009a      	lsls	r2, r3, #2
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	4a42      	ldr	r2, [pc, #264]	; (8000bd0 <HAL_DMA_Init+0x164>)
 8000ac6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	2202      	movs	r2, #2
 8000acc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8000ade:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000ae2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8000aec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	691b      	ldr	r3, [r3, #16]
 8000af2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000af8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	699b      	ldr	r3, [r3, #24]
 8000afe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000b04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	6a1b      	ldr	r3, [r3, #32]
 8000b0a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000b0c:	68fa      	ldr	r2, [r7, #12]
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	68fa      	ldr	r2, [r7, #12]
 8000b18:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	689b      	ldr	r3, [r3, #8]
 8000b1e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000b22:	d039      	beq.n	8000b98 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b28:	4a27      	ldr	r2, [pc, #156]	; (8000bc8 <HAL_DMA_Init+0x15c>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d11a      	bne.n	8000b64 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000b2e:	4b29      	ldr	r3, [pc, #164]	; (8000bd4 <HAL_DMA_Init+0x168>)
 8000b30:	681a      	ldr	r2, [r3, #0]
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b36:	f003 031c 	and.w	r3, r3, #28
 8000b3a:	210f      	movs	r1, #15
 8000b3c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b40:	43db      	mvns	r3, r3
 8000b42:	4924      	ldr	r1, [pc, #144]	; (8000bd4 <HAL_DMA_Init+0x168>)
 8000b44:	4013      	ands	r3, r2
 8000b46:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000b48:	4b22      	ldr	r3, [pc, #136]	; (8000bd4 <HAL_DMA_Init+0x168>)
 8000b4a:	681a      	ldr	r2, [r3, #0]
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	6859      	ldr	r1, [r3, #4]
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b54:	f003 031c 	and.w	r3, r3, #28
 8000b58:	fa01 f303 	lsl.w	r3, r1, r3
 8000b5c:	491d      	ldr	r1, [pc, #116]	; (8000bd4 <HAL_DMA_Init+0x168>)
 8000b5e:	4313      	orrs	r3, r2
 8000b60:	600b      	str	r3, [r1, #0]
 8000b62:	e019      	b.n	8000b98 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000b64:	4b1c      	ldr	r3, [pc, #112]	; (8000bd8 <HAL_DMA_Init+0x16c>)
 8000b66:	681a      	ldr	r2, [r3, #0]
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b6c:	f003 031c 	and.w	r3, r3, #28
 8000b70:	210f      	movs	r1, #15
 8000b72:	fa01 f303 	lsl.w	r3, r1, r3
 8000b76:	43db      	mvns	r3, r3
 8000b78:	4917      	ldr	r1, [pc, #92]	; (8000bd8 <HAL_DMA_Init+0x16c>)
 8000b7a:	4013      	ands	r3, r2
 8000b7c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000b7e:	4b16      	ldr	r3, [pc, #88]	; (8000bd8 <HAL_DMA_Init+0x16c>)
 8000b80:	681a      	ldr	r2, [r3, #0]
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	6859      	ldr	r1, [r3, #4]
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b8a:	f003 031c 	and.w	r3, r3, #28
 8000b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b92:	4911      	ldr	r1, [pc, #68]	; (8000bd8 <HAL_DMA_Init+0x16c>)
 8000b94:	4313      	orrs	r3, r2
 8000b96:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	2200      	movs	r2, #0
 8000baa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8000bae:	2300      	movs	r3, #0
}
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	3714      	adds	r7, #20
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr
 8000bbc:	40020407 	.word	0x40020407
 8000bc0:	bffdfff8 	.word	0xbffdfff8
 8000bc4:	cccccccd 	.word	0xcccccccd
 8000bc8:	40020000 	.word	0x40020000
 8000bcc:	bffdfbf8 	.word	0xbffdfbf8
 8000bd0:	40020400 	.word	0x40020400
 8000bd4:	400200a8 	.word	0x400200a8
 8000bd8:	400204a8 	.word	0x400204a8

08000bdc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b086      	sub	sp, #24
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	60f8      	str	r0, [r7, #12]
 8000be4:	60b9      	str	r1, [r7, #8]
 8000be6:	607a      	str	r2, [r7, #4]
 8000be8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000bea:	2300      	movs	r3, #0
 8000bec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000bf4:	2b01      	cmp	r3, #1
 8000bf6:	d101      	bne.n	8000bfc <HAL_DMA_Start_IT+0x20>
 8000bf8:	2302      	movs	r3, #2
 8000bfa:	e04b      	b.n	8000c94 <HAL_DMA_Start_IT+0xb8>
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	2201      	movs	r2, #1
 8000c00:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000c0a:	b2db      	uxtb	r3, r3
 8000c0c:	2b01      	cmp	r3, #1
 8000c0e:	d13a      	bne.n	8000c86 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	2202      	movs	r2, #2
 8000c14:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	681a      	ldr	r2, [r3, #0]
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	f022 0201 	bic.w	r2, r2, #1
 8000c2c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	687a      	ldr	r2, [r7, #4]
 8000c32:	68b9      	ldr	r1, [r7, #8]
 8000c34:	68f8      	ldr	r0, [r7, #12]
 8000c36:	f000 f8e0 	bl	8000dfa <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d008      	beq.n	8000c54 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	681a      	ldr	r2, [r3, #0]
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	f042 020e 	orr.w	r2, r2, #14
 8000c50:	601a      	str	r2, [r3, #0]
 8000c52:	e00f      	b.n	8000c74 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	681a      	ldr	r2, [r3, #0]
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f022 0204 	bic.w	r2, r2, #4
 8000c62:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	681a      	ldr	r2, [r3, #0]
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	f042 020a 	orr.w	r2, r2, #10
 8000c72:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	681a      	ldr	r2, [r3, #0]
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f042 0201 	orr.w	r2, r2, #1
 8000c82:	601a      	str	r2, [r3, #0]
 8000c84:	e005      	b.n	8000c92 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	2200      	movs	r2, #0
 8000c8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8000c8e:	2302      	movs	r3, #2
 8000c90:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8000c92:	7dfb      	ldrb	r3, [r7, #23]
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	3718      	adds	r7, #24
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}

08000c9c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b084      	sub	sp, #16
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cb8:	f003 031c 	and.w	r3, r3, #28
 8000cbc:	2204      	movs	r2, #4
 8000cbe:	409a      	lsls	r2, r3
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d026      	beq.n	8000d16 <HAL_DMA_IRQHandler+0x7a>
 8000cc8:	68bb      	ldr	r3, [r7, #8]
 8000cca:	f003 0304 	and.w	r3, r3, #4
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d021      	beq.n	8000d16 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	f003 0320 	and.w	r3, r3, #32
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d107      	bne.n	8000cf0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	f022 0204 	bic.w	r2, r2, #4
 8000cee:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cf4:	f003 021c 	and.w	r2, r3, #28
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cfc:	2104      	movs	r1, #4
 8000cfe:	fa01 f202 	lsl.w	r2, r1, r2
 8000d02:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d071      	beq.n	8000df0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d10:	6878      	ldr	r0, [r7, #4]
 8000d12:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8000d14:	e06c      	b.n	8000df0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d1a:	f003 031c 	and.w	r3, r3, #28
 8000d1e:	2202      	movs	r2, #2
 8000d20:	409a      	lsls	r2, r3
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	4013      	ands	r3, r2
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d02e      	beq.n	8000d88 <HAL_DMA_IRQHandler+0xec>
 8000d2a:	68bb      	ldr	r3, [r7, #8]
 8000d2c:	f003 0302 	and.w	r3, r3, #2
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d029      	beq.n	8000d88 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	f003 0320 	and.w	r3, r3, #32
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d10b      	bne.n	8000d5a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	681a      	ldr	r2, [r3, #0]
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	f022 020a 	bic.w	r2, r2, #10
 8000d50:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	2201      	movs	r2, #1
 8000d56:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d5e:	f003 021c 	and.w	r2, r3, #28
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d66:	2102      	movs	r1, #2
 8000d68:	fa01 f202 	lsl.w	r2, r1, r2
 8000d6c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	2200      	movs	r2, #0
 8000d72:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d038      	beq.n	8000df0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d82:	6878      	ldr	r0, [r7, #4]
 8000d84:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8000d86:	e033      	b.n	8000df0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d8c:	f003 031c 	and.w	r3, r3, #28
 8000d90:	2208      	movs	r2, #8
 8000d92:	409a      	lsls	r2, r3
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	4013      	ands	r3, r2
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d02a      	beq.n	8000df2 <HAL_DMA_IRQHandler+0x156>
 8000d9c:	68bb      	ldr	r3, [r7, #8]
 8000d9e:	f003 0308 	and.w	r3, r3, #8
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d025      	beq.n	8000df2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	f022 020e 	bic.w	r2, r2, #14
 8000db4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dba:	f003 021c 	and.w	r2, r3, #28
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dc2:	2101      	movs	r1, #1
 8000dc4:	fa01 f202 	lsl.w	r2, r1, r2
 8000dc8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	2201      	movs	r2, #1
 8000dce:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	2200      	movs	r2, #0
 8000ddc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d004      	beq.n	8000df2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000dec:	6878      	ldr	r0, [r7, #4]
 8000dee:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8000df0:	bf00      	nop
 8000df2:	bf00      	nop
}
 8000df4:	3710      	adds	r7, #16
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}

08000dfa <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000dfa:	b480      	push	{r7}
 8000dfc:	b085      	sub	sp, #20
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	60f8      	str	r0, [r7, #12]
 8000e02:	60b9      	str	r1, [r7, #8]
 8000e04:	607a      	str	r2, [r7, #4]
 8000e06:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e0c:	f003 021c 	and.w	r2, r3, #28
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e14:	2101      	movs	r1, #1
 8000e16:	fa01 f202 	lsl.w	r2, r1, r2
 8000e1a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	683a      	ldr	r2, [r7, #0]
 8000e22:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	689b      	ldr	r3, [r3, #8]
 8000e28:	2b10      	cmp	r3, #16
 8000e2a:	d108      	bne.n	8000e3e <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	687a      	ldr	r2, [r7, #4]
 8000e32:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	68ba      	ldr	r2, [r7, #8]
 8000e3a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000e3c:	e007      	b.n	8000e4e <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	68ba      	ldr	r2, [r7, #8]
 8000e44:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	687a      	ldr	r2, [r7, #4]
 8000e4c:	60da      	str	r2, [r3, #12]
}
 8000e4e:	bf00      	nop
 8000e50:	3714      	adds	r7, #20
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr
	...

08000e5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b087      	sub	sp, #28
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
 8000e64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e66:	2300      	movs	r3, #0
 8000e68:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e6a:	e17f      	b.n	800116c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	681a      	ldr	r2, [r3, #0]
 8000e70:	2101      	movs	r1, #1
 8000e72:	697b      	ldr	r3, [r7, #20]
 8000e74:	fa01 f303 	lsl.w	r3, r1, r3
 8000e78:	4013      	ands	r3, r2
 8000e7a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	f000 8171 	beq.w	8001166 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	f003 0303 	and.w	r3, r3, #3
 8000e8c:	2b01      	cmp	r3, #1
 8000e8e:	d005      	beq.n	8000e9c <HAL_GPIO_Init+0x40>
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	f003 0303 	and.w	r3, r3, #3
 8000e98:	2b02      	cmp	r3, #2
 8000e9a:	d130      	bne.n	8000efe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	689b      	ldr	r3, [r3, #8]
 8000ea0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000ea2:	697b      	ldr	r3, [r7, #20]
 8000ea4:	005b      	lsls	r3, r3, #1
 8000ea6:	2203      	movs	r2, #3
 8000ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eac:	43db      	mvns	r3, r3
 8000eae:	693a      	ldr	r2, [r7, #16]
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	68da      	ldr	r2, [r3, #12]
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	005b      	lsls	r3, r3, #1
 8000ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec0:	693a      	ldr	r2, [r7, #16]
 8000ec2:	4313      	orrs	r3, r2
 8000ec4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	693a      	ldr	r2, [r7, #16]
 8000eca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eda:	43db      	mvns	r3, r3
 8000edc:	693a      	ldr	r2, [r7, #16]
 8000ede:	4013      	ands	r3, r2
 8000ee0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	091b      	lsrs	r3, r3, #4
 8000ee8:	f003 0201 	and.w	r2, r3, #1
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef2:	693a      	ldr	r2, [r7, #16]
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	f003 0303 	and.w	r3, r3, #3
 8000f06:	2b03      	cmp	r3, #3
 8000f08:	d118      	bne.n	8000f3c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f0e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000f10:	2201      	movs	r2, #1
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	fa02 f303 	lsl.w	r3, r2, r3
 8000f18:	43db      	mvns	r3, r3
 8000f1a:	693a      	ldr	r2, [r7, #16]
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	685b      	ldr	r3, [r3, #4]
 8000f24:	08db      	lsrs	r3, r3, #3
 8000f26:	f003 0201 	and.w	r2, r3, #1
 8000f2a:	697b      	ldr	r3, [r7, #20]
 8000f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f30:	693a      	ldr	r2, [r7, #16]
 8000f32:	4313      	orrs	r3, r2
 8000f34:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	693a      	ldr	r2, [r7, #16]
 8000f3a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	f003 0303 	and.w	r3, r3, #3
 8000f44:	2b03      	cmp	r3, #3
 8000f46:	d017      	beq.n	8000f78 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	68db      	ldr	r3, [r3, #12]
 8000f4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000f4e:	697b      	ldr	r3, [r7, #20]
 8000f50:	005b      	lsls	r3, r3, #1
 8000f52:	2203      	movs	r2, #3
 8000f54:	fa02 f303 	lsl.w	r3, r2, r3
 8000f58:	43db      	mvns	r3, r3
 8000f5a:	693a      	ldr	r2, [r7, #16]
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	689a      	ldr	r2, [r3, #8]
 8000f64:	697b      	ldr	r3, [r7, #20]
 8000f66:	005b      	lsls	r3, r3, #1
 8000f68:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6c:	693a      	ldr	r2, [r7, #16]
 8000f6e:	4313      	orrs	r3, r2
 8000f70:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	693a      	ldr	r2, [r7, #16]
 8000f76:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	f003 0303 	and.w	r3, r3, #3
 8000f80:	2b02      	cmp	r3, #2
 8000f82:	d123      	bne.n	8000fcc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	08da      	lsrs	r2, r3, #3
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	3208      	adds	r2, #8
 8000f8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f90:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	f003 0307 	and.w	r3, r3, #7
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	220f      	movs	r2, #15
 8000f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa0:	43db      	mvns	r3, r3
 8000fa2:	693a      	ldr	r2, [r7, #16]
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	691a      	ldr	r2, [r3, #16]
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	f003 0307 	and.w	r3, r3, #7
 8000fb2:	009b      	lsls	r3, r3, #2
 8000fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb8:	693a      	ldr	r2, [r7, #16]
 8000fba:	4313      	orrs	r3, r2
 8000fbc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000fbe:	697b      	ldr	r3, [r7, #20]
 8000fc0:	08da      	lsrs	r2, r3, #3
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	3208      	adds	r2, #8
 8000fc6:	6939      	ldr	r1, [r7, #16]
 8000fc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	005b      	lsls	r3, r3, #1
 8000fd6:	2203      	movs	r2, #3
 8000fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fdc:	43db      	mvns	r3, r3
 8000fde:	693a      	ldr	r2, [r7, #16]
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	f003 0203 	and.w	r2, r3, #3
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	005b      	lsls	r3, r3, #1
 8000ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff4:	693a      	ldr	r2, [r7, #16]
 8000ff6:	4313      	orrs	r3, r2
 8000ff8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	693a      	ldr	r2, [r7, #16]
 8000ffe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001008:	2b00      	cmp	r3, #0
 800100a:	f000 80ac 	beq.w	8001166 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800100e:	4b5f      	ldr	r3, [pc, #380]	; (800118c <HAL_GPIO_Init+0x330>)
 8001010:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001012:	4a5e      	ldr	r2, [pc, #376]	; (800118c <HAL_GPIO_Init+0x330>)
 8001014:	f043 0301 	orr.w	r3, r3, #1
 8001018:	6613      	str	r3, [r2, #96]	; 0x60
 800101a:	4b5c      	ldr	r3, [pc, #368]	; (800118c <HAL_GPIO_Init+0x330>)
 800101c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800101e:	f003 0301 	and.w	r3, r3, #1
 8001022:	60bb      	str	r3, [r7, #8]
 8001024:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001026:	4a5a      	ldr	r2, [pc, #360]	; (8001190 <HAL_GPIO_Init+0x334>)
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	089b      	lsrs	r3, r3, #2
 800102c:	3302      	adds	r3, #2
 800102e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001032:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	f003 0303 	and.w	r3, r3, #3
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	220f      	movs	r2, #15
 800103e:	fa02 f303 	lsl.w	r3, r2, r3
 8001042:	43db      	mvns	r3, r3
 8001044:	693a      	ldr	r2, [r7, #16]
 8001046:	4013      	ands	r3, r2
 8001048:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001050:	d025      	beq.n	800109e <HAL_GPIO_Init+0x242>
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4a4f      	ldr	r2, [pc, #316]	; (8001194 <HAL_GPIO_Init+0x338>)
 8001056:	4293      	cmp	r3, r2
 8001058:	d01f      	beq.n	800109a <HAL_GPIO_Init+0x23e>
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	4a4e      	ldr	r2, [pc, #312]	; (8001198 <HAL_GPIO_Init+0x33c>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d019      	beq.n	8001096 <HAL_GPIO_Init+0x23a>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	4a4d      	ldr	r2, [pc, #308]	; (800119c <HAL_GPIO_Init+0x340>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d013      	beq.n	8001092 <HAL_GPIO_Init+0x236>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	4a4c      	ldr	r2, [pc, #304]	; (80011a0 <HAL_GPIO_Init+0x344>)
 800106e:	4293      	cmp	r3, r2
 8001070:	d00d      	beq.n	800108e <HAL_GPIO_Init+0x232>
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4a4b      	ldr	r2, [pc, #300]	; (80011a4 <HAL_GPIO_Init+0x348>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d007      	beq.n	800108a <HAL_GPIO_Init+0x22e>
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4a4a      	ldr	r2, [pc, #296]	; (80011a8 <HAL_GPIO_Init+0x34c>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d101      	bne.n	8001086 <HAL_GPIO_Init+0x22a>
 8001082:	2306      	movs	r3, #6
 8001084:	e00c      	b.n	80010a0 <HAL_GPIO_Init+0x244>
 8001086:	2307      	movs	r3, #7
 8001088:	e00a      	b.n	80010a0 <HAL_GPIO_Init+0x244>
 800108a:	2305      	movs	r3, #5
 800108c:	e008      	b.n	80010a0 <HAL_GPIO_Init+0x244>
 800108e:	2304      	movs	r3, #4
 8001090:	e006      	b.n	80010a0 <HAL_GPIO_Init+0x244>
 8001092:	2303      	movs	r3, #3
 8001094:	e004      	b.n	80010a0 <HAL_GPIO_Init+0x244>
 8001096:	2302      	movs	r3, #2
 8001098:	e002      	b.n	80010a0 <HAL_GPIO_Init+0x244>
 800109a:	2301      	movs	r3, #1
 800109c:	e000      	b.n	80010a0 <HAL_GPIO_Init+0x244>
 800109e:	2300      	movs	r3, #0
 80010a0:	697a      	ldr	r2, [r7, #20]
 80010a2:	f002 0203 	and.w	r2, r2, #3
 80010a6:	0092      	lsls	r2, r2, #2
 80010a8:	4093      	lsls	r3, r2
 80010aa:	693a      	ldr	r2, [r7, #16]
 80010ac:	4313      	orrs	r3, r2
 80010ae:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80010b0:	4937      	ldr	r1, [pc, #220]	; (8001190 <HAL_GPIO_Init+0x334>)
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	089b      	lsrs	r3, r3, #2
 80010b6:	3302      	adds	r3, #2
 80010b8:	693a      	ldr	r2, [r7, #16]
 80010ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80010be:	4b3b      	ldr	r3, [pc, #236]	; (80011ac <HAL_GPIO_Init+0x350>)
 80010c0:	689b      	ldr	r3, [r3, #8]
 80010c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	43db      	mvns	r3, r3
 80010c8:	693a      	ldr	r2, [r7, #16]
 80010ca:	4013      	ands	r3, r2
 80010cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d003      	beq.n	80010e2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80010da:	693a      	ldr	r2, [r7, #16]
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	4313      	orrs	r3, r2
 80010e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80010e2:	4a32      	ldr	r2, [pc, #200]	; (80011ac <HAL_GPIO_Init+0x350>)
 80010e4:	693b      	ldr	r3, [r7, #16]
 80010e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80010e8:	4b30      	ldr	r3, [pc, #192]	; (80011ac <HAL_GPIO_Init+0x350>)
 80010ea:	68db      	ldr	r3, [r3, #12]
 80010ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	43db      	mvns	r3, r3
 80010f2:	693a      	ldr	r2, [r7, #16]
 80010f4:	4013      	ands	r3, r2
 80010f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001100:	2b00      	cmp	r3, #0
 8001102:	d003      	beq.n	800110c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001104:	693a      	ldr	r2, [r7, #16]
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	4313      	orrs	r3, r2
 800110a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800110c:	4a27      	ldr	r2, [pc, #156]	; (80011ac <HAL_GPIO_Init+0x350>)
 800110e:	693b      	ldr	r3, [r7, #16]
 8001110:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001112:	4b26      	ldr	r3, [pc, #152]	; (80011ac <HAL_GPIO_Init+0x350>)
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	43db      	mvns	r3, r3
 800111c:	693a      	ldr	r2, [r7, #16]
 800111e:	4013      	ands	r3, r2
 8001120:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800112a:	2b00      	cmp	r3, #0
 800112c:	d003      	beq.n	8001136 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800112e:	693a      	ldr	r2, [r7, #16]
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	4313      	orrs	r3, r2
 8001134:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001136:	4a1d      	ldr	r2, [pc, #116]	; (80011ac <HAL_GPIO_Init+0x350>)
 8001138:	693b      	ldr	r3, [r7, #16]
 800113a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800113c:	4b1b      	ldr	r3, [pc, #108]	; (80011ac <HAL_GPIO_Init+0x350>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	43db      	mvns	r3, r3
 8001146:	693a      	ldr	r2, [r7, #16]
 8001148:	4013      	ands	r3, r2
 800114a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001154:	2b00      	cmp	r3, #0
 8001156:	d003      	beq.n	8001160 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001158:	693a      	ldr	r2, [r7, #16]
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	4313      	orrs	r3, r2
 800115e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001160:	4a12      	ldr	r2, [pc, #72]	; (80011ac <HAL_GPIO_Init+0x350>)
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	3301      	adds	r3, #1
 800116a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	fa22 f303 	lsr.w	r3, r2, r3
 8001176:	2b00      	cmp	r3, #0
 8001178:	f47f ae78 	bne.w	8000e6c <HAL_GPIO_Init+0x10>
  }
}
 800117c:	bf00      	nop
 800117e:	bf00      	nop
 8001180:	371c      	adds	r7, #28
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	40021000 	.word	0x40021000
 8001190:	40010000 	.word	0x40010000
 8001194:	48000400 	.word	0x48000400
 8001198:	48000800 	.word	0x48000800
 800119c:	48000c00 	.word	0x48000c00
 80011a0:	48001000 	.word	0x48001000
 80011a4:	48001400 	.word	0x48001400
 80011a8:	48001800 	.word	0x48001800
 80011ac:	40010400 	.word	0x40010400

080011b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
 80011b8:	460b      	mov	r3, r1
 80011ba:	807b      	strh	r3, [r7, #2]
 80011bc:	4613      	mov	r3, r2
 80011be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011c0:	787b      	ldrb	r3, [r7, #1]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d003      	beq.n	80011ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80011c6:	887a      	ldrh	r2, [r7, #2]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80011cc:	e002      	b.n	80011d4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80011ce:	887a      	ldrh	r2, [r7, #2]
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80011d4:	bf00      	nop
 80011d6:	370c      	adds	r7, #12
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr

080011e0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b085      	sub	sp, #20
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
 80011e8:	460b      	mov	r3, r1
 80011ea:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	695b      	ldr	r3, [r3, #20]
 80011f0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80011f2:	887a      	ldrh	r2, [r7, #2]
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	4013      	ands	r3, r2
 80011f8:	041a      	lsls	r2, r3, #16
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	43d9      	mvns	r1, r3
 80011fe:	887b      	ldrh	r3, [r7, #2]
 8001200:	400b      	ands	r3, r1
 8001202:	431a      	orrs	r2, r3
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	619a      	str	r2, [r3, #24]
}
 8001208:	bf00      	nop
 800120a:	3714      	adds	r7, #20
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr

08001214 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001218:	4b04      	ldr	r3, [pc, #16]	; (800122c <HAL_PWREx_GetVoltageRange+0x18>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001220:	4618      	mov	r0, r3
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	40007000 	.word	0x40007000

08001230 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001230:	b480      	push	{r7}
 8001232:	b085      	sub	sp, #20
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800123e:	d130      	bne.n	80012a2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001240:	4b23      	ldr	r3, [pc, #140]	; (80012d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001248:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800124c:	d038      	beq.n	80012c0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800124e:	4b20      	ldr	r3, [pc, #128]	; (80012d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001256:	4a1e      	ldr	r2, [pc, #120]	; (80012d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001258:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800125c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800125e:	4b1d      	ldr	r3, [pc, #116]	; (80012d4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	2232      	movs	r2, #50	; 0x32
 8001264:	fb02 f303 	mul.w	r3, r2, r3
 8001268:	4a1b      	ldr	r2, [pc, #108]	; (80012d8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800126a:	fba2 2303 	umull	r2, r3, r2, r3
 800126e:	0c9b      	lsrs	r3, r3, #18
 8001270:	3301      	adds	r3, #1
 8001272:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001274:	e002      	b.n	800127c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	3b01      	subs	r3, #1
 800127a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800127c:	4b14      	ldr	r3, [pc, #80]	; (80012d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800127e:	695b      	ldr	r3, [r3, #20]
 8001280:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001284:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001288:	d102      	bne.n	8001290 <HAL_PWREx_ControlVoltageScaling+0x60>
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d1f2      	bne.n	8001276 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001290:	4b0f      	ldr	r3, [pc, #60]	; (80012d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001292:	695b      	ldr	r3, [r3, #20]
 8001294:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001298:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800129c:	d110      	bne.n	80012c0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800129e:	2303      	movs	r3, #3
 80012a0:	e00f      	b.n	80012c2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80012a2:	4b0b      	ldr	r3, [pc, #44]	; (80012d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80012aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80012ae:	d007      	beq.n	80012c0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80012b0:	4b07      	ldr	r3, [pc, #28]	; (80012d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80012b8:	4a05      	ldr	r2, [pc, #20]	; (80012d0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80012be:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80012c0:	2300      	movs	r3, #0
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	3714      	adds	r7, #20
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	40007000 	.word	0x40007000
 80012d4:	20000004 	.word	0x20000004
 80012d8:	431bde83 	.word	0x431bde83

080012dc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b088      	sub	sp, #32
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d101      	bne.n	80012ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012ea:	2301      	movs	r3, #1
 80012ec:	e3ca      	b.n	8001a84 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012ee:	4b97      	ldr	r3, [pc, #604]	; (800154c <HAL_RCC_OscConfig+0x270>)
 80012f0:	689b      	ldr	r3, [r3, #8]
 80012f2:	f003 030c 	and.w	r3, r3, #12
 80012f6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80012f8:	4b94      	ldr	r3, [pc, #592]	; (800154c <HAL_RCC_OscConfig+0x270>)
 80012fa:	68db      	ldr	r3, [r3, #12]
 80012fc:	f003 0303 	and.w	r3, r3, #3
 8001300:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f003 0310 	and.w	r3, r3, #16
 800130a:	2b00      	cmp	r3, #0
 800130c:	f000 80e4 	beq.w	80014d8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001310:	69bb      	ldr	r3, [r7, #24]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d007      	beq.n	8001326 <HAL_RCC_OscConfig+0x4a>
 8001316:	69bb      	ldr	r3, [r7, #24]
 8001318:	2b0c      	cmp	r3, #12
 800131a:	f040 808b 	bne.w	8001434 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	2b01      	cmp	r3, #1
 8001322:	f040 8087 	bne.w	8001434 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001326:	4b89      	ldr	r3, [pc, #548]	; (800154c <HAL_RCC_OscConfig+0x270>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f003 0302 	and.w	r3, r3, #2
 800132e:	2b00      	cmp	r3, #0
 8001330:	d005      	beq.n	800133e <HAL_RCC_OscConfig+0x62>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	699b      	ldr	r3, [r3, #24]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d101      	bne.n	800133e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800133a:	2301      	movs	r3, #1
 800133c:	e3a2      	b.n	8001a84 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6a1a      	ldr	r2, [r3, #32]
 8001342:	4b82      	ldr	r3, [pc, #520]	; (800154c <HAL_RCC_OscConfig+0x270>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f003 0308 	and.w	r3, r3, #8
 800134a:	2b00      	cmp	r3, #0
 800134c:	d004      	beq.n	8001358 <HAL_RCC_OscConfig+0x7c>
 800134e:	4b7f      	ldr	r3, [pc, #508]	; (800154c <HAL_RCC_OscConfig+0x270>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001356:	e005      	b.n	8001364 <HAL_RCC_OscConfig+0x88>
 8001358:	4b7c      	ldr	r3, [pc, #496]	; (800154c <HAL_RCC_OscConfig+0x270>)
 800135a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800135e:	091b      	lsrs	r3, r3, #4
 8001360:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001364:	4293      	cmp	r3, r2
 8001366:	d223      	bcs.n	80013b0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6a1b      	ldr	r3, [r3, #32]
 800136c:	4618      	mov	r0, r3
 800136e:	f000 fd55 	bl	8001e1c <RCC_SetFlashLatencyFromMSIRange>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001378:	2301      	movs	r3, #1
 800137a:	e383      	b.n	8001a84 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800137c:	4b73      	ldr	r3, [pc, #460]	; (800154c <HAL_RCC_OscConfig+0x270>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a72      	ldr	r2, [pc, #456]	; (800154c <HAL_RCC_OscConfig+0x270>)
 8001382:	f043 0308 	orr.w	r3, r3, #8
 8001386:	6013      	str	r3, [r2, #0]
 8001388:	4b70      	ldr	r3, [pc, #448]	; (800154c <HAL_RCC_OscConfig+0x270>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	6a1b      	ldr	r3, [r3, #32]
 8001394:	496d      	ldr	r1, [pc, #436]	; (800154c <HAL_RCC_OscConfig+0x270>)
 8001396:	4313      	orrs	r3, r2
 8001398:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800139a:	4b6c      	ldr	r3, [pc, #432]	; (800154c <HAL_RCC_OscConfig+0x270>)
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	69db      	ldr	r3, [r3, #28]
 80013a6:	021b      	lsls	r3, r3, #8
 80013a8:	4968      	ldr	r1, [pc, #416]	; (800154c <HAL_RCC_OscConfig+0x270>)
 80013aa:	4313      	orrs	r3, r2
 80013ac:	604b      	str	r3, [r1, #4]
 80013ae:	e025      	b.n	80013fc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013b0:	4b66      	ldr	r3, [pc, #408]	; (800154c <HAL_RCC_OscConfig+0x270>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a65      	ldr	r2, [pc, #404]	; (800154c <HAL_RCC_OscConfig+0x270>)
 80013b6:	f043 0308 	orr.w	r3, r3, #8
 80013ba:	6013      	str	r3, [r2, #0]
 80013bc:	4b63      	ldr	r3, [pc, #396]	; (800154c <HAL_RCC_OscConfig+0x270>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6a1b      	ldr	r3, [r3, #32]
 80013c8:	4960      	ldr	r1, [pc, #384]	; (800154c <HAL_RCC_OscConfig+0x270>)
 80013ca:	4313      	orrs	r3, r2
 80013cc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013ce:	4b5f      	ldr	r3, [pc, #380]	; (800154c <HAL_RCC_OscConfig+0x270>)
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	69db      	ldr	r3, [r3, #28]
 80013da:	021b      	lsls	r3, r3, #8
 80013dc:	495b      	ldr	r1, [pc, #364]	; (800154c <HAL_RCC_OscConfig+0x270>)
 80013de:	4313      	orrs	r3, r2
 80013e0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80013e2:	69bb      	ldr	r3, [r7, #24]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d109      	bne.n	80013fc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6a1b      	ldr	r3, [r3, #32]
 80013ec:	4618      	mov	r0, r3
 80013ee:	f000 fd15 	bl	8001e1c <RCC_SetFlashLatencyFromMSIRange>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80013f8:	2301      	movs	r3, #1
 80013fa:	e343      	b.n	8001a84 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80013fc:	f000 fc4a 	bl	8001c94 <HAL_RCC_GetSysClockFreq>
 8001400:	4602      	mov	r2, r0
 8001402:	4b52      	ldr	r3, [pc, #328]	; (800154c <HAL_RCC_OscConfig+0x270>)
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	091b      	lsrs	r3, r3, #4
 8001408:	f003 030f 	and.w	r3, r3, #15
 800140c:	4950      	ldr	r1, [pc, #320]	; (8001550 <HAL_RCC_OscConfig+0x274>)
 800140e:	5ccb      	ldrb	r3, [r1, r3]
 8001410:	f003 031f 	and.w	r3, r3, #31
 8001414:	fa22 f303 	lsr.w	r3, r2, r3
 8001418:	4a4e      	ldr	r2, [pc, #312]	; (8001554 <HAL_RCC_OscConfig+0x278>)
 800141a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800141c:	4b4e      	ldr	r3, [pc, #312]	; (8001558 <HAL_RCC_OscConfig+0x27c>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4618      	mov	r0, r3
 8001422:	f7ff f9b5 	bl	8000790 <HAL_InitTick>
 8001426:	4603      	mov	r3, r0
 8001428:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800142a:	7bfb      	ldrb	r3, [r7, #15]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d052      	beq.n	80014d6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001430:	7bfb      	ldrb	r3, [r7, #15]
 8001432:	e327      	b.n	8001a84 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	699b      	ldr	r3, [r3, #24]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d032      	beq.n	80014a2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800143c:	4b43      	ldr	r3, [pc, #268]	; (800154c <HAL_RCC_OscConfig+0x270>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a42      	ldr	r2, [pc, #264]	; (800154c <HAL_RCC_OscConfig+0x270>)
 8001442:	f043 0301 	orr.w	r3, r3, #1
 8001446:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001448:	f7ff f9f2 	bl	8000830 <HAL_GetTick>
 800144c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800144e:	e008      	b.n	8001462 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001450:	f7ff f9ee 	bl	8000830 <HAL_GetTick>
 8001454:	4602      	mov	r2, r0
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	2b02      	cmp	r3, #2
 800145c:	d901      	bls.n	8001462 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800145e:	2303      	movs	r3, #3
 8001460:	e310      	b.n	8001a84 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001462:	4b3a      	ldr	r3, [pc, #232]	; (800154c <HAL_RCC_OscConfig+0x270>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 0302 	and.w	r3, r3, #2
 800146a:	2b00      	cmp	r3, #0
 800146c:	d0f0      	beq.n	8001450 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800146e:	4b37      	ldr	r3, [pc, #220]	; (800154c <HAL_RCC_OscConfig+0x270>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	4a36      	ldr	r2, [pc, #216]	; (800154c <HAL_RCC_OscConfig+0x270>)
 8001474:	f043 0308 	orr.w	r3, r3, #8
 8001478:	6013      	str	r3, [r2, #0]
 800147a:	4b34      	ldr	r3, [pc, #208]	; (800154c <HAL_RCC_OscConfig+0x270>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6a1b      	ldr	r3, [r3, #32]
 8001486:	4931      	ldr	r1, [pc, #196]	; (800154c <HAL_RCC_OscConfig+0x270>)
 8001488:	4313      	orrs	r3, r2
 800148a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800148c:	4b2f      	ldr	r3, [pc, #188]	; (800154c <HAL_RCC_OscConfig+0x270>)
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	69db      	ldr	r3, [r3, #28]
 8001498:	021b      	lsls	r3, r3, #8
 800149a:	492c      	ldr	r1, [pc, #176]	; (800154c <HAL_RCC_OscConfig+0x270>)
 800149c:	4313      	orrs	r3, r2
 800149e:	604b      	str	r3, [r1, #4]
 80014a0:	e01a      	b.n	80014d8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80014a2:	4b2a      	ldr	r3, [pc, #168]	; (800154c <HAL_RCC_OscConfig+0x270>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4a29      	ldr	r2, [pc, #164]	; (800154c <HAL_RCC_OscConfig+0x270>)
 80014a8:	f023 0301 	bic.w	r3, r3, #1
 80014ac:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80014ae:	f7ff f9bf 	bl	8000830 <HAL_GetTick>
 80014b2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80014b4:	e008      	b.n	80014c8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80014b6:	f7ff f9bb 	bl	8000830 <HAL_GetTick>
 80014ba:	4602      	mov	r2, r0
 80014bc:	693b      	ldr	r3, [r7, #16]
 80014be:	1ad3      	subs	r3, r2, r3
 80014c0:	2b02      	cmp	r3, #2
 80014c2:	d901      	bls.n	80014c8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80014c4:	2303      	movs	r3, #3
 80014c6:	e2dd      	b.n	8001a84 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80014c8:	4b20      	ldr	r3, [pc, #128]	; (800154c <HAL_RCC_OscConfig+0x270>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f003 0302 	and.w	r3, r3, #2
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d1f0      	bne.n	80014b6 <HAL_RCC_OscConfig+0x1da>
 80014d4:	e000      	b.n	80014d8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80014d6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 0301 	and.w	r3, r3, #1
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d074      	beq.n	80015ce <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80014e4:	69bb      	ldr	r3, [r7, #24]
 80014e6:	2b08      	cmp	r3, #8
 80014e8:	d005      	beq.n	80014f6 <HAL_RCC_OscConfig+0x21a>
 80014ea:	69bb      	ldr	r3, [r7, #24]
 80014ec:	2b0c      	cmp	r3, #12
 80014ee:	d10e      	bne.n	800150e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	2b03      	cmp	r3, #3
 80014f4:	d10b      	bne.n	800150e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014f6:	4b15      	ldr	r3, [pc, #84]	; (800154c <HAL_RCC_OscConfig+0x270>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d064      	beq.n	80015cc <HAL_RCC_OscConfig+0x2f0>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d160      	bne.n	80015cc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800150a:	2301      	movs	r3, #1
 800150c:	e2ba      	b.n	8001a84 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	685b      	ldr	r3, [r3, #4]
 8001512:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001516:	d106      	bne.n	8001526 <HAL_RCC_OscConfig+0x24a>
 8001518:	4b0c      	ldr	r3, [pc, #48]	; (800154c <HAL_RCC_OscConfig+0x270>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a0b      	ldr	r2, [pc, #44]	; (800154c <HAL_RCC_OscConfig+0x270>)
 800151e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001522:	6013      	str	r3, [r2, #0]
 8001524:	e026      	b.n	8001574 <HAL_RCC_OscConfig+0x298>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800152e:	d115      	bne.n	800155c <HAL_RCC_OscConfig+0x280>
 8001530:	4b06      	ldr	r3, [pc, #24]	; (800154c <HAL_RCC_OscConfig+0x270>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a05      	ldr	r2, [pc, #20]	; (800154c <HAL_RCC_OscConfig+0x270>)
 8001536:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800153a:	6013      	str	r3, [r2, #0]
 800153c:	4b03      	ldr	r3, [pc, #12]	; (800154c <HAL_RCC_OscConfig+0x270>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a02      	ldr	r2, [pc, #8]	; (800154c <HAL_RCC_OscConfig+0x270>)
 8001542:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001546:	6013      	str	r3, [r2, #0]
 8001548:	e014      	b.n	8001574 <HAL_RCC_OscConfig+0x298>
 800154a:	bf00      	nop
 800154c:	40021000 	.word	0x40021000
 8001550:	08003e10 	.word	0x08003e10
 8001554:	20000004 	.word	0x20000004
 8001558:	20000008 	.word	0x20000008
 800155c:	4ba0      	ldr	r3, [pc, #640]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a9f      	ldr	r2, [pc, #636]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 8001562:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001566:	6013      	str	r3, [r2, #0]
 8001568:	4b9d      	ldr	r3, [pc, #628]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a9c      	ldr	r2, [pc, #624]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 800156e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001572:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d013      	beq.n	80015a4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800157c:	f7ff f958 	bl	8000830 <HAL_GetTick>
 8001580:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001582:	e008      	b.n	8001596 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001584:	f7ff f954 	bl	8000830 <HAL_GetTick>
 8001588:	4602      	mov	r2, r0
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	2b64      	cmp	r3, #100	; 0x64
 8001590:	d901      	bls.n	8001596 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001592:	2303      	movs	r3, #3
 8001594:	e276      	b.n	8001a84 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001596:	4b92      	ldr	r3, [pc, #584]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d0f0      	beq.n	8001584 <HAL_RCC_OscConfig+0x2a8>
 80015a2:	e014      	b.n	80015ce <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015a4:	f7ff f944 	bl	8000830 <HAL_GetTick>
 80015a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015aa:	e008      	b.n	80015be <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015ac:	f7ff f940 	bl	8000830 <HAL_GetTick>
 80015b0:	4602      	mov	r2, r0
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	2b64      	cmp	r3, #100	; 0x64
 80015b8:	d901      	bls.n	80015be <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80015ba:	2303      	movs	r3, #3
 80015bc:	e262      	b.n	8001a84 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015be:	4b88      	ldr	r3, [pc, #544]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d1f0      	bne.n	80015ac <HAL_RCC_OscConfig+0x2d0>
 80015ca:	e000      	b.n	80015ce <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f003 0302 	and.w	r3, r3, #2
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d060      	beq.n	800169c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80015da:	69bb      	ldr	r3, [r7, #24]
 80015dc:	2b04      	cmp	r3, #4
 80015de:	d005      	beq.n	80015ec <HAL_RCC_OscConfig+0x310>
 80015e0:	69bb      	ldr	r3, [r7, #24]
 80015e2:	2b0c      	cmp	r3, #12
 80015e4:	d119      	bne.n	800161a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	2b02      	cmp	r3, #2
 80015ea:	d116      	bne.n	800161a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015ec:	4b7c      	ldr	r3, [pc, #496]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d005      	beq.n	8001604 <HAL_RCC_OscConfig+0x328>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	68db      	ldr	r3, [r3, #12]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d101      	bne.n	8001604 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001600:	2301      	movs	r3, #1
 8001602:	e23f      	b.n	8001a84 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001604:	4b76      	ldr	r3, [pc, #472]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	691b      	ldr	r3, [r3, #16]
 8001610:	061b      	lsls	r3, r3, #24
 8001612:	4973      	ldr	r1, [pc, #460]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 8001614:	4313      	orrs	r3, r2
 8001616:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001618:	e040      	b.n	800169c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	68db      	ldr	r3, [r3, #12]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d023      	beq.n	800166a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001622:	4b6f      	ldr	r3, [pc, #444]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a6e      	ldr	r2, [pc, #440]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 8001628:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800162c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800162e:	f7ff f8ff 	bl	8000830 <HAL_GetTick>
 8001632:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001634:	e008      	b.n	8001648 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001636:	f7ff f8fb 	bl	8000830 <HAL_GetTick>
 800163a:	4602      	mov	r2, r0
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	1ad3      	subs	r3, r2, r3
 8001640:	2b02      	cmp	r3, #2
 8001642:	d901      	bls.n	8001648 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001644:	2303      	movs	r3, #3
 8001646:	e21d      	b.n	8001a84 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001648:	4b65      	ldr	r3, [pc, #404]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001650:	2b00      	cmp	r3, #0
 8001652:	d0f0      	beq.n	8001636 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001654:	4b62      	ldr	r3, [pc, #392]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	691b      	ldr	r3, [r3, #16]
 8001660:	061b      	lsls	r3, r3, #24
 8001662:	495f      	ldr	r1, [pc, #380]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 8001664:	4313      	orrs	r3, r2
 8001666:	604b      	str	r3, [r1, #4]
 8001668:	e018      	b.n	800169c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800166a:	4b5d      	ldr	r3, [pc, #372]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a5c      	ldr	r2, [pc, #368]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 8001670:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001674:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001676:	f7ff f8db 	bl	8000830 <HAL_GetTick>
 800167a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800167c:	e008      	b.n	8001690 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800167e:	f7ff f8d7 	bl	8000830 <HAL_GetTick>
 8001682:	4602      	mov	r2, r0
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	1ad3      	subs	r3, r2, r3
 8001688:	2b02      	cmp	r3, #2
 800168a:	d901      	bls.n	8001690 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800168c:	2303      	movs	r3, #3
 800168e:	e1f9      	b.n	8001a84 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001690:	4b53      	ldr	r3, [pc, #332]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001698:	2b00      	cmp	r3, #0
 800169a:	d1f0      	bne.n	800167e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f003 0308 	and.w	r3, r3, #8
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d03c      	beq.n	8001722 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	695b      	ldr	r3, [r3, #20]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d01c      	beq.n	80016ea <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016b0:	4b4b      	ldr	r3, [pc, #300]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 80016b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016b6:	4a4a      	ldr	r2, [pc, #296]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 80016b8:	f043 0301 	orr.w	r3, r3, #1
 80016bc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016c0:	f7ff f8b6 	bl	8000830 <HAL_GetTick>
 80016c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016c6:	e008      	b.n	80016da <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016c8:	f7ff f8b2 	bl	8000830 <HAL_GetTick>
 80016cc:	4602      	mov	r2, r0
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	1ad3      	subs	r3, r2, r3
 80016d2:	2b02      	cmp	r3, #2
 80016d4:	d901      	bls.n	80016da <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80016d6:	2303      	movs	r3, #3
 80016d8:	e1d4      	b.n	8001a84 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016da:	4b41      	ldr	r3, [pc, #260]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 80016dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016e0:	f003 0302 	and.w	r3, r3, #2
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d0ef      	beq.n	80016c8 <HAL_RCC_OscConfig+0x3ec>
 80016e8:	e01b      	b.n	8001722 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016ea:	4b3d      	ldr	r3, [pc, #244]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 80016ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016f0:	4a3b      	ldr	r2, [pc, #236]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 80016f2:	f023 0301 	bic.w	r3, r3, #1
 80016f6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016fa:	f7ff f899 	bl	8000830 <HAL_GetTick>
 80016fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001700:	e008      	b.n	8001714 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001702:	f7ff f895 	bl	8000830 <HAL_GetTick>
 8001706:	4602      	mov	r2, r0
 8001708:	693b      	ldr	r3, [r7, #16]
 800170a:	1ad3      	subs	r3, r2, r3
 800170c:	2b02      	cmp	r3, #2
 800170e:	d901      	bls.n	8001714 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001710:	2303      	movs	r3, #3
 8001712:	e1b7      	b.n	8001a84 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001714:	4b32      	ldr	r3, [pc, #200]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 8001716:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800171a:	f003 0302 	and.w	r3, r3, #2
 800171e:	2b00      	cmp	r3, #0
 8001720:	d1ef      	bne.n	8001702 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f003 0304 	and.w	r3, r3, #4
 800172a:	2b00      	cmp	r3, #0
 800172c:	f000 80a6 	beq.w	800187c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001730:	2300      	movs	r3, #0
 8001732:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001734:	4b2a      	ldr	r3, [pc, #168]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 8001736:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001738:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800173c:	2b00      	cmp	r3, #0
 800173e:	d10d      	bne.n	800175c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001740:	4b27      	ldr	r3, [pc, #156]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 8001742:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001744:	4a26      	ldr	r2, [pc, #152]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 8001746:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800174a:	6593      	str	r3, [r2, #88]	; 0x58
 800174c:	4b24      	ldr	r3, [pc, #144]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 800174e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001750:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001754:	60bb      	str	r3, [r7, #8]
 8001756:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001758:	2301      	movs	r3, #1
 800175a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800175c:	4b21      	ldr	r3, [pc, #132]	; (80017e4 <HAL_RCC_OscConfig+0x508>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001764:	2b00      	cmp	r3, #0
 8001766:	d118      	bne.n	800179a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001768:	4b1e      	ldr	r3, [pc, #120]	; (80017e4 <HAL_RCC_OscConfig+0x508>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a1d      	ldr	r2, [pc, #116]	; (80017e4 <HAL_RCC_OscConfig+0x508>)
 800176e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001772:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001774:	f7ff f85c 	bl	8000830 <HAL_GetTick>
 8001778:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800177a:	e008      	b.n	800178e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800177c:	f7ff f858 	bl	8000830 <HAL_GetTick>
 8001780:	4602      	mov	r2, r0
 8001782:	693b      	ldr	r3, [r7, #16]
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	2b02      	cmp	r3, #2
 8001788:	d901      	bls.n	800178e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800178a:	2303      	movs	r3, #3
 800178c:	e17a      	b.n	8001a84 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800178e:	4b15      	ldr	r3, [pc, #84]	; (80017e4 <HAL_RCC_OscConfig+0x508>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001796:	2b00      	cmp	r3, #0
 8001798:	d0f0      	beq.n	800177c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	689b      	ldr	r3, [r3, #8]
 800179e:	2b01      	cmp	r3, #1
 80017a0:	d108      	bne.n	80017b4 <HAL_RCC_OscConfig+0x4d8>
 80017a2:	4b0f      	ldr	r3, [pc, #60]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 80017a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017a8:	4a0d      	ldr	r2, [pc, #52]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 80017aa:	f043 0301 	orr.w	r3, r3, #1
 80017ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80017b2:	e029      	b.n	8001808 <HAL_RCC_OscConfig+0x52c>
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	2b05      	cmp	r3, #5
 80017ba:	d115      	bne.n	80017e8 <HAL_RCC_OscConfig+0x50c>
 80017bc:	4b08      	ldr	r3, [pc, #32]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 80017be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017c2:	4a07      	ldr	r2, [pc, #28]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 80017c4:	f043 0304 	orr.w	r3, r3, #4
 80017c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80017cc:	4b04      	ldr	r3, [pc, #16]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 80017ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017d2:	4a03      	ldr	r2, [pc, #12]	; (80017e0 <HAL_RCC_OscConfig+0x504>)
 80017d4:	f043 0301 	orr.w	r3, r3, #1
 80017d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80017dc:	e014      	b.n	8001808 <HAL_RCC_OscConfig+0x52c>
 80017de:	bf00      	nop
 80017e0:	40021000 	.word	0x40021000
 80017e4:	40007000 	.word	0x40007000
 80017e8:	4b9c      	ldr	r3, [pc, #624]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 80017ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017ee:	4a9b      	ldr	r2, [pc, #620]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 80017f0:	f023 0301 	bic.w	r3, r3, #1
 80017f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80017f8:	4b98      	ldr	r3, [pc, #608]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 80017fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017fe:	4a97      	ldr	r2, [pc, #604]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 8001800:	f023 0304 	bic.w	r3, r3, #4
 8001804:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d016      	beq.n	800183e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001810:	f7ff f80e 	bl	8000830 <HAL_GetTick>
 8001814:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001816:	e00a      	b.n	800182e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001818:	f7ff f80a 	bl	8000830 <HAL_GetTick>
 800181c:	4602      	mov	r2, r0
 800181e:	693b      	ldr	r3, [r7, #16]
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	f241 3288 	movw	r2, #5000	; 0x1388
 8001826:	4293      	cmp	r3, r2
 8001828:	d901      	bls.n	800182e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800182a:	2303      	movs	r3, #3
 800182c:	e12a      	b.n	8001a84 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800182e:	4b8b      	ldr	r3, [pc, #556]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 8001830:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001834:	f003 0302 	and.w	r3, r3, #2
 8001838:	2b00      	cmp	r3, #0
 800183a:	d0ed      	beq.n	8001818 <HAL_RCC_OscConfig+0x53c>
 800183c:	e015      	b.n	800186a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800183e:	f7fe fff7 	bl	8000830 <HAL_GetTick>
 8001842:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001844:	e00a      	b.n	800185c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001846:	f7fe fff3 	bl	8000830 <HAL_GetTick>
 800184a:	4602      	mov	r2, r0
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	1ad3      	subs	r3, r2, r3
 8001850:	f241 3288 	movw	r2, #5000	; 0x1388
 8001854:	4293      	cmp	r3, r2
 8001856:	d901      	bls.n	800185c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001858:	2303      	movs	r3, #3
 800185a:	e113      	b.n	8001a84 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800185c:	4b7f      	ldr	r3, [pc, #508]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 800185e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001862:	f003 0302 	and.w	r3, r3, #2
 8001866:	2b00      	cmp	r3, #0
 8001868:	d1ed      	bne.n	8001846 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800186a:	7ffb      	ldrb	r3, [r7, #31]
 800186c:	2b01      	cmp	r3, #1
 800186e:	d105      	bne.n	800187c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001870:	4b7a      	ldr	r3, [pc, #488]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 8001872:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001874:	4a79      	ldr	r2, [pc, #484]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 8001876:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800187a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001880:	2b00      	cmp	r3, #0
 8001882:	f000 80fe 	beq.w	8001a82 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800188a:	2b02      	cmp	r3, #2
 800188c:	f040 80d0 	bne.w	8001a30 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001890:	4b72      	ldr	r3, [pc, #456]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 8001892:	68db      	ldr	r3, [r3, #12]
 8001894:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	f003 0203 	and.w	r2, r3, #3
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018a0:	429a      	cmp	r2, r3
 80018a2:	d130      	bne.n	8001906 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ae:	3b01      	subs	r3, #1
 80018b0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d127      	bne.n	8001906 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018c0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d11f      	bne.n	8001906 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018cc:	687a      	ldr	r2, [r7, #4]
 80018ce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80018d0:	2a07      	cmp	r2, #7
 80018d2:	bf14      	ite	ne
 80018d4:	2201      	movne	r2, #1
 80018d6:	2200      	moveq	r2, #0
 80018d8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80018da:	4293      	cmp	r3, r2
 80018dc:	d113      	bne.n	8001906 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018e8:	085b      	lsrs	r3, r3, #1
 80018ea:	3b01      	subs	r3, #1
 80018ec:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80018ee:	429a      	cmp	r2, r3
 80018f0:	d109      	bne.n	8001906 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018fc:	085b      	lsrs	r3, r3, #1
 80018fe:	3b01      	subs	r3, #1
 8001900:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001902:	429a      	cmp	r2, r3
 8001904:	d06e      	beq.n	80019e4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001906:	69bb      	ldr	r3, [r7, #24]
 8001908:	2b0c      	cmp	r3, #12
 800190a:	d069      	beq.n	80019e0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800190c:	4b53      	ldr	r3, [pc, #332]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001914:	2b00      	cmp	r3, #0
 8001916:	d105      	bne.n	8001924 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001918:	4b50      	ldr	r3, [pc, #320]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001924:	2301      	movs	r3, #1
 8001926:	e0ad      	b.n	8001a84 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001928:	4b4c      	ldr	r3, [pc, #304]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a4b      	ldr	r2, [pc, #300]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 800192e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001932:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001934:	f7fe ff7c 	bl	8000830 <HAL_GetTick>
 8001938:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800193a:	e008      	b.n	800194e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800193c:	f7fe ff78 	bl	8000830 <HAL_GetTick>
 8001940:	4602      	mov	r2, r0
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	1ad3      	subs	r3, r2, r3
 8001946:	2b02      	cmp	r3, #2
 8001948:	d901      	bls.n	800194e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800194a:	2303      	movs	r3, #3
 800194c:	e09a      	b.n	8001a84 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800194e:	4b43      	ldr	r3, [pc, #268]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001956:	2b00      	cmp	r3, #0
 8001958:	d1f0      	bne.n	800193c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800195a:	4b40      	ldr	r3, [pc, #256]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 800195c:	68da      	ldr	r2, [r3, #12]
 800195e:	4b40      	ldr	r3, [pc, #256]	; (8001a60 <HAL_RCC_OscConfig+0x784>)
 8001960:	4013      	ands	r3, r2
 8001962:	687a      	ldr	r2, [r7, #4]
 8001964:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001966:	687a      	ldr	r2, [r7, #4]
 8001968:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800196a:	3a01      	subs	r2, #1
 800196c:	0112      	lsls	r2, r2, #4
 800196e:	4311      	orrs	r1, r2
 8001970:	687a      	ldr	r2, [r7, #4]
 8001972:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001974:	0212      	lsls	r2, r2, #8
 8001976:	4311      	orrs	r1, r2
 8001978:	687a      	ldr	r2, [r7, #4]
 800197a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800197c:	0852      	lsrs	r2, r2, #1
 800197e:	3a01      	subs	r2, #1
 8001980:	0552      	lsls	r2, r2, #21
 8001982:	4311      	orrs	r1, r2
 8001984:	687a      	ldr	r2, [r7, #4]
 8001986:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001988:	0852      	lsrs	r2, r2, #1
 800198a:	3a01      	subs	r2, #1
 800198c:	0652      	lsls	r2, r2, #25
 800198e:	4311      	orrs	r1, r2
 8001990:	687a      	ldr	r2, [r7, #4]
 8001992:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001994:	0912      	lsrs	r2, r2, #4
 8001996:	0452      	lsls	r2, r2, #17
 8001998:	430a      	orrs	r2, r1
 800199a:	4930      	ldr	r1, [pc, #192]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 800199c:	4313      	orrs	r3, r2
 800199e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80019a0:	4b2e      	ldr	r3, [pc, #184]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a2d      	ldr	r2, [pc, #180]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 80019a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80019aa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80019ac:	4b2b      	ldr	r3, [pc, #172]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	4a2a      	ldr	r2, [pc, #168]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 80019b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80019b6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80019b8:	f7fe ff3a 	bl	8000830 <HAL_GetTick>
 80019bc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019be:	e008      	b.n	80019d2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019c0:	f7fe ff36 	bl	8000830 <HAL_GetTick>
 80019c4:	4602      	mov	r2, r0
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	2b02      	cmp	r3, #2
 80019cc:	d901      	bls.n	80019d2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80019ce:	2303      	movs	r3, #3
 80019d0:	e058      	b.n	8001a84 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019d2:	4b22      	ldr	r3, [pc, #136]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d0f0      	beq.n	80019c0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019de:	e050      	b.n	8001a82 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80019e0:	2301      	movs	r3, #1
 80019e2:	e04f      	b.n	8001a84 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019e4:	4b1d      	ldr	r3, [pc, #116]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d148      	bne.n	8001a82 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80019f0:	4b1a      	ldr	r3, [pc, #104]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a19      	ldr	r2, [pc, #100]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 80019f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80019fa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80019fc:	4b17      	ldr	r3, [pc, #92]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	4a16      	ldr	r2, [pc, #88]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 8001a02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a06:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001a08:	f7fe ff12 	bl	8000830 <HAL_GetTick>
 8001a0c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a0e:	e008      	b.n	8001a22 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a10:	f7fe ff0e 	bl	8000830 <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	2b02      	cmp	r3, #2
 8001a1c:	d901      	bls.n	8001a22 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e030      	b.n	8001a84 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a22:	4b0e      	ldr	r3, [pc, #56]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d0f0      	beq.n	8001a10 <HAL_RCC_OscConfig+0x734>
 8001a2e:	e028      	b.n	8001a82 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a30:	69bb      	ldr	r3, [r7, #24]
 8001a32:	2b0c      	cmp	r3, #12
 8001a34:	d023      	beq.n	8001a7e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a36:	4b09      	ldr	r3, [pc, #36]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a08      	ldr	r2, [pc, #32]	; (8001a5c <HAL_RCC_OscConfig+0x780>)
 8001a3c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001a40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a42:	f7fe fef5 	bl	8000830 <HAL_GetTick>
 8001a46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a48:	e00c      	b.n	8001a64 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a4a:	f7fe fef1 	bl	8000830 <HAL_GetTick>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	1ad3      	subs	r3, r2, r3
 8001a54:	2b02      	cmp	r3, #2
 8001a56:	d905      	bls.n	8001a64 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001a58:	2303      	movs	r3, #3
 8001a5a:	e013      	b.n	8001a84 <HAL_RCC_OscConfig+0x7a8>
 8001a5c:	40021000 	.word	0x40021000
 8001a60:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a64:	4b09      	ldr	r3, [pc, #36]	; (8001a8c <HAL_RCC_OscConfig+0x7b0>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d1ec      	bne.n	8001a4a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001a70:	4b06      	ldr	r3, [pc, #24]	; (8001a8c <HAL_RCC_OscConfig+0x7b0>)
 8001a72:	68da      	ldr	r2, [r3, #12]
 8001a74:	4905      	ldr	r1, [pc, #20]	; (8001a8c <HAL_RCC_OscConfig+0x7b0>)
 8001a76:	4b06      	ldr	r3, [pc, #24]	; (8001a90 <HAL_RCC_OscConfig+0x7b4>)
 8001a78:	4013      	ands	r3, r2
 8001a7a:	60cb      	str	r3, [r1, #12]
 8001a7c:	e001      	b.n	8001a82 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e000      	b.n	8001a84 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001a82:	2300      	movs	r3, #0
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3720      	adds	r7, #32
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	40021000 	.word	0x40021000
 8001a90:	feeefffc 	.word	0xfeeefffc

08001a94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d101      	bne.n	8001aa8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e0e7      	b.n	8001c78 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001aa8:	4b75      	ldr	r3, [pc, #468]	; (8001c80 <HAL_RCC_ClockConfig+0x1ec>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f003 0307 	and.w	r3, r3, #7
 8001ab0:	683a      	ldr	r2, [r7, #0]
 8001ab2:	429a      	cmp	r2, r3
 8001ab4:	d910      	bls.n	8001ad8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ab6:	4b72      	ldr	r3, [pc, #456]	; (8001c80 <HAL_RCC_ClockConfig+0x1ec>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f023 0207 	bic.w	r2, r3, #7
 8001abe:	4970      	ldr	r1, [pc, #448]	; (8001c80 <HAL_RCC_ClockConfig+0x1ec>)
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ac6:	4b6e      	ldr	r3, [pc, #440]	; (8001c80 <HAL_RCC_ClockConfig+0x1ec>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 0307 	and.w	r3, r3, #7
 8001ace:	683a      	ldr	r2, [r7, #0]
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	d001      	beq.n	8001ad8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	e0cf      	b.n	8001c78 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 0302 	and.w	r3, r3, #2
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d010      	beq.n	8001b06 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	689a      	ldr	r2, [r3, #8]
 8001ae8:	4b66      	ldr	r3, [pc, #408]	; (8001c84 <HAL_RCC_ClockConfig+0x1f0>)
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d908      	bls.n	8001b06 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001af4:	4b63      	ldr	r3, [pc, #396]	; (8001c84 <HAL_RCC_ClockConfig+0x1f0>)
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	4960      	ldr	r1, [pc, #384]	; (8001c84 <HAL_RCC_ClockConfig+0x1f0>)
 8001b02:	4313      	orrs	r3, r2
 8001b04:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f003 0301 	and.w	r3, r3, #1
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d04c      	beq.n	8001bac <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	2b03      	cmp	r3, #3
 8001b18:	d107      	bne.n	8001b2a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b1a:	4b5a      	ldr	r3, [pc, #360]	; (8001c84 <HAL_RCC_ClockConfig+0x1f0>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d121      	bne.n	8001b6a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
 8001b28:	e0a6      	b.n	8001c78 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	d107      	bne.n	8001b42 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b32:	4b54      	ldr	r3, [pc, #336]	; (8001c84 <HAL_RCC_ClockConfig+0x1f0>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d115      	bne.n	8001b6a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e09a      	b.n	8001c78 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d107      	bne.n	8001b5a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b4a:	4b4e      	ldr	r3, [pc, #312]	; (8001c84 <HAL_RCC_ClockConfig+0x1f0>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0302 	and.w	r3, r3, #2
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d109      	bne.n	8001b6a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e08e      	b.n	8001c78 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b5a:	4b4a      	ldr	r3, [pc, #296]	; (8001c84 <HAL_RCC_ClockConfig+0x1f0>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d101      	bne.n	8001b6a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e086      	b.n	8001c78 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001b6a:	4b46      	ldr	r3, [pc, #280]	; (8001c84 <HAL_RCC_ClockConfig+0x1f0>)
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	f023 0203 	bic.w	r2, r3, #3
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	4943      	ldr	r1, [pc, #268]	; (8001c84 <HAL_RCC_ClockConfig+0x1f0>)
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b7c:	f7fe fe58 	bl	8000830 <HAL_GetTick>
 8001b80:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b82:	e00a      	b.n	8001b9a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b84:	f7fe fe54 	bl	8000830 <HAL_GetTick>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	1ad3      	subs	r3, r2, r3
 8001b8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d901      	bls.n	8001b9a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001b96:	2303      	movs	r3, #3
 8001b98:	e06e      	b.n	8001c78 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b9a:	4b3a      	ldr	r3, [pc, #232]	; (8001c84 <HAL_RCC_ClockConfig+0x1f0>)
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	f003 020c 	and.w	r2, r3, #12
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d1eb      	bne.n	8001b84 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f003 0302 	and.w	r3, r3, #2
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d010      	beq.n	8001bda <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	689a      	ldr	r2, [r3, #8]
 8001bbc:	4b31      	ldr	r3, [pc, #196]	; (8001c84 <HAL_RCC_ClockConfig+0x1f0>)
 8001bbe:	689b      	ldr	r3, [r3, #8]
 8001bc0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d208      	bcs.n	8001bda <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bc8:	4b2e      	ldr	r3, [pc, #184]	; (8001c84 <HAL_RCC_ClockConfig+0x1f0>)
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	492b      	ldr	r1, [pc, #172]	; (8001c84 <HAL_RCC_ClockConfig+0x1f0>)
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bda:	4b29      	ldr	r3, [pc, #164]	; (8001c80 <HAL_RCC_ClockConfig+0x1ec>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f003 0307 	and.w	r3, r3, #7
 8001be2:	683a      	ldr	r2, [r7, #0]
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d210      	bcs.n	8001c0a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001be8:	4b25      	ldr	r3, [pc, #148]	; (8001c80 <HAL_RCC_ClockConfig+0x1ec>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f023 0207 	bic.w	r2, r3, #7
 8001bf0:	4923      	ldr	r1, [pc, #140]	; (8001c80 <HAL_RCC_ClockConfig+0x1ec>)
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bf8:	4b21      	ldr	r3, [pc, #132]	; (8001c80 <HAL_RCC_ClockConfig+0x1ec>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 0307 	and.w	r3, r3, #7
 8001c00:	683a      	ldr	r2, [r7, #0]
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d001      	beq.n	8001c0a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
 8001c08:	e036      	b.n	8001c78 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 0304 	and.w	r3, r3, #4
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d008      	beq.n	8001c28 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c16:	4b1b      	ldr	r3, [pc, #108]	; (8001c84 <HAL_RCC_ClockConfig+0x1f0>)
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	68db      	ldr	r3, [r3, #12]
 8001c22:	4918      	ldr	r1, [pc, #96]	; (8001c84 <HAL_RCC_ClockConfig+0x1f0>)
 8001c24:	4313      	orrs	r3, r2
 8001c26:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f003 0308 	and.w	r3, r3, #8
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d009      	beq.n	8001c48 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c34:	4b13      	ldr	r3, [pc, #76]	; (8001c84 <HAL_RCC_ClockConfig+0x1f0>)
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	691b      	ldr	r3, [r3, #16]
 8001c40:	00db      	lsls	r3, r3, #3
 8001c42:	4910      	ldr	r1, [pc, #64]	; (8001c84 <HAL_RCC_ClockConfig+0x1f0>)
 8001c44:	4313      	orrs	r3, r2
 8001c46:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001c48:	f000 f824 	bl	8001c94 <HAL_RCC_GetSysClockFreq>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	4b0d      	ldr	r3, [pc, #52]	; (8001c84 <HAL_RCC_ClockConfig+0x1f0>)
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	091b      	lsrs	r3, r3, #4
 8001c54:	f003 030f 	and.w	r3, r3, #15
 8001c58:	490b      	ldr	r1, [pc, #44]	; (8001c88 <HAL_RCC_ClockConfig+0x1f4>)
 8001c5a:	5ccb      	ldrb	r3, [r1, r3]
 8001c5c:	f003 031f 	and.w	r3, r3, #31
 8001c60:	fa22 f303 	lsr.w	r3, r2, r3
 8001c64:	4a09      	ldr	r2, [pc, #36]	; (8001c8c <HAL_RCC_ClockConfig+0x1f8>)
 8001c66:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001c68:	4b09      	ldr	r3, [pc, #36]	; (8001c90 <HAL_RCC_ClockConfig+0x1fc>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7fe fd8f 	bl	8000790 <HAL_InitTick>
 8001c72:	4603      	mov	r3, r0
 8001c74:	72fb      	strb	r3, [r7, #11]

  return status;
 8001c76:	7afb      	ldrb	r3, [r7, #11]
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3710      	adds	r7, #16
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	40022000 	.word	0x40022000
 8001c84:	40021000 	.word	0x40021000
 8001c88:	08003e10 	.word	0x08003e10
 8001c8c:	20000004 	.word	0x20000004
 8001c90:	20000008 	.word	0x20000008

08001c94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b089      	sub	sp, #36	; 0x24
 8001c98:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	61fb      	str	r3, [r7, #28]
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ca2:	4b3e      	ldr	r3, [pc, #248]	; (8001d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	f003 030c 	and.w	r3, r3, #12
 8001caa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001cac:	4b3b      	ldr	r3, [pc, #236]	; (8001d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	f003 0303 	and.w	r3, r3, #3
 8001cb4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001cb6:	693b      	ldr	r3, [r7, #16]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d005      	beq.n	8001cc8 <HAL_RCC_GetSysClockFreq+0x34>
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	2b0c      	cmp	r3, #12
 8001cc0:	d121      	bne.n	8001d06 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	2b01      	cmp	r3, #1
 8001cc6:	d11e      	bne.n	8001d06 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001cc8:	4b34      	ldr	r3, [pc, #208]	; (8001d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 0308 	and.w	r3, r3, #8
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d107      	bne.n	8001ce4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001cd4:	4b31      	ldr	r3, [pc, #196]	; (8001d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8001cd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001cda:	0a1b      	lsrs	r3, r3, #8
 8001cdc:	f003 030f 	and.w	r3, r3, #15
 8001ce0:	61fb      	str	r3, [r7, #28]
 8001ce2:	e005      	b.n	8001cf0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001ce4:	4b2d      	ldr	r3, [pc, #180]	; (8001d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	091b      	lsrs	r3, r3, #4
 8001cea:	f003 030f 	and.w	r3, r3, #15
 8001cee:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001cf0:	4a2b      	ldr	r2, [pc, #172]	; (8001da0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001cf2:	69fb      	ldr	r3, [r7, #28]
 8001cf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cf8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d10d      	bne.n	8001d1c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001d00:	69fb      	ldr	r3, [r7, #28]
 8001d02:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d04:	e00a      	b.n	8001d1c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	2b04      	cmp	r3, #4
 8001d0a:	d102      	bne.n	8001d12 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001d0c:	4b25      	ldr	r3, [pc, #148]	; (8001da4 <HAL_RCC_GetSysClockFreq+0x110>)
 8001d0e:	61bb      	str	r3, [r7, #24]
 8001d10:	e004      	b.n	8001d1c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	2b08      	cmp	r3, #8
 8001d16:	d101      	bne.n	8001d1c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001d18:	4b23      	ldr	r3, [pc, #140]	; (8001da8 <HAL_RCC_GetSysClockFreq+0x114>)
 8001d1a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	2b0c      	cmp	r3, #12
 8001d20:	d134      	bne.n	8001d8c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001d22:	4b1e      	ldr	r3, [pc, #120]	; (8001d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8001d24:	68db      	ldr	r3, [r3, #12]
 8001d26:	f003 0303 	and.w	r3, r3, #3
 8001d2a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d003      	beq.n	8001d3a <HAL_RCC_GetSysClockFreq+0xa6>
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	2b03      	cmp	r3, #3
 8001d36:	d003      	beq.n	8001d40 <HAL_RCC_GetSysClockFreq+0xac>
 8001d38:	e005      	b.n	8001d46 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001d3a:	4b1a      	ldr	r3, [pc, #104]	; (8001da4 <HAL_RCC_GetSysClockFreq+0x110>)
 8001d3c:	617b      	str	r3, [r7, #20]
      break;
 8001d3e:	e005      	b.n	8001d4c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001d40:	4b19      	ldr	r3, [pc, #100]	; (8001da8 <HAL_RCC_GetSysClockFreq+0x114>)
 8001d42:	617b      	str	r3, [r7, #20]
      break;
 8001d44:	e002      	b.n	8001d4c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001d46:	69fb      	ldr	r3, [r7, #28]
 8001d48:	617b      	str	r3, [r7, #20]
      break;
 8001d4a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d4c:	4b13      	ldr	r3, [pc, #76]	; (8001d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	091b      	lsrs	r3, r3, #4
 8001d52:	f003 0307 	and.w	r3, r3, #7
 8001d56:	3301      	adds	r3, #1
 8001d58:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001d5a:	4b10      	ldr	r3, [pc, #64]	; (8001d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8001d5c:	68db      	ldr	r3, [r3, #12]
 8001d5e:	0a1b      	lsrs	r3, r3, #8
 8001d60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001d64:	697a      	ldr	r2, [r7, #20]
 8001d66:	fb03 f202 	mul.w	r2, r3, r2
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d70:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d72:	4b0a      	ldr	r3, [pc, #40]	; (8001d9c <HAL_RCC_GetSysClockFreq+0x108>)
 8001d74:	68db      	ldr	r3, [r3, #12]
 8001d76:	0e5b      	lsrs	r3, r3, #25
 8001d78:	f003 0303 	and.w	r3, r3, #3
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	005b      	lsls	r3, r3, #1
 8001d80:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001d82:	697a      	ldr	r2, [r7, #20]
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d8a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001d8c:	69bb      	ldr	r3, [r7, #24]
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3724      	adds	r7, #36	; 0x24
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	40021000 	.word	0x40021000
 8001da0:	08003e28 	.word	0x08003e28
 8001da4:	00f42400 	.word	0x00f42400
 8001da8:	007a1200 	.word	0x007a1200

08001dac <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001db0:	4b03      	ldr	r3, [pc, #12]	; (8001dc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001db2:	681b      	ldr	r3, [r3, #0]
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	20000004 	.word	0x20000004

08001dc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001dc8:	f7ff fff0 	bl	8001dac <HAL_RCC_GetHCLKFreq>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	4b06      	ldr	r3, [pc, #24]	; (8001de8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	0a1b      	lsrs	r3, r3, #8
 8001dd4:	f003 0307 	and.w	r3, r3, #7
 8001dd8:	4904      	ldr	r1, [pc, #16]	; (8001dec <HAL_RCC_GetPCLK1Freq+0x28>)
 8001dda:	5ccb      	ldrb	r3, [r1, r3]
 8001ddc:	f003 031f 	and.w	r3, r3, #31
 8001de0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	40021000 	.word	0x40021000
 8001dec:	08003e20 	.word	0x08003e20

08001df0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001df4:	f7ff ffda 	bl	8001dac <HAL_RCC_GetHCLKFreq>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	4b06      	ldr	r3, [pc, #24]	; (8001e14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	0adb      	lsrs	r3, r3, #11
 8001e00:	f003 0307 	and.w	r3, r3, #7
 8001e04:	4904      	ldr	r1, [pc, #16]	; (8001e18 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001e06:	5ccb      	ldrb	r3, [r1, r3]
 8001e08:	f003 031f 	and.w	r3, r3, #31
 8001e0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	40021000 	.word	0x40021000
 8001e18:	08003e20 	.word	0x08003e20

08001e1c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b086      	sub	sp, #24
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001e24:	2300      	movs	r3, #0
 8001e26:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001e28:	4b2a      	ldr	r3, [pc, #168]	; (8001ed4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d003      	beq.n	8001e3c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001e34:	f7ff f9ee 	bl	8001214 <HAL_PWREx_GetVoltageRange>
 8001e38:	6178      	str	r0, [r7, #20]
 8001e3a:	e014      	b.n	8001e66 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e3c:	4b25      	ldr	r3, [pc, #148]	; (8001ed4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e40:	4a24      	ldr	r2, [pc, #144]	; (8001ed4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e46:	6593      	str	r3, [r2, #88]	; 0x58
 8001e48:	4b22      	ldr	r3, [pc, #136]	; (8001ed4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e50:	60fb      	str	r3, [r7, #12]
 8001e52:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001e54:	f7ff f9de 	bl	8001214 <HAL_PWREx_GetVoltageRange>
 8001e58:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001e5a:	4b1e      	ldr	r3, [pc, #120]	; (8001ed4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e5e:	4a1d      	ldr	r2, [pc, #116]	; (8001ed4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e64:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e6c:	d10b      	bne.n	8001e86 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2b80      	cmp	r3, #128	; 0x80
 8001e72:	d919      	bls.n	8001ea8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2ba0      	cmp	r3, #160	; 0xa0
 8001e78:	d902      	bls.n	8001e80 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	613b      	str	r3, [r7, #16]
 8001e7e:	e013      	b.n	8001ea8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001e80:	2301      	movs	r3, #1
 8001e82:	613b      	str	r3, [r7, #16]
 8001e84:	e010      	b.n	8001ea8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2b80      	cmp	r3, #128	; 0x80
 8001e8a:	d902      	bls.n	8001e92 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	613b      	str	r3, [r7, #16]
 8001e90:	e00a      	b.n	8001ea8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2b80      	cmp	r3, #128	; 0x80
 8001e96:	d102      	bne.n	8001e9e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001e98:	2302      	movs	r3, #2
 8001e9a:	613b      	str	r3, [r7, #16]
 8001e9c:	e004      	b.n	8001ea8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2b70      	cmp	r3, #112	; 0x70
 8001ea2:	d101      	bne.n	8001ea8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001ea8:	4b0b      	ldr	r3, [pc, #44]	; (8001ed8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f023 0207 	bic.w	r2, r3, #7
 8001eb0:	4909      	ldr	r1, [pc, #36]	; (8001ed8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001eb8:	4b07      	ldr	r3, [pc, #28]	; (8001ed8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f003 0307 	and.w	r3, r3, #7
 8001ec0:	693a      	ldr	r2, [r7, #16]
 8001ec2:	429a      	cmp	r2, r3
 8001ec4:	d001      	beq.n	8001eca <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e000      	b.n	8001ecc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001eca:	2300      	movs	r3, #0
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3718      	adds	r7, #24
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	40021000 	.word	0x40021000
 8001ed8:	40022000 	.word	0x40022000

08001edc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b086      	sub	sp, #24
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001ee8:	2300      	movs	r3, #0
 8001eea:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d041      	beq.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001efc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001f00:	d02a      	beq.n	8001f58 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001f02:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001f06:	d824      	bhi.n	8001f52 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001f08:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001f0c:	d008      	beq.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001f0e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001f12:	d81e      	bhi.n	8001f52 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d00a      	beq.n	8001f2e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001f18:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001f1c:	d010      	beq.n	8001f40 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001f1e:	e018      	b.n	8001f52 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001f20:	4b86      	ldr	r3, [pc, #536]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	4a85      	ldr	r2, [pc, #532]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f2a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f2c:	e015      	b.n	8001f5a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	3304      	adds	r3, #4
 8001f32:	2100      	movs	r1, #0
 8001f34:	4618      	mov	r0, r3
 8001f36:	f001 f829 	bl	8002f8c <RCCEx_PLLSAI1_Config>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f3e:	e00c      	b.n	8001f5a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	3320      	adds	r3, #32
 8001f44:	2100      	movs	r1, #0
 8001f46:	4618      	mov	r0, r3
 8001f48:	f001 f914 	bl	8003174 <RCCEx_PLLSAI2_Config>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f50:	e003      	b.n	8001f5a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	74fb      	strb	r3, [r7, #19]
      break;
 8001f56:	e000      	b.n	8001f5a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8001f58:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001f5a:	7cfb      	ldrb	r3, [r7, #19]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d10b      	bne.n	8001f78 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001f60:	4b76      	ldr	r3, [pc, #472]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f66:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001f6e:	4973      	ldr	r1, [pc, #460]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f70:	4313      	orrs	r3, r2
 8001f72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001f76:	e001      	b.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f78:	7cfb      	ldrb	r3, [r7, #19]
 8001f7a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d041      	beq.n	800200c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001f8c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001f90:	d02a      	beq.n	8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8001f92:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001f96:	d824      	bhi.n	8001fe2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001f98:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001f9c:	d008      	beq.n	8001fb0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001f9e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001fa2:	d81e      	bhi.n	8001fe2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d00a      	beq.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8001fa8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fac:	d010      	beq.n	8001fd0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001fae:	e018      	b.n	8001fe2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001fb0:	4b62      	ldr	r3, [pc, #392]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	4a61      	ldr	r2, [pc, #388]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fb6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fba:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001fbc:	e015      	b.n	8001fea <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	3304      	adds	r3, #4
 8001fc2:	2100      	movs	r1, #0
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f000 ffe1 	bl	8002f8c <RCCEx_PLLSAI1_Config>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001fce:	e00c      	b.n	8001fea <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	3320      	adds	r3, #32
 8001fd4:	2100      	movs	r1, #0
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f001 f8cc 	bl	8003174 <RCCEx_PLLSAI2_Config>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001fe0:	e003      	b.n	8001fea <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	74fb      	strb	r3, [r7, #19]
      break;
 8001fe6:	e000      	b.n	8001fea <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8001fe8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001fea:	7cfb      	ldrb	r3, [r7, #19]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d10b      	bne.n	8002008 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001ff0:	4b52      	ldr	r3, [pc, #328]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ff6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001ffe:	494f      	ldr	r1, [pc, #316]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002000:	4313      	orrs	r3, r2
 8002002:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002006:	e001      	b.n	800200c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002008:	7cfb      	ldrb	r3, [r7, #19]
 800200a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002014:	2b00      	cmp	r3, #0
 8002016:	f000 80a0 	beq.w	800215a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800201a:	2300      	movs	r3, #0
 800201c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800201e:	4b47      	ldr	r3, [pc, #284]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002020:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002022:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002026:	2b00      	cmp	r3, #0
 8002028:	d101      	bne.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800202a:	2301      	movs	r3, #1
 800202c:	e000      	b.n	8002030 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800202e:	2300      	movs	r3, #0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d00d      	beq.n	8002050 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002034:	4b41      	ldr	r3, [pc, #260]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002036:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002038:	4a40      	ldr	r2, [pc, #256]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800203a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800203e:	6593      	str	r3, [r2, #88]	; 0x58
 8002040:	4b3e      	ldr	r3, [pc, #248]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002042:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002044:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002048:	60bb      	str	r3, [r7, #8]
 800204a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800204c:	2301      	movs	r3, #1
 800204e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002050:	4b3b      	ldr	r3, [pc, #236]	; (8002140 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a3a      	ldr	r2, [pc, #232]	; (8002140 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002056:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800205a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800205c:	f7fe fbe8 	bl	8000830 <HAL_GetTick>
 8002060:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002062:	e009      	b.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002064:	f7fe fbe4 	bl	8000830 <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	2b02      	cmp	r3, #2
 8002070:	d902      	bls.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002072:	2303      	movs	r3, #3
 8002074:	74fb      	strb	r3, [r7, #19]
        break;
 8002076:	e005      	b.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002078:	4b31      	ldr	r3, [pc, #196]	; (8002140 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002080:	2b00      	cmp	r3, #0
 8002082:	d0ef      	beq.n	8002064 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002084:	7cfb      	ldrb	r3, [r7, #19]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d15c      	bne.n	8002144 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800208a:	4b2c      	ldr	r3, [pc, #176]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800208c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002090:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002094:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d01f      	beq.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x200>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80020a2:	697a      	ldr	r2, [r7, #20]
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d019      	beq.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80020a8:	4b24      	ldr	r3, [pc, #144]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020b2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80020b4:	4b21      	ldr	r3, [pc, #132]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020ba:	4a20      	ldr	r2, [pc, #128]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80020c4:	4b1d      	ldr	r3, [pc, #116]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020ca:	4a1c      	ldr	r2, [pc, #112]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80020d4:	4a19      	ldr	r2, [pc, #100]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	f003 0301 	and.w	r3, r3, #1
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d016      	beq.n	8002114 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020e6:	f7fe fba3 	bl	8000830 <HAL_GetTick>
 80020ea:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020ec:	e00b      	b.n	8002106 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020ee:	f7fe fb9f 	bl	8000830 <HAL_GetTick>
 80020f2:	4602      	mov	r2, r0
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	1ad3      	subs	r3, r2, r3
 80020f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d902      	bls.n	8002106 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002100:	2303      	movs	r3, #3
 8002102:	74fb      	strb	r3, [r7, #19]
            break;
 8002104:	e006      	b.n	8002114 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002106:	4b0d      	ldr	r3, [pc, #52]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002108:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800210c:	f003 0302 	and.w	r3, r3, #2
 8002110:	2b00      	cmp	r3, #0
 8002112:	d0ec      	beq.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002114:	7cfb      	ldrb	r3, [r7, #19]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d10c      	bne.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800211a:	4b08      	ldr	r3, [pc, #32]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800211c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002120:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800212a:	4904      	ldr	r1, [pc, #16]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800212c:	4313      	orrs	r3, r2
 800212e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002132:	e009      	b.n	8002148 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002134:	7cfb      	ldrb	r3, [r7, #19]
 8002136:	74bb      	strb	r3, [r7, #18]
 8002138:	e006      	b.n	8002148 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800213a:	bf00      	nop
 800213c:	40021000 	.word	0x40021000
 8002140:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002144:	7cfb      	ldrb	r3, [r7, #19]
 8002146:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002148:	7c7b      	ldrb	r3, [r7, #17]
 800214a:	2b01      	cmp	r3, #1
 800214c:	d105      	bne.n	800215a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800214e:	4b9e      	ldr	r3, [pc, #632]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002150:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002152:	4a9d      	ldr	r2, [pc, #628]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002154:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002158:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 0301 	and.w	r3, r3, #1
 8002162:	2b00      	cmp	r3, #0
 8002164:	d00a      	beq.n	800217c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002166:	4b98      	ldr	r3, [pc, #608]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002168:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800216c:	f023 0203 	bic.w	r2, r3, #3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002174:	4994      	ldr	r1, [pc, #592]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002176:	4313      	orrs	r3, r2
 8002178:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0302 	and.w	r3, r3, #2
 8002184:	2b00      	cmp	r3, #0
 8002186:	d00a      	beq.n	800219e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002188:	4b8f      	ldr	r3, [pc, #572]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800218a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800218e:	f023 020c 	bic.w	r2, r3, #12
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002196:	498c      	ldr	r1, [pc, #560]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002198:	4313      	orrs	r3, r2
 800219a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 0304 	and.w	r3, r3, #4
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d00a      	beq.n	80021c0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80021aa:	4b87      	ldr	r3, [pc, #540]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021b0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b8:	4983      	ldr	r1, [pc, #524]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021ba:	4313      	orrs	r3, r2
 80021bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f003 0308 	and.w	r3, r3, #8
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d00a      	beq.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80021cc:	4b7e      	ldr	r3, [pc, #504]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021d2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021da:	497b      	ldr	r1, [pc, #492]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021dc:	4313      	orrs	r3, r2
 80021de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 0310 	and.w	r3, r3, #16
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d00a      	beq.n	8002204 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80021ee:	4b76      	ldr	r3, [pc, #472]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021f4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021fc:	4972      	ldr	r1, [pc, #456]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021fe:	4313      	orrs	r3, r2
 8002200:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f003 0320 	and.w	r3, r3, #32
 800220c:	2b00      	cmp	r3, #0
 800220e:	d00a      	beq.n	8002226 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002210:	4b6d      	ldr	r3, [pc, #436]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002212:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002216:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800221e:	496a      	ldr	r1, [pc, #424]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002220:	4313      	orrs	r3, r2
 8002222:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800222e:	2b00      	cmp	r3, #0
 8002230:	d00a      	beq.n	8002248 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002232:	4b65      	ldr	r3, [pc, #404]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002234:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002238:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002240:	4961      	ldr	r1, [pc, #388]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002242:	4313      	orrs	r3, r2
 8002244:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002250:	2b00      	cmp	r3, #0
 8002252:	d00a      	beq.n	800226a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002254:	4b5c      	ldr	r3, [pc, #368]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002256:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800225a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002262:	4959      	ldr	r1, [pc, #356]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002264:	4313      	orrs	r3, r2
 8002266:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002272:	2b00      	cmp	r3, #0
 8002274:	d00a      	beq.n	800228c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002276:	4b54      	ldr	r3, [pc, #336]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002278:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800227c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002284:	4950      	ldr	r1, [pc, #320]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002286:	4313      	orrs	r3, r2
 8002288:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002294:	2b00      	cmp	r3, #0
 8002296:	d00a      	beq.n	80022ae <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002298:	4b4b      	ldr	r3, [pc, #300]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800229a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800229e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022a6:	4948      	ldr	r1, [pc, #288]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022a8:	4313      	orrs	r3, r2
 80022aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d00a      	beq.n	80022d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80022ba:	4b43      	ldr	r3, [pc, #268]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022c0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022c8:	493f      	ldr	r1, [pc, #252]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022ca:	4313      	orrs	r3, r2
 80022cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d028      	beq.n	800232e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80022dc:	4b3a      	ldr	r3, [pc, #232]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022e2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80022ea:	4937      	ldr	r1, [pc, #220]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022ec:	4313      	orrs	r3, r2
 80022ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80022f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80022fa:	d106      	bne.n	800230a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022fc:	4b32      	ldr	r3, [pc, #200]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	4a31      	ldr	r2, [pc, #196]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002302:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002306:	60d3      	str	r3, [r2, #12]
 8002308:	e011      	b.n	800232e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800230e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002312:	d10c      	bne.n	800232e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	3304      	adds	r3, #4
 8002318:	2101      	movs	r1, #1
 800231a:	4618      	mov	r0, r3
 800231c:	f000 fe36 	bl	8002f8c <RCCEx_PLLSAI1_Config>
 8002320:	4603      	mov	r3, r0
 8002322:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002324:	7cfb      	ldrb	r3, [r7, #19]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d001      	beq.n	800232e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800232a:	7cfb      	ldrb	r3, [r7, #19]
 800232c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002336:	2b00      	cmp	r3, #0
 8002338:	d028      	beq.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800233a:	4b23      	ldr	r3, [pc, #140]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800233c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002340:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002348:	491f      	ldr	r1, [pc, #124]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800234a:	4313      	orrs	r3, r2
 800234c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002354:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002358:	d106      	bne.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800235a:	4b1b      	ldr	r3, [pc, #108]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800235c:	68db      	ldr	r3, [r3, #12]
 800235e:	4a1a      	ldr	r2, [pc, #104]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002360:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002364:	60d3      	str	r3, [r2, #12]
 8002366:	e011      	b.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800236c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002370:	d10c      	bne.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	3304      	adds	r3, #4
 8002376:	2101      	movs	r1, #1
 8002378:	4618      	mov	r0, r3
 800237a:	f000 fe07 	bl	8002f8c <RCCEx_PLLSAI1_Config>
 800237e:	4603      	mov	r3, r0
 8002380:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002382:	7cfb      	ldrb	r3, [r7, #19]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d001      	beq.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002388:	7cfb      	ldrb	r3, [r7, #19]
 800238a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002394:	2b00      	cmp	r3, #0
 8002396:	d02b      	beq.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002398:	4b0b      	ldr	r3, [pc, #44]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800239a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800239e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023a6:	4908      	ldr	r1, [pc, #32]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023a8:	4313      	orrs	r3, r2
 80023aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023b2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80023b6:	d109      	bne.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023b8:	4b03      	ldr	r3, [pc, #12]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	4a02      	ldr	r2, [pc, #8]	; (80023c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80023c2:	60d3      	str	r3, [r2, #12]
 80023c4:	e014      	b.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80023c6:	bf00      	nop
 80023c8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023d0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80023d4:	d10c      	bne.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	3304      	adds	r3, #4
 80023da:	2101      	movs	r1, #1
 80023dc:	4618      	mov	r0, r3
 80023de:	f000 fdd5 	bl	8002f8c <RCCEx_PLLSAI1_Config>
 80023e2:	4603      	mov	r3, r0
 80023e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80023e6:	7cfb      	ldrb	r3, [r7, #19]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d001      	beq.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80023ec:	7cfb      	ldrb	r3, [r7, #19]
 80023ee:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d02f      	beq.n	800245c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80023fc:	4b2b      	ldr	r3, [pc, #172]	; (80024ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80023fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002402:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800240a:	4928      	ldr	r1, [pc, #160]	; (80024ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800240c:	4313      	orrs	r3, r2
 800240e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002416:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800241a:	d10d      	bne.n	8002438 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	3304      	adds	r3, #4
 8002420:	2102      	movs	r1, #2
 8002422:	4618      	mov	r0, r3
 8002424:	f000 fdb2 	bl	8002f8c <RCCEx_PLLSAI1_Config>
 8002428:	4603      	mov	r3, r0
 800242a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800242c:	7cfb      	ldrb	r3, [r7, #19]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d014      	beq.n	800245c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002432:	7cfb      	ldrb	r3, [r7, #19]
 8002434:	74bb      	strb	r3, [r7, #18]
 8002436:	e011      	b.n	800245c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800243c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002440:	d10c      	bne.n	800245c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	3320      	adds	r3, #32
 8002446:	2102      	movs	r1, #2
 8002448:	4618      	mov	r0, r3
 800244a:	f000 fe93 	bl	8003174 <RCCEx_PLLSAI2_Config>
 800244e:	4603      	mov	r3, r0
 8002450:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002452:	7cfb      	ldrb	r3, [r7, #19]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d001      	beq.n	800245c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002458:	7cfb      	ldrb	r3, [r7, #19]
 800245a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002464:	2b00      	cmp	r3, #0
 8002466:	d00a      	beq.n	800247e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002468:	4b10      	ldr	r3, [pc, #64]	; (80024ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800246a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800246e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002476:	490d      	ldr	r1, [pc, #52]	; (80024ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002478:	4313      	orrs	r3, r2
 800247a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d00b      	beq.n	80024a2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800248a:	4b08      	ldr	r3, [pc, #32]	; (80024ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800248c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002490:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800249a:	4904      	ldr	r1, [pc, #16]	; (80024ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800249c:	4313      	orrs	r3, r2
 800249e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80024a2:	7cbb      	ldrb	r3, [r7, #18]
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	3718      	adds	r7, #24
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	40021000 	.word	0x40021000

080024b0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b088      	sub	sp, #32
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80024b8:	2300      	movs	r3, #0
 80024ba:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80024c2:	d13e      	bne.n	8002542 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80024c4:	4bb2      	ldr	r3, [pc, #712]	; (8002790 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80024c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024ce:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80024d6:	d028      	beq.n	800252a <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80024de:	f200 8542 	bhi.w	8002f66 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024e8:	d005      	beq.n	80024f6 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80024f0:	d00e      	beq.n	8002510 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80024f2:	f000 bd38 	b.w	8002f66 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80024f6:	4ba6      	ldr	r3, [pc, #664]	; (8002790 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80024f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024fc:	f003 0302 	and.w	r3, r3, #2
 8002500:	2b02      	cmp	r3, #2
 8002502:	f040 8532 	bne.w	8002f6a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 8002506:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800250a:	61fb      	str	r3, [r7, #28]
      break;
 800250c:	f000 bd2d 	b.w	8002f6a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8002510:	4b9f      	ldr	r3, [pc, #636]	; (8002790 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002512:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002516:	f003 0302 	and.w	r3, r3, #2
 800251a:	2b02      	cmp	r3, #2
 800251c:	f040 8527 	bne.w	8002f6e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 8002520:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8002524:	61fb      	str	r3, [r7, #28]
      break;
 8002526:	f000 bd22 	b.w	8002f6e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800252a:	4b99      	ldr	r3, [pc, #612]	; (8002790 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002532:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002536:	f040 851c 	bne.w	8002f72 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 800253a:	4b96      	ldr	r3, [pc, #600]	; (8002794 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 800253c:	61fb      	str	r3, [r7, #28]
      break;
 800253e:	f000 bd18 	b.w	8002f72 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002542:	4b93      	ldr	r3, [pc, #588]	; (8002790 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002544:	68db      	ldr	r3, [r3, #12]
 8002546:	f003 0303 	and.w	r3, r3, #3
 800254a:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	2b03      	cmp	r3, #3
 8002550:	d036      	beq.n	80025c0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	2b03      	cmp	r3, #3
 8002556:	d840      	bhi.n	80025da <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	2b01      	cmp	r3, #1
 800255c:	d003      	beq.n	8002566 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	2b02      	cmp	r3, #2
 8002562:	d020      	beq.n	80025a6 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8002564:	e039      	b.n	80025da <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002566:	4b8a      	ldr	r3, [pc, #552]	; (8002790 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 0302 	and.w	r3, r3, #2
 800256e:	2b02      	cmp	r3, #2
 8002570:	d116      	bne.n	80025a0 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002572:	4b87      	ldr	r3, [pc, #540]	; (8002790 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 0308 	and.w	r3, r3, #8
 800257a:	2b00      	cmp	r3, #0
 800257c:	d005      	beq.n	800258a <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800257e:	4b84      	ldr	r3, [pc, #528]	; (8002790 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	091b      	lsrs	r3, r3, #4
 8002584:	f003 030f 	and.w	r3, r3, #15
 8002588:	e005      	b.n	8002596 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800258a:	4b81      	ldr	r3, [pc, #516]	; (8002790 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800258c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002590:	0a1b      	lsrs	r3, r3, #8
 8002592:	f003 030f 	and.w	r3, r3, #15
 8002596:	4a80      	ldr	r2, [pc, #512]	; (8002798 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8002598:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800259c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800259e:	e01f      	b.n	80025e0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80025a0:	2300      	movs	r3, #0
 80025a2:	61bb      	str	r3, [r7, #24]
      break;
 80025a4:	e01c      	b.n	80025e0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80025a6:	4b7a      	ldr	r3, [pc, #488]	; (8002790 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025b2:	d102      	bne.n	80025ba <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80025b4:	4b79      	ldr	r3, [pc, #484]	; (800279c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80025b6:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80025b8:	e012      	b.n	80025e0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80025ba:	2300      	movs	r3, #0
 80025bc:	61bb      	str	r3, [r7, #24]
      break;
 80025be:	e00f      	b.n	80025e0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80025c0:	4b73      	ldr	r3, [pc, #460]	; (8002790 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025c8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80025cc:	d102      	bne.n	80025d4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 80025ce:	4b74      	ldr	r3, [pc, #464]	; (80027a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80025d0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80025d2:	e005      	b.n	80025e0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80025d4:	2300      	movs	r3, #0
 80025d6:	61bb      	str	r3, [r7, #24]
      break;
 80025d8:	e002      	b.n	80025e0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 80025da:	2300      	movs	r3, #0
 80025dc:	61bb      	str	r3, [r7, #24]
      break;
 80025de:	bf00      	nop
    }

    switch(PeriphClk)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80025e6:	f000 80dd 	beq.w	80027a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80025f0:	f200 84c1 	bhi.w	8002f76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80025fa:	f000 80d3 	beq.w	80027a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002604:	f200 84b7 	bhi.w	8002f76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800260e:	f000 835f 	beq.w	8002cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002618:	f200 84ad 	bhi.w	8002f76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002622:	f000 847e 	beq.w	8002f22 <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800262c:	f200 84a3 	bhi.w	8002f76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002636:	f000 82cd 	beq.w	8002bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002640:	f200 8499 	bhi.w	8002f76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800264a:	f000 80ab 	beq.w	80027a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002654:	f200 848f 	bhi.w	8002f76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800265e:	f000 8090 	beq.w	8002782 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002668:	f200 8485 	bhi.w	8002f76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002672:	d07f      	beq.n	8002774 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800267a:	f200 847c 	bhi.w	8002f76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002684:	f000 8403 	beq.w	8002e8e <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800268e:	f200 8472 	bhi.w	8002f76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002698:	f000 83af 	beq.w	8002dfa <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80026a2:	f200 8468 	bhi.w	8002f76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026ac:	f000 8379 	beq.w	8002da2 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026b6:	f200 845e 	bhi.w	8002f76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2b80      	cmp	r3, #128	; 0x80
 80026be:	f000 8344 	beq.w	8002d4a <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2b80      	cmp	r3, #128	; 0x80
 80026c6:	f200 8456 	bhi.w	8002f76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2b20      	cmp	r3, #32
 80026ce:	d84b      	bhi.n	8002768 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	f000 844f 	beq.w	8002f76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	3b01      	subs	r3, #1
 80026dc:	2b1f      	cmp	r3, #31
 80026de:	f200 844a 	bhi.w	8002f76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80026e2:	a201      	add	r2, pc, #4	; (adr r2, 80026e8 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 80026e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026e8:	080028d1 	.word	0x080028d1
 80026ec:	0800293f 	.word	0x0800293f
 80026f0:	08002f77 	.word	0x08002f77
 80026f4:	080029d3 	.word	0x080029d3
 80026f8:	08002f77 	.word	0x08002f77
 80026fc:	08002f77 	.word	0x08002f77
 8002700:	08002f77 	.word	0x08002f77
 8002704:	08002a59 	.word	0x08002a59
 8002708:	08002f77 	.word	0x08002f77
 800270c:	08002f77 	.word	0x08002f77
 8002710:	08002f77 	.word	0x08002f77
 8002714:	08002f77 	.word	0x08002f77
 8002718:	08002f77 	.word	0x08002f77
 800271c:	08002f77 	.word	0x08002f77
 8002720:	08002f77 	.word	0x08002f77
 8002724:	08002ad1 	.word	0x08002ad1
 8002728:	08002f77 	.word	0x08002f77
 800272c:	08002f77 	.word	0x08002f77
 8002730:	08002f77 	.word	0x08002f77
 8002734:	08002f77 	.word	0x08002f77
 8002738:	08002f77 	.word	0x08002f77
 800273c:	08002f77 	.word	0x08002f77
 8002740:	08002f77 	.word	0x08002f77
 8002744:	08002f77 	.word	0x08002f77
 8002748:	08002f77 	.word	0x08002f77
 800274c:	08002f77 	.word	0x08002f77
 8002750:	08002f77 	.word	0x08002f77
 8002754:	08002f77 	.word	0x08002f77
 8002758:	08002f77 	.word	0x08002f77
 800275c:	08002f77 	.word	0x08002f77
 8002760:	08002f77 	.word	0x08002f77
 8002764:	08002b53 	.word	0x08002b53
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2b40      	cmp	r3, #64	; 0x40
 800276c:	f000 82c1 	beq.w	8002cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8002770:	f000 bc01 	b.w	8002f76 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8002774:	69b9      	ldr	r1, [r7, #24]
 8002776:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800277a:	f000 fdd9 	bl	8003330 <RCCEx_GetSAIxPeriphCLKFreq>
 800277e:	61f8      	str	r0, [r7, #28]
      break;
 8002780:	e3fa      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8002782:	69b9      	ldr	r1, [r7, #24]
 8002784:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002788:	f000 fdd2 	bl	8003330 <RCCEx_GetSAIxPeriphCLKFreq>
 800278c:	61f8      	str	r0, [r7, #28]
      break;
 800278e:	e3f3      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8002790:	40021000 	.word	0x40021000
 8002794:	0003d090 	.word	0x0003d090
 8002798:	08003e28 	.word	0x08003e28
 800279c:	00f42400 	.word	0x00f42400
 80027a0:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80027a4:	4ba9      	ldr	r3, [pc, #676]	; (8002a4c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80027a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027aa:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 80027ae:	613b      	str	r3, [r7, #16]
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80027b6:	d00c      	beq.n	80027d2 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80027be:	d87f      	bhi.n	80028c0 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80027c6:	d04e      	beq.n	8002866 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80027ce:	d01d      	beq.n	800280c <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 80027d0:	e076      	b.n	80028c0 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80027d2:	4b9e      	ldr	r3, [pc, #632]	; (8002a4c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0302 	and.w	r3, r3, #2
 80027da:	2b02      	cmp	r3, #2
 80027dc:	d172      	bne.n	80028c4 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80027de:	4b9b      	ldr	r3, [pc, #620]	; (8002a4c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 0308 	and.w	r3, r3, #8
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d005      	beq.n	80027f6 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 80027ea:	4b98      	ldr	r3, [pc, #608]	; (8002a4c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	091b      	lsrs	r3, r3, #4
 80027f0:	f003 030f 	and.w	r3, r3, #15
 80027f4:	e005      	b.n	8002802 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 80027f6:	4b95      	ldr	r3, [pc, #596]	; (8002a4c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80027f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027fc:	0a1b      	lsrs	r3, r3, #8
 80027fe:	f003 030f 	and.w	r3, r3, #15
 8002802:	4a93      	ldr	r2, [pc, #588]	; (8002a50 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8002804:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002808:	61fb      	str	r3, [r7, #28]
          break;
 800280a:	e05b      	b.n	80028c4 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800280c:	4b8f      	ldr	r3, [pc, #572]	; (8002a4c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002814:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002818:	d156      	bne.n	80028c8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800281a:	4b8c      	ldr	r3, [pc, #560]	; (8002a4c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800281c:	68db      	ldr	r3, [r3, #12]
 800281e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002822:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002826:	d14f      	bne.n	80028c8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002828:	4b88      	ldr	r3, [pc, #544]	; (8002a4c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800282a:	68db      	ldr	r3, [r3, #12]
 800282c:	0a1b      	lsrs	r3, r3, #8
 800282e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002832:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002834:	69bb      	ldr	r3, [r7, #24]
 8002836:	68fa      	ldr	r2, [r7, #12]
 8002838:	fb03 f202 	mul.w	r2, r3, r2
 800283c:	4b83      	ldr	r3, [pc, #524]	; (8002a4c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	091b      	lsrs	r3, r3, #4
 8002842:	f003 0307 	and.w	r3, r3, #7
 8002846:	3301      	adds	r3, #1
 8002848:	fbb2 f3f3 	udiv	r3, r2, r3
 800284c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800284e:	4b7f      	ldr	r3, [pc, #508]	; (8002a4c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8002850:	68db      	ldr	r3, [r3, #12]
 8002852:	0d5b      	lsrs	r3, r3, #21
 8002854:	f003 0303 	and.w	r3, r3, #3
 8002858:	3301      	adds	r3, #1
 800285a:	005b      	lsls	r3, r3, #1
 800285c:	69ba      	ldr	r2, [r7, #24]
 800285e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002862:	61fb      	str	r3, [r7, #28]
          break;
 8002864:	e030      	b.n	80028c8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8002866:	4b79      	ldr	r3, [pc, #484]	; (8002a4c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800286e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002872:	d12b      	bne.n	80028cc <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8002874:	4b75      	ldr	r3, [pc, #468]	; (8002a4c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8002876:	691b      	ldr	r3, [r3, #16]
 8002878:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800287c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002880:	d124      	bne.n	80028cc <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8002882:	4b72      	ldr	r3, [pc, #456]	; (8002a4c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8002884:	691b      	ldr	r3, [r3, #16]
 8002886:	0a1b      	lsrs	r3, r3, #8
 8002888:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800288c:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800288e:	69bb      	ldr	r3, [r7, #24]
 8002890:	68fa      	ldr	r2, [r7, #12]
 8002892:	fb03 f202 	mul.w	r2, r3, r2
 8002896:	4b6d      	ldr	r3, [pc, #436]	; (8002a4c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8002898:	68db      	ldr	r3, [r3, #12]
 800289a:	091b      	lsrs	r3, r3, #4
 800289c:	f003 0307 	and.w	r3, r3, #7
 80028a0:	3301      	adds	r3, #1
 80028a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80028a6:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80028a8:	4b68      	ldr	r3, [pc, #416]	; (8002a4c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80028aa:	691b      	ldr	r3, [r3, #16]
 80028ac:	0d5b      	lsrs	r3, r3, #21
 80028ae:	f003 0303 	and.w	r3, r3, #3
 80028b2:	3301      	adds	r3, #1
 80028b4:	005b      	lsls	r3, r3, #1
 80028b6:	69ba      	ldr	r2, [r7, #24]
 80028b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80028bc:	61fb      	str	r3, [r7, #28]
          break;
 80028be:	e005      	b.n	80028cc <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 80028c0:	bf00      	nop
 80028c2:	e359      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80028c4:	bf00      	nop
 80028c6:	e357      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80028c8:	bf00      	nop
 80028ca:	e355      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80028cc:	bf00      	nop
        break;
 80028ce:	e353      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80028d0:	4b5e      	ldr	r3, [pc, #376]	; (8002a4c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80028d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028d6:	f003 0303 	and.w	r3, r3, #3
 80028da:	613b      	str	r3, [r7, #16]
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	2b03      	cmp	r3, #3
 80028e0:	d827      	bhi.n	8002932 <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 80028e2:	a201      	add	r2, pc, #4	; (adr r2, 80028e8 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 80028e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028e8:	080028f9 	.word	0x080028f9
 80028ec:	08002901 	.word	0x08002901
 80028f0:	08002909 	.word	0x08002909
 80028f4:	0800291d 	.word	0x0800291d
          frequency = HAL_RCC_GetPCLK2Freq();
 80028f8:	f7ff fa7a 	bl	8001df0 <HAL_RCC_GetPCLK2Freq>
 80028fc:	61f8      	str	r0, [r7, #28]
          break;
 80028fe:	e01d      	b.n	800293c <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 8002900:	f7ff f9c8 	bl	8001c94 <HAL_RCC_GetSysClockFreq>
 8002904:	61f8      	str	r0, [r7, #28]
          break;
 8002906:	e019      	b.n	800293c <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002908:	4b50      	ldr	r3, [pc, #320]	; (8002a4c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002910:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002914:	d10f      	bne.n	8002936 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 8002916:	4b4f      	ldr	r3, [pc, #316]	; (8002a54 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8002918:	61fb      	str	r3, [r7, #28]
          break;
 800291a:	e00c      	b.n	8002936 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800291c:	4b4b      	ldr	r3, [pc, #300]	; (8002a4c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800291e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002922:	f003 0302 	and.w	r3, r3, #2
 8002926:	2b02      	cmp	r3, #2
 8002928:	d107      	bne.n	800293a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 800292a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800292e:	61fb      	str	r3, [r7, #28]
          break;
 8002930:	e003      	b.n	800293a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 8002932:	bf00      	nop
 8002934:	e320      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8002936:	bf00      	nop
 8002938:	e31e      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800293a:	bf00      	nop
        break;
 800293c:	e31c      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800293e:	4b43      	ldr	r3, [pc, #268]	; (8002a4c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8002940:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002944:	f003 030c 	and.w	r3, r3, #12
 8002948:	613b      	str	r3, [r7, #16]
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	2b0c      	cmp	r3, #12
 800294e:	d83a      	bhi.n	80029c6 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8002950:	a201      	add	r2, pc, #4	; (adr r2, 8002958 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 8002952:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002956:	bf00      	nop
 8002958:	0800298d 	.word	0x0800298d
 800295c:	080029c7 	.word	0x080029c7
 8002960:	080029c7 	.word	0x080029c7
 8002964:	080029c7 	.word	0x080029c7
 8002968:	08002995 	.word	0x08002995
 800296c:	080029c7 	.word	0x080029c7
 8002970:	080029c7 	.word	0x080029c7
 8002974:	080029c7 	.word	0x080029c7
 8002978:	0800299d 	.word	0x0800299d
 800297c:	080029c7 	.word	0x080029c7
 8002980:	080029c7 	.word	0x080029c7
 8002984:	080029c7 	.word	0x080029c7
 8002988:	080029b1 	.word	0x080029b1
          frequency = HAL_RCC_GetPCLK1Freq();
 800298c:	f7ff fa1a 	bl	8001dc4 <HAL_RCC_GetPCLK1Freq>
 8002990:	61f8      	str	r0, [r7, #28]
          break;
 8002992:	e01d      	b.n	80029d0 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 8002994:	f7ff f97e 	bl	8001c94 <HAL_RCC_GetSysClockFreq>
 8002998:	61f8      	str	r0, [r7, #28]
          break;
 800299a:	e019      	b.n	80029d0 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800299c:	4b2b      	ldr	r3, [pc, #172]	; (8002a4c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029a8:	d10f      	bne.n	80029ca <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 80029aa:	4b2a      	ldr	r3, [pc, #168]	; (8002a54 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80029ac:	61fb      	str	r3, [r7, #28]
          break;
 80029ae:	e00c      	b.n	80029ca <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80029b0:	4b26      	ldr	r3, [pc, #152]	; (8002a4c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80029b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029b6:	f003 0302 	and.w	r3, r3, #2
 80029ba:	2b02      	cmp	r3, #2
 80029bc:	d107      	bne.n	80029ce <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 80029be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80029c2:	61fb      	str	r3, [r7, #28]
          break;
 80029c4:	e003      	b.n	80029ce <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 80029c6:	bf00      	nop
 80029c8:	e2d6      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80029ca:	bf00      	nop
 80029cc:	e2d4      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80029ce:	bf00      	nop
        break;
 80029d0:	e2d2      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80029d2:	4b1e      	ldr	r3, [pc, #120]	; (8002a4c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80029d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029d8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80029dc:	613b      	str	r3, [r7, #16]
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	2b30      	cmp	r3, #48	; 0x30
 80029e2:	d021      	beq.n	8002a28 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	2b30      	cmp	r3, #48	; 0x30
 80029e8:	d829      	bhi.n	8002a3e <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	2b20      	cmp	r3, #32
 80029ee:	d011      	beq.n	8002a14 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	2b20      	cmp	r3, #32
 80029f4:	d823      	bhi.n	8002a3e <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d003      	beq.n	8002a04 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	2b10      	cmp	r3, #16
 8002a00:	d004      	beq.n	8002a0c <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 8002a02:	e01c      	b.n	8002a3e <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002a04:	f7ff f9de 	bl	8001dc4 <HAL_RCC_GetPCLK1Freq>
 8002a08:	61f8      	str	r0, [r7, #28]
          break;
 8002a0a:	e01d      	b.n	8002a48 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8002a0c:	f7ff f942 	bl	8001c94 <HAL_RCC_GetSysClockFreq>
 8002a10:	61f8      	str	r0, [r7, #28]
          break;
 8002a12:	e019      	b.n	8002a48 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002a14:	4b0d      	ldr	r3, [pc, #52]	; (8002a4c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a20:	d10f      	bne.n	8002a42 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 8002a22:	4b0c      	ldr	r3, [pc, #48]	; (8002a54 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8002a24:	61fb      	str	r3, [r7, #28]
          break;
 8002a26:	e00c      	b.n	8002a42 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002a28:	4b08      	ldr	r3, [pc, #32]	; (8002a4c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8002a2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a2e:	f003 0302 	and.w	r3, r3, #2
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	d107      	bne.n	8002a46 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 8002a36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002a3a:	61fb      	str	r3, [r7, #28]
          break;
 8002a3c:	e003      	b.n	8002a46 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 8002a3e:	bf00      	nop
 8002a40:	e29a      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8002a42:	bf00      	nop
 8002a44:	e298      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8002a46:	bf00      	nop
        break;
 8002a48:	e296      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8002a4a:	bf00      	nop
 8002a4c:	40021000 	.word	0x40021000
 8002a50:	08003e28 	.word	0x08003e28
 8002a54:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8002a58:	4b9b      	ldr	r3, [pc, #620]	; (8002cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8002a5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a5e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002a62:	613b      	str	r3, [r7, #16]
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	2bc0      	cmp	r3, #192	; 0xc0
 8002a68:	d021      	beq.n	8002aae <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	2bc0      	cmp	r3, #192	; 0xc0
 8002a6e:	d829      	bhi.n	8002ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	2b80      	cmp	r3, #128	; 0x80
 8002a74:	d011      	beq.n	8002a9a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	2b80      	cmp	r3, #128	; 0x80
 8002a7a:	d823      	bhi.n	8002ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d003      	beq.n	8002a8a <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	2b40      	cmp	r3, #64	; 0x40
 8002a86:	d004      	beq.n	8002a92 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 8002a88:	e01c      	b.n	8002ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002a8a:	f7ff f99b 	bl	8001dc4 <HAL_RCC_GetPCLK1Freq>
 8002a8e:	61f8      	str	r0, [r7, #28]
          break;
 8002a90:	e01d      	b.n	8002ace <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 8002a92:	f7ff f8ff 	bl	8001c94 <HAL_RCC_GetSysClockFreq>
 8002a96:	61f8      	str	r0, [r7, #28]
          break;
 8002a98:	e019      	b.n	8002ace <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002a9a:	4b8b      	ldr	r3, [pc, #556]	; (8002cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002aa2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002aa6:	d10f      	bne.n	8002ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 8002aa8:	4b88      	ldr	r3, [pc, #544]	; (8002ccc <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8002aaa:	61fb      	str	r3, [r7, #28]
          break;
 8002aac:	e00c      	b.n	8002ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002aae:	4b86      	ldr	r3, [pc, #536]	; (8002cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8002ab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ab4:	f003 0302 	and.w	r3, r3, #2
 8002ab8:	2b02      	cmp	r3, #2
 8002aba:	d107      	bne.n	8002acc <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 8002abc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ac0:	61fb      	str	r3, [r7, #28]
          break;
 8002ac2:	e003      	b.n	8002acc <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 8002ac4:	bf00      	nop
 8002ac6:	e257      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8002ac8:	bf00      	nop
 8002aca:	e255      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8002acc:	bf00      	nop
        break;
 8002ace:	e253      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8002ad0:	4b7d      	ldr	r3, [pc, #500]	; (8002cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8002ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ad6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ada:	613b      	str	r3, [r7, #16]
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002ae2:	d025      	beq.n	8002b30 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002aea:	d82c      	bhi.n	8002b46 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002af2:	d013      	beq.n	8002b1c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002afa:	d824      	bhi.n	8002b46 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d004      	beq.n	8002b0c <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b08:	d004      	beq.n	8002b14 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 8002b0a:	e01c      	b.n	8002b46 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002b0c:	f7ff f95a 	bl	8001dc4 <HAL_RCC_GetPCLK1Freq>
 8002b10:	61f8      	str	r0, [r7, #28]
          break;
 8002b12:	e01d      	b.n	8002b50 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8002b14:	f7ff f8be 	bl	8001c94 <HAL_RCC_GetSysClockFreq>
 8002b18:	61f8      	str	r0, [r7, #28]
          break;
 8002b1a:	e019      	b.n	8002b50 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002b1c:	4b6a      	ldr	r3, [pc, #424]	; (8002cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b28:	d10f      	bne.n	8002b4a <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 8002b2a:	4b68      	ldr	r3, [pc, #416]	; (8002ccc <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8002b2c:	61fb      	str	r3, [r7, #28]
          break;
 8002b2e:	e00c      	b.n	8002b4a <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002b30:	4b65      	ldr	r3, [pc, #404]	; (8002cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8002b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b36:	f003 0302 	and.w	r3, r3, #2
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	d107      	bne.n	8002b4e <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8002b3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002b42:	61fb      	str	r3, [r7, #28]
          break;
 8002b44:	e003      	b.n	8002b4e <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 8002b46:	bf00      	nop
 8002b48:	e216      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8002b4a:	bf00      	nop
 8002b4c:	e214      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8002b4e:	bf00      	nop
        break;
 8002b50:	e212      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8002b52:	4b5d      	ldr	r3, [pc, #372]	; (8002cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8002b54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b58:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002b5c:	613b      	str	r3, [r7, #16]
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002b64:	d025      	beq.n	8002bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002b6c:	d82c      	bhi.n	8002bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b74:	d013      	beq.n	8002b9e <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b7c:	d824      	bhi.n	8002bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d004      	beq.n	8002b8e <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b8a:	d004      	beq.n	8002b96 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 8002b8c:	e01c      	b.n	8002bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002b8e:	f7ff f919 	bl	8001dc4 <HAL_RCC_GetPCLK1Freq>
 8002b92:	61f8      	str	r0, [r7, #28]
          break;
 8002b94:	e01d      	b.n	8002bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 8002b96:	f7ff f87d 	bl	8001c94 <HAL_RCC_GetSysClockFreq>
 8002b9a:	61f8      	str	r0, [r7, #28]
          break;
 8002b9c:	e019      	b.n	8002bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002b9e:	4b4a      	ldr	r3, [pc, #296]	; (8002cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ba6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002baa:	d10f      	bne.n	8002bcc <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 8002bac:	4b47      	ldr	r3, [pc, #284]	; (8002ccc <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8002bae:	61fb      	str	r3, [r7, #28]
          break;
 8002bb0:	e00c      	b.n	8002bcc <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002bb2:	4b45      	ldr	r3, [pc, #276]	; (8002cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8002bb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bb8:	f003 0302 	and.w	r3, r3, #2
 8002bbc:	2b02      	cmp	r3, #2
 8002bbe:	d107      	bne.n	8002bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 8002bc0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002bc4:	61fb      	str	r3, [r7, #28]
          break;
 8002bc6:	e003      	b.n	8002bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 8002bc8:	bf00      	nop
 8002bca:	e1d5      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8002bcc:	bf00      	nop
 8002bce:	e1d3      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8002bd0:	bf00      	nop
        break;
 8002bd2:	e1d1      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8002bd4:	4b3c      	ldr	r3, [pc, #240]	; (8002cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8002bd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bda:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002bde:	613b      	str	r3, [r7, #16]
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002be6:	d00c      	beq.n	8002c02 <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002bee:	d864      	bhi.n	8002cba <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002bf6:	d008      	beq.n	8002c0a <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002bfe:	d030      	beq.n	8002c62 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8002c00:	e05b      	b.n	8002cba <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 8002c02:	f7ff f847 	bl	8001c94 <HAL_RCC_GetSysClockFreq>
 8002c06:	61f8      	str	r0, [r7, #28]
          break;
 8002c08:	e05c      	b.n	8002cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8002c0a:	4b2f      	ldr	r3, [pc, #188]	; (8002cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c12:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002c16:	d152      	bne.n	8002cbe <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8002c18:	4b2b      	ldr	r3, [pc, #172]	; (8002cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8002c1a:	691b      	ldr	r3, [r3, #16]
 8002c1c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d04c      	beq.n	8002cbe <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8002c24:	4b28      	ldr	r3, [pc, #160]	; (8002cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8002c26:	691b      	ldr	r3, [r3, #16]
 8002c28:	0a1b      	lsrs	r3, r3, #8
 8002c2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c2e:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002c30:	69bb      	ldr	r3, [r7, #24]
 8002c32:	68fa      	ldr	r2, [r7, #12]
 8002c34:	fb03 f202 	mul.w	r2, r3, r2
 8002c38:	4b23      	ldr	r3, [pc, #140]	; (8002cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	091b      	lsrs	r3, r3, #4
 8002c3e:	f003 0307 	and.w	r3, r3, #7
 8002c42:	3301      	adds	r3, #1
 8002c44:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c48:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8002c4a:	4b1f      	ldr	r3, [pc, #124]	; (8002cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8002c4c:	691b      	ldr	r3, [r3, #16]
 8002c4e:	0e5b      	lsrs	r3, r3, #25
 8002c50:	f003 0303 	and.w	r3, r3, #3
 8002c54:	3301      	adds	r3, #1
 8002c56:	005b      	lsls	r3, r3, #1
 8002c58:	69ba      	ldr	r2, [r7, #24]
 8002c5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c5e:	61fb      	str	r3, [r7, #28]
          break;
 8002c60:	e02d      	b.n	8002cbe <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8002c62:	4b19      	ldr	r3, [pc, #100]	; (8002cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c6a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c6e:	d128      	bne.n	8002cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8002c70:	4b15      	ldr	r3, [pc, #84]	; (8002cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8002c72:	695b      	ldr	r3, [r3, #20]
 8002c74:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d022      	beq.n	8002cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8002c7c:	4b12      	ldr	r3, [pc, #72]	; (8002cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8002c7e:	695b      	ldr	r3, [r3, #20]
 8002c80:	0a1b      	lsrs	r3, r3, #8
 8002c82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c86:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002c88:	69bb      	ldr	r3, [r7, #24]
 8002c8a:	68fa      	ldr	r2, [r7, #12]
 8002c8c:	fb03 f202 	mul.w	r2, r3, r2
 8002c90:	4b0d      	ldr	r3, [pc, #52]	; (8002cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	091b      	lsrs	r3, r3, #4
 8002c96:	f003 0307 	and.w	r3, r3, #7
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ca0:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8002ca2:	4b09      	ldr	r3, [pc, #36]	; (8002cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8002ca4:	695b      	ldr	r3, [r3, #20]
 8002ca6:	0e5b      	lsrs	r3, r3, #25
 8002ca8:	f003 0303 	and.w	r3, r3, #3
 8002cac:	3301      	adds	r3, #1
 8002cae:	005b      	lsls	r3, r3, #1
 8002cb0:	69ba      	ldr	r2, [r7, #24]
 8002cb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cb6:	61fb      	str	r3, [r7, #28]
          break;
 8002cb8:	e003      	b.n	8002cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 8002cba:	bf00      	nop
 8002cbc:	e15c      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8002cbe:	bf00      	nop
 8002cc0:	e15a      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8002cc2:	bf00      	nop
        break;
 8002cc4:	e158      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8002cc6:	bf00      	nop
 8002cc8:	40021000 	.word	0x40021000
 8002ccc:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8002cd0:	4b9d      	ldr	r3, [pc, #628]	; (8002f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8002cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cd6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002cda:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d103      	bne.n	8002cea <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 8002ce2:	f7ff f885 	bl	8001df0 <HAL_RCC_GetPCLK2Freq>
 8002ce6:	61f8      	str	r0, [r7, #28]
        break;
 8002ce8:	e146      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 8002cea:	f7fe ffd3 	bl	8001c94 <HAL_RCC_GetSysClockFreq>
 8002cee:	61f8      	str	r0, [r7, #28]
        break;
 8002cf0:	e142      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8002cf2:	4b95      	ldr	r3, [pc, #596]	; (8002f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8002cf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cf8:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8002cfc:	613b      	str	r3, [r7, #16]
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d04:	d013      	beq.n	8002d2e <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d0c:	d819      	bhi.n	8002d42 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d004      	beq.n	8002d1e <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d1a:	d004      	beq.n	8002d26 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8002d1c:	e011      	b.n	8002d42 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002d1e:	f7ff f851 	bl	8001dc4 <HAL_RCC_GetPCLK1Freq>
 8002d22:	61f8      	str	r0, [r7, #28]
          break;
 8002d24:	e010      	b.n	8002d48 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 8002d26:	f7fe ffb5 	bl	8001c94 <HAL_RCC_GetSysClockFreq>
 8002d2a:	61f8      	str	r0, [r7, #28]
          break;
 8002d2c:	e00c      	b.n	8002d48 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002d2e:	4b86      	ldr	r3, [pc, #536]	; (8002f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d3a:	d104      	bne.n	8002d46 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8002d3c:	4b83      	ldr	r3, [pc, #524]	; (8002f4c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8002d3e:	61fb      	str	r3, [r7, #28]
          break;
 8002d40:	e001      	b.n	8002d46 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 8002d42:	bf00      	nop
 8002d44:	e118      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8002d46:	bf00      	nop
        break;
 8002d48:	e116      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8002d4a:	4b7f      	ldr	r3, [pc, #508]	; (8002f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8002d4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d50:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002d54:	613b      	str	r3, [r7, #16]
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d5c:	d013      	beq.n	8002d86 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d64:	d819      	bhi.n	8002d9a <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d004      	beq.n	8002d76 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002d72:	d004      	beq.n	8002d7e <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8002d74:	e011      	b.n	8002d9a <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002d76:	f7ff f825 	bl	8001dc4 <HAL_RCC_GetPCLK1Freq>
 8002d7a:	61f8      	str	r0, [r7, #28]
          break;
 8002d7c:	e010      	b.n	8002da0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8002d7e:	f7fe ff89 	bl	8001c94 <HAL_RCC_GetSysClockFreq>
 8002d82:	61f8      	str	r0, [r7, #28]
          break;
 8002d84:	e00c      	b.n	8002da0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002d86:	4b70      	ldr	r3, [pc, #448]	; (8002f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d92:	d104      	bne.n	8002d9e <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8002d94:	4b6d      	ldr	r3, [pc, #436]	; (8002f4c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8002d96:	61fb      	str	r3, [r7, #28]
          break;
 8002d98:	e001      	b.n	8002d9e <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 8002d9a:	bf00      	nop
 8002d9c:	e0ec      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8002d9e:	bf00      	nop
        break;
 8002da0:	e0ea      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8002da2:	4b69      	ldr	r3, [pc, #420]	; (8002f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8002da4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002da8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002dac:	613b      	str	r3, [r7, #16]
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002db4:	d013      	beq.n	8002dde <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002dbc:	d819      	bhi.n	8002df2 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d004      	beq.n	8002dce <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dca:	d004      	beq.n	8002dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8002dcc:	e011      	b.n	8002df2 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002dce:	f7fe fff9 	bl	8001dc4 <HAL_RCC_GetPCLK1Freq>
 8002dd2:	61f8      	str	r0, [r7, #28]
          break;
 8002dd4:	e010      	b.n	8002df8 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 8002dd6:	f7fe ff5d 	bl	8001c94 <HAL_RCC_GetSysClockFreq>
 8002dda:	61f8      	str	r0, [r7, #28]
          break;
 8002ddc:	e00c      	b.n	8002df8 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002dde:	4b5a      	ldr	r3, [pc, #360]	; (8002f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002de6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002dea:	d104      	bne.n	8002df6 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8002dec:	4b57      	ldr	r3, [pc, #348]	; (8002f4c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8002dee:	61fb      	str	r3, [r7, #28]
          break;
 8002df0:	e001      	b.n	8002df6 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8002df2:	bf00      	nop
 8002df4:	e0c0      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8002df6:	bf00      	nop
        break;
 8002df8:	e0be      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8002dfa:	4b53      	ldr	r3, [pc, #332]	; (8002f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8002dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e00:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002e04:	613b      	str	r3, [r7, #16]
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002e0c:	d02c      	beq.n	8002e68 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002e14:	d833      	bhi.n	8002e7e <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002e1c:	d01a      	beq.n	8002e54 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002e24:	d82b      	bhi.n	8002e7e <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d004      	beq.n	8002e36 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002e32:	d004      	beq.n	8002e3e <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8002e34:	e023      	b.n	8002e7e <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002e36:	f7fe ffc5 	bl	8001dc4 <HAL_RCC_GetPCLK1Freq>
 8002e3a:	61f8      	str	r0, [r7, #28]
          break;
 8002e3c:	e026      	b.n	8002e8c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8002e3e:	4b42      	ldr	r3, [pc, #264]	; (8002f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8002e40:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e44:	f003 0302 	and.w	r3, r3, #2
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d11a      	bne.n	8002e82 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8002e4c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8002e50:	61fb      	str	r3, [r7, #28]
          break;
 8002e52:	e016      	b.n	8002e82 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002e54:	4b3c      	ldr	r3, [pc, #240]	; (8002f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e60:	d111      	bne.n	8002e86 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 8002e62:	4b3a      	ldr	r3, [pc, #232]	; (8002f4c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8002e64:	61fb      	str	r3, [r7, #28]
          break;
 8002e66:	e00e      	b.n	8002e86 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002e68:	4b37      	ldr	r3, [pc, #220]	; (8002f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8002e6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e6e:	f003 0302 	and.w	r3, r3, #2
 8002e72:	2b02      	cmp	r3, #2
 8002e74:	d109      	bne.n	8002e8a <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 8002e76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e7a:	61fb      	str	r3, [r7, #28]
          break;
 8002e7c:	e005      	b.n	8002e8a <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 8002e7e:	bf00      	nop
 8002e80:	e07a      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8002e82:	bf00      	nop
 8002e84:	e078      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8002e86:	bf00      	nop
 8002e88:	e076      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8002e8a:	bf00      	nop
        break;
 8002e8c:	e074      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8002e8e:	4b2e      	ldr	r3, [pc, #184]	; (8002f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8002e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e94:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002e98:	613b      	str	r3, [r7, #16]
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002ea0:	d02c      	beq.n	8002efc <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002ea8:	d833      	bhi.n	8002f12 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002eb0:	d01a      	beq.n	8002ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002eb8:	d82b      	bhi.n	8002f12 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d004      	beq.n	8002eca <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002ec6:	d004      	beq.n	8002ed2 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 8002ec8:	e023      	b.n	8002f12 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002eca:	f7fe ff7b 	bl	8001dc4 <HAL_RCC_GetPCLK1Freq>
 8002ece:	61f8      	str	r0, [r7, #28]
          break;
 8002ed0:	e026      	b.n	8002f20 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8002ed2:	4b1d      	ldr	r3, [pc, #116]	; (8002f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8002ed4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ed8:	f003 0302 	and.w	r3, r3, #2
 8002edc:	2b02      	cmp	r3, #2
 8002ede:	d11a      	bne.n	8002f16 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8002ee0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8002ee4:	61fb      	str	r3, [r7, #28]
          break;
 8002ee6:	e016      	b.n	8002f16 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002ee8:	4b17      	ldr	r3, [pc, #92]	; (8002f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ef0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ef4:	d111      	bne.n	8002f1a <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 8002ef6:	4b15      	ldr	r3, [pc, #84]	; (8002f4c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8002ef8:	61fb      	str	r3, [r7, #28]
          break;
 8002efa:	e00e      	b.n	8002f1a <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002efc:	4b12      	ldr	r3, [pc, #72]	; (8002f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8002efe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f02:	f003 0302 	and.w	r3, r3, #2
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d109      	bne.n	8002f1e <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8002f0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002f0e:	61fb      	str	r3, [r7, #28]
          break;
 8002f10:	e005      	b.n	8002f1e <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 8002f12:	bf00      	nop
 8002f14:	e030      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8002f16:	bf00      	nop
 8002f18:	e02e      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8002f1a:	bf00      	nop
 8002f1c:	e02c      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8002f1e:	bf00      	nop
        break;
 8002f20:	e02a      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8002f22:	4b09      	ldr	r3, [pc, #36]	; (8002f48 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8002f24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f28:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002f2c:	613b      	str	r3, [r7, #16]
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d004      	beq.n	8002f3e <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f3a:	d009      	beq.n	8002f50 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8002f3c:	e012      	b.n	8002f64 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002f3e:	f7fe ff41 	bl	8001dc4 <HAL_RCC_GetPCLK1Freq>
 8002f42:	61f8      	str	r0, [r7, #28]
          break;
 8002f44:	e00e      	b.n	8002f64 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8002f46:	bf00      	nop
 8002f48:	40021000 	.word	0x40021000
 8002f4c:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002f50:	4b0c      	ldr	r3, [pc, #48]	; (8002f84 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f5c:	d101      	bne.n	8002f62 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8002f5e:	4b0a      	ldr	r3, [pc, #40]	; (8002f88 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8002f60:	61fb      	str	r3, [r7, #28]
          break;
 8002f62:	bf00      	nop
        break;
 8002f64:	e008      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8002f66:	bf00      	nop
 8002f68:	e006      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8002f6a:	bf00      	nop
 8002f6c:	e004      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8002f6e:	bf00      	nop
 8002f70:	e002      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8002f72:	bf00      	nop
 8002f74:	e000      	b.n	8002f78 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8002f76:	bf00      	nop
    }
  }

  return(frequency);
 8002f78:	69fb      	ldr	r3, [r7, #28]
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3720      	adds	r7, #32
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}
 8002f82:	bf00      	nop
 8002f84:	40021000 	.word	0x40021000
 8002f88:	00f42400 	.word	0x00f42400

08002f8c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b084      	sub	sp, #16
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
 8002f94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002f96:	2300      	movs	r3, #0
 8002f98:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002f9a:	4b75      	ldr	r3, [pc, #468]	; (8003170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f9c:	68db      	ldr	r3, [r3, #12]
 8002f9e:	f003 0303 	and.w	r3, r3, #3
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d018      	beq.n	8002fd8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002fa6:	4b72      	ldr	r3, [pc, #456]	; (8003170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fa8:	68db      	ldr	r3, [r3, #12]
 8002faa:	f003 0203 	and.w	r2, r3, #3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	429a      	cmp	r2, r3
 8002fb4:	d10d      	bne.n	8002fd2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
       ||
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d009      	beq.n	8002fd2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002fbe:	4b6c      	ldr	r3, [pc, #432]	; (8003170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fc0:	68db      	ldr	r3, [r3, #12]
 8002fc2:	091b      	lsrs	r3, r3, #4
 8002fc4:	f003 0307 	and.w	r3, r3, #7
 8002fc8:	1c5a      	adds	r2, r3, #1
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	685b      	ldr	r3, [r3, #4]
       ||
 8002fce:	429a      	cmp	r2, r3
 8002fd0:	d047      	beq.n	8003062 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	73fb      	strb	r3, [r7, #15]
 8002fd6:	e044      	b.n	8003062 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	2b03      	cmp	r3, #3
 8002fde:	d018      	beq.n	8003012 <RCCEx_PLLSAI1_Config+0x86>
 8002fe0:	2b03      	cmp	r3, #3
 8002fe2:	d825      	bhi.n	8003030 <RCCEx_PLLSAI1_Config+0xa4>
 8002fe4:	2b01      	cmp	r3, #1
 8002fe6:	d002      	beq.n	8002fee <RCCEx_PLLSAI1_Config+0x62>
 8002fe8:	2b02      	cmp	r3, #2
 8002fea:	d009      	beq.n	8003000 <RCCEx_PLLSAI1_Config+0x74>
 8002fec:	e020      	b.n	8003030 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002fee:	4b60      	ldr	r3, [pc, #384]	; (8003170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 0302 	and.w	r3, r3, #2
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d11d      	bne.n	8003036 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ffe:	e01a      	b.n	8003036 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003000:	4b5b      	ldr	r3, [pc, #364]	; (8003170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003008:	2b00      	cmp	r3, #0
 800300a:	d116      	bne.n	800303a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800300c:	2301      	movs	r3, #1
 800300e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003010:	e013      	b.n	800303a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003012:	4b57      	ldr	r3, [pc, #348]	; (8003170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d10f      	bne.n	800303e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800301e:	4b54      	ldr	r3, [pc, #336]	; (8003170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003026:	2b00      	cmp	r3, #0
 8003028:	d109      	bne.n	800303e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800302e:	e006      	b.n	800303e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	73fb      	strb	r3, [r7, #15]
      break;
 8003034:	e004      	b.n	8003040 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003036:	bf00      	nop
 8003038:	e002      	b.n	8003040 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800303a:	bf00      	nop
 800303c:	e000      	b.n	8003040 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800303e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003040:	7bfb      	ldrb	r3, [r7, #15]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d10d      	bne.n	8003062 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003046:	4b4a      	ldr	r3, [pc, #296]	; (8003170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6819      	ldr	r1, [r3, #0]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	3b01      	subs	r3, #1
 8003058:	011b      	lsls	r3, r3, #4
 800305a:	430b      	orrs	r3, r1
 800305c:	4944      	ldr	r1, [pc, #272]	; (8003170 <RCCEx_PLLSAI1_Config+0x1e4>)
 800305e:	4313      	orrs	r3, r2
 8003060:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003062:	7bfb      	ldrb	r3, [r7, #15]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d17d      	bne.n	8003164 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003068:	4b41      	ldr	r3, [pc, #260]	; (8003170 <RCCEx_PLLSAI1_Config+0x1e4>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a40      	ldr	r2, [pc, #256]	; (8003170 <RCCEx_PLLSAI1_Config+0x1e4>)
 800306e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003072:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003074:	f7fd fbdc 	bl	8000830 <HAL_GetTick>
 8003078:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800307a:	e009      	b.n	8003090 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800307c:	f7fd fbd8 	bl	8000830 <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	2b02      	cmp	r3, #2
 8003088:	d902      	bls.n	8003090 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800308a:	2303      	movs	r3, #3
 800308c:	73fb      	strb	r3, [r7, #15]
        break;
 800308e:	e005      	b.n	800309c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003090:	4b37      	ldr	r3, [pc, #220]	; (8003170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003098:	2b00      	cmp	r3, #0
 800309a:	d1ef      	bne.n	800307c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800309c:	7bfb      	ldrb	r3, [r7, #15]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d160      	bne.n	8003164 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d111      	bne.n	80030cc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80030a8:	4b31      	ldr	r3, [pc, #196]	; (8003170 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030aa:	691b      	ldr	r3, [r3, #16]
 80030ac:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80030b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	6892      	ldr	r2, [r2, #8]
 80030b8:	0211      	lsls	r1, r2, #8
 80030ba:	687a      	ldr	r2, [r7, #4]
 80030bc:	68d2      	ldr	r2, [r2, #12]
 80030be:	0912      	lsrs	r2, r2, #4
 80030c0:	0452      	lsls	r2, r2, #17
 80030c2:	430a      	orrs	r2, r1
 80030c4:	492a      	ldr	r1, [pc, #168]	; (8003170 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030c6:	4313      	orrs	r3, r2
 80030c8:	610b      	str	r3, [r1, #16]
 80030ca:	e027      	b.n	800311c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d112      	bne.n	80030f8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80030d2:	4b27      	ldr	r3, [pc, #156]	; (8003170 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030d4:	691b      	ldr	r3, [r3, #16]
 80030d6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80030da:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	6892      	ldr	r2, [r2, #8]
 80030e2:	0211      	lsls	r1, r2, #8
 80030e4:	687a      	ldr	r2, [r7, #4]
 80030e6:	6912      	ldr	r2, [r2, #16]
 80030e8:	0852      	lsrs	r2, r2, #1
 80030ea:	3a01      	subs	r2, #1
 80030ec:	0552      	lsls	r2, r2, #21
 80030ee:	430a      	orrs	r2, r1
 80030f0:	491f      	ldr	r1, [pc, #124]	; (8003170 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030f2:	4313      	orrs	r3, r2
 80030f4:	610b      	str	r3, [r1, #16]
 80030f6:	e011      	b.n	800311c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80030f8:	4b1d      	ldr	r3, [pc, #116]	; (8003170 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030fa:	691b      	ldr	r3, [r3, #16]
 80030fc:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003100:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003104:	687a      	ldr	r2, [r7, #4]
 8003106:	6892      	ldr	r2, [r2, #8]
 8003108:	0211      	lsls	r1, r2, #8
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	6952      	ldr	r2, [r2, #20]
 800310e:	0852      	lsrs	r2, r2, #1
 8003110:	3a01      	subs	r2, #1
 8003112:	0652      	lsls	r2, r2, #25
 8003114:	430a      	orrs	r2, r1
 8003116:	4916      	ldr	r1, [pc, #88]	; (8003170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003118:	4313      	orrs	r3, r2
 800311a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800311c:	4b14      	ldr	r3, [pc, #80]	; (8003170 <RCCEx_PLLSAI1_Config+0x1e4>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a13      	ldr	r2, [pc, #76]	; (8003170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003122:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003126:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003128:	f7fd fb82 	bl	8000830 <HAL_GetTick>
 800312c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800312e:	e009      	b.n	8003144 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003130:	f7fd fb7e 	bl	8000830 <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	2b02      	cmp	r3, #2
 800313c:	d902      	bls.n	8003144 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	73fb      	strb	r3, [r7, #15]
          break;
 8003142:	e005      	b.n	8003150 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003144:	4b0a      	ldr	r3, [pc, #40]	; (8003170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800314c:	2b00      	cmp	r3, #0
 800314e:	d0ef      	beq.n	8003130 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003150:	7bfb      	ldrb	r3, [r7, #15]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d106      	bne.n	8003164 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003156:	4b06      	ldr	r3, [pc, #24]	; (8003170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003158:	691a      	ldr	r2, [r3, #16]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	699b      	ldr	r3, [r3, #24]
 800315e:	4904      	ldr	r1, [pc, #16]	; (8003170 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003160:	4313      	orrs	r3, r2
 8003162:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003164:	7bfb      	ldrb	r3, [r7, #15]
}
 8003166:	4618      	mov	r0, r3
 8003168:	3710      	adds	r7, #16
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	40021000 	.word	0x40021000

08003174 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800317e:	2300      	movs	r3, #0
 8003180:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003182:	4b6a      	ldr	r3, [pc, #424]	; (800332c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003184:	68db      	ldr	r3, [r3, #12]
 8003186:	f003 0303 	and.w	r3, r3, #3
 800318a:	2b00      	cmp	r3, #0
 800318c:	d018      	beq.n	80031c0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800318e:	4b67      	ldr	r3, [pc, #412]	; (800332c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003190:	68db      	ldr	r3, [r3, #12]
 8003192:	f003 0203 	and.w	r2, r3, #3
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	429a      	cmp	r2, r3
 800319c:	d10d      	bne.n	80031ba <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
       ||
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d009      	beq.n	80031ba <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80031a6:	4b61      	ldr	r3, [pc, #388]	; (800332c <RCCEx_PLLSAI2_Config+0x1b8>)
 80031a8:	68db      	ldr	r3, [r3, #12]
 80031aa:	091b      	lsrs	r3, r3, #4
 80031ac:	f003 0307 	and.w	r3, r3, #7
 80031b0:	1c5a      	adds	r2, r3, #1
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	685b      	ldr	r3, [r3, #4]
       ||
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d047      	beq.n	800324a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	73fb      	strb	r3, [r7, #15]
 80031be:	e044      	b.n	800324a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	2b03      	cmp	r3, #3
 80031c6:	d018      	beq.n	80031fa <RCCEx_PLLSAI2_Config+0x86>
 80031c8:	2b03      	cmp	r3, #3
 80031ca:	d825      	bhi.n	8003218 <RCCEx_PLLSAI2_Config+0xa4>
 80031cc:	2b01      	cmp	r3, #1
 80031ce:	d002      	beq.n	80031d6 <RCCEx_PLLSAI2_Config+0x62>
 80031d0:	2b02      	cmp	r3, #2
 80031d2:	d009      	beq.n	80031e8 <RCCEx_PLLSAI2_Config+0x74>
 80031d4:	e020      	b.n	8003218 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80031d6:	4b55      	ldr	r3, [pc, #340]	; (800332c <RCCEx_PLLSAI2_Config+0x1b8>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 0302 	and.w	r3, r3, #2
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d11d      	bne.n	800321e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031e6:	e01a      	b.n	800321e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80031e8:	4b50      	ldr	r3, [pc, #320]	; (800332c <RCCEx_PLLSAI2_Config+0x1b8>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d116      	bne.n	8003222 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031f8:	e013      	b.n	8003222 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80031fa:	4b4c      	ldr	r3, [pc, #304]	; (800332c <RCCEx_PLLSAI2_Config+0x1b8>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003202:	2b00      	cmp	r3, #0
 8003204:	d10f      	bne.n	8003226 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003206:	4b49      	ldr	r3, [pc, #292]	; (800332c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800320e:	2b00      	cmp	r3, #0
 8003210:	d109      	bne.n	8003226 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003216:	e006      	b.n	8003226 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	73fb      	strb	r3, [r7, #15]
      break;
 800321c:	e004      	b.n	8003228 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800321e:	bf00      	nop
 8003220:	e002      	b.n	8003228 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003222:	bf00      	nop
 8003224:	e000      	b.n	8003228 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003226:	bf00      	nop
    }

    if(status == HAL_OK)
 8003228:	7bfb      	ldrb	r3, [r7, #15]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d10d      	bne.n	800324a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800322e:	4b3f      	ldr	r3, [pc, #252]	; (800332c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003230:	68db      	ldr	r3, [r3, #12]
 8003232:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6819      	ldr	r1, [r3, #0]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	3b01      	subs	r3, #1
 8003240:	011b      	lsls	r3, r3, #4
 8003242:	430b      	orrs	r3, r1
 8003244:	4939      	ldr	r1, [pc, #228]	; (800332c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003246:	4313      	orrs	r3, r2
 8003248:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800324a:	7bfb      	ldrb	r3, [r7, #15]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d167      	bne.n	8003320 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003250:	4b36      	ldr	r3, [pc, #216]	; (800332c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a35      	ldr	r2, [pc, #212]	; (800332c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003256:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800325a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800325c:	f7fd fae8 	bl	8000830 <HAL_GetTick>
 8003260:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003262:	e009      	b.n	8003278 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003264:	f7fd fae4 	bl	8000830 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	2b02      	cmp	r3, #2
 8003270:	d902      	bls.n	8003278 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	73fb      	strb	r3, [r7, #15]
        break;
 8003276:	e005      	b.n	8003284 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003278:	4b2c      	ldr	r3, [pc, #176]	; (800332c <RCCEx_PLLSAI2_Config+0x1b8>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003280:	2b00      	cmp	r3, #0
 8003282:	d1ef      	bne.n	8003264 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003284:	7bfb      	ldrb	r3, [r7, #15]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d14a      	bne.n	8003320 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d111      	bne.n	80032b4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003290:	4b26      	ldr	r3, [pc, #152]	; (800332c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003292:	695b      	ldr	r3, [r3, #20]
 8003294:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003298:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800329c:	687a      	ldr	r2, [r7, #4]
 800329e:	6892      	ldr	r2, [r2, #8]
 80032a0:	0211      	lsls	r1, r2, #8
 80032a2:	687a      	ldr	r2, [r7, #4]
 80032a4:	68d2      	ldr	r2, [r2, #12]
 80032a6:	0912      	lsrs	r2, r2, #4
 80032a8:	0452      	lsls	r2, r2, #17
 80032aa:	430a      	orrs	r2, r1
 80032ac:	491f      	ldr	r1, [pc, #124]	; (800332c <RCCEx_PLLSAI2_Config+0x1b8>)
 80032ae:	4313      	orrs	r3, r2
 80032b0:	614b      	str	r3, [r1, #20]
 80032b2:	e011      	b.n	80032d8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80032b4:	4b1d      	ldr	r3, [pc, #116]	; (800332c <RCCEx_PLLSAI2_Config+0x1b8>)
 80032b6:	695b      	ldr	r3, [r3, #20]
 80032b8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80032bc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80032c0:	687a      	ldr	r2, [r7, #4]
 80032c2:	6892      	ldr	r2, [r2, #8]
 80032c4:	0211      	lsls	r1, r2, #8
 80032c6:	687a      	ldr	r2, [r7, #4]
 80032c8:	6912      	ldr	r2, [r2, #16]
 80032ca:	0852      	lsrs	r2, r2, #1
 80032cc:	3a01      	subs	r2, #1
 80032ce:	0652      	lsls	r2, r2, #25
 80032d0:	430a      	orrs	r2, r1
 80032d2:	4916      	ldr	r1, [pc, #88]	; (800332c <RCCEx_PLLSAI2_Config+0x1b8>)
 80032d4:	4313      	orrs	r3, r2
 80032d6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80032d8:	4b14      	ldr	r3, [pc, #80]	; (800332c <RCCEx_PLLSAI2_Config+0x1b8>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a13      	ldr	r2, [pc, #76]	; (800332c <RCCEx_PLLSAI2_Config+0x1b8>)
 80032de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032e2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032e4:	f7fd faa4 	bl	8000830 <HAL_GetTick>
 80032e8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80032ea:	e009      	b.n	8003300 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80032ec:	f7fd faa0 	bl	8000830 <HAL_GetTick>
 80032f0:	4602      	mov	r2, r0
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d902      	bls.n	8003300 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	73fb      	strb	r3, [r7, #15]
          break;
 80032fe:	e005      	b.n	800330c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003300:	4b0a      	ldr	r3, [pc, #40]	; (800332c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003308:	2b00      	cmp	r3, #0
 800330a:	d0ef      	beq.n	80032ec <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800330c:	7bfb      	ldrb	r3, [r7, #15]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d106      	bne.n	8003320 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003312:	4b06      	ldr	r3, [pc, #24]	; (800332c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003314:	695a      	ldr	r2, [r3, #20]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	695b      	ldr	r3, [r3, #20]
 800331a:	4904      	ldr	r1, [pc, #16]	; (800332c <RCCEx_PLLSAI2_Config+0x1b8>)
 800331c:	4313      	orrs	r3, r2
 800331e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003320:	7bfb      	ldrb	r3, [r7, #15]
}
 8003322:	4618      	mov	r0, r3
 8003324:	3710      	adds	r7, #16
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}
 800332a:	bf00      	nop
 800332c:	40021000 	.word	0x40021000

08003330 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8003330:	b480      	push	{r7}
 8003332:	b089      	sub	sp, #36	; 0x24
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
 8003338:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800333a:	2300      	movs	r3, #0
 800333c:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800333e:	2300      	movs	r3, #0
 8003340:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8003342:	2300      	movs	r3, #0
 8003344:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800334c:	d10c      	bne.n	8003368 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800334e:	4b6e      	ldr	r3, [pc, #440]	; (8003508 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003350:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003354:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8003358:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800335a:	69bb      	ldr	r3, [r7, #24]
 800335c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003360:	d112      	bne.n	8003388 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8003362:	4b6a      	ldr	r3, [pc, #424]	; (800350c <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8003364:	61fb      	str	r3, [r7, #28]
 8003366:	e00f      	b.n	8003388 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800336e:	d10b      	bne.n	8003388 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8003370:	4b65      	ldr	r3, [pc, #404]	; (8003508 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003372:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003376:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 800337a:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800337c:	69bb      	ldr	r3, [r7, #24]
 800337e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003382:	d101      	bne.n	8003388 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8003384:	4b61      	ldr	r3, [pc, #388]	; (800350c <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8003386:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	2b00      	cmp	r3, #0
 800338c:	f040 80b4 	bne.w	80034f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8003394:	69bb      	ldr	r3, [r7, #24]
 8003396:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800339a:	d003      	beq.n	80033a4 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 800339c:	69bb      	ldr	r3, [r7, #24]
 800339e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80033a2:	d135      	bne.n	8003410 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80033a4:	4b58      	ldr	r3, [pc, #352]	; (8003508 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033ac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80033b0:	f040 80a1 	bne.w	80034f6 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 80033b4:	4b54      	ldr	r3, [pc, #336]	; (8003508 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	f000 809a 	beq.w	80034f6 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80033c2:	4b51      	ldr	r3, [pc, #324]	; (8003508 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	091b      	lsrs	r3, r3, #4
 80033c8:	f003 0307 	and.w	r3, r3, #7
 80033cc:	3301      	adds	r3, #1
 80033ce:	693a      	ldr	r2, [r7, #16]
 80033d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80033d4:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80033d6:	4b4c      	ldr	r3, [pc, #304]	; (8003508 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80033d8:	68db      	ldr	r3, [r3, #12]
 80033da:	0a1b      	lsrs	r3, r3, #8
 80033dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80033e0:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d10a      	bne.n	80033fe <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80033e8:	4b47      	ldr	r3, [pc, #284]	; (8003508 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d002      	beq.n	80033fa <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 80033f4:	2311      	movs	r3, #17
 80033f6:	617b      	str	r3, [r7, #20]
 80033f8:	e001      	b.n	80033fe <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 80033fa:	2307      	movs	r3, #7
 80033fc:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80033fe:	693b      	ldr	r3, [r7, #16]
 8003400:	68fa      	ldr	r2, [r7, #12]
 8003402:	fb03 f202 	mul.w	r2, r3, r2
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	fbb2 f3f3 	udiv	r3, r2, r3
 800340c:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800340e:	e072      	b.n	80034f6 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8003410:	69bb      	ldr	r3, [r7, #24]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d133      	bne.n	800347e <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8003416:	4b3c      	ldr	r3, [pc, #240]	; (8003508 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800341e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003422:	d169      	bne.n	80034f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8003424:	4b38      	ldr	r3, [pc, #224]	; (8003508 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003426:	691b      	ldr	r3, [r3, #16]
 8003428:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800342c:	2b00      	cmp	r3, #0
 800342e:	d063      	beq.n	80034f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003430:	4b35      	ldr	r3, [pc, #212]	; (8003508 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	091b      	lsrs	r3, r3, #4
 8003436:	f003 0307 	and.w	r3, r3, #7
 800343a:	3301      	adds	r3, #1
 800343c:	693a      	ldr	r2, [r7, #16]
 800343e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003442:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003444:	4b30      	ldr	r3, [pc, #192]	; (8003508 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003446:	691b      	ldr	r3, [r3, #16]
 8003448:	0a1b      	lsrs	r3, r3, #8
 800344a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800344e:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d10a      	bne.n	800346c <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8003456:	4b2c      	ldr	r3, [pc, #176]	; (8003508 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003458:	691b      	ldr	r3, [r3, #16]
 800345a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800345e:	2b00      	cmp	r3, #0
 8003460:	d002      	beq.n	8003468 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 8003462:	2311      	movs	r3, #17
 8003464:	617b      	str	r3, [r7, #20]
 8003466:	e001      	b.n	800346c <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8003468:	2307      	movs	r3, #7
 800346a:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	68fa      	ldr	r2, [r7, #12]
 8003470:	fb03 f202 	mul.w	r2, r3, r2
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	fbb2 f3f3 	udiv	r3, r2, r3
 800347a:	61fb      	str	r3, [r7, #28]
 800347c:	e03c      	b.n	80034f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800347e:	69bb      	ldr	r3, [r7, #24]
 8003480:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003484:	d003      	beq.n	800348e <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8003486:	69bb      	ldr	r3, [r7, #24]
 8003488:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800348c:	d134      	bne.n	80034f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800348e:	4b1e      	ldr	r3, [pc, #120]	; (8003508 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003496:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800349a:	d12d      	bne.n	80034f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 800349c:	4b1a      	ldr	r3, [pc, #104]	; (8003508 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800349e:	695b      	ldr	r3, [r3, #20]
 80034a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d027      	beq.n	80034f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80034a8:	4b17      	ldr	r3, [pc, #92]	; (8003508 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80034aa:	68db      	ldr	r3, [r3, #12]
 80034ac:	091b      	lsrs	r3, r3, #4
 80034ae:	f003 0307 	and.w	r3, r3, #7
 80034b2:	3301      	adds	r3, #1
 80034b4:	693a      	ldr	r2, [r7, #16]
 80034b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80034ba:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80034bc:	4b12      	ldr	r3, [pc, #72]	; (8003508 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80034be:	695b      	ldr	r3, [r3, #20]
 80034c0:	0a1b      	lsrs	r3, r3, #8
 80034c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80034c6:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d10a      	bne.n	80034e4 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80034ce:	4b0e      	ldr	r3, [pc, #56]	; (8003508 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80034d0:	695b      	ldr	r3, [r3, #20]
 80034d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d002      	beq.n	80034e0 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 80034da:	2311      	movs	r3, #17
 80034dc:	617b      	str	r3, [r7, #20]
 80034de:	e001      	b.n	80034e4 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 80034e0:	2307      	movs	r3, #7
 80034e2:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	68fa      	ldr	r2, [r7, #12]
 80034e8:	fb03 f202 	mul.w	r2, r3, r2
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80034f2:	61fb      	str	r3, [r7, #28]
 80034f4:	e000      	b.n	80034f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80034f6:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 80034f8:	69fb      	ldr	r3, [r7, #28]
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3724      	adds	r7, #36	; 0x24
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr
 8003506:	bf00      	nop
 8003508:	40021000 	.word	0x40021000
 800350c:	001fff68 	.word	0x001fff68

08003510 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b086      	sub	sp, #24
 8003514:	af00      	add	r7, sp, #0
 8003516:	60f8      	str	r0, [r7, #12]
 8003518:	60b9      	str	r1, [r7, #8]
 800351a:	607a      	str	r2, [r7, #4]
 800351c:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	2b02      	cmp	r3, #2
 8003522:	d904      	bls.n	800352e <HAL_SAI_InitProtocol+0x1e>
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	3b03      	subs	r3, #3
 8003528:	2b01      	cmp	r3, #1
 800352a:	d812      	bhi.n	8003552 <HAL_SAI_InitProtocol+0x42>
 800352c:	e008      	b.n	8003540 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	687a      	ldr	r2, [r7, #4]
 8003532:	68b9      	ldr	r1, [r7, #8]
 8003534:	68f8      	ldr	r0, [r7, #12]
 8003536:	f000 fa27 	bl	8003988 <SAI_InitI2S>
 800353a:	4603      	mov	r3, r0
 800353c:	75fb      	strb	r3, [r7, #23]
      break;
 800353e:	e00b      	b.n	8003558 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	68b9      	ldr	r1, [r7, #8]
 8003546:	68f8      	ldr	r0, [r7, #12]
 8003548:	f000 fad0 	bl	8003aec <SAI_InitPCM>
 800354c:	4603      	mov	r3, r0
 800354e:	75fb      	strb	r3, [r7, #23]
      break;
 8003550:	e002      	b.n	8003558 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	75fb      	strb	r3, [r7, #23]
      break;
 8003556:	bf00      	nop
  }

  if (status == HAL_OK)
 8003558:	7dfb      	ldrb	r3, [r7, #23]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d104      	bne.n	8003568 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800355e:	68f8      	ldr	r0, [r7, #12]
 8003560:	f000 f808 	bl	8003574 <HAL_SAI_Init>
 8003564:	4603      	mov	r3, r0
 8003566:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003568:	7dfb      	ldrb	r3, [r7, #23]
}
 800356a:	4618      	mov	r0, r3
 800356c:	3718      	adds	r7, #24
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
	...

08003574 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b088      	sub	sp, #32
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d101      	bne.n	8003586 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e155      	b.n	8003832 <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800358c:	b2db      	uxtb	r3, r3
 800358e:	2b00      	cmp	r3, #0
 8003590:	d106      	bne.n	80035a0 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2200      	movs	r2, #0
 8003596:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f7fc ffd0 	bl	8000540 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	f000 fb5d 	bl	8003c60 <SAI_Disable>
 80035a6:	4603      	mov	r3, r0
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d001      	beq.n	80035b0 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
 80035ae:	e140      	b.n	8003832 <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2202      	movs	r2, #2
 80035b4:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	2b02      	cmp	r3, #2
 80035be:	d00c      	beq.n	80035da <HAL_SAI_Init+0x66>
 80035c0:	2b02      	cmp	r3, #2
 80035c2:	d80d      	bhi.n	80035e0 <HAL_SAI_Init+0x6c>
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d002      	beq.n	80035ce <HAL_SAI_Init+0x5a>
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d003      	beq.n	80035d4 <HAL_SAI_Init+0x60>
 80035cc:	e008      	b.n	80035e0 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80035ce:	2300      	movs	r3, #0
 80035d0:	61fb      	str	r3, [r7, #28]
      break;
 80035d2:	e008      	b.n	80035e6 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80035d4:	2310      	movs	r3, #16
 80035d6:	61fb      	str	r3, [r7, #28]
      break;
 80035d8:	e005      	b.n	80035e6 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80035da:	2320      	movs	r3, #32
 80035dc:	61fb      	str	r3, [r7, #28]
      break;
 80035de:	e002      	b.n	80035e6 <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 80035e0:	2300      	movs	r3, #0
 80035e2:	61fb      	str	r3, [r7, #28]
      break;
 80035e4:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	2b03      	cmp	r3, #3
 80035ec:	d81d      	bhi.n	800362a <HAL_SAI_Init+0xb6>
 80035ee:	a201      	add	r2, pc, #4	; (adr r2, 80035f4 <HAL_SAI_Init+0x80>)
 80035f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035f4:	08003605 	.word	0x08003605
 80035f8:	0800360b 	.word	0x0800360b
 80035fc:	08003613 	.word	0x08003613
 8003600:	0800361b 	.word	0x0800361b
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8003604:	2300      	movs	r3, #0
 8003606:	617b      	str	r3, [r7, #20]
      break;
 8003608:	e012      	b.n	8003630 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800360a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800360e:	617b      	str	r3, [r7, #20]
      break;
 8003610:	e00e      	b.n	8003630 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8003612:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003616:	617b      	str	r3, [r7, #20]
      break;
 8003618:	e00a      	b.n	8003630 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800361a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800361e:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8003620:	69fb      	ldr	r3, [r7, #28]
 8003622:	f043 0301 	orr.w	r3, r3, #1
 8003626:	61fb      	str	r3, [r7, #28]
      break;
 8003628:	e002      	b.n	8003630 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 800362a:	2300      	movs	r3, #0
 800362c:	617b      	str	r3, [r7, #20]
      break;
 800362e:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a81      	ldr	r2, [pc, #516]	; (800383c <HAL_SAI_Init+0x2c8>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d004      	beq.n	8003644 <HAL_SAI_Init+0xd0>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a80      	ldr	r2, [pc, #512]	; (8003840 <HAL_SAI_Init+0x2cc>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d103      	bne.n	800364c <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8003644:	4a7f      	ldr	r2, [pc, #508]	; (8003844 <HAL_SAI_Init+0x2d0>)
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	6013      	str	r3, [r2, #0]
 800364a:	e002      	b.n	8003652 <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800364c:	4a7e      	ldr	r2, [pc, #504]	; (8003848 <HAL_SAI_Init+0x2d4>)
 800364e:	69fb      	ldr	r3, [r7, #28]
 8003650:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	69db      	ldr	r3, [r3, #28]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d041      	beq.n	80036de <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a77      	ldr	r2, [pc, #476]	; (800383c <HAL_SAI_Init+0x2c8>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d004      	beq.n	800366e <HAL_SAI_Init+0xfa>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a75      	ldr	r2, [pc, #468]	; (8003840 <HAL_SAI_Init+0x2cc>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d105      	bne.n	800367a <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800366e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003672:	f7fe ff1d 	bl	80024b0 <HAL_RCCEx_GetPeriphCLKFreq>
 8003676:	6138      	str	r0, [r7, #16]
 8003678:	e004      	b.n	8003684 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800367a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800367e:	f7fe ff17 	bl	80024b0 <HAL_RCCEx_GetPeriphCLKFreq>
 8003682:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8003684:	693a      	ldr	r2, [r7, #16]
 8003686:	4613      	mov	r3, r2
 8003688:	009b      	lsls	r3, r3, #2
 800368a:	4413      	add	r3, r2
 800368c:	005b      	lsls	r3, r3, #1
 800368e:	461a      	mov	r2, r3
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	69db      	ldr	r3, [r3, #28]
 8003694:	025b      	lsls	r3, r3, #9
 8003696:	fbb2 f3f3 	udiv	r3, r2, r3
 800369a:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	4a6b      	ldr	r2, [pc, #428]	; (800384c <HAL_SAI_Init+0x2d8>)
 80036a0:	fba2 2303 	umull	r2, r3, r2, r3
 80036a4:	08da      	lsrs	r2, r3, #3
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80036aa:	68f9      	ldr	r1, [r7, #12]
 80036ac:	4b67      	ldr	r3, [pc, #412]	; (800384c <HAL_SAI_Init+0x2d8>)
 80036ae:	fba3 2301 	umull	r2, r3, r3, r1
 80036b2:	08da      	lsrs	r2, r3, #3
 80036b4:	4613      	mov	r3, r2
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	4413      	add	r3, r2
 80036ba:	005b      	lsls	r3, r3, #1
 80036bc:	1aca      	subs	r2, r1, r3
 80036be:	2a08      	cmp	r2, #8
 80036c0:	d904      	bls.n	80036cc <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6a1b      	ldr	r3, [r3, #32]
 80036c6:	1c5a      	adds	r2, r3, #1
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036d0:	2b04      	cmp	r3, #4
 80036d2:	d104      	bne.n	80036de <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6a1b      	ldr	r3, [r3, #32]
 80036d8:	085a      	lsrs	r2, r3, #1
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d003      	beq.n	80036ee <HAL_SAI_Init+0x17a>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	2b02      	cmp	r3, #2
 80036ec:	d109      	bne.n	8003702 <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d101      	bne.n	80036fa <HAL_SAI_Init+0x186>
 80036f6:	2300      	movs	r3, #0
 80036f8:	e001      	b.n	80036fe <HAL_SAI_Init+0x18a>
 80036fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80036fe:	61bb      	str	r3, [r7, #24]
 8003700:	e008      	b.n	8003714 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003706:	2b01      	cmp	r3, #1
 8003708:	d102      	bne.n	8003710 <HAL_SAI_Init+0x19c>
 800370a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800370e:	e000      	b.n	8003712 <HAL_SAI_Init+0x19e>
 8003710:	2300      	movs	r3, #0
 8003712:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	6819      	ldr	r1, [r3, #0]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	4b4c      	ldr	r3, [pc, #304]	; (8003850 <HAL_SAI_Init+0x2dc>)
 8003720:	400b      	ands	r3, r1
 8003722:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	6819      	ldr	r1, [r3, #0]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	685a      	ldr	r2, [r3, #4]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003732:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8003738:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800373e:	431a      	orrs	r2, r3
 8003740:	69bb      	ldr	r3, [r7, #24]
 8003742:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          ckstr_bits | syncen_bits |                             \
 800374c:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	691b      	ldr	r3, [r3, #16]
 8003752:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8003758:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6a1b      	ldr	r3, [r3, #32]
 800375e:	051b      	lsls	r3, r3, #20
 8003760:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	430a      	orrs	r2, r1
 8003768:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	687a      	ldr	r2, [r7, #4]
 8003772:	6812      	ldr	r2, [r2, #0]
 8003774:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8003778:	f023 030f 	bic.w	r3, r3, #15
 800377c:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	6859      	ldr	r1, [r3, #4]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	699a      	ldr	r2, [r3, #24]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800378c:	431a      	orrs	r2, r3
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003792:	431a      	orrs	r2, r3
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	430a      	orrs	r2, r1
 800379a:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	6899      	ldr	r1, [r3, #8]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	4b2b      	ldr	r3, [pc, #172]	; (8003854 <HAL_SAI_Init+0x2e0>)
 80037a8:	400b      	ands	r3, r1
 80037aa:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	6899      	ldr	r1, [r3, #8]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b6:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80037bc:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 80037c2:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 80037c8:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037ce:	3b01      	subs	r3, #1
 80037d0:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80037d2:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	430a      	orrs	r2, r1
 80037da:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	68d9      	ldr	r1, [r3, #12]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	f24f 0320 	movw	r3, #61472	; 0xf020
 80037ea:	400b      	ands	r3, r1
 80037ec:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	68d9      	ldr	r1, [r3, #12]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037fc:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003802:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8003804:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800380a:	3b01      	subs	r3, #1
 800380c:	021b      	lsls	r3, r3, #8
 800380e:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	430a      	orrs	r2, r1
 8003816:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2200      	movs	r2, #0
 800381c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2200      	movs	r2, #0
 800382c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8003830:	2300      	movs	r3, #0
}
 8003832:	4618      	mov	r0, r3
 8003834:	3720      	adds	r7, #32
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	40015404 	.word	0x40015404
 8003840:	40015424 	.word	0x40015424
 8003844:	40015400 	.word	0x40015400
 8003848:	40015800 	.word	0x40015800
 800384c:	cccccccd 	.word	0xcccccccd
 8003850:	ff05c010 	.word	0xff05c010
 8003854:	fff88000 	.word	0xfff88000

08003858 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b084      	sub	sp, #16
 800385c:	af00      	add	r7, sp, #0
 800385e:	60f8      	str	r0, [r7, #12]
 8003860:	60b9      	str	r1, [r7, #8]
 8003862:	4613      	mov	r3, r2
 8003864:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d002      	beq.n	8003872 <HAL_SAI_Receive_DMA+0x1a>
 800386c:	88fb      	ldrh	r3, [r7, #6]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d101      	bne.n	8003876 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e074      	b.n	8003960 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800387c:	b2db      	uxtb	r3, r3
 800387e:	2b01      	cmp	r3, #1
 8003880:	d16d      	bne.n	800395e <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8003888:	2b01      	cmp	r3, #1
 800388a:	d101      	bne.n	8003890 <HAL_SAI_Receive_DMA+0x38>
 800388c:	2302      	movs	r3, #2
 800388e:	e067      	b.n	8003960 <HAL_SAI_Receive_DMA+0x108>
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2201      	movs	r2, #1
 8003894:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    hsai->pBuffPtr = pData;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	68ba      	ldr	r2, [r7, #8]
 800389c:	665a      	str	r2, [r3, #100]	; 0x64
    hsai->XferSize = Size;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	88fa      	ldrh	r2, [r7, #6]
 80038a2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    hsai->XferCount = Size;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	88fa      	ldrh	r2, [r7, #6]
 80038aa:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2200      	movs	r2, #0
 80038b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2222      	movs	r2, #34	; 0x22
 80038ba:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038c2:	4a29      	ldr	r2, [pc, #164]	; (8003968 <HAL_SAI_Receive_DMA+0x110>)
 80038c4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038ca:	4a28      	ldr	r2, [pc, #160]	; (800396c <HAL_SAI_Receive_DMA+0x114>)
 80038cc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038d2:	4a27      	ldr	r2, [pc, #156]	; (8003970 <HAL_SAI_Receive_DMA+0x118>)
 80038d4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038da:	2200      	movs	r2, #0
 80038dc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	6f18      	ldr	r0, [r3, #112]	; 0x70
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	331c      	adds	r3, #28
 80038e8:	4619      	mov	r1, r3
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80038ee:	461a      	mov	r2, r3
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80038f6:	f7fd f971 	bl	8000bdc <HAL_DMA_Start_IT>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d005      	beq.n	800390c <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	2200      	movs	r2, #0
 8003904:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      return  HAL_ERROR;
 8003908:	2301      	movs	r3, #1
 800390a:	e029      	b.n	8003960 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800390c:	2100      	movs	r1, #0
 800390e:	68f8      	ldr	r0, [r7, #12]
 8003910:	f000 f96e 	bl	8003bf0 <SAI_InterruptFlag>
 8003914:	4601      	mov	r1, r0
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	691a      	ldr	r2, [r3, #16]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	430a      	orrs	r2, r1
 8003922:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003932:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d107      	bne.n	8003952 <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003950:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2200      	movs	r2, #0
 8003956:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800395a:	2300      	movs	r3, #0
 800395c:	e000      	b.n	8003960 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 800395e:	2302      	movs	r3, #2
  }
}
 8003960:	4618      	mov	r0, r3
 8003962:	3710      	adds	r7, #16
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}
 8003968:	08003d33 	.word	0x08003d33
 800396c:	08003cd5 	.word	0x08003cd5
 8003970:	08003d4f 	.word	0x08003d4f

08003974 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8003974:	b480      	push	{r7}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 800397c:	bf00      	nop
 800397e:	370c      	adds	r7, #12
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr

08003988 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8003988:	b480      	push	{r7}
 800398a:	b087      	sub	sp, #28
 800398c:	af00      	add	r7, sp, #0
 800398e:	60f8      	str	r0, [r7, #12]
 8003990:	60b9      	str	r1, [r7, #8]
 8003992:	607a      	str	r2, [r7, #4]
 8003994:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003996:	2300      	movs	r3, #0
 8003998:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	2200      	movs	r2, #0
 800399e:	631a      	str	r2, [r3, #48]	; 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2200      	movs	r2, #0
 80039a4:	639a      	str	r2, [r3, #56]	; 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d003      	beq.n	80039b6 <SAI_InitI2S+0x2e>
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	2b02      	cmp	r3, #2
 80039b4:	d103      	bne.n	80039be <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2200      	movs	r2, #0
 80039ba:	63da      	str	r2, [r3, #60]	; 0x3c
 80039bc:	e002      	b.n	80039c4 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2201      	movs	r2, #1
 80039c2:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80039ca:	649a      	str	r2, [r3, #72]	; 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80039d2:	661a      	str	r2, [r3, #96]	; 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2200      	movs	r2, #0
 80039d8:	655a      	str	r2, [r3, #84]	; 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	683a      	ldr	r2, [r7, #0]
 80039de:	65da      	str	r2, [r3, #92]	; 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	f003 0301 	and.w	r3, r3, #1
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d001      	beq.n	80039ee <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e077      	b.n	8003ade <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d107      	bne.n	8003a04 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2200      	movs	r2, #0
 80039f8:	64da      	str	r2, [r3, #76]	; 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8003a00:	651a      	str	r2, [r3, #80]	; 0x50
 8003a02:	e006      	b.n	8003a12 <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003a0a:	64da      	str	r2, [r3, #76]	; 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Frame definition */
  switch (datasize)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2b03      	cmp	r3, #3
 8003a16:	d84f      	bhi.n	8003ab8 <SAI_InitI2S+0x130>
 8003a18:	a201      	add	r2, pc, #4	; (adr r2, 8003a20 <SAI_InitI2S+0x98>)
 8003a1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a1e:	bf00      	nop
 8003a20:	08003a31 	.word	0x08003a31
 8003a24:	08003a53 	.word	0x08003a53
 8003a28:	08003a75 	.word	0x08003a75
 8003a2c:	08003a97 	.word	0x08003a97
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2280      	movs	r2, #128	; 0x80
 8003a34:	635a      	str	r2, [r3, #52]	; 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	085b      	lsrs	r3, r3, #1
 8003a3a:	015a      	lsls	r2, r3, #5
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	641a      	str	r2, [r3, #64]	; 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	085b      	lsrs	r3, r3, #1
 8003a44:	011a      	lsls	r2, r3, #4
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2240      	movs	r2, #64	; 0x40
 8003a4e:	659a      	str	r2, [r3, #88]	; 0x58
      break;
 8003a50:	e035      	b.n	8003abe <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2280      	movs	r2, #128	; 0x80
 8003a56:	635a      	str	r2, [r3, #52]	; 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	085b      	lsrs	r3, r3, #1
 8003a5c:	019a      	lsls	r2, r3, #6
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	641a      	str	r2, [r3, #64]	; 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	085b      	lsrs	r3, r3, #1
 8003a66:	015a      	lsls	r2, r3, #5
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2280      	movs	r2, #128	; 0x80
 8003a70:	659a      	str	r2, [r3, #88]	; 0x58
      break;
 8003a72:	e024      	b.n	8003abe <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	22c0      	movs	r2, #192	; 0xc0
 8003a78:	635a      	str	r2, [r3, #52]	; 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	085b      	lsrs	r3, r3, #1
 8003a7e:	019a      	lsls	r2, r3, #6
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	641a      	str	r2, [r3, #64]	; 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	085b      	lsrs	r3, r3, #1
 8003a88:	015a      	lsls	r2, r3, #5
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2280      	movs	r2, #128	; 0x80
 8003a92:	659a      	str	r2, [r3, #88]	; 0x58
      break;
 8003a94:	e013      	b.n	8003abe <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	22e0      	movs	r2, #224	; 0xe0
 8003a9a:	635a      	str	r2, [r3, #52]	; 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	085b      	lsrs	r3, r3, #1
 8003aa0:	019a      	lsls	r2, r3, #6
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	641a      	str	r2, [r3, #64]	; 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	085b      	lsrs	r3, r3, #1
 8003aaa:	015a      	lsls	r2, r3, #5
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2280      	movs	r2, #128	; 0x80
 8003ab4:	659a      	str	r2, [r3, #88]	; 0x58
      break;
 8003ab6:	e002      	b.n	8003abe <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	75fb      	strb	r3, [r7, #23]
      break;
 8003abc:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	2b02      	cmp	r3, #2
 8003ac2:	d10b      	bne.n	8003adc <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d102      	bne.n	8003ad0 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2210      	movs	r2, #16
 8003ace:	655a      	str	r2, [r3, #84]	; 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2b02      	cmp	r3, #2
 8003ad4:	d102      	bne.n	8003adc <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2208      	movs	r2, #8
 8003ada:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  return status;
 8003adc:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	371c      	adds	r7, #28
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae8:	4770      	bx	lr
 8003aea:	bf00      	nop

08003aec <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b087      	sub	sp, #28
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	60f8      	str	r0, [r7, #12]
 8003af4:	60b9      	str	r1, [r7, #8]
 8003af6:	607a      	str	r2, [r7, #4]
 8003af8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003afa:	2300      	movs	r3, #0
 8003afc:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2200      	movs	r2, #0
 8003b02:	631a      	str	r2, [r3, #48]	; 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2200      	movs	r2, #0
 8003b08:	639a      	str	r2, [r3, #56]	; 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d003      	beq.n	8003b1a <SAI_InitPCM+0x2e>
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d103      	bne.n	8003b22 <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003b20:	e002      	b.n	8003b28 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	2200      	movs	r2, #0
 8003b26:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	649a      	str	r2, [r3, #72]	; 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003b34:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8003b3c:	651a      	str	r2, [r3, #80]	; 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2200      	movs	r2, #0
 8003b42:	655a      	str	r2, [r3, #84]	; 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	683a      	ldr	r2, [r7, #0]
 8003b48:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003b50:	661a      	str	r2, [r3, #96]	; 0x60

  if (protocol == SAI_PCM_SHORT)
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	2b04      	cmp	r3, #4
 8003b56:	d103      	bne.n	8003b60 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	645a      	str	r2, [r3, #68]	; 0x44
 8003b5e:	e002      	b.n	8003b66 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	220d      	movs	r2, #13
 8003b64:	645a      	str	r2, [r3, #68]	; 0x44
  }

  switch (datasize)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2b03      	cmp	r3, #3
 8003b6a:	d837      	bhi.n	8003bdc <SAI_InitPCM+0xf0>
 8003b6c:	a201      	add	r2, pc, #4	; (adr r2, 8003b74 <SAI_InitPCM+0x88>)
 8003b6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b72:	bf00      	nop
 8003b74:	08003b85 	.word	0x08003b85
 8003b78:	08003b9b 	.word	0x08003b9b
 8003b7c:	08003bb1 	.word	0x08003bb1
 8003b80:	08003bc7 	.word	0x08003bc7
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2280      	movs	r2, #128	; 0x80
 8003b88:	635a      	str	r2, [r3, #52]	; 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	011a      	lsls	r2, r3, #4
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	641a      	str	r2, [r3, #64]	; 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2240      	movs	r2, #64	; 0x40
 8003b96:	659a      	str	r2, [r3, #88]	; 0x58
      break;
 8003b98:	e023      	b.n	8003be2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2280      	movs	r2, #128	; 0x80
 8003b9e:	635a      	str	r2, [r3, #52]	; 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	015a      	lsls	r2, r3, #5
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	641a      	str	r2, [r3, #64]	; 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2280      	movs	r2, #128	; 0x80
 8003bac:	659a      	str	r2, [r3, #88]	; 0x58
      break;
 8003bae:	e018      	b.n	8003be2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	22c0      	movs	r2, #192	; 0xc0
 8003bb4:	635a      	str	r2, [r3, #52]	; 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	015a      	lsls	r2, r3, #5
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	641a      	str	r2, [r3, #64]	; 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2280      	movs	r2, #128	; 0x80
 8003bc2:	659a      	str	r2, [r3, #88]	; 0x58
      break;
 8003bc4:	e00d      	b.n	8003be2 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	22e0      	movs	r2, #224	; 0xe0
 8003bca:	635a      	str	r2, [r3, #52]	; 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	015a      	lsls	r2, r3, #5
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	641a      	str	r2, [r3, #64]	; 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2280      	movs	r2, #128	; 0x80
 8003bd8:	659a      	str	r2, [r3, #88]	; 0x58
      break;
 8003bda:	e002      	b.n	8003be2 <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	75fb      	strb	r3, [r7, #23]
      break;
 8003be0:	bf00      	nop
  }

  return status;
 8003be2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	371c      	adds	r7, #28
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr

08003bf0 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b085      	sub	sp, #20
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	460b      	mov	r3, r1
 8003bfa:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8003c00:	78fb      	ldrb	r3, [r7, #3]
 8003c02:	2b01      	cmp	r3, #1
 8003c04:	d103      	bne.n	8003c0e <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	f043 0308 	orr.w	r3, r3, #8
 8003c0c:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c12:	2b08      	cmp	r3, #8
 8003c14:	d10b      	bne.n	8003c2e <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8003c1a:	2b03      	cmp	r3, #3
 8003c1c:	d003      	beq.n	8003c26 <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d103      	bne.n	8003c2e <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	f043 0310 	orr.w	r3, r3, #16
 8003c2c:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	2b03      	cmp	r3, #3
 8003c34:	d003      	beq.n	8003c3e <SAI_InterruptFlag+0x4e>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	d104      	bne.n	8003c48 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003c44:	60fb      	str	r3, [r7, #12]
 8003c46:	e003      	b.n	8003c50 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	f043 0304 	orr.w	r3, r3, #4
 8003c4e:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8003c50:	68fb      	ldr	r3, [r7, #12]
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3714      	adds	r7, #20
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr
	...

08003c60 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b085      	sub	sp, #20
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8003c68:	4b18      	ldr	r3, [pc, #96]	; (8003ccc <SAI_Disable+0x6c>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a18      	ldr	r2, [pc, #96]	; (8003cd0 <SAI_Disable+0x70>)
 8003c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c72:	0b1b      	lsrs	r3, r3, #12
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003c8a:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d10a      	bne.n	8003ca8 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c98:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 8003ca2:	2303      	movs	r3, #3
 8003ca4:	72fb      	strb	r3, [r7, #11]
      break;
 8003ca6:	e009      	b.n	8003cbc <SAI_Disable+0x5c>
    }
    count--;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	3b01      	subs	r3, #1
 8003cac:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d1e7      	bne.n	8003c8c <SAI_Disable+0x2c>

  return status;
 8003cbc:	7afb      	ldrb	r3, [r7, #11]
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	3714      	adds	r7, #20
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc8:	4770      	bx	lr
 8003cca:	bf00      	nop
 8003ccc:	20000004 	.word	0x20000004
 8003cd0:	95cbec1b 	.word	0x95cbec1b

08003cd4 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ce0:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	69db      	ldr	r3, [r3, #28]
 8003ce6:	2b20      	cmp	r3, #32
 8003ce8:	d01c      	beq.n	8003d24 <SAI_DMARxCplt+0x50>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003cf8:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8003d02:	2100      	movs	r1, #0
 8003d04:	68f8      	ldr	r0, [r7, #12]
 8003d06:	f7ff ff73 	bl	8003bf0 <SAI_InterruptFlag>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	43d9      	mvns	r1, r3
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	691a      	ldr	r2, [r3, #16]
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	400a      	ands	r2, r1
 8003d1a:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 8003d24:	68f8      	ldr	r0, [r7, #12]
 8003d26:	f7fc fa6b 	bl	8000200 <HAL_SAI_RxCpltCallback>
#endif
}
 8003d2a:	bf00      	nop
 8003d2c:	3710      	adds	r7, #16
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}

08003d32 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003d32:	b580      	push	{r7, lr}
 8003d34:	b084      	sub	sp, #16
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d3e:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 8003d40:	68f8      	ldr	r0, [r7, #12]
 8003d42:	f7fc fa41 	bl	80001c8 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 8003d46:	bf00      	nop
 8003d48:	3710      	adds	r7, #16
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}

08003d4e <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003d4e:	b580      	push	{r7, lr}
 8003d50:	b084      	sub	sp, #16
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d5a:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d62:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003d7a:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 8003d7c:	68f8      	ldr	r0, [r7, #12]
 8003d7e:	f7ff ff6f 	bl	8003c60 <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2201      	movs	r2, #1
 8003d86:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8003d92:	68f8      	ldr	r0, [r7, #12]
 8003d94:	f7ff fdee 	bl	8003974 <HAL_SAI_ErrorCallback>
#endif
}
 8003d98:	bf00      	nop
 8003d9a:	3710      	adds	r7, #16
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <memset>:
 8003da0:	4402      	add	r2, r0
 8003da2:	4603      	mov	r3, r0
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d100      	bne.n	8003daa <memset+0xa>
 8003da8:	4770      	bx	lr
 8003daa:	f803 1b01 	strb.w	r1, [r3], #1
 8003dae:	e7f9      	b.n	8003da4 <memset+0x4>

08003db0 <__libc_init_array>:
 8003db0:	b570      	push	{r4, r5, r6, lr}
 8003db2:	4d0d      	ldr	r5, [pc, #52]	; (8003de8 <__libc_init_array+0x38>)
 8003db4:	4c0d      	ldr	r4, [pc, #52]	; (8003dec <__libc_init_array+0x3c>)
 8003db6:	1b64      	subs	r4, r4, r5
 8003db8:	10a4      	asrs	r4, r4, #2
 8003dba:	2600      	movs	r6, #0
 8003dbc:	42a6      	cmp	r6, r4
 8003dbe:	d109      	bne.n	8003dd4 <__libc_init_array+0x24>
 8003dc0:	4d0b      	ldr	r5, [pc, #44]	; (8003df0 <__libc_init_array+0x40>)
 8003dc2:	4c0c      	ldr	r4, [pc, #48]	; (8003df4 <__libc_init_array+0x44>)
 8003dc4:	f000 f818 	bl	8003df8 <_init>
 8003dc8:	1b64      	subs	r4, r4, r5
 8003dca:	10a4      	asrs	r4, r4, #2
 8003dcc:	2600      	movs	r6, #0
 8003dce:	42a6      	cmp	r6, r4
 8003dd0:	d105      	bne.n	8003dde <__libc_init_array+0x2e>
 8003dd2:	bd70      	pop	{r4, r5, r6, pc}
 8003dd4:	f855 3b04 	ldr.w	r3, [r5], #4
 8003dd8:	4798      	blx	r3
 8003dda:	3601      	adds	r6, #1
 8003ddc:	e7ee      	b.n	8003dbc <__libc_init_array+0xc>
 8003dde:	f855 3b04 	ldr.w	r3, [r5], #4
 8003de2:	4798      	blx	r3
 8003de4:	3601      	adds	r6, #1
 8003de6:	e7f2      	b.n	8003dce <__libc_init_array+0x1e>
 8003de8:	08003e58 	.word	0x08003e58
 8003dec:	08003e58 	.word	0x08003e58
 8003df0:	08003e58 	.word	0x08003e58
 8003df4:	08003e5c 	.word	0x08003e5c

08003df8 <_init>:
 8003df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dfa:	bf00      	nop
 8003dfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003dfe:	bc08      	pop	{r3}
 8003e00:	469e      	mov	lr, r3
 8003e02:	4770      	bx	lr

08003e04 <_fini>:
 8003e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e06:	bf00      	nop
 8003e08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e0a:	bc08      	pop	{r3}
 8003e0c:	469e      	mov	lr, r3
 8003e0e:	4770      	bx	lr
