0.6
2016.4
Jan 23 2017
19:37:30
D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.sim/sim_1/synth/func/FPU_Division_Sim_func_synth.vhd,1705182146,vhdl,,,,control_unit;counter;counter_0;counter_1;divider;mpg;mpg_2;mpg_3;mpg_4,,,,,,,,
D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.srcs/sim_1/new/Exceptions_Sim.vhd,1705095234,vhdl,,,,exceptions_sim,,,,,,,,
D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.srcs/sim_1/new/FPU_Division_Sim.vhd,1705182142,vhdl,,,,fpu_division_sim,,,,,,,,
D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.srcs/sources_1/new/FPU_Division.vhd,1705107090,vhdl,D:/Anul III - Semestrul I/SSC/PROIECT/FPU_DIVIDER/Impartire_in_virgula_mobila/Impartire_in_virgula_mobila.srcs/sim_1/new/FPU_Division_Sim.vhd,,,fpu_division,,,,,,,,
