#-----------------------------------------------------------
# Vivado v2015.1_sda (64-bit)
# SW Build 1282618 on Wed Jul 15 13:10:15 MDT 2015
# IP Build 1236664 on Wed May 20 22:57:03 MDT 2015
# Start of session at: Thu Dec 15 15:53:40 2016
# Process ID: 57765
# Log file: /home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/vivado.log
# Journal file: /home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/vivado.jou
#-----------------------------------------------------------
source /home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipirun.tcl -notrace
Sourcing kernel info from: ./map.tcl
Setting ip_repo_paths: {/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/kernels/winograd_pe/winograd_pe/ip}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/kernels/winograd_pe/winograd_pe/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx1/SDAccel/2015.1/Vivado/data/ip'.
Wrote  : </home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/opencldesign.bd> 
Sourcing file: /opt/Xilinx1/SDAccel/2015.1/bin/../scripts/ocl/ocl_block_utils.tcl
Creating BD external ports...
Creating BD contents...
Updating BD port configurations...
Updating kernel resources...
Updating addressing...
INFO: mapping /ocl_conv1/s_axi_control/Reg into /S_AXI offset=0x00000000 range=0x1000 : ocl_slave_seg_ocl_conv1
</M_AXI/Reg> is being mapped into </ocl_conv1/Data_m_axi_gmem1> at <0x44A00000[ 64K ]>
</M_AXI/Reg> is being mapped into </ocl_conv1/Data_m_axi_gmem2> at <0x44A00000[ 64K ]>
</M_AXI/Reg> is being mapped into </ocl_conv1/Data_m_axi_gmem3> at <0x44A00000[ 64K ]>
</M_AXI/Reg> is being mapped into </ocl_conv1/Data_m_axi_gmem4> at <0x44A00000[ 64K ]>
Wrote  : </home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/opencldesign.bd> 
Wrote  : </home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/opencldesign.bd> 
INFO: [BD 41-1662] The design 'opencldesign.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_0/xbar/s_axi_awid'(3) to net 's00_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_0/s00_couplers/M_AXI_bid'(1) to net 's00_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_0/s00_couplers/M_AXI_rid'(1) to net 's00_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_0/xbar/s_axi_arid'(3) to net 's00_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_0/xbar/s_axi_awid'(3) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_0/s01_couplers/M_AXI_bid'(1) to net 's01_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_0/xbar/s_axi_arid'(3) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_0/s01_couplers/M_AXI_rid'(1) to net 's01_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_0/xbar/s_axi_awid'(3) to net 's03_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_0/s03_couplers/M_AXI_bid'(1) to net 's03_couplers_to_xbar_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_0/xbar/s_axi_arid'(3) to net 's03_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_0/s03_couplers/M_AXI_rid'(1) to net 's03_couplers_to_xbar_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_0/S00_AXI_awlock'(1) to net 'S00_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_0/S00_AXI_arlock'(1) to net 'S00_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_0/S01_AXI_awlock'(1) to net 'S01_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_0/S01_AXI_arlock'(1) to net 'S01_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_0/S02_AXI_awlock'(1) to net 'S02_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_0/S02_AXI_arlock'(1) to net 'S02_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_0/S03_AXI_awlock'(1) to net 'S03_AXI_1_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/m_axi_interconnect_0/S03_AXI_arlock'(1) to net 'S03_AXI_1_ARLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign.v
Verilog Output written to : /home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign_wrapper.v
Wrote  : </home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/opencldesign.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'opencldesign_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'opencldesign_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block m_axi_interconnect_0/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'opencldesign_ocl_conv1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'opencldesign_ocl_conv1_0'...
WARNING: [IP_Flow 19-519] IP 'opencldesign_ocl_conv1_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ocl_conv1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'opencldesign_slave_bridge_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'opencldesign_slave_bridge_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'opencldesign_slave_bridge_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'opencldesign_slave_bridge_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block slave_bridge .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'opencldesign_master_bridge_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'opencldesign_master_bridge_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'opencldesign_master_bridge_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'opencldesign_master_bridge_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block master_bridge_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'opencldesign_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'opencldesign_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block m_axi_interconnect_0/m00_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'opencldesign_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'opencldesign_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block m_axi_interconnect_0/s02_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'opencldesign_auto_cc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'opencldesign_auto_cc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block s_axi_interconnect_0/s00_couplers/auto_cc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hw_handoff/opencldesign.hwh
Generated Block Design Tcl file /home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hw_handoff/opencldesign_bd.tcl
Generated Hardware Definition File /home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign.hwdef
[Thu Dec 15 15:53:56 2016] Launched opencldesign_xbar_0_synth_1, opencldesign_ocl_conv1_0_synth_1, opencldesign_slave_bridge_0_synth_1, opencldesign_master_bridge_0_0_synth_1, opencldesign_auto_cc_0_synth_1, opencldesign_auto_us_0_synth_1, opencldesign_auto_cc_1_synth_1...
Run output will be captured here:
opencldesign_xbar_0_synth_1: /home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.runs/opencldesign_xbar_0_synth_1/runme.log
opencldesign_ocl_conv1_0_synth_1: /home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.runs/opencldesign_ocl_conv1_0_synth_1/runme.log
opencldesign_slave_bridge_0_synth_1: /home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.runs/opencldesign_slave_bridge_0_synth_1/runme.log
opencldesign_master_bridge_0_0_synth_1: /home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.runs/opencldesign_master_bridge_0_0_synth_1/runme.log
opencldesign_auto_cc_0_synth_1: /home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.runs/opencldesign_auto_cc_0_synth_1/runme.log
opencldesign_auto_us_0_synth_1: /home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.runs/opencldesign_auto_us_0_synth_1/runme.log
opencldesign_auto_cc_1_synth_1: /home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.runs/opencldesign_auto_cc_1_synth_1/runme.log
[Thu Dec 15 15:53:56 2016] Launched synth_1...
Run output will be captured here: /home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.runs/synth_1/runme.log
[Thu Dec 15 15:53:56 2016] Waiting for synth_1 to finish...

*** Running vivado
    with args -log opencldesign_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source opencldesign_wrapper.tcl


WARNING: Unable to find common Xilinx tools. Automatic updates and 
         license management will be disabled.


****** Vivado v2015.1_sda (64-bit)
  **** SW Build 1282618 on Wed Jul 15 13:10:15 MDT 2015
  **** IP Build 1236664 on Wed May 20 22:57:03 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source opencldesign_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/kernels/winograd_pe/winograd_pe/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx1/SDAccel/2015.1/Vivado/data/ip'.
Command: synth_design -top opencldesign_wrapper -part xc7vx690tffg1157-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2015.11' and will expire in -381 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1066.336 ; gain = 180.797 ; free physical = 26864 ; free virtual = 46358
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'opencldesign_wrapper' [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'opencldesign' [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign.v:419]
INFO: [Synth 8-638] synthesizing module 'GND' [/opt/Xilinx1/SDAccel/2015.1/Vivado/scripts/rt/data/unisim_comp.v:3854]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [/opt/Xilinx1/SDAccel/2015.1/Vivado/scripts/rt/data/unisim_comp.v:3854]
INFO: [Synth 8-638] synthesizing module 'opencldesign_m_axi_interconnect_0_0' [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign.v:1484]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_E97AMR' [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign.v:12]
INFO: [Synth 8-638] synthesizing module 'opencldesign_auto_cc_0' [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-63024-ap-dev-TR-CentOS/realtime/opencldesign_auto_cc_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'opencldesign_auto_cc_0' (2#1) [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-63024-ap-dev-TR-CentOS/realtime/opencldesign_auto_cc_0_stub.v:7]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'opencldesign_auto_cc_0' requires 82 connections, but only 80 given [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign.v:335]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_E97AMR' (3#1) [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign.v:12]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_CTT9OG' [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign.v:3157]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_CTT9OG' (4#1) [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign.v:3157]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_FU4GOW' [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign.v:3641]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_FU4GOW' (5#1) [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign.v:3641]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_46CW0' [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign.v:3913]
INFO: [Synth 8-638] synthesizing module 'opencldesign_auto_us_0' [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-63024-ap-dev-TR-CentOS/realtime/opencldesign_auto_us_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'opencldesign_auto_us_0' (6#1) [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-63024-ap-dev-TR-CentOS/realtime/opencldesign_auto_us_0_stub.v:7]
WARNING: [Synth 8-350] instance 'auto_us' of module 'opencldesign_auto_us_0' requires 76 connections, but only 74 given [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign.v:4216]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_46CW0' (7#1) [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign.v:3913]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_6GDDKW' [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign.v:4293]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_6GDDKW' (8#1) [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign.v:4293]
INFO: [Synth 8-638] synthesizing module 'opencldesign_xbar_0' [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-63024-ap-dev-TR-CentOS/realtime/opencldesign_xbar_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'opencldesign_xbar_0' (9#1) [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-63024-ap-dev-TR-CentOS/realtime/opencldesign_xbar_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'opencldesign_m_axi_interconnect_0_0' (10#1) [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign.v:1484]
INFO: [Synth 8-638] synthesizing module 'opencldesign_master_bridge_0_0' [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-63024-ap-dev-TR-CentOS/realtime/opencldesign_master_bridge_0_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'opencldesign_master_bridge_0_0' (11#1) [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-63024-ap-dev-TR-CentOS/realtime/opencldesign_master_bridge_0_0_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'opencldesign_ocl_conv1_0' [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-63024-ap-dev-TR-CentOS/realtime/opencldesign_ocl_conv1_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'opencldesign_ocl_conv1_0' (12#1) [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-63024-ap-dev-TR-CentOS/realtime/opencldesign_ocl_conv1_0_stub.v:7]
WARNING: [Synth 8-350] instance 'ocl_conv1' of module 'opencldesign_ocl_conv1_0' requires 180 connections, but only 169 given [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign.v:1215]
INFO: [Synth 8-638] synthesizing module 'opencldesign_s_axi_interconnect_0_0' [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign.v:2947]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_WBZNGJ' [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign.v:3429]
INFO: [Synth 8-638] synthesizing module 'VCC' [/opt/Xilinx1/SDAccel/2015.1/Vivado/scripts/rt/data/unisim_comp.v:35496]
INFO: [Synth 8-256] done synthesizing module 'VCC' (13#1) [/opt/Xilinx1/SDAccel/2015.1/Vivado/scripts/rt/data/unisim_comp.v:35496]
INFO: [Synth 8-638] synthesizing module 'opencldesign_auto_cc_1' [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-63024-ap-dev-TR-CentOS/realtime/opencldesign_auto_cc_1_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'opencldesign_auto_cc_1' (14#1) [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-63024-ap-dev-TR-CentOS/realtime/opencldesign_auto_cc_1_stub.v:7]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'opencldesign_auto_cc_1' requires 42 connections, but only 40 given [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign.v:3598]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_WBZNGJ' (15#1) [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign.v:3429]
INFO: [Synth 8-256] done synthesizing module 'opencldesign_s_axi_interconnect_0_0' (16#1) [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign.v:2947]
INFO: [Synth 8-638] synthesizing module 'opencldesign_slave_bridge_0' [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-63024-ap-dev-TR-CentOS/realtime/opencldesign_slave_bridge_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'opencldesign_slave_bridge_0' (17#1) [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.runs/synth_1/.Xil/Vivado-63024-ap-dev-TR-CentOS/realtime/opencldesign_slave_bridge_0_stub.v:7]
WARNING: [Synth 8-350] instance 'slave_bridge' of module 'opencldesign_slave_bridge_0' requires 64 connections, but only 53 given [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign.v:1428]
INFO: [Synth 8-256] done synthesizing module 'opencldesign' (18#1) [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign.v:419]
INFO: [Synth 8-256] done synthesizing module 'opencldesign_wrapper' (19#1) [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/hdl/opencldesign_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1105.625 ; gain = 220.086 ; free physical = 26823 ; free virtual = 46318
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1105.625 ; gain = 220.086 ; free physical = 26823 ; free virtual = 46318
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1586.945 ; gain = 2.000 ; free physical = 26470 ; free virtual = 45964
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1586.945 ; gain = 701.406 ; free physical = 26468 ; free virtual = 45963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1586.945 ; gain = 701.406 ; free physical = 26468 ; free virtual = 45963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for opencldesign_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for opencldesign_i/m_axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for opencldesign_i/m_axi_interconnect_0/m00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for opencldesign_i/m_axi_interconnect_0/s02_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for opencldesign_i/m_axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for opencldesign_i/master_bridge_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for opencldesign_i/ocl_conv1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for opencldesign_i/s_axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for opencldesign_i/slave_bridge. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1586.945 ; gain = 701.406 ; free physical = 26468 ; free virtual = 45963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1586.945 ; gain = 701.406 ; free physical = 26468 ; free virtual = 45963
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1586.945 ; gain = 701.406 ; free physical = 26468 ; free virtual = 45963
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1586.945 ; gain = 701.406 ; free physical = 26468 ; free virtual = 45963
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1586.945 ; gain = 701.406 ; free physical = 26468 ; free virtual = 45963

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1586.945 ; gain = 701.406 ; free physical = 26455 ; free virtual = 45950
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1586.945 ; gain = 701.406 ; free physical = 26455 ; free virtual = 45950

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1586.945 ; gain = 701.406 ; free physical = 26455 ; free virtual = 45950
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1586.945 ; gain = 701.406 ; free physical = 26432 ; free virtual = 45927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1586.945 ; gain = 701.406 ; free physical = 26431 ; free virtual = 45926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1586.945 ; gain = 701.406 ; free physical = 26415 ; free virtual = 45910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1586.945 ; gain = 701.406 ; free physical = 26415 ; free virtual = 45910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1586.945 ; gain = 701.406 ; free physical = 26415 ; free virtual = 45910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1586.945 ; gain = 701.406 ; free physical = 26415 ; free virtual = 45910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1586.945 ; gain = 701.406 ; free physical = 26415 ; free virtual = 45910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1586.945 ; gain = 701.406 ; free physical = 26415 ; free virtual = 45910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |opencldesign_xbar_0            |         1|
|2     |opencldesign_auto_cc_0         |         1|
|3     |opencldesign_auto_us_0         |         1|
|4     |opencldesign_master_bridge_0_0 |         1|
|5     |opencldesign_ocl_conv1_0       |         1|
|6     |opencldesign_auto_cc_1         |         1|
|7     |opencldesign_slave_bridge_0    |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |opencldesign_auto_cc_0         |     1|
|2     |opencldesign_auto_cc_1         |     1|
|3     |opencldesign_auto_us_0         |     1|
|4     |opencldesign_master_bridge_0_0 |     1|
|5     |opencldesign_ocl_conv1_0       |     1|
|6     |opencldesign_slave_bridge_0    |     1|
|7     |opencldesign_xbar_0            |     1|
|8     |GND                            |     3|
|9     |VCC                            |     1|
+------+-------------------------------+------+

Report Instance Areas: 
+------+-------------------------+------------------------------------+------+
|      |Instance                 |Module                              |Cells |
+------+-------------------------+------------------------------------+------+
|1     |top                      |                                    |  8703|
|2     |  opencldesign_i         |opencldesign                        |  8703|
|3     |    m_axi_interconnect_0 |opencldesign_m_axi_interconnect_0_0 |  4809|
|4     |      m00_couplers       |m00_couplers_imp_E97AMR             |  1238|
|5     |      s02_couplers       |s02_couplers_imp_46CW0              |   748|
|6     |    s_axi_interconnect_0 |opencldesign_s_axi_interconnect_0_0 |   154|
|7     |      s00_couplers       |s00_couplers_imp_WBZNGJ             |   154|
+------+-------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1586.945 ; gain = 701.406 ; free physical = 26415 ; free virtual = 45910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1586.945 ; gain = 83.285 ; free physical = 26415 ; free virtual = 45910
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1586.945 ; gain = 701.406 ; free physical = 26415 ; free virtual = 45910
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1586.945 ; gain = 572.605 ; free physical = 26415 ; free virtual = 45910
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1586.945 ; gain = 0.000 ; free physical = 26413 ; free virtual = 45909
INFO: [Common 17-206] Exiting Vivado at Thu Dec 15 16:07:20 2016...
[Thu Dec 15 16:07:25 2016] synth_1 finished
wait_on_run: Time (s): cpu = 00:23:55 ; elapsed = 00:13:28 . Memory (MB): peak = 1205.590 ; gain = 3.992 ; free physical = 27095 ; free virtual = 46590
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx690tffg1157-2
INFO: [Project 1-454] Reading design checkpoint '/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_xbar_0/opencldesign_xbar_0.dcp' for cell 'opencldesign_i/m_axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_ocl_conv1_0/opencldesign_ocl_conv1_0.dcp' for cell 'opencldesign_i/ocl_conv1'
INFO: [Project 1-454] Reading design checkpoint '/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_slave_bridge_0/opencldesign_slave_bridge_0.dcp' for cell 'opencldesign_i/slave_bridge'
INFO: [Project 1-454] Reading design checkpoint '/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_master_bridge_0_0/opencldesign_master_bridge_0_0.dcp' for cell 'opencldesign_i/master_bridge_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_auto_cc_0/opencldesign_auto_cc_0.dcp' for cell 'opencldesign_i/m_axi_interconnect_0/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_auto_us_0/opencldesign_auto_us_0.dcp' for cell 'opencldesign_i/m_axi_interconnect_0/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_auto_cc_1/opencldesign_auto_cc_1.dcp' for cell 'opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc'
INFO: [Netlist 29-17] Analyzing 6970 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1_sda
INFO: [Device 21-403] Loading part xc7vx690tffg1157-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_xbar_0/opencldesign_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_ocl_conv1_0/opencldesign_ocl_conv1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_auto_cc_0/opencldesign_auto_cc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_auto_us_0/opencldesign_auto_us_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_auto_cc_1/opencldesign_auto_cc_1.dcp'
Parsing XDC File [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_auto_cc_0/opencldesign_auto_cc_0_clocks.xdc] for cell 'opencldesign_i/m_axi_interconnect_0/m00_couplers/auto_cc/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_auto_cc_0/opencldesign_auto_cc_0_clocks.xdc:16]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports KERNEL_CLK]'. [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_auto_cc_0/opencldesign_auto_cc_0_clocks.xdc:16]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_auto_cc_0/opencldesign_auto_cc_0_clocks.xdc:16]
get_clocks: Time (s): cpu = 00:00:57 ; elapsed = 00:00:22 . Memory (MB): peak = 3862.609 ; gain = 1389.352 ; free physical = 24543 ; free virtual = 44142
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports INTERCONNECT_CLK]'. [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_auto_cc_0/opencldesign_auto_cc_0_clocks.xdc:17]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_auto_cc_0/opencldesign_auto_cc_0_clocks.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_auto_cc_0/opencldesign_auto_cc_0_clocks.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_auto_cc_0/opencldesign_auto_cc_0_clocks.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_auto_cc_0/opencldesign_auto_cc_0_clocks.xdc] for cell 'opencldesign_i/m_axi_interconnect_0/m00_couplers/auto_cc/inst'
Parsing XDC File [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_auto_us_0/opencldesign_auto_us_0_clocks.xdc] for cell 'opencldesign_i/m_axi_interconnect_0/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_auto_us_0/opencldesign_auto_us_0_clocks.xdc] for cell 'opencldesign_i/m_axi_interconnect_0/s02_couplers/auto_us/inst'
Parsing XDC File [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_auto_cc_1/opencldesign_auto_cc_1_clocks.xdc] for cell 'opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports INTERCONNECT_CLK]'. [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_auto_cc_1/opencldesign_auto_cc_1_clocks.xdc:16]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_auto_cc_1/opencldesign_auto_cc_1_clocks.xdc:16]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports KERNEL_CLK]'. [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_auto_cc_1/opencldesign_auto_cc_1_clocks.xdc:17]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_auto_cc_1/opencldesign_auto_cc_1_clocks.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_auto_cc_1/opencldesign_auto_cc_1_clocks.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_auto_cc_1/opencldesign_auto_cc_1_clocks.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_auto_cc_1/opencldesign_auto_cc_1_clocks.xdc] for cell 'opencldesign_i/s_axi_interconnect_0/s00_couplers/auto_cc/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 233 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 231 instances

open_run: Time (s): cpu = 00:02:05 ; elapsed = 00:01:29 . Memory (MB): peak = 3862.609 ; gain = 2657.020 ; free physical = 24648 ; free virtual = 44144
INFO: [Timing 38-35] Done setting XDC timing constraints.
write_checkpoint: Time (s): cpu = 00:01:31 ; elapsed = 00:00:43 . Memory (MB): peak = 3902.625 ; gain = 40.016 ; free physical = 24532 ; free virtual = 44098
Command: open_checkpoint /home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/.Xil/sdaccel-57049-ap-dev-TR-CentOS/xilinx_adm-pcie-7v3_1ddr_1_0/Xilinx_adm-pcie-7v3_1ddr-xdma_1_0.dcp
INFO: [Netlist 29-17] Analyzing 18821 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1_sda
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst1/p_in_d1_cdc_from_reg and OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst1/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst2/p_in_d1_cdc_from_reg and OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst2/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'OpenCL_static_i/static_region/clk_wiz_1/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/group/syspro/users/jeffli/perforce/Groups/ips/OpenCL_platform/outputs/vc690-xdma-hip/vc690-xdma/src/project_1/project_1.runs/impl_1/.Xil/Vivado-28667-xsjl23625/dcp_13/OpenCL_static_clk_wiz_1_0.edf:45619]
Parsing XDC File [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/.Xil/Vivado-57765-ap-dev-TR-CentOS/dcp/OpenCL_static_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/group/syspro/users/jeffli/perforce/Groups/ips/OpenCL_platform/outputs/vc690-xdma-hip/vc690-xdma/src/project_1/project_1.srcs/sources_1/bd/OpenCL_static/ip/OpenCL_static_clk_wiz_1_0/OpenCL_static_clk_wiz_1_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/group/syspro/users/jeffli/perforce/Groups/ips/OpenCL_platform/outputs/vc690-xdma-hip/vc690-xdma/src/project_1/project_1.srcs/sources_1/bd/OpenCL_static/ip/OpenCL_static_clk_wiz_1_0/OpenCL_static_clk_wiz_1_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 4677.008 ; gain = 774.383 ; free physical = 22882 ; free virtual = 43271
INFO: [Timing 38-2] Deriving generated clocks [/group/syspro/users/jeffli/perforce/Groups/ips/OpenCL_platform/outputs/vc690-xdma-hip/vc690-xdma/src/project_1/project_1.srcs/sources_1/bd/OpenCL_static/ip/OpenCL_static_dma_pcie_1_0/src/pcie3_7x_0/source/pcie3_7x_0-PCIE_X0Y2.xdc:128]
create_generated_clock: Time (s): cpu = 00:00:30 ; elapsed = 00:00:07 . Memory (MB): peak = 4716.008 ; gain = 39.000 ; free physical = 22844 ; free virtual = 43232
Finished Parsing XDC File [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/.Xil/Vivado-57765-ap-dev-TR-CentOS/dcp/OpenCL_static_wrapper_early.xdc]
Parsing XDC File [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/.Xil/Vivado-57765-ap-dev-TR-CentOS/dcp/OpenCL_static_wrapper.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/group/syspro/users/jeffli/perforce/Groups/ips/OpenCL_platform/outputs/vc690-xdma-hip/vc690-xdma/src/project_1/project_1.srcs/constrs_1/imports/new/clock_groups.xdc:1]
Finished Parsing XDC File [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/.Xil/Vivado-57765-ap-dev-TR-CentOS/dcp/OpenCL_static_wrapper.xdc]
Parsing XDC File [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/.Xil/Vivado-57765-ap-dev-TR-CentOS/dcp/OpenCL_static_wrapper_late.xdc]
Finished Parsing XDC File [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/.Xil/Vivado-57765-ap-dev-TR-CentOS/dcp/OpenCL_static_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 5380.219 ; gain = 603.211 ; free physical = 22178 ; free virtual = 42567
Restored from archive | CPU: 17.710000 secs | Memory: 459.234512 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 5380.219 ; gain = 603.211 ; free physical = 22178 ; free virtual = 42567
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2346 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 88 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, OBUFTDS_DCIEN, OBUFTDS_DCIEN, INV): 9 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 19 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 2 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 26 instances
  RAM16X1S => RAM32X1S (RAMS32): 18 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1521 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 535 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 112 instances

INFO: [Project 1-484] Checkpoint was created with build 1218246
open_checkpoint: Time (s): cpu = 00:04:21 ; elapsed = 00:02:24 . Memory (MB): peak = 5380.219 ; gain = 1477.594 ; free physical = 23022 ; free virtual = 42589
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
update_design: Time (s): cpu = 00:02:17 ; elapsed = 00:02:17 . Memory (MB): peak = 5399.246 ; gain = 19.027 ; free physical = 23005 ; free virtual = 42572
Locking Netlist...
Locking Placement...
Locking Routing...
WARNING: [Vivado 12-3286] Net, Q[0], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[10], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[11], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[12], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[13], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[14], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[15], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[16], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[17], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[18], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[19], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[1], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[20], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[21], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[6], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[7], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[8], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[9], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[0], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[10], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[11], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[12], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[13], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[14], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[15], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[16], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[17], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[18], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[19], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[1], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[20], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[21], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[6], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[7], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[8], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[9], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[10], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[11], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[12], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[13], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[14], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[15], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[16], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[17], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[18], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[8], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[9], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[32], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[33], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[34], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[35], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[0], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[10], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[11], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[12], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[13], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[14], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[15], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[16], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[17], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[18], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[19], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[1], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[20], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[21], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[6], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[7], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[8], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[9], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[0], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[10], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[11], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[12], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[13], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[14], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[15], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[16], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[17], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[18], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[19], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[1], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[20], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[21], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[6], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[7], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[8], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[9], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[10], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[11], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[12], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[13], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[14], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[15], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[16], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[17], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[18], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[8], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[9], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[32], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
WARNING: [Vivado 12-3286] Net, Q[33], could not be marked fixed.  The net is either fully contained within a site or is unrouted.
INFO: [Common 17-14] Message 'Vivado 12-3286' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
set_property: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 5399.246 ; gain = 0.000 ; free physical = 23016 ; free virtual = 42583
lock_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 5399.246 ; gain = 0.000 ; free physical = 23016 ; free virtual = 42583
Command: read_checkpoint -cell OpenCL_static_i/u_ocl_region ./opencldesign.dcp
INFO: [Netlist 29-17] Analyzing 6970 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Constraints 18-1079] Register OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst1/p_in_d1_cdc_from_reg and OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst1/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst1/p_in_d1_cdc_from_reg and OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst1/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst1/p_in_d1_cdc_from_reg and OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst1/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst1/p_in_d1_cdc_from_reg and OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst1/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst1/p_in_d1_cdc_from_reg and OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst1/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst1/p_in_d1_cdc_from_reg and OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst1/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst2/p_in_d1_cdc_from_reg and OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst2/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst2/p_in_d1_cdc_from_reg and OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst2/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst2/p_in_d1_cdc_from_reg and OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst2/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst2/p_in_d1_cdc_from_reg and OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst2/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst2/p_in_d1_cdc_from_reg and OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst2/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst2/p_in_d1_cdc_from_reg and OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst2/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Parsing XDC File [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/.Xil/Vivado-57765-ap-dev-TR-CentOS/dcp/opencldesign_wrapper_late.xdc] for cell 'OpenCL_static_i/u_ocl_region'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/ipiprj/ipiprj.srcs/sources_1/bd/opencldesign/ip/opencldesign_auto_cc_0/opencldesign_auto_cc_0_clocks.xdc:21]
all_fanout: Time (s): cpu = 00:00:49 ; elapsed = 00:00:13 . Memory (MB): peak = 5573.301 ; gain = 174.051 ; free physical = 22774 ; free virtual = 42415
Finished Parsing XDC File [/home/dicecco1/fpga_caffe/src/caffe/ocl_caffe/convolution/winograd_test/prj_winograd/impl/build/system/winograd_pe/bitstream/winograd_pe_ipi/.Xil/Vivado-57765-ap-dev-TR-CentOS/dcp/opencldesign_wrapper_late.xdc] for cell 'OpenCL_static_i/u_ocl_region'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
read_checkpoint: Time (s): cpu = 00:02:28 ; elapsed = 00:01:29 . Memory (MB): peak = 5576.238 ; gain = 176.992 ; free physical = 22848 ; free virtual = 42415
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2015.11' and will expire in -381 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
WARNING: [Common 17-301] Failed to get a license: PartialReconfiguration
Attempting to get a license: ap_opencl
INFO: [Common 17-1223] The version limit for your license is '2015.11' and will expire in -381 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: ap_opencl
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5576.250 ; gain = 0.000 ; free physical = 22848 ; free virtual = 42415

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8c481935

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 5576.250 ; gain = 0.000 ; free physical = 22849 ; free virtual = 42416

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 1771 cells.
Phase 2 Constant Propagation | Checksum: 15c8419a7

Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 5576.250 ; gain = 0.000 ; free physical = 22849 ; free virtual = 42416

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/S_AXI_arcache[0].
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/S_AXI_arcache[1].
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/S_AXI_arcache[2].
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/S_AXI_arcache[3].
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/S_AXI_awcache[0].
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/S_AXI_awcache[1].
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/S_AXI_awcache[2].
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/S_AXI_awcache[3].
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4087/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4087/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4095/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4095/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4103/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4103/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4111/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4111/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4119/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4119/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4127/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4127/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4135/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4135/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4143/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4143/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4151/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4151/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4159/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4159/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4167/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4167/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4175/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4175/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4183/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4183/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4191/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4191/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4199/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4199/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4207/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4207/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4215/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4215/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4223/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4223/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4231/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4231/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4239/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4239/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4247/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4247/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4255/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4255/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4263/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4263/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4271/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4271/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4279/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4279/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4287/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4287/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4295/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4295/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4303/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4303/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4311/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4311/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4319/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4319/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4327/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4327/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4335/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4335/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3831/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U198/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3831/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U199/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3839/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U198/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3839/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U199/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3847/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U198/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3847/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U199/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3855/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U198/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3855/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U199/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3863/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U198/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3863/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U199/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3871/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U198/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3871/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U199/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3879/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U198/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3879/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U199/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3887/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U198/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3887/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U199/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3895/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U198/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3895/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U199/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3903/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U198/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3903/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U199/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3911/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U198/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3911/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U199/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3919/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U198/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3919/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U199/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3927/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U198/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3927/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U199/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3935/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U198/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_p_fu_3935/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U199/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
INFO: [Common 17-14] Message 'Opt 31-6' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-12] Eliminated 96098 unconnected nets.
CRITICAL WARNING: [Constraints 18-952] The ports 'S_AXI_awcache[0], S_AXI_awcache[1], S_AXI_awcache[2], S_AXI_awcache[3], S_AXI_arcache[0], S_AXI_arcache[1], S_AXI_arcache[2], and S_AXI_arcache[3]' in reconfigurable module 'OpenCL_static_i/u_ocl_region' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
INFO: [Opt 31-11] Eliminated 4707 unconnected cells.
Phase 3 Sweep | Checksum: 19f4b4ac4

Time (s): cpu = 00:02:22 ; elapsed = 00:02:22 . Memory (MB): peak = 5576.250 ; gain = 0.000 ; free physical = 22853 ; free virtual = 42420

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.72 . Memory (MB): peak = 5576.250 ; gain = 0.000 ; free physical = 22853 ; free virtual = 42420
Ending Logic Optimization Task | Checksum: 19f4b4ac4

Time (s): cpu = 00:02:23 ; elapsed = 00:02:23 . Memory (MB): peak = 5576.250 ; gain = 0.000 ; free physical = 22853 ; free virtual = 42420
Implement Debug Cores | Checksum: 148fca876
CRITICAL WARNING: [Constraints 18-952] The ports 'S_AXI_awcache[0], S_AXI_awcache[1], S_AXI_awcache[2], S_AXI_awcache[3], S_AXI_arcache[0], S_AXI_arcache[1], S_AXI_arcache[2], and S_AXI_arcache[3]' in reconfigurable module 'OpenCL_static_i/u_ocl_region' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 
Logic Optimization | Checksum: 148fca876

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 556 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 19f4b4ac4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5768.238 ; gain = 191.988 ; free physical = 22669 ; free virtual = 42236
INFO: [Common 17-83] Releasing license: Implementation
287 Infos, 247 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:37 ; elapsed = 00:03:23 . Memory (MB): peak = 5768.238 ; gain = 192.000 ; free physical = 22669 ; free virtual = 42236
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2015.11' and will expire in -381 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[3][0]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[3][1]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[3][2]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc1.count_d2_reg[3][3]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[3][0]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[3][1]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[8] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[3][2]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[3][3]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/RSTRAMARSTRAM (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/GEN_TRACE_LOG.async_stream_fifo_inst/async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][7]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][8]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][9]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][10]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][11]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][0]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][1]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][2]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][3]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][4]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][5]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][6]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][7]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][8]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][9]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][10]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][11]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][0]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][1]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][2]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][3]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][4]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][5]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][6]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][7]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][8]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][9]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][10]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][11]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][0]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][1]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][2]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][3]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][4]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][5]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][6]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][7]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][8]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][9]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][10]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][11]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][0]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][1]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][2]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][3]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][4]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][5]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][6]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][7]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][8]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][9]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][10]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][11]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][0]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][1]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][2]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][3]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][4]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][5]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][6]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][7]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][8]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][9]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][10]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][11]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][0]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][1]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][2]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][3]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][4]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][5]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][6]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][7]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][8]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][9]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][10]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][11]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][0]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][1]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][2]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][3]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][4]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][5]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[11][6]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][7]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][8]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][9]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][10]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][11]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][0]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4] (net: OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/gc0.count_d1_reg[11][1]) which is driven by a register (OpenCL_static_i/static_region/apm_sys/xilmonitor_fifo0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1252 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1015b3e3f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5768.250 ; gain = 0.000 ; free physical = 22705 ; free virtual = 42273

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.66 . Memory (MB): peak = 5768.250 ; gain = 0.000 ; free physical = 22700 ; free virtual = 42267
Netlist sorting complete. Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.65 . Memory (MB): peak = 5768.250 ; gain = 0.000 ; free physical = 22706 ; free virtual = 42273

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 4ee4c816

Time (s): cpu = 00:03:22 ; elapsed = 00:03:22 . Memory (MB): peak = 5768.250 ; gain = 0.000 ; free physical = 22704 ; free virtual = 42272
WARNING: [Constraints 18-1079] Register OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst1/p_in_d1_cdc_from_reg and OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst1/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst1/p_in_d1_cdc_from_reg and OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst1/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst1/p_in_d1_cdc_from_reg and OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst1/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst1/p_in_d1_cdc_from_reg and OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst1/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst1/p_in_d1_cdc_from_reg and OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst1/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst1/p_in_d1_cdc_from_reg and OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst1/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst2/p_in_d1_cdc_from_reg and OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst2/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst2/p_in_d1_cdc_from_reg and OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst2/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst2/p_in_d1_cdc_from_reg and OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst2/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst2/p_in_d1_cdc_from_reg and OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst2/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst2/p_in_d1_cdc_from_reg and OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst2/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst2/p_in_d1_cdc_from_reg and OpenCL_static_i/static_region/apm_sys/xilmonitor_apm/inst/GEN_PROFILE_Trace_Mode.profile_trace_mode_inst/register_module_inst/cdc_sync_inst2/s_out_d1_cdc_to_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
CRITICAL WARNING: [Constraints 18-993] The Pblock pblock_u_ocl_region has defined an area that causes the splitting of interconnect tile columns. Partial reconfiguration requires that the left and right paired interconnect tile columns cannot be split by a reconfigurable boundary.  This is caused by either the left or right edge of a Pblock boundary, or by the Pblock spanning over logic types not included in the Pblock ranges.  To avoid an unroutable situation, placement will be prohibited from both of these columns. To avoid placement restrictions, modify the Pblock to avoid splitting the two columns.
The column of the split contains interconnect tile INT_L_X0Y99  (SLICE_X0Y99 SLICE_X1Y99).
Please refer to the Xilinx document on Partial Reconfiguration.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-996] The split between the left and right columns occurs between a reconfigurable Pblock and Static logic.  The static sites are not reconfigurable.  The Pblock should be adjusted to remove the column from the Pblock, unless the excluded reconfigurable and static sites are not needed for the design.  Note that adjusting the Pblock will prevent prohibits and improve placement of the design, but may reduce the routability if the removed sites were needed to span across the static logic.  Failure to modify the Pblock may lead to an unplaceable design if these prohibited sites are required by the design.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-994] The following sites will be excluded from the left column in Static:
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_CHANNEL excluded sites: 4
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_COMMON excluded sites: 1
CRITICAL WARNING: [Constraints 18-992]   Site Type: IBUFDS_GTE2 excluded sites: 2
CRITICAL WARNING: [Constraints 18-992]   Site Type: IPAD excluded sites: 12
CRITICAL WARNING: [Constraints 18-992]   Site Type: OPAD excluded sites: 8
CRITICAL WARNING: [Constraints 18-995] The following sites will be excluded from the right column in pblock_u_ocl_region:
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEL excluded sites: 100
CRITICAL WARNING: [Constraints 18-993] The Pblock pblock_u_ocl_region has defined an area that causes the splitting of interconnect tile columns. Partial reconfiguration requires that the left and right paired interconnect tile columns cannot be split by a reconfigurable boundary.  This is caused by either the left or right edge of a Pblock boundary, or by the Pblock spanning over logic types not included in the Pblock ranges.  To avoid an unroutable situation, placement will be prohibited from both of these columns. To avoid placement restrictions, modify the Pblock to avoid splitting the two columns.
The column of the split contains interconnect tile INT_L_X70Y99  (SLICE_X105Y99 SLICE_X104Y99).
Please refer to the Xilinx document on Partial Reconfiguration.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-996] The split between the left and right columns occurs between a reconfigurable Pblock and Static logic.  The static sites are not reconfigurable.  The Pblock should be adjusted to remove the column from the Pblock, unless the excluded reconfigurable and static sites are not needed for the design.  Note that adjusting the Pblock will prevent prohibits and improve placement of the design, but may reduce the routability if the removed sites were needed to span across the static logic.  Failure to modify the Pblock may lead to an unplaceable design if these prohibited sites are required by the design.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-994] The following sites will be excluded from the left column in pblock_u_ocl_region:
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEL excluded sites: 50
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEM excluded sites: 50
CRITICAL WARNING: [Constraints 18-995] The following sites will be excluded from the right column in Static:
CRITICAL WARNING: [Constraints 18-993] The Pblock pblock_u_ocl_region has defined an area that causes the splitting of interconnect tile columns. Partial reconfiguration requires that the left and right paired interconnect tile columns cannot be split by a reconfigurable boundary.  This is caused by either the left or right edge of a Pblock boundary, or by the Pblock spanning over logic types not included in the Pblock ranges.  To avoid an unroutable situation, placement will be prohibited from both of these columns. To avoid placement restrictions, modify the Pblock to avoid splitting the two columns.
The column of the split contains interconnect tile INT_L_X0Y49  (SLICE_X0Y49 SLICE_X1Y49).
Please refer to the Xilinx document on Partial Reconfiguration.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-996] The split between the left and right columns occurs between a reconfigurable Pblock and Static logic.  The static sites are not reconfigurable.  The Pblock should be adjusted to remove the column from the Pblock, unless the excluded reconfigurable and static sites are not needed for the design.  Note that adjusting the Pblock will prevent prohibits and improve placement of the design, but may reduce the routability if the removed sites were needed to span across the static logic.  Failure to modify the Pblock may lead to an unplaceable design if these prohibited sites are required by the design.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-994] The following sites will be excluded from the left column in Static:
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_CHANNEL excluded sites: 4
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_COMMON excluded sites: 1
CRITICAL WARNING: [Constraints 18-992]   Site Type: IBUFDS_GTE2 excluded sites: 2
CRITICAL WARNING: [Constraints 18-992]   Site Type: IPAD excluded sites: 12
CRITICAL WARNING: [Constraints 18-992]   Site Type: OPAD excluded sites: 8
CRITICAL WARNING: [Constraints 18-995] The following sites will be excluded from the right column in pblock_u_ocl_region:
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEL excluded sites: 100
CRITICAL WARNING: [Constraints 18-993] The Pblock pblock_u_ocl_region has defined an area that causes the splitting of interconnect tile columns. Partial reconfiguration requires that the left and right paired interconnect tile columns cannot be split by a reconfigurable boundary.  This is caused by either the left or right edge of a Pblock boundary, or by the Pblock spanning over logic types not included in the Pblock ranges.  To avoid an unroutable situation, placement will be prohibited from both of these columns. To avoid placement restrictions, modify the Pblock to avoid splitting the two columns.
The column of the split contains interconnect tile INT_L_X70Y49  (SLICE_X105Y49 SLICE_X104Y49).
Please refer to the Xilinx document on Partial Reconfiguration.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-996] The split between the left and right columns occurs between a reconfigurable Pblock and Static logic.  The static sites are not reconfigurable.  The Pblock should be adjusted to remove the column from the Pblock, unless the excluded reconfigurable and static sites are not needed for the design.  Note that adjusting the Pblock will prevent prohibits and improve placement of the design, but may reduce the routability if the removed sites were needed to span across the static logic.  Failure to modify the Pblock may lead to an unplaceable design if these prohibited sites are required by the design.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-994] The following sites will be excluded from the left column in pblock_u_ocl_region:
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEL excluded sites: 50
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEM excluded sites: 50
CRITICAL WARNING: [Constraints 18-995] The following sites will be excluded from the right column in Static:
CRITICAL WARNING: [Constraints 18-993] The Pblock pblock_u_ocl_region has defined an area that causes the splitting of interconnect tile columns. Partial reconfiguration requires that the left and right paired interconnect tile columns cannot be split by a reconfigurable boundary.  This is caused by either the left or right edge of a Pblock boundary, or by the Pblock spanning over logic types not included in the Pblock ranges.  To avoid an unroutable situation, placement will be prohibited from both of these columns. To avoid placement restrictions, modify the Pblock to avoid splitting the two columns.
The column of the split contains interconnect tile INT_L_X150Y149  (SLICE_X221Y149 SLICE_X220Y149).
Please refer to the Xilinx document on Partial Reconfiguration.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-996] The split between the left and right columns occurs between a reconfigurable Pblock and Static logic.  The static sites are not reconfigurable.  The Pblock should be adjusted to remove the column from the Pblock, unless the excluded reconfigurable and static sites are not needed for the design.  Note that adjusting the Pblock will prevent prohibits and improve placement of the design, but may reduce the routability if the removed sites were needed to span across the static logic.  Failure to modify the Pblock may lead to an unplaceable design if these prohibited sites are required by the design.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-994] The following sites will be excluded from the left column in pblock_u_ocl_region:
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEL excluded sites: 50
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEM excluded sites: 50
CRITICAL WARNING: [Constraints 18-995] The following sites will be excluded from the right column in Static:
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_CHANNEL excluded sites: 4
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_COMMON excluded sites: 1
CRITICAL WARNING: [Constraints 18-992]   Site Type: IBUFDS_GTE2 excluded sites: 2
CRITICAL WARNING: [Constraints 18-992]   Site Type: IPAD excluded sites: 12
CRITICAL WARNING: [Constraints 18-992]   Site Type: OPAD excluded sites: 8
CRITICAL WARNING: [Constraints 18-993] The Pblock pblock_u_ocl_region has defined an area that causes the splitting of interconnect tile columns. Partial reconfiguration requires that the left and right paired interconnect tile columns cannot be split by a reconfigurable boundary.  This is caused by either the left or right edge of a Pblock boundary, or by the Pblock spanning over logic types not included in the Pblock ranges.  To avoid an unroutable situation, placement will be prohibited from both of these columns. To avoid placement restrictions, modify the Pblock to avoid splitting the two columns.
The column of the split contains interconnect tile INT_L_X0Y149  (SLICE_X0Y149 SLICE_X1Y149).
Please refer to the Xilinx document on Partial Reconfiguration.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-996] The split between the left and right columns occurs between a reconfigurable Pblock and Static logic.  The static sites are not reconfigurable.  The Pblock should be adjusted to remove the column from the Pblock, unless the excluded reconfigurable and static sites are not needed for the design.  Note that adjusting the Pblock will prevent prohibits and improve placement of the design, but may reduce the routability if the removed sites were needed to span across the static logic.  Failure to modify the Pblock may lead to an unplaceable design if these prohibited sites are required by the design.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-994] The following sites will be excluded from the left column in Static:
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_CHANNEL excluded sites: 4
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_COMMON excluded sites: 1
CRITICAL WARNING: [Constraints 18-992]   Site Type: IBUFDS_GTE2 excluded sites: 2
CRITICAL WARNING: [Constraints 18-992]   Site Type: IPAD excluded sites: 12
CRITICAL WARNING: [Constraints 18-992]   Site Type: OPAD excluded sites: 8
CRITICAL WARNING: [Constraints 18-995] The following sites will be excluded from the right column in pblock_u_ocl_region:
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEL excluded sites: 100
CRITICAL WARNING: [Constraints 18-993] The Pblock pblock_u_ocl_region has defined an area that causes the splitting of interconnect tile columns. Partial reconfiguration requires that the left and right paired interconnect tile columns cannot be split by a reconfigurable boundary.  This is caused by either the left or right edge of a Pblock boundary, or by the Pblock spanning over logic types not included in the Pblock ranges.  To avoid an unroutable situation, placement will be prohibited from both of these columns. To avoid placement restrictions, modify the Pblock to avoid splitting the two columns.
The column of the split contains interconnect tile INT_L_X70Y149  (SLICE_X105Y149 SLICE_X104Y149).
Please refer to the Xilinx document on Partial Reconfiguration.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-996] The split between the left and right columns occurs between a reconfigurable Pblock and Static logic.  The static sites are not reconfigurable.  The Pblock should be adjusted to remove the column from the Pblock, unless the excluded reconfigurable and static sites are not needed for the design.  Note that adjusting the Pblock will prevent prohibits and improve placement of the design, but may reduce the routability if the removed sites were needed to span across the static logic.  Failure to modify the Pblock may lead to an unplaceable design if these prohibited sites are required by the design.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-994] The following sites will be excluded from the left column in pblock_u_ocl_region:
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEL excluded sites: 50
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEM excluded sites: 50
CRITICAL WARNING: [Constraints 18-995] The following sites will be excluded from the right column in Static:
CRITICAL WARNING: [Constraints 18-993] The Pblock pblock_u_ocl_region has defined an area that causes the splitting of interconnect tile columns. Partial reconfiguration requires that the left and right paired interconnect tile columns cannot be split by a reconfigurable boundary.  This is caused by either the left or right edge of a Pblock boundary, or by the Pblock spanning over logic types not included in the Pblock ranges.  To avoid an unroutable situation, placement will be prohibited from both of these columns. To avoid placement restrictions, modify the Pblock to avoid splitting the two columns.
The column of the split contains interconnect tile INT_L_X150Y99  (SLICE_X221Y99 SLICE_X220Y99).
Please refer to the Xilinx document on Partial Reconfiguration.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-996] The split between the left and right columns occurs between a reconfigurable Pblock and Static logic.  The static sites are not reconfigurable.  The Pblock should be adjusted to remove the column from the Pblock, unless the excluded reconfigurable and static sites are not needed for the design.  Note that adjusting the Pblock will prevent prohibits and improve placement of the design, but may reduce the routability if the removed sites were needed to span across the static logic.  Failure to modify the Pblock may lead to an unplaceable design if these prohibited sites are required by the design.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-994] The following sites will be excluded from the left column in pblock_u_ocl_region:
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEL excluded sites: 50
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEM excluded sites: 50
CRITICAL WARNING: [Constraints 18-995] The following sites will be excluded from the right column in Static:
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_CHANNEL excluded sites: 4
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_COMMON excluded sites: 1
CRITICAL WARNING: [Constraints 18-992]   Site Type: IBUFDS_GTE2 excluded sites: 2
CRITICAL WARNING: [Constraints 18-992]   Site Type: IPAD excluded sites: 12
CRITICAL WARNING: [Constraints 18-992]   Site Type: OPAD excluded sites: 8
CRITICAL WARNING: [Constraints 18-993] The Pblock pblock_u_ocl_region has defined an area that causes the splitting of interconnect tile columns. Partial reconfiguration requires that the left and right paired interconnect tile columns cannot be split by a reconfigurable boundary.  This is caused by either the left or right edge of a Pblock boundary, or by the Pblock spanning over logic types not included in the Pblock ranges.  To avoid an unroutable situation, placement will be prohibited from both of these columns. To avoid placement restrictions, modify the Pblock to avoid splitting the two columns.
The column of the split contains interconnect tile INT_L_X150Y49  (SLICE_X221Y49 SLICE_X220Y49).
Please refer to the Xilinx document on Partial Reconfiguration.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-996] The split between the left and right columns occurs between a reconfigurable Pblock and Static logic.  The static sites are not reconfigurable.  The Pblock should be adjusted to remove the column from the Pblock, unless the excluded reconfigurable and static sites are not needed for the design.  Note that adjusting the Pblock will prevent prohibits and improve placement of the design, but may reduce the routability if the removed sites were needed to span across the static logic.  Failure to modify the Pblock may lead to an unplaceable design if these prohibited sites are required by the design.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-994] The following sites will be excluded from the left column in pblock_u_ocl_region:
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEL excluded sites: 50
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEM excluded sites: 50
CRITICAL WARNING: [Constraints 18-995] The following sites will be excluded from the right column in Static:
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_CHANNEL excluded sites: 4
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_COMMON excluded sites: 1
CRITICAL WARNING: [Constraints 18-992]   Site Type: IBUFDS_GTE2 excluded sites: 2
CRITICAL WARNING: [Constraints 18-992]   Site Type: IPAD excluded sites: 12
CRITICAL WARNING: [Constraints 18-992]   Site Type: OPAD excluded sites: 8
CRITICAL WARNING: [Constraints 18-993] The Pblock pblock_u_ocl_region has defined an area that causes the splitting of interconnect tile columns. Partial reconfiguration requires that the left and right paired interconnect tile columns cannot be split by a reconfigurable boundary.  This is caused by either the left or right edge of a Pblock boundary, or by the Pblock spanning over logic types not included in the Pblock ranges.  To avoid an unroutable situation, placement will be prohibited from both of these columns. To avoid placement restrictions, modify the Pblock to avoid splitting the two columns.
The column of the split contains interconnect tile INT_L_X150Y249  (SLICE_X221Y249 SLICE_X220Y249).
Please refer to the Xilinx document on Partial Reconfiguration.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-996] The split between the left and right columns occurs between a reconfigurable Pblock and Static logic.  The static sites are not reconfigurable.  The Pblock should be adjusted to remove the column from the Pblock, unless the excluded reconfigurable and static sites are not needed for the design.  Note that adjusting the Pblock will prevent prohibits and improve placement of the design, but may reduce the routability if the removed sites were needed to span across the static logic.  Failure to modify the Pblock may lead to an unplaceable design if these prohibited sites are required by the design.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-994] The following sites will be excluded from the left column in pblock_u_ocl_region:
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEL excluded sites: 50
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEM excluded sites: 50
CRITICAL WARNING: [Constraints 18-995] The following sites will be excluded from the right column in Static:
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_CHANNEL excluded sites: 4
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_COMMON excluded sites: 1
CRITICAL WARNING: [Constraints 18-992]   Site Type: IBUFDS_GTE2 excluded sites: 2
CRITICAL WARNING: [Constraints 18-992]   Site Type: IPAD excluded sites: 12
CRITICAL WARNING: [Constraints 18-992]   Site Type: OPAD excluded sites: 8
CRITICAL WARNING: [Constraints 18-993] The Pblock pblock_u_ocl_region has defined an area that causes the splitting of interconnect tile columns. Partial reconfiguration requires that the left and right paired interconnect tile columns cannot be split by a reconfigurable boundary.  This is caused by either the left or right edge of a Pblock boundary, or by the Pblock spanning over logic types not included in the Pblock ranges.  To avoid an unroutable situation, placement will be prohibited from both of these columns. To avoid placement restrictions, modify the Pblock to avoid splitting the two columns.
The column of the split contains interconnect tile INT_L_X0Y249  (SLICE_X0Y249 SLICE_X1Y249).
Please refer to the Xilinx document on Partial Reconfiguration.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-996] The split between the left and right columns occurs between a reconfigurable Pblock and Static logic.  The static sites are not reconfigurable.  The Pblock should be adjusted to remove the column from the Pblock, unless the excluded reconfigurable and static sites are not needed for the design.  Note that adjusting the Pblock will prevent prohibits and improve placement of the design, but may reduce the routability if the removed sites were needed to span across the static logic.  Failure to modify the Pblock may lead to an unplaceable design if these prohibited sites are required by the design.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-994] The following sites will be excluded from the left column in Static:
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_CHANNEL excluded sites: 4
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_COMMON excluded sites: 1
CRITICAL WARNING: [Constraints 18-992]   Site Type: IBUFDS_GTE2 excluded sites: 2
CRITICAL WARNING: [Constraints 18-992]   Site Type: IPAD excluded sites: 12
CRITICAL WARNING: [Constraints 18-992]   Site Type: OPAD excluded sites: 8
CRITICAL WARNING: [Constraints 18-995] The following sites will be excluded from the right column in pblock_u_ocl_region:
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEL excluded sites: 100
CRITICAL WARNING: [Constraints 18-993] The Pblock pblock_u_ocl_region has defined an area that causes the splitting of interconnect tile columns. Partial reconfiguration requires that the left and right paired interconnect tile columns cannot be split by a reconfigurable boundary.  This is caused by either the left or right edge of a Pblock boundary, or by the Pblock spanning over logic types not included in the Pblock ranges.  To avoid an unroutable situation, placement will be prohibited from both of these columns. To avoid placement restrictions, modify the Pblock to avoid splitting the two columns.
The column of the split contains interconnect tile INT_L_X70Y249  (SLICE_X105Y249 SLICE_X104Y249).
Please refer to the Xilinx document on Partial Reconfiguration.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-996] The split between the left and right columns occurs between a reconfigurable Pblock and Static logic.  The static sites are not reconfigurable.  The Pblock should be adjusted to remove the column from the Pblock, unless the excluded reconfigurable and static sites are not needed for the design.  Note that adjusting the Pblock will prevent prohibits and improve placement of the design, but may reduce the routability if the removed sites were needed to span across the static logic.  Failure to modify the Pblock may lead to an unplaceable design if these prohibited sites are required by the design.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-994] The following sites will be excluded from the left column in pblock_u_ocl_region:
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEL excluded sites: 50
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEM excluded sites: 50
CRITICAL WARNING: [Constraints 18-995] The following sites will be excluded from the right column in Static:
CRITICAL WARNING: [Constraints 18-992]   Site Type: PMV2 excluded sites: 1
CRITICAL WARNING: [Constraints 18-993] The Pblock pblock_u_ocl_region has defined an area that causes the splitting of interconnect tile columns. Partial reconfiguration requires that the left and right paired interconnect tile columns cannot be split by a reconfigurable boundary.  This is caused by either the left or right edge of a Pblock boundary, or by the Pblock spanning over logic types not included in the Pblock ranges.  To avoid an unroutable situation, placement will be prohibited from both of these columns. To avoid placement restrictions, modify the Pblock to avoid splitting the two columns.
The column of the split contains interconnect tile INT_L_X150Y199  (SLICE_X221Y199 SLICE_X220Y199).
Please refer to the Xilinx document on Partial Reconfiguration.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-996] The split between the left and right columns occurs between a reconfigurable Pblock and Static logic.  The static sites are not reconfigurable.  The Pblock should be adjusted to remove the column from the Pblock, unless the excluded reconfigurable and static sites are not needed for the design.  Note that adjusting the Pblock will prevent prohibits and improve placement of the design, but may reduce the routability if the removed sites were needed to span across the static logic.  Failure to modify the Pblock may lead to an unplaceable design if these prohibited sites are required by the design.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-994] The following sites will be excluded from the left column in pblock_u_ocl_region:
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEL excluded sites: 50
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEM excluded sites: 50
CRITICAL WARNING: [Constraints 18-995] The following sites will be excluded from the right column in Static:
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_CHANNEL excluded sites: 4
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_COMMON excluded sites: 1
CRITICAL WARNING: [Constraints 18-992]   Site Type: IBUFDS_GTE2 excluded sites: 2
CRITICAL WARNING: [Constraints 18-992]   Site Type: IPAD excluded sites: 12
CRITICAL WARNING: [Constraints 18-992]   Site Type: OPAD excluded sites: 8
CRITICAL WARNING: [Constraints 18-993] The Pblock pblock_u_ocl_region has defined an area that causes the splitting of interconnect tile columns. Partial reconfiguration requires that the left and right paired interconnect tile columns cannot be split by a reconfigurable boundary.  This is caused by either the left or right edge of a Pblock boundary, or by the Pblock spanning over logic types not included in the Pblock ranges.  To avoid an unroutable situation, placement will be prohibited from both of these columns. To avoid placement restrictions, modify the Pblock to avoid splitting the two columns.
The column of the split contains interconnect tile INT_L_X0Y199  (SLICE_X0Y199 SLICE_X1Y199).
Please refer to the Xilinx document on Partial Reconfiguration.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-996] The split between the left and right columns occurs between a reconfigurable Pblock and Static logic.  The static sites are not reconfigurable.  The Pblock should be adjusted to remove the column from the Pblock, unless the excluded reconfigurable and static sites are not needed for the design.  Note that adjusting the Pblock will prevent prohibits and improve placement of the design, but may reduce the routability if the removed sites were needed to span across the static logic.  Failure to modify the Pblock may lead to an unplaceable design if these prohibited sites are required by the design.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-994] The following sites will be excluded from the left column in Static:
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_CHANNEL excluded sites: 4
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_COMMON excluded sites: 1
CRITICAL WARNING: [Constraints 18-992]   Site Type: IBUFDS_GTE2 excluded sites: 2
CRITICAL WARNING: [Constraints 18-992]   Site Type: IPAD excluded sites: 12
CRITICAL WARNING: [Constraints 18-992]   Site Type: OPAD excluded sites: 8
CRITICAL WARNING: [Constraints 18-995] The following sites will be excluded from the right column in pblock_u_ocl_region:
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEL excluded sites: 100
CRITICAL WARNING: [Constraints 18-993] The Pblock pblock_u_ocl_region has defined an area that causes the splitting of interconnect tile columns. Partial reconfiguration requires that the left and right paired interconnect tile columns cannot be split by a reconfigurable boundary.  This is caused by either the left or right edge of a Pblock boundary, or by the Pblock spanning over logic types not included in the Pblock ranges.  To avoid an unroutable situation, placement will be prohibited from both of these columns. To avoid placement restrictions, modify the Pblock to avoid splitting the two columns.
The column of the split contains interconnect tile INT_L_X70Y199  (SLICE_X105Y199 SLICE_X104Y199).
Please refer to the Xilinx document on Partial Reconfiguration.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-996] The split between the left and right columns occurs between a reconfigurable Pblock and Static logic.  The static sites are not reconfigurable.  The Pblock should be adjusted to remove the column from the Pblock, unless the excluded reconfigurable and static sites are not needed for the design.  Note that adjusting the Pblock will prevent prohibits and improve placement of the design, but may reduce the routability if the removed sites were needed to span across the static logic.  Failure to modify the Pblock may lead to an unplaceable design if these prohibited sites are required by the design.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-994] The following sites will be excluded from the left column in pblock_u_ocl_region:
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEL excluded sites: 50
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEM excluded sites: 50
CRITICAL WARNING: [Constraints 18-995] The following sites will be excluded from the right column in Static:
CRITICAL WARNING: [Constraints 18-993] The Pblock pblock_u_ocl_region has defined an area that causes the splitting of interconnect tile columns. Partial reconfiguration requires that the left and right paired interconnect tile columns cannot be split by a reconfigurable boundary.  This is caused by either the left or right edge of a Pblock boundary, or by the Pblock spanning over logic types not included in the Pblock ranges.  To avoid an unroutable situation, placement will be prohibited from both of these columns. To avoid placement restrictions, modify the Pblock to avoid splitting the two columns.
The column of the split contains interconnect tile INT_L_X150Y329  (SLICE_X221Y329 SLICE_X220Y329).
Please refer to the Xilinx document on Partial Reconfiguration.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-996] The split between the left and right columns occurs between a reconfigurable Pblock and Static logic.  The static sites are not reconfigurable.  The Pblock should be adjusted to remove the column from the Pblock, unless the excluded reconfigurable and static sites are not needed for the design.  Note that adjusting the Pblock will prevent prohibits and improve placement of the design, but may reduce the routability if the removed sites were needed to span across the static logic.  Failure to modify the Pblock may lead to an unplaceable design if these prohibited sites are required by the design.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-994] The following sites will be excluded from the left column in pblock_u_ocl_region:
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEL excluded sites: 50
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEM excluded sites: 50
CRITICAL WARNING: [Constraints 18-995] The following sites will be excluded from the right column in Static:
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_CHANNEL excluded sites: 4
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_COMMON excluded sites: 1
CRITICAL WARNING: [Constraints 18-992]   Site Type: IBUFDS_GTE2 excluded sites: 2
CRITICAL WARNING: [Constraints 18-992]   Site Type: IPAD excluded sites: 12
CRITICAL WARNING: [Constraints 18-992]   Site Type: OPAD excluded sites: 8
CRITICAL WARNING: [Constraints 18-993] The Pblock pblock_u_ocl_region has defined an area that causes the splitting of interconnect tile columns. Partial reconfiguration requires that the left and right paired interconnect tile columns cannot be split by a reconfigurable boundary.  This is caused by either the left or right edge of a Pblock boundary, or by the Pblock spanning over logic types not included in the Pblock ranges.  To avoid an unroutable situation, placement will be prohibited from both of these columns. To avoid placement restrictions, modify the Pblock to avoid splitting the two columns.
The column of the split contains interconnect tile INT_L_X0Y329  (SLICE_X0Y329 SLICE_X1Y329).
Please refer to the Xilinx document on Partial Reconfiguration.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-996] The split between the left and right columns occurs between a reconfigurable Pblock and Static logic.  The static sites are not reconfigurable.  The Pblock should be adjusted to remove the column from the Pblock, unless the excluded reconfigurable and static sites are not needed for the design.  Note that adjusting the Pblock will prevent prohibits and improve placement of the design, but may reduce the routability if the removed sites were needed to span across the static logic.  Failure to modify the Pblock may lead to an unplaceable design if these prohibited sites are required by the design.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-994] The following sites will be excluded from the left column in Static:
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_CHANNEL excluded sites: 4
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_COMMON excluded sites: 1
CRITICAL WARNING: [Constraints 18-992]   Site Type: IBUFDS_GTE2 excluded sites: 2
CRITICAL WARNING: [Constraints 18-992]   Site Type: IPAD excluded sites: 12
CRITICAL WARNING: [Constraints 18-992]   Site Type: OPAD excluded sites: 8
CRITICAL WARNING: [Constraints 18-995] The following sites will be excluded from the right column in pblock_u_ocl_region:
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEL excluded sites: 100
CRITICAL WARNING: [Constraints 18-993] The Pblock pblock_u_ocl_region has defined an area that causes the splitting of interconnect tile columns. Partial reconfiguration requires that the left and right paired interconnect tile columns cannot be split by a reconfigurable boundary.  This is caused by either the left or right edge of a Pblock boundary, or by the Pblock spanning over logic types not included in the Pblock ranges.  To avoid an unroutable situation, placement will be prohibited from both of these columns. To avoid placement restrictions, modify the Pblock to avoid splitting the two columns.
The column of the split contains interconnect tile INT_L_X70Y329  (SLICE_X105Y329 SLICE_X104Y329).
Please refer to the Xilinx document on Partial Reconfiguration.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-996] The split between the left and right columns occurs between a reconfigurable Pblock and Static logic.  The static sites are not reconfigurable.  The Pblock should be adjusted to remove the column from the Pblock, unless the excluded reconfigurable and static sites are not needed for the design.  Note that adjusting the Pblock will prevent prohibits and improve placement of the design, but may reduce the routability if the removed sites were needed to span across the static logic.  Failure to modify the Pblock may lead to an unplaceable design if these prohibited sites are required by the design.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-994] The following sites will be excluded from the left column in pblock_u_ocl_region:
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEL excluded sites: 50
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEM excluded sites: 50
CRITICAL WARNING: [Constraints 18-995] The following sites will be excluded from the right column in Static:
CRITICAL WARNING: [Constraints 18-993] The Pblock pblock_u_ocl_region has defined an area that causes the splitting of interconnect tile columns. Partial reconfiguration requires that the left and right paired interconnect tile columns cannot be split by a reconfigurable boundary.  This is caused by either the left or right edge of a Pblock boundary, or by the Pblock spanning over logic types not included in the Pblock ranges.  To avoid an unroutable situation, placement will be prohibited from both of these columns. To avoid placement restrictions, modify the Pblock to avoid splitting the two columns.
The column of the split contains interconnect tile INT_L_X150Y299  (SLICE_X221Y299 SLICE_X220Y299).
Please refer to the Xilinx document on Partial Reconfiguration.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-996] The split between the left and right columns occurs between a reconfigurable Pblock and Static logic.  The static sites are not reconfigurable.  The Pblock should be adjusted to remove the column from the Pblock, unless the excluded reconfigurable and static sites are not needed for the design.  Note that adjusting the Pblock will prevent prohibits and improve placement of the design, but may reduce the routability if the removed sites were needed to span across the static logic.  Failure to modify the Pblock may lead to an unplaceable design if these prohibited sites are required by the design.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-994] The following sites will be excluded from the left column in pblock_u_ocl_region:
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEL excluded sites: 50
CRITICAL WARNING: [Constraints 18-992]   Site Type: SLICEM excluded sites: 50
CRITICAL WARNING: [Constraints 18-995] The following sites will be excluded from the right column in Static:
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_CHANNEL excluded sites: 4
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_COMMON excluded sites: 1
CRITICAL WARNING: [Constraints 18-992]   Site Type: IBUFDS_GTE2 excluded sites: 2
CRITICAL WARNING: [Constraints 18-992]   Site Type: IPAD excluded sites: 12
CRITICAL WARNING: [Constraints 18-992]   Site Type: OPAD excluded sites: 8
CRITICAL WARNING: [Constraints 18-993] The Pblock pblock_u_ocl_region has defined an area that causes the splitting of interconnect tile columns. Partial reconfiguration requires that the left and right paired interconnect tile columns cannot be split by a reconfigurable boundary.  This is caused by either the left or right edge of a Pblock boundary, or by the Pblock spanning over logic types not included in the Pblock ranges.  To avoid an unroutable situation, placement will be prohibited from both of these columns. To avoid placement restrictions, modify the Pblock to avoid splitting the two columns.
The column of the split contains interconnect tile INT_L_X0Y299  (SLICE_X0Y299 SLICE_X1Y299).
Please refer to the Xilinx document on Partial Reconfiguration.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-996] The split between the left and right columns occurs between a reconfigurable Pblock and Static logic.  The static sites are not reconfigurable.  The Pblock should be adjusted to remove the column from the Pblock, unless the excluded reconfigurable and static sites are not needed for the design.  Note that adjusting the Pblock will prevent prohibits and improve placement of the design, but may reduce the routability if the removed sites were needed to span across the static logic.  Failure to modify the Pblock may lead to an unplaceable design if these prohibited sites are required by the design.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-994] The following sites will be excluded from the left column in Static:
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_CHANNEL excluded sites: 4
CRITICAL WARNING: [Constraints 18-992]   Site Type: GTHE2_COMMON excluded sites: 1
INFO: [Common 17-14] Message 'Constraints 18-992' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Constraints 18-995] The following sites will be excluded from the right column in pblock_u_ocl_region:
CRITICAL WARNING: [Constraints 18-993] The Pblock pblock_u_ocl_region has defined an area that causes the splitting of interconnect tile columns. Partial reconfiguration requires that the left and right paired interconnect tile columns cannot be split by a reconfigurable boundary.  This is caused by either the left or right edge of a Pblock boundary, or by the Pblock spanning over logic types not included in the Pblock ranges.  To avoid an unroutable situation, placement will be prohibited from both of these columns. To avoid placement restrictions, modify the Pblock to avoid splitting the two columns.
The column of the split contains interconnect tile INT_L_X70Y299  (SLICE_X105Y299 SLICE_X104Y299).
Please refer to the Xilinx document on Partial Reconfiguration.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-996] The split between the left and right columns occurs between a reconfigurable Pblock and Static logic.  The static sites are not reconfigurable.  The Pblock should be adjusted to remove the column from the Pblock, unless the excluded reconfigurable and static sites are not needed for the design.  Note that adjusting the Pblock will prevent prohibits and improve placement of the design, but may reduce the routability if the removed sites were needed to span across the static logic.  Failure to modify the Pblock may lead to an unplaceable design if these prohibited sites are required by the design.
Resolution: Set the Pblock property SNAPPING_MODE to value of ON, or modify the column/X specification of the pblock to avoid this edge.
CRITICAL WARNING: [Constraints 18-994] The following sites will be excluded from the left column in pblock_u_ocl_region:
CRITICAL WARNING: [Constraints 18-995] The following sites will be excluded from the right column in Static:
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
WARNING: [Place 30-148] Unroutable Placement! A IBUFDS / MMCM component pair is not placed in a routable site pair. The IBUFDS component can use the dedicated path between the IBUFDS and the MMCM if both are placed in the same clock region. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	OpenCL_static_i/static_region/util_ds_buf_0/U0/USE_IBUFDS_GTE2.GEN_IBUFDS_GTE2[0].IBUFDS_GTE2_I (IBUFDS_GTE2.O) is locked to IBUFDS_GTE2_X1Y16
	OpenCL_static_i/static_region/clk_wiz_0/inst/mmcm_adv_inst (MMCME2_ADV.CLKIN1) is locked to MMCME2_ADV_X0Y0
	OpenCL_static_i/static_region/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst (MMCME2_ADV.CLKIN1) is locked to MMCME2_ADV_X0Y9
Phase 2.1.2 IO & Clk Clean Up | Checksum: 4ee4c816

Time (s): cpu = 00:05:19 ; elapsed = 00:04:42 . Memory (MB): peak = 6263.367 ; gain = 495.117 ; free physical = 22181 ; free virtual = 41749

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 4ee4c816

Time (s): cpu = 00:05:22 ; elapsed = 00:04:44 . Memory (MB): peak = 6263.367 ; gain = 495.117 ; free physical = 22181 ; free virtual = 41749

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 4ee4c816

Time (s): cpu = 00:05:22 ; elapsed = 00:04:45 . Memory (MB): peak = 6263.367 ; gain = 495.117 ; free physical = 22181 ; free virtual = 41749
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a68771cc

Time (s): cpu = 00:05:22 ; elapsed = 00:04:45 . Memory (MB): peak = 6263.367 ; gain = 495.117 ; free physical = 22181 ; free virtual = 41749

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1e16e4184

Time (s): cpu = 00:05:37 ; elapsed = 00:04:59 . Memory (MB): peak = 6606.805 ; gain = 838.555 ; free physical = 21872 ; free virtual = 41440
Phase 2.2.1 Place Init Design | Checksum: 166f6edcf

Time (s): cpu = 00:09:02 ; elapsed = 00:06:00 . Memory (MB): peak = 7696.375 ; gain = 1928.125 ; free physical = 20785 ; free virtual = 40353
Phase 2.2 Build Placer Netlist Model | Checksum: 166f6edcf

Time (s): cpu = 00:09:02 ; elapsed = 00:06:01 . Memory (MB): peak = 7696.375 ; gain = 1928.125 ; free physical = 20784 ; free virtual = 40352

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 166f6edcf

Time (s): cpu = 00:09:03 ; elapsed = 00:06:01 . Memory (MB): peak = 7696.375 ; gain = 1928.125 ; free physical = 20785 ; free virtual = 40353
Phase 2.3 Constrain Clocks/Macros | Checksum: 166f6edcf

Time (s): cpu = 00:09:04 ; elapsed = 00:06:02 . Memory (MB): peak = 7696.375 ; gain = 1928.125 ; free physical = 20785 ; free virtual = 40353

Phase 2.4 Place HD PartPins

Phase 2.4.1 Place OOC PartPins
Phase 2.4.1 Place OOC PartPins | Checksum: 166f6edcf

Time (s): cpu = 00:09:04 ; elapsed = 00:06:02 . Memory (MB): peak = 7696.375 ; gain = 1928.125 ; free physical = 20785 ; free virtual = 40353

Phase 2.4.2 Constrain UC2 PartPins
Phase 2.4.2 Constrain UC2 PartPins | Checksum: 166f6edcf

Time (s): cpu = 00:09:04 ; elapsed = 00:06:03 . Memory (MB): peak = 7696.375 ; gain = 1928.125 ; free physical = 20784 ; free virtual = 40353
Phase 2.4 Place HD PartPins | Checksum: 166f6edcf

Time (s): cpu = 00:09:05 ; elapsed = 00:06:03 . Memory (MB): peak = 7696.375 ; gain = 1928.125 ; free physical = 20784 ; free virtual = 40353
Phase 2 Placer Initialization | Checksum: 166f6edcf

Time (s): cpu = 00:09:05 ; elapsed = 00:06:03 . Memory (MB): peak = 7696.375 ; gain = 1928.125 ; free physical = 20784 ; free virtual = 40353

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 18b99f40e

Time (s): cpu = 00:17:11 ; elapsed = 00:09:19 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20590 ; free virtual = 40158

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 18b99f40e

Time (s): cpu = 00:17:14 ; elapsed = 00:09:20 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20589 ; free virtual = 40158

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 2041b1b6c

Time (s): cpu = 00:21:42 ; elapsed = 00:10:16 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20588 ; free virtual = 40156

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1dff2cd2e

Time (s): cpu = 00:21:49 ; elapsed = 00:10:18 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20588 ; free virtual = 40157

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1dff2cd2e

Time (s): cpu = 00:21:50 ; elapsed = 00:10:19 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20588 ; free virtual = 40157

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1da9e974b

Time (s): cpu = 00:23:39 ; elapsed = 00:10:39 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20588 ; free virtual = 40157

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 22c112d1d

Time (s): cpu = 00:23:45 ; elapsed = 00:10:43 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20588 ; free virtual = 40156

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 190a1f581

Time (s): cpu = 00:25:17 ; elapsed = 00:11:32 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20588 ; free virtual = 40156
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 190a1f581

Time (s): cpu = 00:25:17 ; elapsed = 00:11:32 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20588 ; free virtual = 40156

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 190a1f581

Time (s): cpu = 00:25:21 ; elapsed = 00:11:34 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20588 ; free virtual = 40157

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 190a1f581

Time (s): cpu = 00:25:22 ; elapsed = 00:11:35 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20588 ; free virtual = 40156
Phase 4.6 Small Shape Detail Placement | Checksum: 190a1f581

Time (s): cpu = 00:25:23 ; elapsed = 00:11:36 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20588 ; free virtual = 40156

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 190a1f581

Time (s): cpu = 00:25:29 ; elapsed = 00:11:42 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20587 ; free virtual = 40156
Phase 4 Detail Placement | Checksum: 190a1f581

Time (s): cpu = 00:25:30 ; elapsed = 00:11:43 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20588 ; free virtual = 40156

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: bafc8adb

Time (s): cpu = 00:25:33 ; elapsed = 00:11:44 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20587 ; free virtual = 40156

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: bafc8adb

Time (s): cpu = 00:25:33 ; elapsed = 00:11:45 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20588 ; free virtual = 40156

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 4e6ca167

Time (s): cpu = 00:28:49 ; elapsed = 00:12:57 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20587 ; free virtual = 40156
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.079. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 4e6ca167

Time (s): cpu = 00:28:50 ; elapsed = 00:12:58 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20587 ; free virtual = 40156
Phase 5.2.2 Post Placement Optimization | Checksum: 4e6ca167

Time (s): cpu = 00:28:50 ; elapsed = 00:12:58 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20587 ; free virtual = 40156
Phase 5.2 Post Commit Optimization | Checksum: 4e6ca167

Time (s): cpu = 00:28:51 ; elapsed = 00:12:59 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20587 ; free virtual = 40156

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 4e6ca167

Time (s): cpu = 00:28:52 ; elapsed = 00:13:00 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20587 ; free virtual = 40156

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 4e6ca167

Time (s): cpu = 00:28:52 ; elapsed = 00:13:00 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20587 ; free virtual = 40155

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 4e6ca167

Time (s): cpu = 00:28:53 ; elapsed = 00:13:01 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20587 ; free virtual = 40156
Phase 5.5 Placer Reporting | Checksum: 4e6ca167

Time (s): cpu = 00:28:54 ; elapsed = 00:13:02 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20587 ; free virtual = 40155

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 4f5e8f54

Time (s): cpu = 00:28:54 ; elapsed = 00:13:02 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20587 ; free virtual = 40155
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 4f5e8f54

Time (s): cpu = 00:28:55 ; elapsed = 00:13:03 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20587 ; free virtual = 40155
Ending Placer Task | Checksum: 1b7ddb96

Time (s): cpu = 00:28:55 ; elapsed = 00:13:03 . Memory (MB): peak = 8054.129 ; gain = 2285.879 ; free physical = 20587 ; free virtual = 40156
INFO: [Common 17-83] Releasing license: Implementation
301 Infos, 360 Warnings, 190 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:29:52 ; elapsed = 00:13:31 . Memory (MB): peak = 8054.129 ; gain = 2285.891 ; free physical = 20587 ; free virtual = 40156
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2015.11' and will expire in -381 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLCK-17) Clock Placer Checks - Unroutable Placement! A IBUFDS / MMCM component pair is not placed in a routable site pair. The IBUFDS component can use the dedicated path between the IBUFDS and the MMCM if both are placed in the same clock region. 
This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	OpenCL_static_i/static_region/util_ds_buf_0/U0/USE_IBUFDS_GTE2.GEN_IBUFDS_GTE2[0].IBUFDS_GTE2_I (IBUFDS_GTE2.O) is locked to IBUFDS_GTE2_X1Y16
	OpenCL_static_i/static_region/clk_wiz_0/inst/mmcm_adv_inst (MMCME2_ADV.CLKIN1) is locked to MMCME2_ADV_X0Y0
	OpenCL_static_i/static_region/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst (MMCME2_ADV.CLKIN1) is locked to MMCME2_ADV_X0Y9

INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 22fae02b9

Time (s): cpu = 00:05:00 ; elapsed = 00:05:00 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20562 ; free virtual = 40131

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1e9794b5f

Time (s): cpu = 00:05:08 ; elapsed = 00:05:08 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20562 ; free virtual = 40131

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1e9794b5f

Time (s): cpu = 00:05:10 ; elapsed = 00:05:10 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20562 ; free virtual = 40131
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2709665bc

Time (s): cpu = 00:09:15 ; elapsed = 00:06:14 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20538 ; free virtual = 40107
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.013 | TNS=-0.459 | WHS=-0.504 | THS=-16585.336|

Phase 2 Router Initialization | Checksum: 2a5ca1915

Time (s): cpu = 00:11:11 ; elapsed = 00:06:39 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20539 ; free virtual = 40108

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2da43bdae

Time (s): cpu = 00:25:43 ; elapsed = 00:08:44 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20539 ; free virtual = 40108

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 21995
 Number of Nodes with overlaps = 2418
 Number of Nodes with overlaps = 687
 Number of Nodes with overlaps = 316
 Number of Nodes with overlaps = 129
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
1. INT_L_X114Y2/EE4BEG0
Overlapping nets: 2
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_winograd_wt_set_fu_3694/ap_reg_phiprechg_wt_3_0_3_write_assign_reg_1954pp0_it6[29]
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_winograd_wt_set_fu_3694/ap_reg_phiprechg_wt_3_0_3_write_assign_reg_1954pp0_it7[5]
2. INT_L_X114Y4/EE4BEG1
Overlapping nets: 2
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/wbuf_0_1_s1_U/winograd_pe_wbuf_0_0_s0_ram_U/grp_winograd_pe_winograd_wt_set_fu_3694_wbuf_0_1_s1_q0[5]
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/wbuf_0_1_s1_U/winograd_pe_wbuf_0_0_s0_ram_U/grp_winograd_pe_winograd_wt_set_fu_3694_wbuf_0_1_s1_q0[31]
3. INT_R_X115Y7/EE4BEG2
Overlapping nets: 2
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/wbuf_0_2_s1_U/winograd_pe_wbuf_0_0_s0_ram_U/grp_winograd_pe_winograd_wt_set_fu_3694_wbuf_0_2_s1_q0[23]
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_winograd_wt_set_fu_3694/grp_winograd_pe_w_transform_fu_2004/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U58/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/m_axis_result_tdata[5]
4. INT_L_X114Y3/EE4BEG2
Overlapping nets: 2
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/wbuf_0_1_s1_U/winograd_pe_wbuf_0_0_s0_ram_U/grp_winograd_pe_winograd_wt_set_fu_3694_wbuf_0_1_s1_q0[3]
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/wbuf_0_1_s1_U/winograd_pe_wbuf_0_0_s0_ram_U/grp_winograd_pe_winograd_wt_set_fu_3694_wbuf_0_1_s1_q0[29]

 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
1. INT_L_X114Y12/EE4BEG1
Overlapping nets: 2
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/wbuf_0_3_s0_U/winograd_pe_wbuf_0_0_s0_ram_U/grp_winograd_pe_aesl_mux_store_4_512_x_floatP_fu_4354_empty_19_d0[16]
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_winograd_wt_set_fu_3694/ap_reg_phiprechg_wt_3_0_3_write_assign_reg_1954pp0_it7[11]
2. INT_R_X115Y10/EE4BEG1
Overlapping nets: 2
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_winograd_wt_set_fu_3694/grp_winograd_pe_w_transform_fu_2004/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U58/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/m_axis_result_tdata[22]
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_winograd_wt_set_fu_3694/grp_winograd_pe_w_transform_fu_2004/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U58/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/m_axis_result_tdata[5]
3. INT_L_X114Y9/EE4BEG2
Overlapping nets: 2
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_winograd_wt_set_fu_3694/grp_winograd_pe_w_transform_fu_1997/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U59/s_axis_b_tdata[14]
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_winograd_wt_set_fu_3694/grp_winograd_pe_w_transform_fu_2004/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U58/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/m_axis_result_tdata[9]
4. INT_L_X114Y8/EE4BEG3
Overlapping nets: 2
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/wbuf_0_1_s1_U/winograd_pe_wbuf_0_0_s0_ram_U/grp_winograd_pe_winograd_wt_set_fu_3694_wbuf_0_1_s1_q0[25]
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/wbuf_0_1_s1_U/winograd_pe_wbuf_0_0_s0_ram_U/grp_winograd_pe_winograd_wt_set_fu_3694_wbuf_0_1_s1_q0[20]

 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
1. INT_R_X115Y50/EE4BEG0
Overlapping nets: 2
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_winograd_wt_set_fu_3694/grp_winograd_pe_w_transform_fu_2004/tmp_131_reg_107_reg_n_4_[6]
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_winograd_wt_set_fu_3694/ap_reg_phiprechg_wt_2_0_3_write_assign_reg_1918pp0_it9[12]
2. INT_L_X114Y50/EE4BEG3
Overlapping nets: 2
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_winograd_wt_set_fu_3694/tmp_7_reg_4459_reg[0]_rep__1_n_4
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_winograd_wt_set_fu_3694/ap_reg_phiprechg_wt_0_0_3_write_assign_reg_1846pp0_it6[27]

 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1f2d555b8

Time (s): cpu = 01:20:22 ; elapsed = 00:37:13 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20883 ; free virtual = 40454
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.012 | TNS=-0.429 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 24fee2917

Time (s): cpu = 01:22:17 ; elapsed = 00:37:38 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20831 ; free virtual = 40402

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
1. INT_L_X114Y64/EE4BEG0
Overlapping nets: 2
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_winograd_wt_set_fu_3694/grp_winograd_pe_w_transform_fu_2004/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U59/s_axis_b_tdata[3]
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_winograd_wt_set_fu_3694/ap_reg_phiprechg_wt_0_0_3_write_assign_reg_1846pp0_it8[6]
2. INT_L_X114Y66/EE4BEG1
Overlapping nets: 2
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_winograd_wt_set_fu_3694/sel_tmp4_reg_4467[23]
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_winograd_wt_set_fu_3694/grp_winograd_pe_w_transform_fu_2004/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U59/s_axis_b_tdata[26]
3. INT_R_X115Y64/EE4BEG1
Overlapping nets: 2
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_winograd_wt_set_fu_3694/grp_winograd_pe_w_transform_fu_2004/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U59/s_axis_b_tdata[22]
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_winograd_wt_set_fu_3694/ap_reg_phiprechg_wt_2_0_3_write_assign_reg_1918pp0_it7[25]
4. INT_L_X118Y134/WW4BEG3
Overlapping nets: 2
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/winograd_pe_fmul_32ns_32ns_32_4_max_dsp_U399/Q[0]
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/winograd_pe_fmul_32ns_32ns_32_4_max_dsp_U303/din1_buf1[7]

 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 2b5747c51

Time (s): cpu = 01:28:11 ; elapsed = 00:41:23 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20830 ; free virtual = 40401
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.139 | TNS=-0.887 | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Fast Budgeting
Phase 4.2.2.1 Fast Budgeting | Checksum: 13acad686

Time (s): cpu = 01:28:27 ; elapsed = 00:41:37 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20830 ; free virtual = 40401
Phase 4.2.2 GlobIterForTiming | Checksum: d8b6d614

Time (s): cpu = 01:28:33 ; elapsed = 00:41:40 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20831 ; free virtual = 40402
Phase 4.2 Global Iteration 1 | Checksum: d8b6d614

Time (s): cpu = 01:28:34 ; elapsed = 00:41:41 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20825 ; free virtual = 40396

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 403
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
INFO: [Route 35-325] The following overlapped node exist in the design and there is low overall congestion. 
1. INT_L_X114Y110/EE4BEG2
Overlapping nets: 2
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/winograd_pe_gmem1_m_axi_U/bus_read/ap_reg_ppstg_indvar8_reg_3394_pp1_it1_reg[0]
	OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_winograd_input_stage_fu_3667/grp_winograd_pe_p_transform_fu_435/winograd_pe_fadd_32ns_32ns_32_7_full_dsp_U23/winograd_pe_ap_fadd_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CARRY_OUT

 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1a37445bb

Time (s): cpu = 01:34:02 ; elapsed = 00:45:07 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20844 ; free virtual = 40415
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.012 | TNS=-0.429 | WHS=N/A    | THS=N/A    |


Phase 4.3.2 GlobIterForTiming

Phase 4.3.2.1 Fast Budgeting
Phase 4.3.2.1 Fast Budgeting | Checksum: 144f35b5d

Time (s): cpu = 01:34:17 ; elapsed = 00:45:21 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20842 ; free virtual = 40413
Phase 4.3.2 GlobIterForTiming | Checksum: 1c3ddf6b0

Time (s): cpu = 01:34:51 ; elapsed = 00:45:54 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20894 ; free virtual = 40465
Phase 4.3 Global Iteration 2 | Checksum: 1c3ddf6b0

Time (s): cpu = 01:34:51 ; elapsed = 00:45:55 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20894 ; free virtual = 40465

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 912
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: 1971dec57

Time (s): cpu = 01:36:40 ; elapsed = 00:46:52 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20917 ; free virtual = 40488
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.028 | TNS=-0.552 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 18df6dd56

Time (s): cpu = 01:36:41 ; elapsed = 00:46:53 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20921 ; free virtual = 40493
Phase 4 Rip-up And Reroute | Checksum: 18df6dd56

Time (s): cpu = 01:36:42 ; elapsed = 00:46:53 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20922 ; free virtual = 40493

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e51fdb77

Time (s): cpu = 01:37:35 ; elapsed = 00:47:10 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20919 ; free virtual = 40491
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.064  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1e51fdb77

Time (s): cpu = 01:37:35 ; elapsed = 00:47:11 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20919 ; free virtual = 40491

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e51fdb77

Time (s): cpu = 01:37:36 ; elapsed = 00:47:11 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20919 ; free virtual = 40490
Phase 5 Delay and Skew Optimization | Checksum: 1e51fdb77

Time (s): cpu = 01:37:37 ; elapsed = 00:47:12 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20919 ; free virtual = 40491

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1d215e86c

Time (s): cpu = 01:38:47 ; elapsed = 00:47:32 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20916 ; free virtual = 40487
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.064  | TNS=0.000  | WHS=-0.093 | THS=-3.312 |

Phase 6 Post Hold Fix | Checksum: 289181f43

Time (s): cpu = 01:38:50 ; elapsed = 00:47:33 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20916 ; free virtual = 40487

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.0141 %
  Global Horizontal Routing Utilization  = 12.3077 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 95.4955%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X67Y280 -> INT_R_X67Y280
   INT_R_X65Y228 -> INT_R_X65Y228
   INT_R_X65Y227 -> INT_R_X65Y227
   INT_R_X67Y227 -> INT_R_X67Y227
   INT_R_X65Y226 -> INT_R_X65Y226
South Dir 1x1 Area, Max Cong = 91.8919%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X65Y229 -> INT_R_X65Y229
   INT_R_X65Y226 -> INT_R_X65Y226
   INT_R_X65Y220 -> INT_R_X65Y220
   INT_L_X50Y204 -> INT_L_X50Y204
   INT_R_X51Y181 -> INT_R_X51Y181
East Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X127Y111 -> INT_R_X127Y111
   INT_R_X111Y98 -> INT_R_X111Y98
   INT_R_X99Y40 -> INT_R_X99Y40
   INT_L_X110Y40 -> INT_L_X110Y40
   INT_L_X110Y39 -> INT_L_X110Y39
West Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X45Y222 -> INT_R_X45Y222
   INT_R_X125Y199 -> INT_R_X125Y199
   INT_L_X54Y181 -> INT_L_X54Y181
   INT_L_X68Y164 -> INT_L_X68Y164
   INT_L_X66Y160 -> INT_L_X66Y160
Phase 7 Route finalize | Checksum: 2db11a6a9

Time (s): cpu = 01:38:53 ; elapsed = 00:47:35 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20915 ; free virtual = 40486

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2db11a6a9

Time (s): cpu = 01:38:54 ; elapsed = 00:47:35 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20914 ; free virtual = 40486

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2c3eba522

Time (s): cpu = 01:39:39 ; elapsed = 00:48:20 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20914 ; free virtual = 40485

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 2c3eba522

Time (s): cpu = 01:40:45 ; elapsed = 00:48:38 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20908 ; free virtual = 40480
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.064  | TNS=0.000  | WHS=0.040  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2c3eba522

Time (s): cpu = 01:40:45 ; elapsed = 00:48:38 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20908 ; free virtual = 40480
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 01:43:27 ; elapsed = 00:51:20 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20907 ; free virtual = 40479

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
323 Infos, 361 Warnings, 190 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 01:44:17 ; elapsed = 00:51:46 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20907 ; free virtual = 40479
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2015.11' and will expire in -381 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/static_region/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4087/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4087/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4087/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4087/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4095/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4095/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4095/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4095/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4103/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4103/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4103/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4103/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4111/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4111/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4111/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4111/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4119/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4119/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4119/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4119/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4127/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4127/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4127/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4127/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4135/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4135/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4135/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4135/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4143/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4143/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4143/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4143/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4151/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4151/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4151/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4151/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4159/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4159/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4159/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4159/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4167/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4167/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4167/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4167/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4175/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4175/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4175/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4175/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4183/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4183/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4183/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4183/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4191/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4191/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4191/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4191/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4199/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4199/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4199/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4199/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4207/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4207/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4207/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4207/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4215/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4215/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4215/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4215/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4223/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4223/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4223/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4223/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4231/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4231/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4231/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4231/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4239/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4239/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4239/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4239/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4247/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4247/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4247/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4247/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4255/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4255/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4255/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4255/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4263/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4263/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4263/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4263/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4271/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4271/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4271/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4271/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U205/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4279/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP OpenCL_static_i/u_ocl_region/opencldesign_i/ocl_conv1/inst/grp_winograd_pe_out_trans_m_fu_4279/winograd_pe_fsub_32ns_32ns_32_7_full_dsp_U204/winograd_pe_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/SHIFT_RND/DSP input C is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3048 Warnings, 1049 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_u_ocl_region" Reconfigurable Module "OpenCL_static_i/u_ocl_region"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_u_ocl_region"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:06:47 ; elapsed = 00:05:28 . Memory (MB): peak = 8054.129 ; gain = 0.000 ; free physical = 20703 ; free virtual = 40287
INFO: [Common 17-206] Exiting Vivado at Thu Dec 15 17:30:41 2016...
