{"sha": "6f34864a43e8ce45fedaffc62ce2432bb100eb10", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NmYzNDg2NGE0M2U4Y2U0NWZlZGFmZmM2MmNlMjQzMmJiMTAwZWIxMA==", "commit": {"author": {"name": "Richard Earnshaw", "email": "rearnsha@arm.com", "date": "2012-08-04T14:02:56Z"}, "committer": {"name": "Richard Earnshaw", "email": "rearnsha@gcc.gnu.org", "date": "2012-08-04T14:02:56Z"}, "message": "arm.c (arm_gen_constant): Use SImode when preparing operands for gen_extzv_t2.\n\n\t* arm.c (arm_gen_constant): Use SImode when preparing operands for\n\tgen_extzv_t2.\n\nFrom-SVN: r190143", "tree": {"sha": "4287fdb54042b6ff9e7719fb8cd5fba85de2e1d4", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/4287fdb54042b6ff9e7719fb8cd5fba85de2e1d4"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/6f34864a43e8ce45fedaffc62ce2432bb100eb10", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6f34864a43e8ce45fedaffc62ce2432bb100eb10", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6f34864a43e8ce45fedaffc62ce2432bb100eb10", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6f34864a43e8ce45fedaffc62ce2432bb100eb10/comments", "author": null, "committer": null, "parents": [{"sha": "75235f0597d6ad6dc53ce7a763e5fe7c8534e41a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/75235f0597d6ad6dc53ce7a763e5fe7c8534e41a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/75235f0597d6ad6dc53ce7a763e5fe7c8534e41a"}], "stats": {"total": 9, "additions": 7, "deletions": 2}, "files": [{"sha": "c849368db0a4b3e1fd2ee4b6963ccb6adf9ec58b", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6f34864a43e8ce45fedaffc62ce2432bb100eb10/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6f34864a43e8ce45fedaffc62ce2432bb100eb10/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=6f34864a43e8ce45fedaffc62ce2432bb100eb10", "patch": "@@ -1,3 +1,8 @@\n+2012-08-04  Richard Earnshaw  <rearnsha@arm.com>\n+\n+\t* arm.c (arm_gen_constant): Use SImode when preparing operands for\n+\tgen_extzv_t2.\n+\n 2012-08-04  Uros Bizjak  <ubizjak@gmail.com>\n \n \t* config/i386/i386.h (QI_REGNO_P): New define."}, {"sha": "b799e0d0be1058913f31999ac8194d1abf3a5e70", "filename": "gcc/config/arm/arm.c", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6f34864a43e8ce45fedaffc62ce2432bb100eb10/gcc%2Fconfig%2Farm%2Farm.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6f34864a43e8ce45fedaffc62ce2432bb100eb10/gcc%2Fconfig%2Farm%2Farm.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm.c?ref=6f34864a43e8ce45fedaffc62ce2432bb100eb10", "patch": "@@ -2999,8 +2999,8 @@ arm_gen_constant (enum rtx_code code, enum machine_mode mode, rtx cond,\n \t    /* Extz only supports SImode, but we can coerce the operands\n \t       into that mode.  */\n \t    emit_constant_insn (cond,\n-\t\t\t\tgen_extzv_t2 (gen_lowpart (mode, target),\n-\t\t\t\t\t      gen_lowpart (mode, source),\n+\t\t\t\tgen_extzv_t2 (gen_lowpart (SImode, target),\n+\t\t\t\t\t      gen_lowpart (SImode, source),\n \t\t\t\t\t      GEN_INT (i), const0_rtx));\n \t}\n "}]}