###############################################################
#  Generated by:      Cadence Tempus 17.13-s098_1
#  OS:                Linux x86_64(Host ID cadence212)
#  Generated on:      Sun Sep 15 22:48:31 2019
#  Design:            mtm_Alu
#  Command:           report_timing -max_paths $eso_maxPaths -nworst $eso_nworst -max_slack $eso_maxSlack -$el > detailed.rpt
###############################################################
Path 1: MET (3.593 ns) Setup Check with Pin u_mtm_Alu_core/crc_out_reg[1]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) u_mtm_Alu_deserializer/B_out_reg[1]/CLK
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_core/crc_out_reg[1]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295       -0.295
        Net Latency:+    0.294 (P)    0.283 (P)
            Arrival:=   19.999       -0.012

              Setup:-    0.173
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.525
       Launch Clock:=   -0.012
          Data Path:+   15.945
              Slack:=    3.593

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/B_out_reg[1]/CLK  -      CLK        R     (arrival)            29  0.280       -   -0.012  
  u_mtm_Alu_deserializer/B_out_reg[1]/Q    -      CLK->Q     F     UCL_DFF_RES          12  0.280   0.825    0.813  
  u_mtm_Alu_core/add_140_45/g833/AUS       -      EIN->AUS   R     UCL_INV               1  0.987   0.173    0.986  
  u_mtm_Alu_core/add_140_45/g817/AUS       -      EIN0->AUS  F     UCL_NAND2_WIDEN       1  0.291   0.098    1.084  
  u_mtm_Alu_core/add_140_45/g800/AUS       -      EIN0->AUS  R     UCL_NAND2             1  0.140   0.091    1.175  
  u_mtm_Alu_core/add_140_45/g799/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.133   0.117    1.292  
  u_mtm_Alu_core/add_140_45/g797/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.219   0.110    1.402  
  u_mtm_Alu_core/add_140_45/g795/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.147   0.116    1.518  
  u_mtm_Alu_core/add_140_45/g794/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.209   0.107    1.625  
  u_mtm_Alu_core/add_140_45/g792/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.141   0.174    1.799  
  u_mtm_Alu_core/add_140_45/g791/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.318   0.129    1.927  
  u_mtm_Alu_core/add_140_45/g789/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.170   0.121    2.048  
  u_mtm_Alu_core/add_140_45/g788/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.216   0.106    2.154  
  u_mtm_Alu_core/add_140_45/g786/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.141   0.113    2.268  
  u_mtm_Alu_core/add_140_45/g785/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.206   0.108    2.376  
  u_mtm_Alu_core/add_140_45/g783/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       1  0.147   0.097    2.473  
  u_mtm_Alu_core/add_140_45/g782/COUT      -      CIN->COUT  F     UCL_FA                1  0.164   0.352    2.825  
  u_mtm_Alu_core/add_140_45/g781/COUT      -      CIN->COUT  F     UCL_FA                1  0.221   0.357    3.182  
  u_mtm_Alu_core/add_140_45/g780/COUT      -      CIN->COUT  F     UCL_FA                1  0.211   0.370    3.553  
  u_mtm_Alu_core/add_140_45/g779/COUT      -      CIN->COUT  F     UCL_FA                1  0.230   0.374    3.927  
  u_mtm_Alu_core/add_140_45/g778/COUT      -      CIN->COUT  F     UCL_FA                1  0.228   0.378    4.305  
  u_mtm_Alu_core/add_140_45/g777/COUT      -      CIN->COUT  F     UCL_FA                1  0.237   0.382    4.687  
  u_mtm_Alu_core/add_140_45/g776/COUT      -      CIN->COUT  F     UCL_FA                1  0.237   0.385    5.073  
  u_mtm_Alu_core/add_140_45/g775/COUT      -      CIN->COUT  F     UCL_FA                1  0.243   0.383    5.455  
  u_mtm_Alu_core/add_140_45/g774/COUT      -      CIN->COUT  F     UCL_FA                1  0.235   0.436    5.892  
  u_mtm_Alu_core/add_140_45/g773/COUT      -      CIN->COUT  F     UCL_FA                1  0.288   0.374    6.265  
  u_mtm_Alu_core/add_140_45/g772/COUT      -      CIN->COUT  F     UCL_FA                1  0.213   0.395    6.661  
  u_mtm_Alu_core/add_140_45/g771/COUT      -      CIN->COUT  F     UCL_FA                1  0.262   0.386    7.047  
  u_mtm_Alu_core/add_140_45/g770/COUT      -      CIN->COUT  F     UCL_FA                1  0.235   0.394    7.441  
  u_mtm_Alu_core/add_140_45/g769/COUT      -      CIN->COUT  F     UCL_FA                1  0.252   0.366    7.807  
  u_mtm_Alu_core/add_140_45/g768/COUT      -      CIN->COUT  F     UCL_FA                1  0.214   0.378    8.185  
  u_mtm_Alu_core/add_140_45/g767/COUT      -      CIN->COUT  F     UCL_FA                1  0.239   0.390    8.575  
  u_mtm_Alu_core/add_140_45/g766/COUT      -      CIN->COUT  F     UCL_FA                1  0.247   0.373    8.948  
  u_mtm_Alu_core/add_140_45/g765/COUT      -      CIN->COUT  F     UCL_FA                1  0.226   0.383    9.331  
  u_mtm_Alu_core/add_140_45/g764/COUT      -      CIN->COUT  F     UCL_FA                1  0.243   0.382    9.713  
  u_mtm_Alu_core/add_140_45/g763/COUT      -      CIN->COUT  F     UCL_FA                1  0.236   0.373   10.085  
  u_mtm_Alu_core/add_140_45/g762/COUT      -      CIN->COUT  F     UCL_FA                1  0.228   0.398   10.484  
  u_mtm_Alu_core/add_140_45/g761/COUT      -      CIN->COUT  F     UCL_FA                1  0.251   0.376   10.860  
  u_mtm_Alu_core/add_140_45/g760/COUT      -      CIN->COUT  F     UCL_FA                1  0.226   0.370   11.229  
  u_mtm_Alu_core/add_140_45/g759/COUT      -      CIN->COUT  F     UCL_FA                1  0.226   0.367   11.596  
  u_mtm_Alu_core/add_140_45/g758/S         -      CIN->S     R     UCL_FA                3  0.223   0.649   12.246  
  u_mtm_Alu_core/g10226/AUS                -      EIN0->AUS  F     UCL_AOI21             1  0.421   0.127   12.373  
  u_mtm_Alu_core/g10175/AUS                -      EIN2->AUS  R     UCL_AON2B_2           2  0.250   0.159   12.533  
  u_mtm_Alu_core/g10076/AUS                -      EIN1->AUS  F     UCL_MUX2              3  0.247   0.497   13.030  
  u_mtm_Alu_core/g10008/AUS                -      EIN0->AUS  F     UCL_XOR               1  0.836   0.399   13.429  
  u_mtm_Alu_core/g9983/AUS                 -      EIN0->AUS  F     UCL_XOR               2  0.403   0.438   13.867  
  u_mtm_Alu_core/g9973/AUS                 -      EIN0->AUS  F     UCL_XOR               1  0.605   0.381   14.248  
  u_mtm_Alu_core/g9967/AUS                 -      EIN0->AUS  F     UCL_XOR               2  0.391   0.404   14.653  
  u_mtm_Alu_core/g9959/AUS                 -      EIN0->AUS  F     UCL_XOR               1  0.519   0.372   15.024  
  u_mtm_Alu_core/g9928/AUS                 -      EIN0->AUS  F     UCL_XOR               1  0.397   0.364   15.389  
  u_mtm_Alu_core/g9926/AUS                 -      EIN0->AUS  F     UCL_XOR               1  0.420   0.326   15.715  
  u_mtm_Alu_core/g9924/AUS                 -      EIN1->AUS  R     UCL_OAI22             1  0.324   0.218   15.933  
  u_mtm_Alu_core/crc_out_reg[1]/D          -      D          R     UCL_DFF               1  0.474   0.000   15.933  
#-----------------------------------------------------------------------------------------------------------------
Path 2: MET (3.609 ns) Setup Check with Pin u_mtm_Alu_core/crc_out_reg[0]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) u_mtm_Alu_deserializer/B_out_reg[1]/CLK
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_core/crc_out_reg[0]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295       -0.295
        Net Latency:+    0.299 (P)    0.283 (P)
            Arrival:=   20.004       -0.012

              Setup:-    0.170
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.534
       Launch Clock:=   -0.012
          Data Path:+   15.938
              Slack:=    3.609

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/B_out_reg[1]/CLK  -      CLK        R     (arrival)            29  0.280       -   -0.012  
  u_mtm_Alu_deserializer/B_out_reg[1]/Q    -      CLK->Q     F     UCL_DFF_RES          12  0.280   0.825    0.813  
  u_mtm_Alu_core/add_140_45/g833/AUS       -      EIN->AUS   R     UCL_INV               1  0.987   0.173    0.986  
  u_mtm_Alu_core/add_140_45/g817/AUS       -      EIN0->AUS  F     UCL_NAND2_WIDEN       1  0.291   0.098    1.084  
  u_mtm_Alu_core/add_140_45/g800/AUS       -      EIN0->AUS  R     UCL_NAND2             1  0.140   0.091    1.175  
  u_mtm_Alu_core/add_140_45/g799/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.133   0.117    1.292  
  u_mtm_Alu_core/add_140_45/g797/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.219   0.110    1.402  
  u_mtm_Alu_core/add_140_45/g795/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.147   0.116    1.518  
  u_mtm_Alu_core/add_140_45/g794/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.209   0.107    1.625  
  u_mtm_Alu_core/add_140_45/g792/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.141   0.174    1.799  
  u_mtm_Alu_core/add_140_45/g791/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.318   0.129    1.927  
  u_mtm_Alu_core/add_140_45/g789/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.170   0.121    2.048  
  u_mtm_Alu_core/add_140_45/g788/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.216   0.106    2.154  
  u_mtm_Alu_core/add_140_45/g786/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.141   0.113    2.268  
  u_mtm_Alu_core/add_140_45/g785/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.206   0.108    2.376  
  u_mtm_Alu_core/add_140_45/g783/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       1  0.147   0.097    2.473  
  u_mtm_Alu_core/add_140_45/g782/COUT      -      CIN->COUT  F     UCL_FA                1  0.164   0.352    2.825  
  u_mtm_Alu_core/add_140_45/g781/COUT      -      CIN->COUT  F     UCL_FA                1  0.221   0.357    3.182  
  u_mtm_Alu_core/add_140_45/g780/COUT      -      CIN->COUT  F     UCL_FA                1  0.211   0.370    3.553  
  u_mtm_Alu_core/add_140_45/g779/COUT      -      CIN->COUT  F     UCL_FA                1  0.230   0.374    3.927  
  u_mtm_Alu_core/add_140_45/g778/COUT      -      CIN->COUT  F     UCL_FA                1  0.228   0.378    4.305  
  u_mtm_Alu_core/add_140_45/g777/COUT      -      CIN->COUT  F     UCL_FA                1  0.237   0.382    4.687  
  u_mtm_Alu_core/add_140_45/g776/COUT      -      CIN->COUT  F     UCL_FA                1  0.237   0.385    5.073  
  u_mtm_Alu_core/add_140_45/g775/COUT      -      CIN->COUT  F     UCL_FA                1  0.243   0.383    5.455  
  u_mtm_Alu_core/add_140_45/g774/COUT      -      CIN->COUT  F     UCL_FA                1  0.235   0.436    5.892  
  u_mtm_Alu_core/add_140_45/g773/COUT      -      CIN->COUT  F     UCL_FA                1  0.288   0.374    6.265  
  u_mtm_Alu_core/add_140_45/g772/COUT      -      CIN->COUT  F     UCL_FA                1  0.213   0.395    6.661  
  u_mtm_Alu_core/add_140_45/g771/COUT      -      CIN->COUT  F     UCL_FA                1  0.262   0.386    7.047  
  u_mtm_Alu_core/add_140_45/g770/COUT      -      CIN->COUT  F     UCL_FA                1  0.235   0.394    7.441  
  u_mtm_Alu_core/add_140_45/g769/COUT      -      CIN->COUT  F     UCL_FA                1  0.252   0.366    7.807  
  u_mtm_Alu_core/add_140_45/g768/COUT      -      CIN->COUT  F     UCL_FA                1  0.214   0.378    8.185  
  u_mtm_Alu_core/add_140_45/g767/COUT      -      CIN->COUT  F     UCL_FA                1  0.239   0.390    8.575  
  u_mtm_Alu_core/add_140_45/g766/COUT      -      CIN->COUT  F     UCL_FA                1  0.247   0.373    8.948  
  u_mtm_Alu_core/add_140_45/g765/COUT      -      CIN->COUT  F     UCL_FA                1  0.226   0.383    9.331  
  u_mtm_Alu_core/add_140_45/g764/COUT      -      CIN->COUT  F     UCL_FA                1  0.243   0.382    9.713  
  u_mtm_Alu_core/add_140_45/g763/COUT      -      CIN->COUT  F     UCL_FA                1  0.236   0.373   10.085  
  u_mtm_Alu_core/add_140_45/g762/COUT      -      CIN->COUT  F     UCL_FA                1  0.228   0.398   10.484  
  u_mtm_Alu_core/add_140_45/g761/COUT      -      CIN->COUT  F     UCL_FA                1  0.251   0.376   10.860  
  u_mtm_Alu_core/add_140_45/g760/COUT      -      CIN->COUT  F     UCL_FA                1  0.226   0.370   11.229  
  u_mtm_Alu_core/add_140_45/g759/COUT      -      CIN->COUT  F     UCL_FA                1  0.226   0.367   11.596  
  u_mtm_Alu_core/add_140_45/g758/S         -      CIN->S     R     UCL_FA                3  0.223   0.649   12.246  
  u_mtm_Alu_core/g10226/AUS                -      EIN0->AUS  F     UCL_AOI21             1  0.421   0.127   12.373  
  u_mtm_Alu_core/g10175/AUS                -      EIN2->AUS  R     UCL_AON2B_2           2  0.250   0.159   12.533  
  u_mtm_Alu_core/g10076/AUS                -      EIN1->AUS  F     UCL_MUX2              3  0.247   0.497   13.030  
  u_mtm_Alu_core/g10008/AUS                -      EIN0->AUS  F     UCL_XOR               1  0.836   0.399   13.429  
  u_mtm_Alu_core/g9983/AUS                 -      EIN0->AUS  F     UCL_XOR               2  0.403   0.438   13.867  
  u_mtm_Alu_core/g9973/AUS                 -      EIN0->AUS  F     UCL_XOR               1  0.605   0.381   14.248  
  u_mtm_Alu_core/g9967/AUS                 -      EIN0->AUS  R     UCL_XOR               2  0.391   0.322   14.570  
  u_mtm_Alu_core/g9964/AUS                 -      EIN->AUS   F     UCL_INV               1  0.546   0.130   14.700  
  u_mtm_Alu_core/g9958/AUS                 -      EIN0->AUS  F     UCL_XOR               1  0.228   0.334   15.034  
  u_mtm_Alu_core/g9951/AUS                 -      EIN0->AUS  F     UCL_XOR               1  0.412   0.373   15.406  
  u_mtm_Alu_core/g9948/AUS                 -      EIN0->AUS  F     UCL_XOR               1  0.433   0.318   15.724  
  u_mtm_Alu_core/g9945/AUS                 -      EIN1->AUS  R     UCL_OAI22             1  0.305   0.201   15.926  
  u_mtm_Alu_core/crc_out_reg[0]/D          -      D          R     UCL_DFF               1  0.452   0.000   15.926  
#-----------------------------------------------------------------------------------------------------------------
Path 3: MET (4.249 ns) Setup Check with Pin u_mtm_Alu_core/crc_out_reg[2]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) u_mtm_Alu_deserializer/B_out_reg[1]/CLK
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_core/crc_out_reg[2]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295       -0.295
        Net Latency:+    0.293 (P)    0.283 (P)
            Arrival:=   19.998       -0.012

              Setup:-    0.175
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.522
       Launch Clock:=   -0.012
          Data Path:+   15.285
              Slack:=    4.249

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/B_out_reg[1]/CLK  -      CLK        R     (arrival)            29  0.280       -   -0.012  
  u_mtm_Alu_deserializer/B_out_reg[1]/Q    -      CLK->Q     F     UCL_DFF_RES          12  0.280   0.825    0.813  
  u_mtm_Alu_core/add_140_45/g833/AUS       -      EIN->AUS   R     UCL_INV               1  0.987   0.173    0.986  
  u_mtm_Alu_core/add_140_45/g817/AUS       -      EIN0->AUS  F     UCL_NAND2_WIDEN       1  0.291   0.098    1.084  
  u_mtm_Alu_core/add_140_45/g800/AUS       -      EIN0->AUS  R     UCL_NAND2             1  0.140   0.091    1.175  
  u_mtm_Alu_core/add_140_45/g799/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.133   0.117    1.292  
  u_mtm_Alu_core/add_140_45/g797/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.219   0.110    1.402  
  u_mtm_Alu_core/add_140_45/g795/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.147   0.116    1.518  
  u_mtm_Alu_core/add_140_45/g794/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.209   0.107    1.625  
  u_mtm_Alu_core/add_140_45/g792/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.141   0.174    1.799  
  u_mtm_Alu_core/add_140_45/g791/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.318   0.129    1.927  
  u_mtm_Alu_core/add_140_45/g789/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.170   0.121    2.048  
  u_mtm_Alu_core/add_140_45/g788/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.216   0.106    2.154  
  u_mtm_Alu_core/add_140_45/g786/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.141   0.113    2.268  
  u_mtm_Alu_core/add_140_45/g785/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.206   0.108    2.376  
  u_mtm_Alu_core/add_140_45/g783/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       1  0.147   0.097    2.473  
  u_mtm_Alu_core/add_140_45/g782/COUT      -      CIN->COUT  F     UCL_FA                1  0.164   0.352    2.825  
  u_mtm_Alu_core/add_140_45/g781/COUT      -      CIN->COUT  F     UCL_FA                1  0.221   0.357    3.182  
  u_mtm_Alu_core/add_140_45/g780/COUT      -      CIN->COUT  F     UCL_FA                1  0.211   0.370    3.553  
  u_mtm_Alu_core/add_140_45/g779/COUT      -      CIN->COUT  F     UCL_FA                1  0.230   0.374    3.927  
  u_mtm_Alu_core/add_140_45/g778/COUT      -      CIN->COUT  F     UCL_FA                1  0.228   0.378    4.305  
  u_mtm_Alu_core/add_140_45/g777/COUT      -      CIN->COUT  F     UCL_FA                1  0.237   0.382    4.687  
  u_mtm_Alu_core/add_140_45/g776/COUT      -      CIN->COUT  F     UCL_FA                1  0.237   0.385    5.073  
  u_mtm_Alu_core/add_140_45/g775/COUT      -      CIN->COUT  F     UCL_FA                1  0.243   0.383    5.455  
  u_mtm_Alu_core/add_140_45/g774/COUT      -      CIN->COUT  F     UCL_FA                1  0.235   0.436    5.892  
  u_mtm_Alu_core/add_140_45/g773/COUT      -      CIN->COUT  F     UCL_FA                1  0.288   0.374    6.265  
  u_mtm_Alu_core/add_140_45/g772/COUT      -      CIN->COUT  F     UCL_FA                1  0.213   0.395    6.661  
  u_mtm_Alu_core/add_140_45/g771/COUT      -      CIN->COUT  F     UCL_FA                1  0.262   0.386    7.047  
  u_mtm_Alu_core/add_140_45/g770/COUT      -      CIN->COUT  F     UCL_FA                1  0.235   0.394    7.441  
  u_mtm_Alu_core/add_140_45/g769/COUT      -      CIN->COUT  F     UCL_FA                1  0.252   0.366    7.807  
  u_mtm_Alu_core/add_140_45/g768/COUT      -      CIN->COUT  F     UCL_FA                1  0.214   0.378    8.185  
  u_mtm_Alu_core/add_140_45/g767/COUT      -      CIN->COUT  F     UCL_FA                1  0.239   0.390    8.575  
  u_mtm_Alu_core/add_140_45/g766/COUT      -      CIN->COUT  F     UCL_FA                1  0.247   0.373    8.948  
  u_mtm_Alu_core/add_140_45/g765/COUT      -      CIN->COUT  F     UCL_FA                1  0.226   0.383    9.331  
  u_mtm_Alu_core/add_140_45/g764/COUT      -      CIN->COUT  F     UCL_FA                1  0.243   0.382    9.713  
  u_mtm_Alu_core/add_140_45/g763/COUT      -      CIN->COUT  F     UCL_FA                1  0.236   0.373   10.085  
  u_mtm_Alu_core/add_140_45/g762/COUT      -      CIN->COUT  F     UCL_FA                1  0.228   0.398   10.484  
  u_mtm_Alu_core/add_140_45/g761/COUT      -      CIN->COUT  F     UCL_FA                1  0.251   0.376   10.860  
  u_mtm_Alu_core/add_140_45/g760/COUT      -      CIN->COUT  F     UCL_FA                1  0.226   0.370   11.229  
  u_mtm_Alu_core/add_140_45/g759/COUT      -      CIN->COUT  F     UCL_FA                1  0.226   0.367   11.596  
  u_mtm_Alu_core/add_140_45/g758/S         -      CIN->S     R     UCL_FA                3  0.223   0.649   12.246  
  u_mtm_Alu_core/g10328/AUS                -      EIN0->AUS  R     UCL_XOR               2  0.421   0.326   12.572  
  u_mtm_Alu_core/g10319/AUS                -      EIN->AUS   F     UCL_INV               1  0.435   0.112   12.684  
  u_mtm_Alu_core/g10213/AUS                -      EIN3->AUS  R     UCL_AOI22_2           1  0.175   0.131   12.815  
  u_mtm_Alu_core/g10168/AUS                -      EIN1->AUS  F     UCL_NOR2              1  0.269   0.109   12.923  
  u_mtm_Alu_core/g10077/AUS                -      EIN0->AUS  R     UCL_NOR2              3  0.261   0.369   13.292  
  u_mtm_Alu_core/g10004/AUS                -      EIN0->AUS  F     UCL_XOR               1  0.682   0.297   13.590  
  u_mtm_Alu_core/g9933/AUS                 -      EIN0->AUS  F     UCL_XOR               1  0.481   0.370   13.960  
  u_mtm_Alu_core/g9929/AUS                 -      EIN0->AUS  F     UCL_XOR               1  0.446   0.410   14.370  
  u_mtm_Alu_core/g9927/AUS                 -      EIN0->AUS  F     UCL_XOR               1  0.458   0.359   14.729  
  u_mtm_Alu_core/g9925/AUS                 -      EIN0->AUS  F     UCL_XOR               1  0.388   0.304   15.033  
  u_mtm_Alu_core/g9923/AUS                 -      EIN0->AUS  R     UCL_OAI22             1  0.296   0.241   15.273  
  u_mtm_Alu_core/crc_out_reg[2]/D          -      D          R     UCL_DFF               1  0.493   0.000   15.273  
#-----------------------------------------------------------------------------------------------------------------
Path 4: MET (5.872 ns) Setup Check with Pin u_mtm_Alu_core/flg_out_reg[2]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) u_mtm_Alu_deserializer/B_out_reg[1]/CLK
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_core/flg_out_reg[2]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295       -0.295
        Net Latency:+    0.294 (P)    0.283 (P)
            Arrival:=   19.999       -0.012

              Setup:-    0.175
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.524
       Launch Clock:=   -0.012
          Data Path:+   13.664
              Slack:=    5.872

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/B_out_reg[1]/CLK  -      CLK        R     (arrival)            29  0.280       -   -0.012  
  u_mtm_Alu_deserializer/B_out_reg[1]/Q    -      CLK->Q     F     UCL_DFF_RES          12  0.280   0.825    0.813  
  u_mtm_Alu_core/add_140_45/g833/AUS       -      EIN->AUS   R     UCL_INV               1  0.987   0.173    0.986  
  u_mtm_Alu_core/add_140_45/g817/AUS       -      EIN0->AUS  F     UCL_NAND2_WIDEN       1  0.291   0.098    1.084  
  u_mtm_Alu_core/add_140_45/g800/AUS       -      EIN0->AUS  R     UCL_NAND2             1  0.140   0.091    1.175  
  u_mtm_Alu_core/add_140_45/g799/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.133   0.117    1.292  
  u_mtm_Alu_core/add_140_45/g797/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.219   0.110    1.402  
  u_mtm_Alu_core/add_140_45/g795/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.147   0.116    1.518  
  u_mtm_Alu_core/add_140_45/g794/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.209   0.107    1.625  
  u_mtm_Alu_core/add_140_45/g792/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.141   0.174    1.799  
  u_mtm_Alu_core/add_140_45/g791/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.318   0.129    1.927  
  u_mtm_Alu_core/add_140_45/g789/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.170   0.121    2.048  
  u_mtm_Alu_core/add_140_45/g788/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.216   0.106    2.154  
  u_mtm_Alu_core/add_140_45/g786/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.141   0.113    2.268  
  u_mtm_Alu_core/add_140_45/g785/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.206   0.108    2.376  
  u_mtm_Alu_core/add_140_45/g783/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       1  0.147   0.097    2.473  
  u_mtm_Alu_core/add_140_45/g782/COUT      -      CIN->COUT  F     UCL_FA                1  0.164   0.352    2.825  
  u_mtm_Alu_core/add_140_45/g781/COUT      -      CIN->COUT  F     UCL_FA                1  0.221   0.357    3.182  
  u_mtm_Alu_core/add_140_45/g780/COUT      -      CIN->COUT  F     UCL_FA                1  0.211   0.370    3.553  
  u_mtm_Alu_core/add_140_45/g779/COUT      -      CIN->COUT  F     UCL_FA                1  0.230   0.374    3.927  
  u_mtm_Alu_core/add_140_45/g778/COUT      -      CIN->COUT  F     UCL_FA                1  0.228   0.378    4.305  
  u_mtm_Alu_core/add_140_45/g777/COUT      -      CIN->COUT  F     UCL_FA                1  0.237   0.382    4.687  
  u_mtm_Alu_core/add_140_45/g776/COUT      -      CIN->COUT  F     UCL_FA                1  0.237   0.385    5.073  
  u_mtm_Alu_core/add_140_45/g775/COUT      -      CIN->COUT  F     UCL_FA                1  0.243   0.383    5.455  
  u_mtm_Alu_core/add_140_45/g774/COUT      -      CIN->COUT  F     UCL_FA                1  0.235   0.436    5.892  
  u_mtm_Alu_core/add_140_45/g773/COUT      -      CIN->COUT  F     UCL_FA                1  0.288   0.374    6.265  
  u_mtm_Alu_core/add_140_45/g772/COUT      -      CIN->COUT  F     UCL_FA                1  0.213   0.395    6.661  
  u_mtm_Alu_core/add_140_45/g771/COUT      -      CIN->COUT  F     UCL_FA                1  0.262   0.386    7.047  
  u_mtm_Alu_core/add_140_45/g770/COUT      -      CIN->COUT  F     UCL_FA                1  0.235   0.394    7.441  
  u_mtm_Alu_core/add_140_45/g769/COUT      -      CIN->COUT  F     UCL_FA                1  0.252   0.366    7.807  
  u_mtm_Alu_core/add_140_45/g768/COUT      -      CIN->COUT  F     UCL_FA                1  0.214   0.378    8.185  
  u_mtm_Alu_core/add_140_45/g767/COUT      -      CIN->COUT  F     UCL_FA                1  0.239   0.390    8.575  
  u_mtm_Alu_core/add_140_45/g766/COUT      -      CIN->COUT  F     UCL_FA                1  0.247   0.373    8.948  
  u_mtm_Alu_core/add_140_45/g765/COUT      -      CIN->COUT  F     UCL_FA                1  0.226   0.383    9.331  
  u_mtm_Alu_core/add_140_45/g764/COUT      -      CIN->COUT  F     UCL_FA                1  0.243   0.382    9.713  
  u_mtm_Alu_core/add_140_45/g763/COUT      -      CIN->COUT  F     UCL_FA                1  0.236   0.373   10.085  
  u_mtm_Alu_core/add_140_45/g762/COUT      -      CIN->COUT  F     UCL_FA                1  0.228   0.398   10.484  
  u_mtm_Alu_core/add_140_45/g761/COUT      -      CIN->COUT  F     UCL_FA                1  0.251   0.376   10.860  
  u_mtm_Alu_core/add_140_45/g760/COUT      -      CIN->COUT  F     UCL_FA                1  0.226   0.370   11.229  
  u_mtm_Alu_core/add_140_45/g759/COUT      -      CIN->COUT  F     UCL_FA                1  0.226   0.367   11.596  
  u_mtm_Alu_core/add_140_45/g758/S         -      CIN->S     R     UCL_FA                3  0.223   0.649   12.246  
  u_mtm_Alu_core/g10328/AUS                -      EIN0->AUS  R     UCL_XOR               2  0.421   0.326   12.572  
  u_mtm_Alu_core/g10319/AUS                -      EIN->AUS   F     UCL_INV               1  0.435   0.112   12.684  
  u_mtm_Alu_core/g10213/AUS                -      EIN3->AUS  R     UCL_AOI22_2           1  0.175   0.131   12.815  
  u_mtm_Alu_core/g10168/AUS                -      EIN1->AUS  F     UCL_NOR2              1  0.269   0.109   12.923  
  u_mtm_Alu_core/g10077/AUS                -      EIN0->AUS  R     UCL_NOR2              3  0.261   0.369   13.292  
  u_mtm_Alu_core/g10054/AUS                -      EIN->AUS   F     UCL_INV               1  0.682   0.133   13.425  
  u_mtm_Alu_core/g10001/AUS                -      EIN0->AUS  R     UCL_OAI22             1  0.234   0.227   13.652  
  u_mtm_Alu_core/flg_out_reg[2]/D          -      D          R     UCL_DFF               1  0.487   0.000   13.652  
#-----------------------------------------------------------------------------------------------------------------
Path 5: MET (5.940 ns) Setup Check with Pin u_mtm_Alu_core/flg_out_reg[1]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) u_mtm_Alu_deserializer/B_out_reg[1]/CLK
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_core/flg_out_reg[1]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295       -0.295
        Net Latency:+    0.300 (P)    0.283 (P)
            Arrival:=   20.005       -0.012

              Setup:-    0.173
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.532
       Launch Clock:=   -0.012
          Data Path:+   13.604
              Slack:=    5.940

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/B_out_reg[1]/CLK  -      CLK        R     (arrival)            29  0.280       -   -0.012  
  u_mtm_Alu_deserializer/B_out_reg[1]/Q    -      CLK->Q     F     UCL_DFF_RES          12  0.280   0.825    0.813  
  u_mtm_Alu_core/add_140_45/g833/AUS       -      EIN->AUS   R     UCL_INV               1  0.987   0.173    0.986  
  u_mtm_Alu_core/add_140_45/g817/AUS       -      EIN0->AUS  F     UCL_NAND2_WIDEN       1  0.291   0.098    1.084  
  u_mtm_Alu_core/add_140_45/g800/AUS       -      EIN0->AUS  R     UCL_NAND2             1  0.140   0.091    1.175  
  u_mtm_Alu_core/add_140_45/g799/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.133   0.117    1.292  
  u_mtm_Alu_core/add_140_45/g797/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.219   0.110    1.402  
  u_mtm_Alu_core/add_140_45/g795/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.147   0.116    1.518  
  u_mtm_Alu_core/add_140_45/g794/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.209   0.107    1.625  
  u_mtm_Alu_core/add_140_45/g792/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.141   0.174    1.799  
  u_mtm_Alu_core/add_140_45/g791/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.318   0.129    1.927  
  u_mtm_Alu_core/add_140_45/g789/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.170   0.121    2.048  
  u_mtm_Alu_core/add_140_45/g788/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.216   0.106    2.154  
  u_mtm_Alu_core/add_140_45/g786/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.141   0.113    2.268  
  u_mtm_Alu_core/add_140_45/g785/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.206   0.108    2.376  
  u_mtm_Alu_core/add_140_45/g783/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       1  0.147   0.097    2.473  
  u_mtm_Alu_core/add_140_45/g782/COUT      -      CIN->COUT  F     UCL_FA                1  0.164   0.352    2.825  
  u_mtm_Alu_core/add_140_45/g781/COUT      -      CIN->COUT  F     UCL_FA                1  0.221   0.357    3.182  
  u_mtm_Alu_core/add_140_45/g780/COUT      -      CIN->COUT  F     UCL_FA                1  0.211   0.370    3.553  
  u_mtm_Alu_core/add_140_45/g779/COUT      -      CIN->COUT  F     UCL_FA                1  0.230   0.374    3.927  
  u_mtm_Alu_core/add_140_45/g778/COUT      -      CIN->COUT  F     UCL_FA                1  0.228   0.378    4.305  
  u_mtm_Alu_core/add_140_45/g777/COUT      -      CIN->COUT  F     UCL_FA                1  0.237   0.382    4.687  
  u_mtm_Alu_core/add_140_45/g776/COUT      -      CIN->COUT  F     UCL_FA                1  0.237   0.385    5.073  
  u_mtm_Alu_core/add_140_45/g775/COUT      -      CIN->COUT  F     UCL_FA                1  0.243   0.383    5.455  
  u_mtm_Alu_core/add_140_45/g774/COUT      -      CIN->COUT  F     UCL_FA                1  0.235   0.436    5.892  
  u_mtm_Alu_core/add_140_45/g773/COUT      -      CIN->COUT  F     UCL_FA                1  0.288   0.374    6.265  
  u_mtm_Alu_core/add_140_45/g772/COUT      -      CIN->COUT  F     UCL_FA                1  0.213   0.395    6.661  
  u_mtm_Alu_core/add_140_45/g771/COUT      -      CIN->COUT  F     UCL_FA                1  0.262   0.386    7.047  
  u_mtm_Alu_core/add_140_45/g770/COUT      -      CIN->COUT  F     UCL_FA                1  0.235   0.394    7.441  
  u_mtm_Alu_core/add_140_45/g769/COUT      -      CIN->COUT  F     UCL_FA                1  0.252   0.366    7.807  
  u_mtm_Alu_core/add_140_45/g768/COUT      -      CIN->COUT  F     UCL_FA                1  0.214   0.378    8.185  
  u_mtm_Alu_core/add_140_45/g767/COUT      -      CIN->COUT  F     UCL_FA                1  0.239   0.390    8.575  
  u_mtm_Alu_core/add_140_45/g766/COUT      -      CIN->COUT  F     UCL_FA                1  0.247   0.373    8.948  
  u_mtm_Alu_core/add_140_45/g765/COUT      -      CIN->COUT  F     UCL_FA                1  0.226   0.383    9.331  
  u_mtm_Alu_core/add_140_45/g764/COUT      -      CIN->COUT  F     UCL_FA                1  0.243   0.382    9.713  
  u_mtm_Alu_core/add_140_45/g763/COUT      -      CIN->COUT  F     UCL_FA                1  0.236   0.373   10.085  
  u_mtm_Alu_core/add_140_45/g762/COUT      -      CIN->COUT  F     UCL_FA                1  0.228   0.398   10.484  
  u_mtm_Alu_core/add_140_45/g761/COUT      -      CIN->COUT  F     UCL_FA                1  0.251   0.376   10.860  
  u_mtm_Alu_core/add_140_45/g760/COUT      -      CIN->COUT  F     UCL_FA                1  0.226   0.370   11.229  
  u_mtm_Alu_core/add_140_45/g759/COUT      -      CIN->COUT  F     UCL_FA                1  0.226   0.367   11.596  
  u_mtm_Alu_core/add_140_45/g758/S         -      CIN->S     F     UCL_FA                3  0.223   0.463   12.059  
  u_mtm_Alu_core/g9960/AUS                 -      EIN1->AUS  F     UCL_NAND2A            1  0.340   0.342   12.401  
  u_mtm_Alu_core/g9955/AUS                 -      EIN1->AUS  R     UCL_MUX2              1  0.400   0.222   12.623  
  u_mtm_Alu_core/g9938/AUS                 -      EIN1->AUS  F     UCL_OAI21             1  0.333   0.173   12.796  
  u_mtm_Alu_core/g9935/AUS                 -      EIN1->AUS  F     UCL_MUX2A             3  0.358   0.495   13.291  
  u_mtm_Alu_core/g9932/AUS                 -      EIN0->AUS  R     UCL_OAI22             1  0.799   0.301   13.592  
  u_mtm_Alu_core/flg_out_reg[1]/D          -      D          R     UCL_DFF               1  0.486   0.000   13.592  
#-----------------------------------------------------------------------------------------------------------------
Path 6: MET (6.191 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[1]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[1]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.283 (P)    0.000 (I)
            Arrival:=   19.988        0.000

              Setup:-    0.176
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.513
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.321
              Slack:=    6.191

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)         5  0.200   0.003   10.003  
  u_mtm_Alu_deserializer/g10789/AUS          -      EIN->AUS   F     UCL_INV           3  0.200   0.136   10.139  
  u_mtm_Alu_deserializer/g10621/AUS          -      EIN1->AUS  R     UCL_NOR2          2  0.200   0.208   10.347  
  u_mtm_Alu_deserializer/g10575/AUS          -      EIN1->AUS  F     UCL_OAI21         1  0.351   0.180   10.527  
  u_mtm_Alu_deserializer/g10541/AUS          -      EIN0->AUS  F     UCL_AND2          7  0.312   0.376   10.903  
  u_mtm_Alu_deserializer/g10521/AUS          -      EIN0->AUS  R     UCL_NOR2          7  0.518   0.578   11.482  
  u_mtm_Alu_deserializer/g10514/AUS          -      EIN->AUS   F     UCL_INV           3  1.011   0.246   11.728  
  u_mtm_Alu_deserializer/g10504/AUS          -      EIN2->AUS  R     UCL_NOR3          1  0.416   0.186   11.914  
  u_mtm_Alu_deserializer/FE_OFC17_n_286/AUS  -      EIN->AUS   R     UCL_BUF4         21  0.329   0.467   12.380  
  u_mtm_Alu_deserializer/FE_OFC18_n_286/AUS  -      EIN->AUS   R     UCL_BUF          12  0.654   0.530   12.910  
  u_mtm_Alu_deserializer/g10444/AUS          -      SEL->AUS   F     UCL_MUX2          1  0.796   0.240   13.150  
  u_mtm_Alu_deserializer/g10322/AUS          -      EIN1->AUS  R     UCL_NOR2          1  0.399   0.171   13.321  
  u_mtm_Alu_deserializer/B_out_reg[1]/D      -      D          R     UCL_DFF_RES       1  0.301   0.000   13.321  
#---------------------------------------------------------------------------------------------------------------
Path 7: MET (6.199 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[16]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[16]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.282 (P)    0.000 (I)
            Arrival:=   19.987        0.000

              Setup:-    0.179
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.508
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.310
              Slack:=    6.199

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)         5  0.200   0.003   10.003  
  u_mtm_Alu_deserializer/g10789/AUS          -      EIN->AUS   F     UCL_INV           3  0.200   0.136   10.139  
  u_mtm_Alu_deserializer/g10621/AUS          -      EIN1->AUS  R     UCL_NOR2          2  0.200   0.208   10.347  
  u_mtm_Alu_deserializer/g10575/AUS          -      EIN1->AUS  F     UCL_OAI21         1  0.351   0.180   10.527  
  u_mtm_Alu_deserializer/g10541/AUS          -      EIN0->AUS  F     UCL_AND2          7  0.312   0.376   10.903  
  u_mtm_Alu_deserializer/g10521/AUS          -      EIN0->AUS  R     UCL_NOR2          7  0.518   0.578   11.482  
  u_mtm_Alu_deserializer/g10514/AUS          -      EIN->AUS   F     UCL_INV           3  1.011   0.246   11.728  
  u_mtm_Alu_deserializer/g10504/AUS          -      EIN2->AUS  R     UCL_NOR3          1  0.416   0.186   11.914  
  u_mtm_Alu_deserializer/FE_OFC17_n_286/AUS  -      EIN->AUS   R     UCL_BUF4         21  0.329   0.467   12.380  
  u_mtm_Alu_deserializer/FE_OFC18_n_286/AUS  -      EIN->AUS   R     UCL_BUF          12  0.654   0.523   12.903  
  u_mtm_Alu_deserializer/g10460/AUS          -      SEL->AUS   F     UCL_MUX2          1  0.794   0.235   13.138  
  u_mtm_Alu_deserializer/g10345/AUS          -      EIN1->AUS  R     UCL_NOR2          1  0.382   0.172   13.310  
  u_mtm_Alu_deserializer/B_out_reg[16]/D     -      D          R     UCL_DFF_RES       1  0.326   0.000   13.310  
#---------------------------------------------------------------------------------------------------------------
Path 8: MET (6.215 ns) Setup Check with Pin u_mtm_Alu_core/flg_out_reg[0]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) u_mtm_Alu_deserializer/B_out_reg[1]/CLK
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_core/flg_out_reg[0]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295       -0.295
        Net Latency:+    0.294 (P)    0.283 (P)
            Arrival:=   19.999       -0.012

              Setup:-    0.171
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.528
       Launch Clock:=   -0.012
          Data Path:+   13.325
              Slack:=    6.215

#-----------------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                            (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/B_out_reg[1]/CLK  -      CLK        R     (arrival)            29  0.280       -   -0.012  
  u_mtm_Alu_deserializer/B_out_reg[1]/Q    -      CLK->Q     F     UCL_DFF_RES          12  0.280   0.825    0.813  
  u_mtm_Alu_core/add_140_45/g833/AUS       -      EIN->AUS   R     UCL_INV               1  0.987   0.173    0.986  
  u_mtm_Alu_core/add_140_45/g817/AUS       -      EIN0->AUS  F     UCL_NAND2_WIDEN       1  0.291   0.098    1.084  
  u_mtm_Alu_core/add_140_45/g800/AUS       -      EIN0->AUS  R     UCL_NAND2             1  0.140   0.091    1.175  
  u_mtm_Alu_core/add_140_45/g799/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.133   0.117    1.292  
  u_mtm_Alu_core/add_140_45/g797/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.219   0.110    1.402  
  u_mtm_Alu_core/add_140_45/g795/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.147   0.116    1.518  
  u_mtm_Alu_core/add_140_45/g794/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.209   0.107    1.625  
  u_mtm_Alu_core/add_140_45/g792/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.141   0.174    1.799  
  u_mtm_Alu_core/add_140_45/g791/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.318   0.129    1.927  
  u_mtm_Alu_core/add_140_45/g789/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.170   0.121    2.048  
  u_mtm_Alu_core/add_140_45/g788/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.216   0.106    2.154  
  u_mtm_Alu_core/add_140_45/g786/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.141   0.113    2.268  
  u_mtm_Alu_core/add_140_45/g785/AUS       -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.206   0.108    2.376  
  u_mtm_Alu_core/add_140_45/g783/AUS       -      EIN1->AUS  F     UCL_NAND2_WIDEN       1  0.147   0.097    2.473  
  u_mtm_Alu_core/add_140_45/g782/COUT      -      CIN->COUT  F     UCL_FA                1  0.164   0.352    2.825  
  u_mtm_Alu_core/add_140_45/g781/COUT      -      CIN->COUT  F     UCL_FA                1  0.221   0.357    3.182  
  u_mtm_Alu_core/add_140_45/g780/COUT      -      CIN->COUT  F     UCL_FA                1  0.211   0.370    3.553  
  u_mtm_Alu_core/add_140_45/g779/COUT      -      CIN->COUT  F     UCL_FA                1  0.230   0.374    3.927  
  u_mtm_Alu_core/add_140_45/g778/COUT      -      CIN->COUT  F     UCL_FA                1  0.228   0.378    4.305  
  u_mtm_Alu_core/add_140_45/g777/COUT      -      CIN->COUT  F     UCL_FA                1  0.237   0.382    4.687  
  u_mtm_Alu_core/add_140_45/g776/COUT      -      CIN->COUT  F     UCL_FA                1  0.237   0.385    5.073  
  u_mtm_Alu_core/add_140_45/g775/COUT      -      CIN->COUT  F     UCL_FA                1  0.243   0.383    5.455  
  u_mtm_Alu_core/add_140_45/g774/COUT      -      CIN->COUT  F     UCL_FA                1  0.235   0.436    5.892  
  u_mtm_Alu_core/add_140_45/g773/COUT      -      CIN->COUT  F     UCL_FA                1  0.288   0.374    6.265  
  u_mtm_Alu_core/add_140_45/g772/COUT      -      CIN->COUT  F     UCL_FA                1  0.213   0.395    6.661  
  u_mtm_Alu_core/add_140_45/g771/COUT      -      CIN->COUT  F     UCL_FA                1  0.262   0.386    7.047  
  u_mtm_Alu_core/add_140_45/g770/COUT      -      CIN->COUT  F     UCL_FA                1  0.235   0.394    7.441  
  u_mtm_Alu_core/add_140_45/g769/COUT      -      CIN->COUT  F     UCL_FA                1  0.252   0.366    7.807  
  u_mtm_Alu_core/add_140_45/g768/COUT      -      CIN->COUT  F     UCL_FA                1  0.214   0.378    8.185  
  u_mtm_Alu_core/add_140_45/g767/COUT      -      CIN->COUT  F     UCL_FA                1  0.239   0.390    8.575  
  u_mtm_Alu_core/add_140_45/g766/COUT      -      CIN->COUT  F     UCL_FA                1  0.247   0.373    8.948  
  u_mtm_Alu_core/add_140_45/g765/COUT      -      CIN->COUT  F     UCL_FA                1  0.226   0.383    9.331  
  u_mtm_Alu_core/add_140_45/g764/COUT      -      CIN->COUT  F     UCL_FA                1  0.243   0.382    9.713  
  u_mtm_Alu_core/add_140_45/g763/COUT      -      CIN->COUT  F     UCL_FA                1  0.236   0.373   10.085  
  u_mtm_Alu_core/add_140_45/g762/COUT      -      CIN->COUT  F     UCL_FA                1  0.228   0.398   10.484  
  u_mtm_Alu_core/add_140_45/g761/COUT      -      CIN->COUT  F     UCL_FA                1  0.251   0.376   10.860  
  u_mtm_Alu_core/add_140_45/g760/COUT      -      CIN->COUT  F     UCL_FA                1  0.226   0.370   11.229  
  u_mtm_Alu_core/add_140_45/g759/COUT      -      CIN->COUT  F     UCL_FA                1  0.226   0.367   11.596  
  u_mtm_Alu_core/add_140_45/g758/S         -      CIN->S     R     UCL_FA                3  0.223   0.649   12.246  
  u_mtm_Alu_core/g10226/AUS                -      EIN0->AUS  F     UCL_AOI21             1  0.421   0.127   12.373  
  u_mtm_Alu_core/g10175/AUS                -      EIN2->AUS  R     UCL_AON2B_2           2  0.250   0.159   12.533  
  u_mtm_Alu_core/g10076/AUS                -      EIN1->AUS  F     UCL_MUX2              3  0.247   0.497   13.030  
  u_mtm_Alu_core/g10002/AUS                -      EIN0->AUS  R     UCL_OAI22             1  0.836   0.284   13.313  
  u_mtm_Alu_core/flg_out_reg[0]/D          -      D          R     UCL_DFF               1  0.454   0.000   13.313  
#-----------------------------------------------------------------------------------------------------------------
Path 9: MET (6.215 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[29]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[29]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.300 (P)    0.000 (I)
            Arrival:=   20.005        0.000

              Setup:-    0.175
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.530
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.316
              Slack:=    6.215

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)         5  0.200   0.003   10.003  
  u_mtm_Alu_deserializer/g10789/AUS          -      EIN->AUS   F     UCL_INV           3  0.200   0.136   10.139  
  u_mtm_Alu_deserializer/g10621/AUS          -      EIN1->AUS  R     UCL_NOR2          2  0.200   0.208   10.347  
  u_mtm_Alu_deserializer/g10575/AUS          -      EIN1->AUS  F     UCL_OAI21         1  0.351   0.180   10.527  
  u_mtm_Alu_deserializer/g10541/AUS          -      EIN0->AUS  F     UCL_AND2          7  0.312   0.376   10.903  
  u_mtm_Alu_deserializer/g10521/AUS          -      EIN0->AUS  R     UCL_NOR2          7  0.518   0.578   11.482  
  u_mtm_Alu_deserializer/g10514/AUS          -      EIN->AUS   F     UCL_INV           3  1.011   0.246   11.728  
  u_mtm_Alu_deserializer/g10504/AUS          -      EIN2->AUS  R     UCL_NOR3          1  0.416   0.186   11.914  
  u_mtm_Alu_deserializer/FE_OFC17_n_286/AUS  -      EIN->AUS   R     UCL_BUF4         21  0.329   0.467   12.380  
  u_mtm_Alu_deserializer/FE_OFC18_n_286/AUS  -      EIN->AUS   R     UCL_BUF          12  0.654   0.531   12.912  
  u_mtm_Alu_deserializer/g10465/AUS          -      SEL->AUS   F     UCL_MUX2          1  0.797   0.232   13.144  
  u_mtm_Alu_deserializer/g10367/AUS          -      EIN1->AUS  R     UCL_NOR2          1  0.379   0.172   13.316  
  u_mtm_Alu_deserializer/B_out_reg[29]/D     -      D          R     UCL_DFF_RES       1  0.308   0.000   13.316  
#---------------------------------------------------------------------------------------------------------------
Path 10: MET (6.215 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[25]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[25]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.283 (P)    0.000 (I)
            Arrival:=   19.988        0.000

              Setup:-    0.174
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.514
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.299
              Slack:=    6.215

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)         5  0.200   0.003   10.003  
  u_mtm_Alu_deserializer/g10789/AUS          -      EIN->AUS   F     UCL_INV           3  0.200   0.136   10.139  
  u_mtm_Alu_deserializer/g10621/AUS          -      EIN1->AUS  R     UCL_NOR2          2  0.200   0.208   10.347  
  u_mtm_Alu_deserializer/g10575/AUS          -      EIN1->AUS  F     UCL_OAI21         1  0.351   0.180   10.527  
  u_mtm_Alu_deserializer/g10541/AUS          -      EIN0->AUS  F     UCL_AND2          7  0.312   0.376   10.903  
  u_mtm_Alu_deserializer/g10521/AUS          -      EIN0->AUS  R     UCL_NOR2          7  0.518   0.578   11.482  
  u_mtm_Alu_deserializer/g10514/AUS          -      EIN->AUS   F     UCL_INV           3  1.011   0.246   11.728  
  u_mtm_Alu_deserializer/g10504/AUS          -      EIN2->AUS  R     UCL_NOR3          1  0.416   0.186   11.914  
  u_mtm_Alu_deserializer/FE_OFC17_n_286/AUS  -      EIN->AUS   R     UCL_BUF4         21  0.329   0.467   12.380  
  u_mtm_Alu_deserializer/FE_OFC18_n_286/AUS  -      EIN->AUS   R     UCL_BUF          12  0.654   0.531   12.911  
  u_mtm_Alu_deserializer/g10469/AUS          -      SEL->AUS   F     UCL_MUX2          1  0.797   0.229   13.140  
  u_mtm_Alu_deserializer/g10358/AUS          -      EIN1->AUS  R     UCL_NOR2          1  0.376   0.160   13.299  
  u_mtm_Alu_deserializer/B_out_reg[25]/D     -      D          R     UCL_DFF_RES       1  0.289   0.000   13.299  
#---------------------------------------------------------------------------------------------------------------
Path 11: MET (6.220 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[24]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[24]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.283 (P)    0.000 (I)
            Arrival:=   19.988        0.000

              Setup:-    0.174
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.514
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.294
              Slack:=    6.220

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)         5  0.200   0.003   10.003  
  u_mtm_Alu_deserializer/g10789/AUS          -      EIN->AUS   F     UCL_INV           3  0.200   0.136   10.139  
  u_mtm_Alu_deserializer/g10621/AUS          -      EIN1->AUS  R     UCL_NOR2          2  0.200   0.208   10.347  
  u_mtm_Alu_deserializer/g10575/AUS          -      EIN1->AUS  F     UCL_OAI21         1  0.351   0.180   10.527  
  u_mtm_Alu_deserializer/g10541/AUS          -      EIN0->AUS  F     UCL_AND2          7  0.312   0.376   10.903  
  u_mtm_Alu_deserializer/g10521/AUS          -      EIN0->AUS  R     UCL_NOR2          7  0.518   0.578   11.482  
  u_mtm_Alu_deserializer/g10514/AUS          -      EIN->AUS   F     UCL_INV           3  1.011   0.246   11.728  
  u_mtm_Alu_deserializer/g10504/AUS          -      EIN2->AUS  R     UCL_NOR3          1  0.416   0.186   11.914  
  u_mtm_Alu_deserializer/FE_OFC17_n_286/AUS  -      EIN->AUS   R     UCL_BUF4         21  0.329   0.467   12.380  
  u_mtm_Alu_deserializer/FE_OFC18_n_286/AUS  -      EIN->AUS   R     UCL_BUF          12  0.654   0.529   12.910  
  u_mtm_Alu_deserializer/g10468/AUS          -      SEL->AUS   F     UCL_MUX2          1  0.796   0.226   13.136  
  u_mtm_Alu_deserializer/g10356/AUS          -      EIN1->AUS  R     UCL_NOR2          1  0.373   0.158   13.294  
  u_mtm_Alu_deserializer/B_out_reg[24]/D     -      D          R     UCL_DFF_RES       1  0.288   0.000   13.294  
#---------------------------------------------------------------------------------------------------------------
Path 12: MET (6.221 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[27]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[27]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.284 (P)    0.000 (I)
            Arrival:=   19.989        0.000

              Setup:-    0.174
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.514
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.294
              Slack:=    6.221

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)         5  0.200   0.003   10.003  
  u_mtm_Alu_deserializer/g10789/AUS          -      EIN->AUS   F     UCL_INV           3  0.200   0.136   10.139  
  u_mtm_Alu_deserializer/g10621/AUS          -      EIN1->AUS  R     UCL_NOR2          2  0.200   0.208   10.347  
  u_mtm_Alu_deserializer/g10575/AUS          -      EIN1->AUS  F     UCL_OAI21         1  0.351   0.180   10.527  
  u_mtm_Alu_deserializer/g10541/AUS          -      EIN0->AUS  F     UCL_AND2          7  0.312   0.376   10.903  
  u_mtm_Alu_deserializer/g10521/AUS          -      EIN0->AUS  R     UCL_NOR2          7  0.518   0.578   11.482  
  u_mtm_Alu_deserializer/g10514/AUS          -      EIN->AUS   F     UCL_INV           3  1.011   0.246   11.728  
  u_mtm_Alu_deserializer/g10504/AUS          -      EIN2->AUS  R     UCL_NOR3          1  0.416   0.186   11.914  
  u_mtm_Alu_deserializer/FE_OFC17_n_286/AUS  -      EIN->AUS   R     UCL_BUF4         21  0.329   0.467   12.380  
  u_mtm_Alu_deserializer/FE_OFC18_n_286/AUS  -      EIN->AUS   R     UCL_BUF          12  0.654   0.531   12.911  
  u_mtm_Alu_deserializer/g10470/AUS          -      SEL->AUS   F     UCL_MUX2          1  0.797   0.222   13.133  
  u_mtm_Alu_deserializer/g10362/AUS          -      EIN1->AUS  R     UCL_NOR2          1  0.368   0.160   13.294  
  u_mtm_Alu_deserializer/B_out_reg[27]/D     -      D          R     UCL_DFF_RES       1  0.293   0.000   13.294  
#---------------------------------------------------------------------------------------------------------------
Path 13: MET (6.223 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[30]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[30]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.299 (P)    0.000 (I)
            Arrival:=   20.004        0.000

              Setup:-    0.174
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.530
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.308
              Slack:=    6.223

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)         5  0.200   0.003   10.003  
  u_mtm_Alu_deserializer/g10789/AUS          -      EIN->AUS   F     UCL_INV           3  0.200   0.136   10.139  
  u_mtm_Alu_deserializer/g10621/AUS          -      EIN1->AUS  R     UCL_NOR2          2  0.200   0.208   10.347  
  u_mtm_Alu_deserializer/g10575/AUS          -      EIN1->AUS  F     UCL_OAI21         1  0.351   0.180   10.527  
  u_mtm_Alu_deserializer/g10541/AUS          -      EIN0->AUS  F     UCL_AND2          7  0.312   0.376   10.903  
  u_mtm_Alu_deserializer/g10521/AUS          -      EIN0->AUS  R     UCL_NOR2          7  0.518   0.578   11.482  
  u_mtm_Alu_deserializer/g10514/AUS          -      EIN->AUS   F     UCL_INV           3  1.011   0.246   11.728  
  u_mtm_Alu_deserializer/g10504/AUS          -      EIN2->AUS  R     UCL_NOR3          1  0.416   0.186   11.914  
  u_mtm_Alu_deserializer/FE_OFC17_n_286/AUS  -      EIN->AUS   R     UCL_BUF4         21  0.329   0.467   12.380  
  u_mtm_Alu_deserializer/FE_OFC18_n_286/AUS  -      EIN->AUS   R     UCL_BUF          12  0.654   0.531   12.912  
  u_mtm_Alu_deserializer/g10442/AUS          -      SEL->AUS   F     UCL_MUX2          1  0.797   0.227   13.139  
  u_mtm_Alu_deserializer/g10368/AUS          -      EIN1->AUS  R     UCL_NOR2          1  0.373   0.169   13.308  
  u_mtm_Alu_deserializer/B_out_reg[30]/D     -      D          R     UCL_DFF_RES       1  0.305   0.000   13.308  
#---------------------------------------------------------------------------------------------------------------
Path 14: MET (6.223 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[26]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[26]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.284 (P)    0.000 (I)
            Arrival:=   19.989        0.000

              Setup:-    0.174
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.515
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.291
              Slack:=    6.223

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)         5  0.200   0.003   10.003  
  u_mtm_Alu_deserializer/g10789/AUS          -      EIN->AUS   F     UCL_INV           3  0.200   0.136   10.139  
  u_mtm_Alu_deserializer/g10621/AUS          -      EIN1->AUS  R     UCL_NOR2          2  0.200   0.208   10.347  
  u_mtm_Alu_deserializer/g10575/AUS          -      EIN1->AUS  F     UCL_OAI21         1  0.351   0.180   10.527  
  u_mtm_Alu_deserializer/g10541/AUS          -      EIN0->AUS  F     UCL_AND2          7  0.312   0.376   10.903  
  u_mtm_Alu_deserializer/g10521/AUS          -      EIN0->AUS  R     UCL_NOR2          7  0.518   0.578   11.482  
  u_mtm_Alu_deserializer/g10514/AUS          -      EIN->AUS   F     UCL_INV           3  1.011   0.246   11.728  
  u_mtm_Alu_deserializer/g10504/AUS          -      EIN2->AUS  R     UCL_NOR3          1  0.416   0.186   11.914  
  u_mtm_Alu_deserializer/FE_OFC17_n_286/AUS  -      EIN->AUS   R     UCL_BUF4         21  0.329   0.467   12.380  
  u_mtm_Alu_deserializer/FE_OFC18_n_286/AUS  -      EIN->AUS   R     UCL_BUF          12  0.654   0.531   12.911  
  u_mtm_Alu_deserializer/g10454/AUS          -      SEL->AUS   F     UCL_MUX2          1  0.797   0.221   13.132  
  u_mtm_Alu_deserializer/g10361/AUS          -      EIN1->AUS  R     UCL_NOR2          1  0.367   0.159   13.291  
  u_mtm_Alu_deserializer/B_out_reg[26]/D     -      D          R     UCL_DFF_RES       1  0.290   0.000   13.291  
#---------------------------------------------------------------------------------------------------------------
Path 15: MET (6.228 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[28]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[28]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.300 (P)    0.000 (I)
            Arrival:=   20.005        0.000

              Setup:-    0.175
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.530
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.302
              Slack:=    6.228

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)         5  0.200   0.003   10.003  
  u_mtm_Alu_deserializer/g10789/AUS          -      EIN->AUS   F     UCL_INV           3  0.200   0.136   10.139  
  u_mtm_Alu_deserializer/g10621/AUS          -      EIN1->AUS  R     UCL_NOR2          2  0.200   0.208   10.347  
  u_mtm_Alu_deserializer/g10575/AUS          -      EIN1->AUS  F     UCL_OAI21         1  0.351   0.180   10.527  
  u_mtm_Alu_deserializer/g10541/AUS          -      EIN0->AUS  F     UCL_AND2          7  0.312   0.376   10.903  
  u_mtm_Alu_deserializer/g10521/AUS          -      EIN0->AUS  R     UCL_NOR2          7  0.518   0.578   11.482  
  u_mtm_Alu_deserializer/g10514/AUS          -      EIN->AUS   F     UCL_INV           3  1.011   0.246   11.728  
  u_mtm_Alu_deserializer/g10504/AUS          -      EIN2->AUS  R     UCL_NOR3          1  0.416   0.186   11.914  
  u_mtm_Alu_deserializer/FE_OFC17_n_286/AUS  -      EIN->AUS   R     UCL_BUF4         21  0.329   0.467   12.380  
  u_mtm_Alu_deserializer/FE_OFC18_n_286/AUS  -      EIN->AUS   R     UCL_BUF          12  0.654   0.531   12.912  
  u_mtm_Alu_deserializer/g10471/AUS          -      SEL->AUS   F     UCL_MUX2          1  0.797   0.220   13.131  
  u_mtm_Alu_deserializer/g10364/AUS          -      EIN1->AUS  R     UCL_NOR2          1  0.365   0.171   13.302  
  u_mtm_Alu_deserializer/B_out_reg[28]/D     -      D          R     UCL_DFF_RES       1  0.311   0.000   13.302  
#---------------------------------------------------------------------------------------------------------------
Path 16: MET (6.245 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[15]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[15]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.300 (P)    0.000 (I)
            Arrival:=   20.005        0.000

              Setup:-    0.175
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.530
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.285
              Slack:=    6.245

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)         5  0.200   0.003   10.003  
  u_mtm_Alu_deserializer/g10789/AUS          -      EIN->AUS   F     UCL_INV           3  0.200   0.136   10.139  
  u_mtm_Alu_deserializer/g10621/AUS          -      EIN1->AUS  R     UCL_NOR2          2  0.200   0.208   10.347  
  u_mtm_Alu_deserializer/g10575/AUS          -      EIN1->AUS  F     UCL_OAI21         1  0.351   0.180   10.527  
  u_mtm_Alu_deserializer/g10541/AUS          -      EIN0->AUS  F     UCL_AND2          7  0.312   0.376   10.903  
  u_mtm_Alu_deserializer/g10521/AUS          -      EIN0->AUS  R     UCL_NOR2          7  0.518   0.578   11.482  
  u_mtm_Alu_deserializer/g10514/AUS          -      EIN->AUS   F     UCL_INV           3  1.011   0.246   11.728  
  u_mtm_Alu_deserializer/g10504/AUS          -      EIN2->AUS  R     UCL_NOR3          1  0.416   0.186   11.914  
  u_mtm_Alu_deserializer/FE_OFC17_n_286/AUS  -      EIN->AUS   R     UCL_BUF4         21  0.329   0.467   12.380  
  u_mtm_Alu_deserializer/FE_OFC18_n_286/AUS  -      EIN->AUS   R     UCL_BUF          12  0.654   0.520   12.901  
  u_mtm_Alu_deserializer/g10459/AUS          -      SEL->AUS   F     UCL_MUX2          1  0.794   0.225   13.126  
  u_mtm_Alu_deserializer/g10343/AUS          -      EIN1->AUS  R     UCL_NOR2          1  0.372   0.159   13.285  
  u_mtm_Alu_deserializer/B_out_reg[15]/D     -      D          R     UCL_DFF_RES       1  0.308   0.000   13.285  
#---------------------------------------------------------------------------------------------------------------
Path 17: MET (6.249 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[31]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[31]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.283 (P)    0.000 (I)
            Arrival:=   19.988        0.000

              Setup:-    0.151
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.537
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.288
              Slack:=    6.249

#-------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)       5  0.200   0.003   10.003  
  u_mtm_Alu_deserializer/g10789/AUS          -      EIN->AUS   F     UCL_INV         3  0.200   0.136   10.139  
  u_mtm_Alu_deserializer/g10621/AUS          -      EIN1->AUS  R     UCL_NOR2        2  0.200   0.208   10.347  
  u_mtm_Alu_deserializer/g10575/AUS          -      EIN1->AUS  F     UCL_OAI21       1  0.351   0.180   10.527  
  u_mtm_Alu_deserializer/g10541/AUS          -      EIN0->AUS  F     UCL_AND2        7  0.312   0.376   10.903  
  u_mtm_Alu_deserializer/g10521/AUS          -      EIN0->AUS  R     UCL_NOR2        7  0.518   0.578   11.482  
  u_mtm_Alu_deserializer/g10514/AUS          -      EIN->AUS   F     UCL_INV         3  1.011   0.246   11.728  
  u_mtm_Alu_deserializer/g10504/AUS          -      EIN2->AUS  R     UCL_NOR3        1  0.416   0.186   11.913  
  u_mtm_Alu_deserializer/FE_OFC17_n_286/AUS  -      EIN->AUS   R     UCL_BUF4       21  0.329   0.467   12.380  
  u_mtm_Alu_deserializer/FE_OFC18_n_286/AUS  -      EIN->AUS   R     UCL_BUF        12  0.654   0.528   12.909  
  u_mtm_Alu_deserializer/g10473/AUS          -      SEL->AUS   F     UCL_MUX2        1  0.796   0.219   13.128  
  u_mtm_Alu_deserializer/g10370/AUS          -      EIN1->AUS  R     UCL_NOR2        1  0.364   0.160   13.288  
  u_mtm_Alu_deserializer/B_out_reg[31]/D     -      D          R     UCL_DFF         1  0.293   0.000   13.288  
#-------------------------------------------------------------------------------------------------------------
Path 18: MET (6.285 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[14]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[14]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.300 (P)    0.000 (I)
            Arrival:=   20.005        0.000

              Setup:-    0.150
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.555
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.270
              Slack:=    6.285

#-------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                        (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)       5  0.200   0.003   10.003  
  u_mtm_Alu_deserializer/g10789/AUS          -      EIN->AUS   F     UCL_INV         3  0.200   0.136   10.139  
  u_mtm_Alu_deserializer/g10621/AUS          -      EIN1->AUS  R     UCL_NOR2        2  0.200   0.208   10.347  
  u_mtm_Alu_deserializer/g10575/AUS          -      EIN1->AUS  F     UCL_OAI21       1  0.351   0.180   10.527  
  u_mtm_Alu_deserializer/g10541/AUS          -      EIN0->AUS  F     UCL_AND2        7  0.312   0.376   10.903  
  u_mtm_Alu_deserializer/g10521/AUS          -      EIN0->AUS  R     UCL_NOR2        7  0.518   0.578   11.482  
  u_mtm_Alu_deserializer/g10514/AUS          -      EIN->AUS   F     UCL_INV         3  1.011   0.246   11.728  
  u_mtm_Alu_deserializer/g10504/AUS          -      EIN2->AUS  R     UCL_NOR3        1  0.416   0.186   11.914  
  u_mtm_Alu_deserializer/FE_OFC17_n_286/AUS  -      EIN->AUS   R     UCL_BUF4       21  0.329   0.467   12.380  
  u_mtm_Alu_deserializer/FE_OFC18_n_286/AUS  -      EIN->AUS   R     UCL_BUF        12  0.654   0.519   12.900  
  u_mtm_Alu_deserializer/g10458/AUS          -      SEL->AUS   F     UCL_MUX2        1  0.794   0.217   13.117  
  u_mtm_Alu_deserializer/g10341/AUS          -      EIN1->AUS  R     UCL_NOR2        1  0.362   0.153   13.270  
  u_mtm_Alu_deserializer/B_out_reg[14]/D     -      D          R     UCL_DFF         1  0.301   0.000   13.270  
#-------------------------------------------------------------------------------------------------------------
Path 19: MET (6.636 ns) Setup Check with Pin u_mtm_Alu_serializer/data_out_reg[9]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (F) rst_n
              Clock: (R) clk1
           Endpoint: (F) u_mtm_Alu_serializer/data_out_reg[9]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.292 (P)    0.000 (I)
            Arrival:=   19.997        0.000

              Setup:-    0.027
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.670
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.034
              Slack:=    6.636

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  rst_n                                            -      rst_n      F     (arrival)        11  0.200   0.007   10.007  
  u_mtm_Alu_serializer/g4977/AUS                   -      EIN1->AUS  R     UCL_NAND2         5  0.200   0.220   10.227  
  u_mtm_Alu_serializer/g4938/AUS                   -      EIN0->AUS  R     UCL_MUX2B         4  0.359   0.373   10.601  
  u_mtm_Alu_serializer/g4899/AUS                   -      EIN2->AUS  F     UCL_AON2B_2       2  0.299   0.115   10.715  
  u_mtm_Alu_serializer/g4833/AUS                   -      EIN2->AUS  R     UCL_AOI21         3  0.176   0.428   11.143  
  u_mtm_Alu_serializer/g4815/AUS                   -      EIN2->AUS  F     UCL_OAI21         3  0.822   0.333   11.476  
  u_mtm_Alu_serializer/g4791/AUS                   -      EIN1->AUS  R     UCL_NOR2          1  0.523   0.201   11.676  
  u_mtm_Alu_serializer/FE_DBTC0_n_222/AUS          -      EIN->AUS   F     UCL_INV2         24  0.290   0.470   12.147  
  u_mtm_Alu_serializer/FE_OFC2_FE_DBTN0_n_222/AUS  -      EIN->AUS   F     UCL_BUF          23  0.931   0.600   12.747  
  u_mtm_Alu_serializer/g4709/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  0.837   0.288   13.034  
  u_mtm_Alu_serializer/data_out_reg[9]/D           -      D          F     UCL_DFF           1  0.231   0.000   13.034  
#---------------------------------------------------------------------------------------------------------------------
Path 20: MET (6.640 ns) Setup Check with Pin u_mtm_Alu_serializer/data_out_reg[1]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (F) rst_n
              Clock: (R) clk1
           Endpoint: (F) u_mtm_Alu_serializer/data_out_reg[1]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.291 (P)    0.000 (I)
            Arrival:=   19.996        0.000

              Setup:-    0.018
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.679
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.038
              Slack:=    6.640

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  rst_n                                            -      rst_n      F     (arrival)        11  0.200   0.007   10.007  
  u_mtm_Alu_serializer/g4977/AUS                   -      EIN1->AUS  R     UCL_NAND2         5  0.200   0.220   10.227  
  u_mtm_Alu_serializer/g4938/AUS                   -      EIN0->AUS  R     UCL_MUX2B         4  0.359   0.373   10.601  
  u_mtm_Alu_serializer/g4899/AUS                   -      EIN2->AUS  F     UCL_AON2B_2       2  0.299   0.115   10.715  
  u_mtm_Alu_serializer/g4833/AUS                   -      EIN2->AUS  R     UCL_AOI21         3  0.176   0.428   11.143  
  u_mtm_Alu_serializer/g4815/AUS                   -      EIN2->AUS  F     UCL_OAI21         3  0.822   0.333   11.476  
  u_mtm_Alu_serializer/g4791/AUS                   -      EIN1->AUS  R     UCL_NOR2          1  0.523   0.201   11.676  
  u_mtm_Alu_serializer/FE_DBTC0_n_222/AUS          -      EIN->AUS   F     UCL_INV2         24  0.290   0.470   12.147  
  u_mtm_Alu_serializer/FE_OFC2_FE_DBTN0_n_222/AUS  -      EIN->AUS   F     UCL_BUF          23  0.931   0.600   12.747  
  u_mtm_Alu_serializer/g4714/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  0.837   0.291   13.038  
  u_mtm_Alu_serializer/data_out_reg[1]/D           -      D          F     UCL_DFF           1  0.171   0.000   13.038  
#---------------------------------------------------------------------------------------------------------------------
Path 21: MET (6.645 ns) Setup Check with Pin u_mtm_Alu_serializer/data_out_reg[33]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (F) rst_n
              Clock: (R) clk1
           Endpoint: (F) u_mtm_Alu_serializer/data_out_reg[33]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.291 (P)    0.000 (I)
            Arrival:=   19.996        0.000

              Setup:-    0.026
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.671
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.026
              Slack:=    6.645

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  rst_n                                            -      rst_n      F     (arrival)        11  0.200   0.007   10.007  
  u_mtm_Alu_serializer/g4977/AUS                   -      EIN1->AUS  R     UCL_NAND2         5  0.200   0.220   10.227  
  u_mtm_Alu_serializer/g4938/AUS                   -      EIN0->AUS  R     UCL_MUX2B         4  0.359   0.373   10.601  
  u_mtm_Alu_serializer/g4899/AUS                   -      EIN2->AUS  F     UCL_AON2B_2       2  0.299   0.115   10.716  
  u_mtm_Alu_serializer/g4833/AUS                   -      EIN2->AUS  R     UCL_AOI21         3  0.176   0.428   11.143  
  u_mtm_Alu_serializer/g4815/AUS                   -      EIN2->AUS  F     UCL_OAI21         3  0.822   0.333   11.476  
  u_mtm_Alu_serializer/g4791/AUS                   -      EIN1->AUS  R     UCL_NOR2          1  0.523   0.201   11.676  
  u_mtm_Alu_serializer/FE_DBTC0_n_222/AUS          -      EIN->AUS   F     UCL_INV2         24  0.290   0.470   12.147  
  u_mtm_Alu_serializer/FE_OFC2_FE_DBTN0_n_222/AUS  -      EIN->AUS   F     UCL_BUF          23  0.931   0.598   12.745  
  u_mtm_Alu_serializer/g4707/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  0.837   0.281   13.026  
  u_mtm_Alu_serializer/data_out_reg[33]/D          -      D          F     UCL_DFF           1  0.220   0.000   13.026  
#---------------------------------------------------------------------------------------------------------------------
Path 22: MET (6.649 ns) Setup Check with Pin u_mtm_Alu_serializer/data_out_reg[41]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (F) rst_n
              Clock: (R) clk1
           Endpoint: (F) u_mtm_Alu_serializer/data_out_reg[41]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.292 (P)    0.000 (I)
            Arrival:=   19.997        0.000

              Setup:-    0.016
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.681
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.032
              Slack:=    6.649

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  rst_n                                            -      rst_n      F     (arrival)        11  0.200   0.007   10.007  
  u_mtm_Alu_serializer/g4977/AUS                   -      EIN1->AUS  R     UCL_NAND2         5  0.200   0.220   10.227  
  u_mtm_Alu_serializer/g4938/AUS                   -      EIN0->AUS  R     UCL_MUX2B         4  0.359   0.373   10.601  
  u_mtm_Alu_serializer/g4899/AUS                   -      EIN2->AUS  F     UCL_AON2B_2       2  0.299   0.115   10.715  
  u_mtm_Alu_serializer/g4833/AUS                   -      EIN2->AUS  R     UCL_AOI21         3  0.176   0.428   11.143  
  u_mtm_Alu_serializer/g4815/AUS                   -      EIN2->AUS  F     UCL_OAI21         3  0.822   0.333   11.476  
  u_mtm_Alu_serializer/g4791/AUS                   -      EIN1->AUS  R     UCL_NOR2          1  0.523   0.201   11.676  
  u_mtm_Alu_serializer/FE_DBTC0_n_222/AUS          -      EIN->AUS   F     UCL_INV2         24  0.290   0.470   12.147  
  u_mtm_Alu_serializer/FE_OFC2_FE_DBTN0_n_222/AUS  -      EIN->AUS   F     UCL_BUF          23  0.931   0.601   12.748  
  u_mtm_Alu_serializer/g4725/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  0.837   0.284   13.032  
  u_mtm_Alu_serializer/data_out_reg[41]/D          -      D          F     UCL_DFF           1  0.163   0.000   13.032  
#---------------------------------------------------------------------------------------------------------------------
Path 23: MET (6.651 ns) Setup Check with Pin u_mtm_Alu_serializer/data_out_reg[3]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (F) rst_n
              Clock: (R) clk1
           Endpoint: (F) u_mtm_Alu_serializer/data_out_reg[3]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.293 (P)    0.000 (I)
            Arrival:=   19.998        0.000

              Setup:-    0.014
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.683
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.032
              Slack:=    6.651

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  rst_n                                            -      rst_n      F     (arrival)        11  0.200   0.007   10.007  
  u_mtm_Alu_serializer/g4977/AUS                   -      EIN1->AUS  R     UCL_NAND2         5  0.200   0.220   10.227  
  u_mtm_Alu_serializer/g4938/AUS                   -      EIN0->AUS  R     UCL_MUX2B         4  0.359   0.373   10.601  
  u_mtm_Alu_serializer/g4899/AUS                   -      EIN2->AUS  F     UCL_AON2B_2       2  0.299   0.115   10.715  
  u_mtm_Alu_serializer/g4833/AUS                   -      EIN2->AUS  R     UCL_AOI21         3  0.176   0.428   11.143  
  u_mtm_Alu_serializer/g4815/AUS                   -      EIN2->AUS  F     UCL_OAI21         3  0.822   0.333   11.476  
  u_mtm_Alu_serializer/g4791/AUS                   -      EIN1->AUS  R     UCL_NOR2          1  0.523   0.201   11.676  
  u_mtm_Alu_serializer/FE_DBTC0_n_222/AUS          -      EIN->AUS   F     UCL_INV2         24  0.290   0.470   12.146  
  u_mtm_Alu_serializer/FE_OFC2_FE_DBTN0_n_222/AUS  -      EIN->AUS   F     UCL_BUF          23  0.931   0.599   12.746  
  u_mtm_Alu_serializer/g4723/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  0.837   0.286   13.032  
  u_mtm_Alu_serializer/data_out_reg[3]/D           -      D          F     UCL_DFF           1  0.154   0.000   13.032  
#---------------------------------------------------------------------------------------------------------------------
Path 24: MET (6.654 ns) Setup Check with Pin u_mtm_Alu_serializer/data_out_reg[13]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (F) rst_n
              Clock: (R) clk1
           Endpoint: (F) u_mtm_Alu_serializer/data_out_reg[13]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.291 (P)    0.000 (I)
            Arrival:=   19.996        0.000

              Setup:-    0.014
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.683
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.029
              Slack:=    6.654

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  rst_n                                            -      rst_n      F     (arrival)        11  0.200   0.007   10.007  
  u_mtm_Alu_serializer/g4977/AUS                   -      EIN1->AUS  R     UCL_NAND2         5  0.200   0.220   10.227  
  u_mtm_Alu_serializer/g4938/AUS                   -      EIN0->AUS  R     UCL_MUX2B         4  0.359   0.373   10.601  
  u_mtm_Alu_serializer/g4899/AUS                   -      EIN2->AUS  F     UCL_AON2B_2       2  0.299   0.115   10.715  
  u_mtm_Alu_serializer/g4833/AUS                   -      EIN2->AUS  R     UCL_AOI21         3  0.176   0.428   11.143  
  u_mtm_Alu_serializer/g4815/AUS                   -      EIN2->AUS  F     UCL_OAI21         3  0.822   0.333   11.476  
  u_mtm_Alu_serializer/g4791/AUS                   -      EIN1->AUS  R     UCL_NOR2          1  0.523   0.201   11.676  
  u_mtm_Alu_serializer/FE_DBTC0_n_222/AUS          -      EIN->AUS   F     UCL_INV2         24  0.290   0.470   12.147  
  u_mtm_Alu_serializer/FE_OFC2_FE_DBTN0_n_222/AUS  -      EIN->AUS   F     UCL_BUF          23  0.931   0.599   12.746  
  u_mtm_Alu_serializer/g4741/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  0.836   0.283   13.029  
  u_mtm_Alu_serializer/data_out_reg[13]/D          -      D          F     UCL_DFF           1  0.149   0.000   13.029  
#---------------------------------------------------------------------------------------------------------------------
Path 25: MET (6.655 ns) Setup Check with Pin u_mtm_Alu_serializer/data_out_reg[7]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (F) rst_n
              Clock: (R) clk1
           Endpoint: (F) u_mtm_Alu_serializer/data_out_reg[7]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.291 (P)    0.000 (I)
            Arrival:=   19.996        0.000

              Setup:-    0.014
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.682
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.028
              Slack:=    6.655

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  rst_n                                            -      rst_n      F     (arrival)        11  0.200   0.007   10.007  
  u_mtm_Alu_serializer/g4977/AUS                   -      EIN1->AUS  R     UCL_NAND2         5  0.200   0.220   10.227  
  u_mtm_Alu_serializer/g4938/AUS                   -      EIN0->AUS  R     UCL_MUX2B         4  0.359   0.373   10.601  
  u_mtm_Alu_serializer/g4899/AUS                   -      EIN2->AUS  F     UCL_AON2B_2       2  0.299   0.115   10.716  
  u_mtm_Alu_serializer/g4833/AUS                   -      EIN2->AUS  R     UCL_AOI21         3  0.176   0.428   11.143  
  u_mtm_Alu_serializer/g4815/AUS                   -      EIN2->AUS  F     UCL_OAI21         3  0.822   0.333   11.476  
  u_mtm_Alu_serializer/g4791/AUS                   -      EIN1->AUS  R     UCL_NOR2          1  0.523   0.201   11.676  
  u_mtm_Alu_serializer/FE_DBTC0_n_222/AUS          -      EIN->AUS   F     UCL_INV2         24  0.290   0.470   12.147  
  u_mtm_Alu_serializer/FE_OFC2_FE_DBTN0_n_222/AUS  -      EIN->AUS   F     UCL_BUF          23  0.931   0.601   12.747  
  u_mtm_Alu_serializer/g4732/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  0.837   0.280   13.028  
  u_mtm_Alu_serializer/data_out_reg[7]/D           -      D          F     UCL_DFF           1  0.150   0.000   13.028  
#---------------------------------------------------------------------------------------------------------------------
Path 26: MET (6.656 ns) Setup Check with Pin u_mtm_Alu_serializer/data_out_reg[37]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (F) rst_n
              Clock: (R) clk1
           Endpoint: (F) u_mtm_Alu_serializer/data_out_reg[37]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.291 (P)    0.000 (I)
            Arrival:=   19.996        0.000

              Setup:-    0.013
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.683
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.027
              Slack:=    6.656

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  rst_n                                            -      rst_n      F     (arrival)        11  0.200   0.007   10.007  
  u_mtm_Alu_serializer/g4977/AUS                   -      EIN1->AUS  R     UCL_NAND2         5  0.200   0.220   10.227  
  u_mtm_Alu_serializer/g4938/AUS                   -      EIN0->AUS  R     UCL_MUX2B         4  0.359   0.373   10.601  
  u_mtm_Alu_serializer/g4899/AUS                   -      EIN2->AUS  F     UCL_AON2B_2       2  0.299   0.115   10.715  
  u_mtm_Alu_serializer/g4833/AUS                   -      EIN2->AUS  R     UCL_AOI21         3  0.176   0.428   11.143  
  u_mtm_Alu_serializer/g4815/AUS                   -      EIN2->AUS  F     UCL_OAI21         3  0.822   0.333   11.476  
  u_mtm_Alu_serializer/g4791/AUS                   -      EIN1->AUS  R     UCL_NOR2          1  0.523   0.201   11.676  
  u_mtm_Alu_serializer/FE_DBTC0_n_222/AUS          -      EIN->AUS   F     UCL_INV2         24  0.290   0.470   12.146  
  u_mtm_Alu_serializer/FE_OFC2_FE_DBTN0_n_222/AUS  -      EIN->AUS   F     UCL_BUF          23  0.931   0.599   12.746  
  u_mtm_Alu_serializer/g4719/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  0.837   0.281   13.027  
  u_mtm_Alu_serializer/data_out_reg[37]/D          -      D          F     UCL_DFF           1  0.146   0.000   13.027  
#---------------------------------------------------------------------------------------------------------------------
Path 27: MET (6.658 ns) Setup Check with Pin u_mtm_Alu_serializer/data_out_reg[2]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (F) rst_n
              Clock: (R) clk1
           Endpoint: (F) u_mtm_Alu_serializer/data_out_reg[2]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.291 (P)    0.000 (I)
            Arrival:=   19.996        0.000

              Setup:-    0.015
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.682
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.024
              Slack:=    6.658

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  rst_n                                            -      rst_n      F     (arrival)        11  0.200   0.007   10.007  
  u_mtm_Alu_serializer/g4977/AUS                   -      EIN1->AUS  R     UCL_NAND2         5  0.200   0.220   10.227  
  u_mtm_Alu_serializer/g4938/AUS                   -      EIN0->AUS  R     UCL_MUX2B         4  0.359   0.373   10.601  
  u_mtm_Alu_serializer/g4899/AUS                   -      EIN2->AUS  F     UCL_AON2B_2       2  0.299   0.115   10.715  
  u_mtm_Alu_serializer/g4833/AUS                   -      EIN2->AUS  R     UCL_AOI21         3  0.176   0.428   11.143  
  u_mtm_Alu_serializer/g4815/AUS                   -      EIN2->AUS  F     UCL_OAI21         3  0.822   0.333   11.476  
  u_mtm_Alu_serializer/g4791/AUS                   -      EIN1->AUS  R     UCL_NOR2          1  0.523   0.201   11.676  
  u_mtm_Alu_serializer/FE_DBTC0_n_222/AUS          -      EIN->AUS   F     UCL_INV2         24  0.290   0.470   12.147  
  u_mtm_Alu_serializer/FE_OFC2_FE_DBTN0_n_222/AUS  -      EIN->AUS   F     UCL_BUF          23  0.931   0.599   12.745  
  u_mtm_Alu_serializer/g4718/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  0.837   0.279   13.024  
  u_mtm_Alu_serializer/data_out_reg[2]/D           -      D          F     UCL_DFF           1  0.154   0.000   13.024  
#---------------------------------------------------------------------------------------------------------------------
Path 28: MET (6.659 ns) Setup Check with Pin u_mtm_Alu_serializer/data_out_reg[15]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (F) rst_n
              Clock: (R) clk1
           Endpoint: (F) u_mtm_Alu_serializer/data_out_reg[15]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.292 (P)    0.000 (I)
            Arrival:=   19.997        0.000

              Setup:-    0.014
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.683
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.024
              Slack:=    6.659

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  rst_n                                            -      rst_n      F     (arrival)        11  0.200   0.007   10.007  
  u_mtm_Alu_serializer/g4977/AUS                   -      EIN1->AUS  R     UCL_NAND2         5  0.200   0.220   10.227  
  u_mtm_Alu_serializer/g4938/AUS                   -      EIN0->AUS  R     UCL_MUX2B         4  0.359   0.373   10.601  
  u_mtm_Alu_serializer/g4899/AUS                   -      EIN2->AUS  F     UCL_AON2B_2       2  0.299   0.115   10.715  
  u_mtm_Alu_serializer/g4833/AUS                   -      EIN2->AUS  R     UCL_AOI21         3  0.176   0.428   11.143  
  u_mtm_Alu_serializer/g4815/AUS                   -      EIN2->AUS  F     UCL_OAI21         3  0.822   0.333   11.476  
  u_mtm_Alu_serializer/g4791/AUS                   -      EIN1->AUS  R     UCL_NOR2          1  0.523   0.201   11.676  
  u_mtm_Alu_serializer/FE_DBTC0_n_222/AUS          -      EIN->AUS   F     UCL_INV2         24  0.290   0.470   12.147  
  u_mtm_Alu_serializer/FE_OFC2_FE_DBTN0_n_222/AUS  -      EIN->AUS   F     UCL_BUF          23  0.931   0.601   12.748  
  u_mtm_Alu_serializer/g4747/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  0.837   0.276   13.024  
  u_mtm_Alu_serializer/data_out_reg[15]/D          -      D          F     UCL_DFF           1  0.150   0.000   13.024  
#---------------------------------------------------------------------------------------------------------------------
Path 29: MET (6.661 ns) Setup Check with Pin u_mtm_Alu_serializer/data_out_reg[35]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (F) rst_n
              Clock: (R) clk1
           Endpoint: (F) u_mtm_Alu_serializer/data_out_reg[35]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.292 (P)    0.000 (I)
            Arrival:=   19.997        0.000

              Setup:-    0.013
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.684
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.023
              Slack:=    6.661

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  rst_n                                            -      rst_n      F     (arrival)        11  0.200   0.007   10.007  
  u_mtm_Alu_serializer/g4977/AUS                   -      EIN1->AUS  R     UCL_NAND2         5  0.200   0.220   10.227  
  u_mtm_Alu_serializer/g4938/AUS                   -      EIN0->AUS  R     UCL_MUX2B         4  0.359   0.373   10.601  
  u_mtm_Alu_serializer/g4899/AUS                   -      EIN2->AUS  F     UCL_AON2B_2       2  0.299   0.115   10.716  
  u_mtm_Alu_serializer/g4833/AUS                   -      EIN2->AUS  R     UCL_AOI21         3  0.176   0.428   11.143  
  u_mtm_Alu_serializer/g4815/AUS                   -      EIN2->AUS  F     UCL_OAI21         3  0.822   0.333   11.476  
  u_mtm_Alu_serializer/g4791/AUS                   -      EIN1->AUS  R     UCL_NOR2          1  0.523   0.201   11.676  
  u_mtm_Alu_serializer/FE_DBTC0_n_222/AUS          -      EIN->AUS   F     UCL_INV2         24  0.290   0.470   12.147  
  u_mtm_Alu_serializer/FE_OFC2_FE_DBTN0_n_222/AUS  -      EIN->AUS   F     UCL_BUF          23  0.931   0.599   12.746  
  u_mtm_Alu_serializer/g4715/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  0.837   0.277   13.023  
  u_mtm_Alu_serializer/data_out_reg[35]/D          -      D          F     UCL_DFF           1  0.148   0.000   13.023  
#---------------------------------------------------------------------------------------------------------------------
Path 30: MET (6.669 ns) Setup Check with Pin u_mtm_Alu_serializer/data_out_reg[40]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (F) rst_n
              Clock: (R) clk1
           Endpoint: (F) u_mtm_Alu_serializer/data_out_reg[40]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.302 (P)    0.000 (I)
            Arrival:=   20.007        0.000

              Setup:-    0.010
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.697
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.028
              Slack:=    6.669

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  rst_n                                            -      rst_n      F     (arrival)        11  0.200   0.007   10.007  
  u_mtm_Alu_serializer/g4977/AUS                   -      EIN1->AUS  R     UCL_NAND2         5  0.200   0.220   10.227  
  u_mtm_Alu_serializer/g4938/AUS                   -      EIN0->AUS  R     UCL_MUX2B         4  0.359   0.373   10.601  
  u_mtm_Alu_serializer/g4899/AUS                   -      EIN2->AUS  F     UCL_AON2B_2       2  0.299   0.115   10.715  
  u_mtm_Alu_serializer/g4833/AUS                   -      EIN2->AUS  R     UCL_AOI21         3  0.176   0.428   11.143  
  u_mtm_Alu_serializer/g4815/AUS                   -      EIN2->AUS  F     UCL_OAI21         3  0.822   0.333   11.476  
  u_mtm_Alu_serializer/g4791/AUS                   -      EIN1->AUS  R     UCL_NOR2          1  0.523   0.201   11.676  
  u_mtm_Alu_serializer/FE_DBTC0_n_222/AUS          -      EIN->AUS   F     UCL_INV2         24  0.290   0.470   12.147  
  u_mtm_Alu_serializer/FE_OFC2_FE_DBTN0_n_222/AUS  -      EIN->AUS   F     UCL_BUF          23  0.931   0.602   12.748  
  u_mtm_Alu_serializer/g4722/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  0.837   0.280   13.028  
  u_mtm_Alu_serializer/data_out_reg[40]/D          -      D          F     UCL_DFF           1  0.149   0.000   13.028  
#---------------------------------------------------------------------------------------------------------------------
Path 31: MET (6.670 ns) Setup Check with Pin u_mtm_Alu_serializer/data_out_reg[49]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (F) rst_n
              Clock: (R) clk1
           Endpoint: (F) u_mtm_Alu_serializer/data_out_reg[49]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.302 (P)    0.000 (I)
            Arrival:=   20.007        0.000

              Setup:-    0.009
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.698
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.028
              Slack:=    6.670

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  rst_n                                            -      rst_n      F     (arrival)        11  0.200   0.007   10.007  
  u_mtm_Alu_serializer/g4977/AUS                   -      EIN1->AUS  R     UCL_NAND2         5  0.200   0.220   10.228  
  u_mtm_Alu_serializer/g4938/AUS                   -      EIN0->AUS  R     UCL_MUX2B         4  0.359   0.373   10.601  
  u_mtm_Alu_serializer/g4899/AUS                   -      EIN2->AUS  F     UCL_AON2B_2       2  0.299   0.115   10.716  
  u_mtm_Alu_serializer/g4833/AUS                   -      EIN2->AUS  R     UCL_AOI21         3  0.176   0.428   11.143  
  u_mtm_Alu_serializer/g4815/AUS                   -      EIN2->AUS  F     UCL_OAI21         3  0.822   0.333   11.476  
  u_mtm_Alu_serializer/g4791/AUS                   -      EIN1->AUS  R     UCL_NOR2          1  0.523   0.201   11.676  
  u_mtm_Alu_serializer/FE_DBTC0_n_222/AUS          -      EIN->AUS   F     UCL_INV2         24  0.290   0.470   12.147  
  u_mtm_Alu_serializer/FE_OFC2_FE_DBTN0_n_222/AUS  -      EIN->AUS   F     UCL_BUF          23  0.931   0.602   12.748  
  u_mtm_Alu_serializer/g4733/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  0.837   0.280   13.028  
  u_mtm_Alu_serializer/data_out_reg[49]/D          -      D          F     UCL_DFF           1  0.145   0.000   13.028  
#---------------------------------------------------------------------------------------------------------------------
Path 32: MET (6.670 ns) Setup Check with Pin u_mtm_Alu_serializer/data_out_reg[47]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (F) rst_n
              Clock: (R) clk1
           Endpoint: (F) u_mtm_Alu_serializer/data_out_reg[47]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.303 (P)    0.000 (I)
            Arrival:=   20.008        0.000

              Setup:-    0.011
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.697
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.027
              Slack:=    6.670

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  rst_n                                            -      rst_n      F     (arrival)        11  0.200   0.007   10.007  
  u_mtm_Alu_serializer/g4977/AUS                   -      EIN1->AUS  R     UCL_NAND2         5  0.200   0.220   10.227  
  u_mtm_Alu_serializer/g4938/AUS                   -      EIN0->AUS  R     UCL_MUX2B         4  0.359   0.373   10.601  
  u_mtm_Alu_serializer/g4899/AUS                   -      EIN2->AUS  F     UCL_AON2B_2       2  0.299   0.115   10.715  
  u_mtm_Alu_serializer/g4833/AUS                   -      EIN2->AUS  R     UCL_AOI21         3  0.176   0.428   11.143  
  u_mtm_Alu_serializer/g4815/AUS                   -      EIN2->AUS  F     UCL_OAI21         3  0.822   0.333   11.476  
  u_mtm_Alu_serializer/g4791/AUS                   -      EIN1->AUS  R     UCL_NOR2          1  0.523   0.201   11.676  
  u_mtm_Alu_serializer/FE_DBTC0_n_222/AUS          -      EIN->AUS   F     UCL_INV2         24  0.290   0.470   12.146  
  u_mtm_Alu_serializer/FE_OFC2_FE_DBTN0_n_222/AUS  -      EIN->AUS   F     UCL_BUF          23  0.931   0.601   12.748  
  u_mtm_Alu_serializer/g4729/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  0.837   0.279   13.027  
  u_mtm_Alu_serializer/data_out_reg[47]/D          -      D          F     UCL_DFF           1  0.152   0.000   13.027  
#---------------------------------------------------------------------------------------------------------------------
Path 33: MET (6.670 ns) Setup Check with Pin u_mtm_Alu_serializer/data_out_reg[14]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (F) rst_n
              Clock: (R) clk1
           Endpoint: (F) u_mtm_Alu_serializer/data_out_reg[14]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.302 (P)    0.000 (I)
            Arrival:=   20.007        0.000

              Setup:-    0.010
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.698
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.027
              Slack:=    6.670

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  rst_n                                            -      rst_n      F     (arrival)        11  0.200   0.007   10.007  
  u_mtm_Alu_serializer/g4977/AUS                   -      EIN1->AUS  R     UCL_NAND2         5  0.200   0.220   10.228  
  u_mtm_Alu_serializer/g4938/AUS                   -      EIN0->AUS  R     UCL_MUX2B         4  0.359   0.373   10.601  
  u_mtm_Alu_serializer/g4899/AUS                   -      EIN2->AUS  F     UCL_AON2B_2       2  0.299   0.115   10.716  
  u_mtm_Alu_serializer/g4833/AUS                   -      EIN2->AUS  R     UCL_AOI21         3  0.176   0.428   11.143  
  u_mtm_Alu_serializer/g4815/AUS                   -      EIN2->AUS  F     UCL_OAI21         3  0.822   0.333   11.476  
  u_mtm_Alu_serializer/g4791/AUS                   -      EIN1->AUS  R     UCL_NOR2          1  0.523   0.201   11.676  
  u_mtm_Alu_serializer/FE_DBTC0_n_222/AUS          -      EIN->AUS   F     UCL_INV2         24  0.290   0.470   12.147  
  u_mtm_Alu_serializer/FE_OFC2_FE_DBTN0_n_222/AUS  -      EIN->AUS   F     UCL_BUF          23  0.931   0.601   12.748  
  u_mtm_Alu_serializer/g4742/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  0.837   0.279   13.027  
  u_mtm_Alu_serializer/data_out_reg[14]/D          -      D          F     UCL_DFF           1  0.148   0.000   13.027  
#---------------------------------------------------------------------------------------------------------------------
Path 34: MET (6.670 ns) Setup Check with Pin u_mtm_Alu_serializer/data_out_reg[51]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (F) rst_n
              Clock: (R) clk1
           Endpoint: (F) u_mtm_Alu_serializer/data_out_reg[51]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.302 (P)    0.000 (I)
            Arrival:=   20.007        0.000

              Setup:-    0.011
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.697
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.026
              Slack:=    6.670

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  rst_n                                            -      rst_n      F     (arrival)        11  0.200   0.007   10.007  
  u_mtm_Alu_serializer/g4977/AUS                   -      EIN1->AUS  R     UCL_NAND2         5  0.200   0.220   10.227  
  u_mtm_Alu_serializer/g4938/AUS                   -      EIN0->AUS  R     UCL_MUX2B         4  0.359   0.373   10.601  
  u_mtm_Alu_serializer/g4899/AUS                   -      EIN2->AUS  F     UCL_AON2B_2       2  0.299   0.115   10.716  
  u_mtm_Alu_serializer/g4833/AUS                   -      EIN2->AUS  R     UCL_AOI21         3  0.176   0.428   11.143  
  u_mtm_Alu_serializer/g4815/AUS                   -      EIN2->AUS  F     UCL_OAI21         3  0.822   0.333   11.476  
  u_mtm_Alu_serializer/g4791/AUS                   -      EIN1->AUS  R     UCL_NOR2          1  0.523   0.201   11.676  
  u_mtm_Alu_serializer/FE_DBTC0_n_222/AUS          -      EIN->AUS   F     UCL_INV2         24  0.290   0.470   12.147  
  u_mtm_Alu_serializer/FE_OFC2_FE_DBTN0_n_222/AUS  -      EIN->AUS   F     UCL_BUF          23  0.931   0.601   12.748  
  u_mtm_Alu_serializer/g4735/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  0.837   0.279   13.026  
  u_mtm_Alu_serializer/data_out_reg[51]/D          -      D          F     UCL_DFF           1  0.152   0.000   13.026  
#---------------------------------------------------------------------------------------------------------------------
Path 35: MET (6.671 ns) Setup Check with Pin u_mtm_Alu_serializer/data_out_reg[52]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (F) rst_n
              Clock: (R) clk1
           Endpoint: (F) u_mtm_Alu_serializer/data_out_reg[52]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.302 (P)    0.000 (I)
            Arrival:=   20.007        0.000

              Setup:-    0.009
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.698
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.027
              Slack:=    6.671

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  rst_n                                            -      rst_n      F     (arrival)        11  0.200   0.007   10.007  
  u_mtm_Alu_serializer/g4977/AUS                   -      EIN1->AUS  R     UCL_NAND2         5  0.200   0.220   10.227  
  u_mtm_Alu_serializer/g4938/AUS                   -      EIN0->AUS  R     UCL_MUX2B         4  0.359   0.373   10.601  
  u_mtm_Alu_serializer/g4899/AUS                   -      EIN2->AUS  F     UCL_AON2B_2       2  0.299   0.115   10.715  
  u_mtm_Alu_serializer/g4833/AUS                   -      EIN2->AUS  R     UCL_AOI21         3  0.176   0.428   11.143  
  u_mtm_Alu_serializer/g4815/AUS                   -      EIN2->AUS  F     UCL_OAI21         3  0.822   0.333   11.476  
  u_mtm_Alu_serializer/g4791/AUS                   -      EIN1->AUS  R     UCL_NOR2          1  0.523   0.201   11.676  
  u_mtm_Alu_serializer/FE_DBTC0_n_222/AUS          -      EIN->AUS   F     UCL_INV2         24  0.290   0.470   12.147  
  u_mtm_Alu_serializer/FE_OFC2_FE_DBTN0_n_222/AUS  -      EIN->AUS   F     UCL_BUF          23  0.931   0.602   12.748  
  u_mtm_Alu_serializer/g4736/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  0.837   0.279   13.027  
  u_mtm_Alu_serializer/data_out_reg[52]/D          -      D          F     UCL_DFF           1  0.145   0.000   13.027  
#---------------------------------------------------------------------------------------------------------------------
Path 36: MET (6.671 ns) Setup Check with Pin u_mtm_Alu_serializer/data_out_reg[12]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (F) rst_n
              Clock: (R) clk1
           Endpoint: (F) u_mtm_Alu_serializer/data_out_reg[12]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.302 (P)    0.000 (I)
            Arrival:=   20.007        0.000

              Setup:-    0.009
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.698
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.027
              Slack:=    6.671

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  rst_n                                            -      rst_n      F     (arrival)        11  0.200   0.007   10.007  
  u_mtm_Alu_serializer/g4977/AUS                   -      EIN1->AUS  R     UCL_NAND2         5  0.200   0.220   10.227  
  u_mtm_Alu_serializer/g4938/AUS                   -      EIN0->AUS  R     UCL_MUX2B         4  0.359   0.373   10.601  
  u_mtm_Alu_serializer/g4899/AUS                   -      EIN2->AUS  F     UCL_AON2B_2       2  0.299   0.115   10.716  
  u_mtm_Alu_serializer/g4833/AUS                   -      EIN2->AUS  R     UCL_AOI21         3  0.176   0.428   11.143  
  u_mtm_Alu_serializer/g4815/AUS                   -      EIN2->AUS  F     UCL_OAI21         3  0.822   0.333   11.476  
  u_mtm_Alu_serializer/g4791/AUS                   -      EIN1->AUS  R     UCL_NOR2          1  0.523   0.201   11.676  
  u_mtm_Alu_serializer/FE_DBTC0_n_222/AUS          -      EIN->AUS   F     UCL_INV2         24  0.290   0.470   12.147  
  u_mtm_Alu_serializer/FE_OFC2_FE_DBTN0_n_222/AUS  -      EIN->AUS   F     UCL_BUF          23  0.931   0.602   12.748  
  u_mtm_Alu_serializer/g4737/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  0.837   0.279   13.027  
  u_mtm_Alu_serializer/data_out_reg[12]/D          -      D          F     UCL_DFF           1  0.144   0.000   13.027  
#---------------------------------------------------------------------------------------------------------------------
Path 37: MET (6.672 ns) Setup Check with Pin u_mtm_Alu_serializer/data_out_reg[38]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (F) rst_n
              Clock: (R) clk1
           Endpoint: (F) u_mtm_Alu_serializer/data_out_reg[38]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.301 (P)    0.000 (I)
            Arrival:=   20.006        0.000

              Setup:-    0.009
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.697
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.025
              Slack:=    6.672

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  rst_n                                            -      rst_n      F     (arrival)        11  0.200   0.007   10.007  
  u_mtm_Alu_serializer/g4977/AUS                   -      EIN1->AUS  R     UCL_NAND2         5  0.200   0.220   10.227  
  u_mtm_Alu_serializer/g4938/AUS                   -      EIN0->AUS  R     UCL_MUX2B         4  0.359   0.373   10.601  
  u_mtm_Alu_serializer/g4899/AUS                   -      EIN2->AUS  F     UCL_AON2B_2       2  0.299   0.115   10.715  
  u_mtm_Alu_serializer/g4833/AUS                   -      EIN2->AUS  R     UCL_AOI21         3  0.176   0.428   11.143  
  u_mtm_Alu_serializer/g4815/AUS                   -      EIN2->AUS  F     UCL_OAI21         3  0.822   0.333   11.476  
  u_mtm_Alu_serializer/g4791/AUS                   -      EIN1->AUS  R     UCL_NOR2          1  0.523   0.201   11.676  
  u_mtm_Alu_serializer/FE_DBTC0_n_222/AUS          -      EIN->AUS   F     UCL_INV2         24  0.290   0.470   12.146  
  u_mtm_Alu_serializer/FE_OFC2_FE_DBTN0_n_222/AUS  -      EIN->AUS   F     UCL_BUF          23  0.931   0.602   12.748  
  u_mtm_Alu_serializer/g4720/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  0.837   0.276   13.025  
  u_mtm_Alu_serializer/data_out_reg[38]/D          -      D          F     UCL_DFF           1  0.143   0.000   13.025  
#---------------------------------------------------------------------------------------------------------------------
Path 38: MET (6.673 ns) Setup Check with Pin u_mtm_Alu_serializer/data_out_reg[46]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (F) rst_n
              Clock: (R) clk1
           Endpoint: (F) u_mtm_Alu_serializer/data_out_reg[46]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.302 (P)    0.000 (I)
            Arrival:=   20.007        0.000

              Setup:-    0.010
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.698
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.025
              Slack:=    6.673

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  rst_n                                            -      rst_n      F     (arrival)        11  0.200   0.007   10.007  
  u_mtm_Alu_serializer/g4977/AUS                   -      EIN1->AUS  R     UCL_NAND2         5  0.200   0.220   10.228  
  u_mtm_Alu_serializer/g4938/AUS                   -      EIN0->AUS  R     UCL_MUX2B         4  0.359   0.373   10.601  
  u_mtm_Alu_serializer/g4899/AUS                   -      EIN2->AUS  F     UCL_AON2B_2       2  0.299   0.115   10.716  
  u_mtm_Alu_serializer/g4833/AUS                   -      EIN2->AUS  R     UCL_AOI21         3  0.176   0.428   11.143  
  u_mtm_Alu_serializer/g4815/AUS                   -      EIN2->AUS  F     UCL_OAI21         3  0.822   0.333   11.476  
  u_mtm_Alu_serializer/g4791/AUS                   -      EIN1->AUS  R     UCL_NOR2          1  0.523   0.201   11.676  
  u_mtm_Alu_serializer/FE_DBTC0_n_222/AUS          -      EIN->AUS   F     UCL_INV2         24  0.290   0.470   12.147  
  u_mtm_Alu_serializer/FE_OFC2_FE_DBTN0_n_222/AUS  -      EIN->AUS   F     UCL_BUF          23  0.931   0.602   12.748  
  u_mtm_Alu_serializer/g4757/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  0.837   0.276   13.025  
  u_mtm_Alu_serializer/data_out_reg[46]/D          -      D          F     UCL_DFF           1  0.147   0.000   13.025  
#---------------------------------------------------------------------------------------------------------------------
Path 39: MET (6.674 ns) Setup Check with Pin u_mtm_Alu_serializer/data_out_reg[50]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (F) rst_n
              Clock: (R) clk1
           Endpoint: (F) u_mtm_Alu_serializer/data_out_reg[50]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.302 (P)    0.000 (I)
            Arrival:=   20.007        0.000

              Setup:-    0.009
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.698
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.024
              Slack:=    6.674

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  rst_n                                            -      rst_n      F     (arrival)        11  0.200   0.007   10.007  
  u_mtm_Alu_serializer/g4977/AUS                   -      EIN1->AUS  R     UCL_NAND2         5  0.200   0.220   10.227  
  u_mtm_Alu_serializer/g4938/AUS                   -      EIN0->AUS  R     UCL_MUX2B         4  0.359   0.373   10.601  
  u_mtm_Alu_serializer/g4899/AUS                   -      EIN2->AUS  F     UCL_AON2B_2       2  0.299   0.115   10.715  
  u_mtm_Alu_serializer/g4833/AUS                   -      EIN2->AUS  R     UCL_AOI21         3  0.176   0.428   11.143  
  u_mtm_Alu_serializer/g4815/AUS                   -      EIN2->AUS  F     UCL_OAI21         3  0.822   0.333   11.476  
  u_mtm_Alu_serializer/g4791/AUS                   -      EIN1->AUS  R     UCL_NOR2          1  0.523   0.201   11.676  
  u_mtm_Alu_serializer/FE_DBTC0_n_222/AUS          -      EIN->AUS   F     UCL_INV2         24  0.290   0.470   12.147  
  u_mtm_Alu_serializer/FE_OFC2_FE_DBTN0_n_222/AUS  -      EIN->AUS   F     UCL_BUF          23  0.931   0.602   12.748  
  u_mtm_Alu_serializer/g4734/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  0.837   0.276   13.024  
  u_mtm_Alu_serializer/data_out_reg[50]/D          -      D          F     UCL_DFF           1  0.143   0.000   13.024  
#---------------------------------------------------------------------------------------------------------------------
Path 40: MET (6.674 ns) Setup Check with Pin u_mtm_Alu_serializer/data_out_reg[48]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (F) rst_n
              Clock: (R) clk1
           Endpoint: (F) u_mtm_Alu_serializer/data_out_reg[48]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.302 (P)    0.000 (I)
            Arrival:=   20.007        0.000

              Setup:-    0.009
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.699
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.024
              Slack:=    6.674

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  rst_n                                            -      rst_n      F     (arrival)        11  0.200   0.007   10.007  
  u_mtm_Alu_serializer/g4977/AUS                   -      EIN1->AUS  R     UCL_NAND2         5  0.200   0.220   10.227  
  u_mtm_Alu_serializer/g4938/AUS                   -      EIN0->AUS  R     UCL_MUX2B         4  0.359   0.373   10.601  
  u_mtm_Alu_serializer/g4899/AUS                   -      EIN2->AUS  F     UCL_AON2B_2       2  0.299   0.115   10.716  
  u_mtm_Alu_serializer/g4833/AUS                   -      EIN2->AUS  R     UCL_AOI21         3  0.176   0.428   11.143  
  u_mtm_Alu_serializer/g4815/AUS                   -      EIN2->AUS  F     UCL_OAI21         3  0.822   0.333   11.476  
  u_mtm_Alu_serializer/g4791/AUS                   -      EIN1->AUS  R     UCL_NOR2          1  0.523   0.201   11.676  
  u_mtm_Alu_serializer/FE_DBTC0_n_222/AUS          -      EIN->AUS   F     UCL_INV2         24  0.290   0.470   12.147  
  u_mtm_Alu_serializer/FE_OFC2_FE_DBTN0_n_222/AUS  -      EIN->AUS   F     UCL_BUF          23  0.931   0.602   12.748  
  u_mtm_Alu_serializer/g4731/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  0.837   0.276   13.024  
  u_mtm_Alu_serializer/data_out_reg[48]/D          -      D          F     UCL_DFF           1  0.143   0.000   13.024  
#---------------------------------------------------------------------------------------------------------------------
Path 41: MET (6.676 ns) Setup Check with Pin u_mtm_Alu_serializer/data_out_reg[45]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (F) rst_n
              Clock: (R) clk1
           Endpoint: (F) u_mtm_Alu_serializer/data_out_reg[45]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.303 (P)    0.000 (I)
            Arrival:=   20.008        0.000

              Setup:-    0.008
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.699
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.023
              Slack:=    6.676

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  rst_n                                            -      rst_n      F     (arrival)        11  0.200   0.007   10.007  
  u_mtm_Alu_serializer/g4977/AUS                   -      EIN1->AUS  R     UCL_NAND2         5  0.200   0.220   10.227  
  u_mtm_Alu_serializer/g4938/AUS                   -      EIN0->AUS  R     UCL_MUX2B         4  0.359   0.373   10.601  
  u_mtm_Alu_serializer/g4899/AUS                   -      EIN2->AUS  F     UCL_AON2B_2       2  0.299   0.115   10.715  
  u_mtm_Alu_serializer/g4833/AUS                   -      EIN2->AUS  R     UCL_AOI21         3  0.176   0.428   11.143  
  u_mtm_Alu_serializer/g4815/AUS                   -      EIN2->AUS  F     UCL_OAI21         3  0.822   0.333   11.476  
  u_mtm_Alu_serializer/g4791/AUS                   -      EIN1->AUS  R     UCL_NOR2          1  0.523   0.201   11.676  
  u_mtm_Alu_serializer/FE_DBTC0_n_222/AUS          -      EIN->AUS   F     UCL_INV2         24  0.290   0.470   12.147  
  u_mtm_Alu_serializer/FE_OFC2_FE_DBTN0_n_222/AUS  -      EIN->AUS   F     UCL_BUF          23  0.931   0.602   12.748  
  u_mtm_Alu_serializer/g4699/AUS                   -      EIN1->AUS  F     UCL_AON2B_2       1  0.837   0.275   13.023  
  u_mtm_Alu_serializer/data_out_reg[45]/D          -      D          F     UCL_DFF           1  0.140   0.000   13.023  
#---------------------------------------------------------------------------------------------------------------------
Path 42: MET (6.709 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[5]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[5]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.275 (P)    0.000 (I)
            Arrival:=   19.980        0.000

              Setup:-    0.176
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.504
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.795
              Slack:=    6.709

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)         5  0.200   0.003   10.003  
  u_mtm_Alu_deserializer/g10789/AUS          -      EIN->AUS   F     UCL_INV           3  0.200   0.136   10.139  
  u_mtm_Alu_deserializer/g10621/AUS          -      EIN1->AUS  R     UCL_NOR2          2  0.200   0.208   10.347  
  u_mtm_Alu_deserializer/g10575/AUS          -      EIN1->AUS  F     UCL_OAI21         1  0.351   0.180   10.527  
  u_mtm_Alu_deserializer/g10541/AUS          -      EIN0->AUS  F     UCL_AND2          7  0.312   0.376   10.903  
  u_mtm_Alu_deserializer/g10521/AUS          -      EIN0->AUS  R     UCL_NOR2          7  0.518   0.578   11.482  
  u_mtm_Alu_deserializer/g10514/AUS          -      EIN->AUS   F     UCL_INV           3  1.011   0.246   11.728  
  u_mtm_Alu_deserializer/g10504/AUS          -      EIN2->AUS  R     UCL_NOR3          1  0.416   0.186   11.914  
  u_mtm_Alu_deserializer/FE_OFC17_n_286/AUS  -      EIN->AUS   R     UCL_BUF4         21  0.329   0.483   12.396  
  u_mtm_Alu_deserializer/g10448/AUS          -      SEL->AUS   F     UCL_MUX2          1  0.660   0.223   12.619  
  u_mtm_Alu_deserializer/g10328/AUS          -      EIN1->AUS  R     UCL_NOR2          1  0.373   0.176   12.795  
  u_mtm_Alu_deserializer/B_out_reg[5]/D      -      D          R     UCL_DFF_RES       1  0.306   0.000   12.795  
#---------------------------------------------------------------------------------------------------------------
Path 43: MET (6.712 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[6]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[6]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.274 (P)    0.000 (I)
            Arrival:=   19.979        0.000

              Setup:-    0.175
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.504
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.792
              Slack:=    6.712

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)         5  0.200   0.003   10.003  
  u_mtm_Alu_deserializer/g10789/AUS          -      EIN->AUS   F     UCL_INV           3  0.200   0.136   10.139  
  u_mtm_Alu_deserializer/g10621/AUS          -      EIN1->AUS  R     UCL_NOR2          2  0.200   0.208   10.347  
  u_mtm_Alu_deserializer/g10575/AUS          -      EIN1->AUS  F     UCL_OAI21         1  0.351   0.180   10.527  
  u_mtm_Alu_deserializer/g10541/AUS          -      EIN0->AUS  F     UCL_AND2          7  0.312   0.376   10.903  
  u_mtm_Alu_deserializer/g10521/AUS          -      EIN0->AUS  R     UCL_NOR2          7  0.518   0.578   11.482  
  u_mtm_Alu_deserializer/g10514/AUS          -      EIN->AUS   F     UCL_INV           3  1.011   0.246   11.728  
  u_mtm_Alu_deserializer/g10504/AUS          -      EIN2->AUS  R     UCL_NOR3          1  0.416   0.186   11.914  
  u_mtm_Alu_deserializer/FE_OFC17_n_286/AUS  -      EIN->AUS   R     UCL_BUF4         21  0.329   0.481   12.394  
  u_mtm_Alu_deserializer/g10449/AUS          -      SEL->AUS   F     UCL_MUX2          1  0.660   0.227   12.622  
  u_mtm_Alu_deserializer/g10330/AUS          -      EIN1->AUS  R     UCL_NOR2          1  0.380   0.171   12.792  
  u_mtm_Alu_deserializer/B_out_reg[6]/D      -      D          R     UCL_DFF_RES       1  0.295   0.000   12.792  
#---------------------------------------------------------------------------------------------------------------
Path 44: MET (6.713 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[23]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[23]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.276 (P)    0.000 (I)
            Arrival:=   19.981        0.000

              Setup:-    0.176
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.505
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.792
              Slack:=    6.713

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)         5  0.200   0.003   10.003  
  u_mtm_Alu_deserializer/g10789/AUS          -      EIN->AUS   F     UCL_INV           3  0.200   0.136   10.139  
  u_mtm_Alu_deserializer/g10621/AUS          -      EIN1->AUS  R     UCL_NOR2          2  0.200   0.208   10.347  
  u_mtm_Alu_deserializer/g10575/AUS          -      EIN1->AUS  F     UCL_OAI21         1  0.351   0.180   10.527  
  u_mtm_Alu_deserializer/g10541/AUS          -      EIN0->AUS  F     UCL_AND2          7  0.312   0.376   10.903  
  u_mtm_Alu_deserializer/g10521/AUS          -      EIN0->AUS  R     UCL_NOR2          7  0.518   0.578   11.482  
  u_mtm_Alu_deserializer/g10514/AUS          -      EIN->AUS   F     UCL_INV           3  1.011   0.246   11.728  
  u_mtm_Alu_deserializer/g10504/AUS          -      EIN2->AUS  R     UCL_NOR3          1  0.416   0.186   11.914  
  u_mtm_Alu_deserializer/FE_OFC17_n_286/AUS  -      EIN->AUS   R     UCL_BUF4         21  0.329   0.487   12.400  
  u_mtm_Alu_deserializer/g10467/AUS          -      SEL->AUS   F     UCL_MUX2          1  0.662   0.219   12.619  
  u_mtm_Alu_deserializer/g10354/AUS          -      EIN1->AUS  R     UCL_NOR2          1  0.356   0.172   12.792  
  u_mtm_Alu_deserializer/B_out_reg[23]/D     -      D          R     UCL_DFF_RES       1  0.305   0.000   12.792  
#---------------------------------------------------------------------------------------------------------------
Path 45: MET (6.715 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[2]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[2]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.277 (P)    0.000 (I)
            Arrival:=   19.982        0.000

              Setup:-    0.174
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.508
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.793
              Slack:=    6.715

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)         5  0.200   0.003   10.003  
  u_mtm_Alu_deserializer/g10789/AUS          -      EIN->AUS   F     UCL_INV           3  0.200   0.136   10.139  
  u_mtm_Alu_deserializer/g10621/AUS          -      EIN1->AUS  R     UCL_NOR2          2  0.200   0.208   10.347  
  u_mtm_Alu_deserializer/g10575/AUS          -      EIN1->AUS  F     UCL_OAI21         1  0.351   0.180   10.527  
  u_mtm_Alu_deserializer/g10541/AUS          -      EIN0->AUS  F     UCL_AND2          7  0.312   0.376   10.903  
  u_mtm_Alu_deserializer/g10521/AUS          -      EIN0->AUS  R     UCL_NOR2          7  0.518   0.578   11.482  
  u_mtm_Alu_deserializer/g10514/AUS          -      EIN->AUS   F     UCL_INV           3  1.011   0.246   11.728  
  u_mtm_Alu_deserializer/g10504/AUS          -      EIN2->AUS  R     UCL_NOR3          1  0.416   0.186   11.914  
  u_mtm_Alu_deserializer/FE_OFC17_n_286/AUS  -      EIN->AUS   R     UCL_BUF4         21  0.329   0.488   12.402  
  u_mtm_Alu_deserializer/g10445/AUS          -      SEL->AUS   F     UCL_MUX2          1  0.662   0.229   12.630  
  u_mtm_Alu_deserializer/g10323/AUS          -      EIN1->AUS  R     UCL_NOR2          1  0.402   0.163   12.793  
  u_mtm_Alu_deserializer/B_out_reg[2]/D      -      D          R     UCL_DFF_RES       1  0.287   0.000   12.793  
#---------------------------------------------------------------------------------------------------------------
Path 46: MET (6.727 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[18]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[18]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.276 (P)    0.000 (I)
            Arrival:=   19.981        0.000

              Setup:-    0.174
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.508
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.781
              Slack:=    6.727

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)         5  0.200   0.003   10.003  
  u_mtm_Alu_deserializer/g10789/AUS          -      EIN->AUS   F     UCL_INV           3  0.200   0.136   10.139  
  u_mtm_Alu_deserializer/g10621/AUS          -      EIN1->AUS  R     UCL_NOR2          2  0.200   0.208   10.347  
  u_mtm_Alu_deserializer/g10575/AUS          -      EIN1->AUS  F     UCL_OAI21         1  0.351   0.180   10.527  
  u_mtm_Alu_deserializer/g10541/AUS          -      EIN0->AUS  F     UCL_AND2          7  0.312   0.376   10.903  
  u_mtm_Alu_deserializer/g10521/AUS          -      EIN0->AUS  R     UCL_NOR2          7  0.518   0.578   11.482  
  u_mtm_Alu_deserializer/g10514/AUS          -      EIN->AUS   F     UCL_INV           3  1.011   0.246   11.728  
  u_mtm_Alu_deserializer/g10504/AUS          -      EIN2->AUS  R     UCL_NOR3          1  0.416   0.186   11.913  
  u_mtm_Alu_deserializer/FE_OFC17_n_286/AUS  -      EIN->AUS   R     UCL_BUF4         21  0.329   0.487   12.401  
  u_mtm_Alu_deserializer/g10472/AUS          -      SEL->AUS   F     UCL_MUX2          1  0.662   0.219   12.620  
  u_mtm_Alu_deserializer/g10347/AUS          -      EIN1->AUS  R     UCL_NOR2          1  0.345   0.161   12.781  
  u_mtm_Alu_deserializer/B_out_reg[18]/D     -      D          R     UCL_DFF_RES       1  0.289   0.000   12.781  
#---------------------------------------------------------------------------------------------------------------
Path 47: MET (6.732 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[4]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[4]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.276 (P)    0.000 (I)
            Arrival:=   19.981        0.000

              Setup:-    0.175
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.506
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.774
              Slack:=    6.732

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)         5  0.200   0.003   10.003  
  u_mtm_Alu_deserializer/g10789/AUS          -      EIN->AUS   F     UCL_INV           3  0.200   0.136   10.139  
  u_mtm_Alu_deserializer/g10621/AUS          -      EIN1->AUS  R     UCL_NOR2          2  0.200   0.208   10.347  
  u_mtm_Alu_deserializer/g10575/AUS          -      EIN1->AUS  F     UCL_OAI21         1  0.351   0.180   10.527  
  u_mtm_Alu_deserializer/g10541/AUS          -      EIN0->AUS  F     UCL_AND2          7  0.312   0.376   10.903  
  u_mtm_Alu_deserializer/g10521/AUS          -      EIN0->AUS  R     UCL_NOR2          7  0.518   0.578   11.482  
  u_mtm_Alu_deserializer/g10514/AUS          -      EIN->AUS   F     UCL_INV           3  1.011   0.246   11.728  
  u_mtm_Alu_deserializer/g10504/AUS          -      EIN2->AUS  R     UCL_NOR3          1  0.416   0.186   11.914  
  u_mtm_Alu_deserializer/FE_OFC17_n_286/AUS  -      EIN->AUS   R     UCL_BUF4         21  0.329   0.484   12.397  
  u_mtm_Alu_deserializer/g10447/AUS          -      SEL->AUS   F     UCL_MUX2          1  0.661   0.211   12.608  
  u_mtm_Alu_deserializer/g10327/AUS          -      EIN1->AUS  R     UCL_NOR2          1  0.353   0.166   12.774  
  u_mtm_Alu_deserializer/B_out_reg[4]/D      -      D          R     UCL_DFF_RES       1  0.295   0.000   12.774  
#---------------------------------------------------------------------------------------------------------------
Path 48: MET (6.733 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[20]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[20]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.276 (P)    0.000 (I)
            Arrival:=   19.981        0.000

              Setup:-    0.173
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.508
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.775
              Slack:=    6.733

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)         5  0.200   0.003   10.003  
  u_mtm_Alu_deserializer/g10789/AUS          -      EIN->AUS   F     UCL_INV           3  0.200   0.136   10.139  
  u_mtm_Alu_deserializer/g10621/AUS          -      EIN1->AUS  R     UCL_NOR2          2  0.200   0.208   10.347  
  u_mtm_Alu_deserializer/g10575/AUS          -      EIN1->AUS  F     UCL_OAI21         1  0.351   0.180   10.527  
  u_mtm_Alu_deserializer/g10541/AUS          -      EIN0->AUS  F     UCL_AND2          7  0.312   0.376   10.903  
  u_mtm_Alu_deserializer/g10521/AUS          -      EIN0->AUS  R     UCL_NOR2          7  0.518   0.578   11.482  
  u_mtm_Alu_deserializer/g10514/AUS          -      EIN->AUS   F     UCL_INV           3  1.011   0.246   11.728  
  u_mtm_Alu_deserializer/g10504/AUS          -      EIN2->AUS  R     UCL_NOR3          1  0.416   0.186   11.914  
  u_mtm_Alu_deserializer/FE_OFC17_n_286/AUS  -      EIN->AUS   R     UCL_BUF4         21  0.329   0.487   12.400  
  u_mtm_Alu_deserializer/g10463/AUS          -      SEL->AUS   F     UCL_MUX2          1  0.662   0.216   12.616  
  u_mtm_Alu_deserializer/g10312/AUS          -      EIN1->AUS  R     UCL_NOR2          1  0.342   0.159   12.775  
  u_mtm_Alu_deserializer/B_out_reg[20]/D     -      D          R     UCL_DFF_RES       1  0.287   0.000   12.775  
#---------------------------------------------------------------------------------------------------------------
Path 49: MET (6.733 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[21]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[21]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.276 (P)    0.000 (I)
            Arrival:=   19.981        0.000

              Setup:-    0.173
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.508
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.775
              Slack:=    6.733

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)         5  0.200   0.003   10.003  
  u_mtm_Alu_deserializer/g10789/AUS          -      EIN->AUS   F     UCL_INV           3  0.200   0.136   10.139  
  u_mtm_Alu_deserializer/g10621/AUS          -      EIN1->AUS  R     UCL_NOR2          2  0.200   0.208   10.347  
  u_mtm_Alu_deserializer/g10575/AUS          -      EIN1->AUS  F     UCL_OAI21         1  0.351   0.180   10.527  
  u_mtm_Alu_deserializer/g10541/AUS          -      EIN0->AUS  F     UCL_AND2          7  0.312   0.376   10.903  
  u_mtm_Alu_deserializer/g10521/AUS          -      EIN0->AUS  R     UCL_NOR2          7  0.518   0.578   11.482  
  u_mtm_Alu_deserializer/g10514/AUS          -      EIN->AUS   F     UCL_INV           3  1.011   0.246   11.728  
  u_mtm_Alu_deserializer/g10504/AUS          -      EIN2->AUS  R     UCL_NOR3          1  0.416   0.186   11.914  
  u_mtm_Alu_deserializer/FE_OFC17_n_286/AUS  -      EIN->AUS   R     UCL_BUF4         21  0.329   0.485   12.399  
  u_mtm_Alu_deserializer/g10464/AUS          -      SEL->AUS   F     UCL_MUX2          1  0.661   0.219   12.618  
  u_mtm_Alu_deserializer/g10311/AUS          -      EIN1->AUS  R     UCL_NOR2          1  0.345   0.158   12.775  
  u_mtm_Alu_deserializer/B_out_reg[21]/D     -      D          R     UCL_DFF_RES       1  0.283   0.000   12.775  
#---------------------------------------------------------------------------------------------------------------
Path 50: MET (6.734 ns) Setup Check with Pin u_mtm_Alu_deserializer/B_out_reg[19]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/B_out_reg[19]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.295        0.000
        Net Latency:+    0.276 (P)    0.000 (I)
            Arrival:=   19.981        0.000

              Setup:-    0.174
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.507
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    2.773
              Slack:=    6.734

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)         5  0.200   0.003   10.003  
  u_mtm_Alu_deserializer/g10789/AUS          -      EIN->AUS   F     UCL_INV           3  0.200   0.136   10.139  
  u_mtm_Alu_deserializer/g10621/AUS          -      EIN1->AUS  R     UCL_NOR2          2  0.200   0.208   10.347  
  u_mtm_Alu_deserializer/g10575/AUS          -      EIN1->AUS  F     UCL_OAI21         1  0.351   0.180   10.527  
  u_mtm_Alu_deserializer/g10541/AUS          -      EIN0->AUS  F     UCL_AND2          7  0.312   0.376   10.903  
  u_mtm_Alu_deserializer/g10521/AUS          -      EIN0->AUS  R     UCL_NOR2          7  0.518   0.578   11.482  
  u_mtm_Alu_deserializer/g10514/AUS          -      EIN->AUS   F     UCL_INV           3  1.011   0.246   11.728  
  u_mtm_Alu_deserializer/g10504/AUS          -      EIN2->AUS  R     UCL_NOR3          1  0.416   0.186   11.914  
  u_mtm_Alu_deserializer/FE_OFC17_n_286/AUS  -      EIN->AUS   R     UCL_BUF4         21  0.329   0.487   12.401  
  u_mtm_Alu_deserializer/g10462/AUS          -      SEL->AUS   F     UCL_MUX2          1  0.662   0.210   12.611  
  u_mtm_Alu_deserializer/g10349/AUS          -      EIN1->AUS  R     UCL_NOR2          1  0.335   0.162   12.773  
  u_mtm_Alu_deserializer/B_out_reg[19]/D     -      D          R     UCL_DFF_RES       1  0.293   0.000   12.773  
#---------------------------------------------------------------------------------------------------------------

