# Loading project work
cd /home/mattereteo/Documenti/Politecnico/MAGISTRALE/ISA/LAB/LAB3/ISA-LAB3_group07
# reading /home/mattereteo/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
cd RISCV_FWD_HDU/tb_fwd_hdu
do sim_RISC.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:32:55 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/regnbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regnbit
# -- Compiling architecture behaviour of regnbit
# End time: 11:32:55 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:32:55 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ff
# -- Compiling architecture behaviour of ff
# End time: 11:32:55 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:32:55 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/mux_2to1_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_2to1_nbit
# -- Compiling architecture behaviour of mux_2to1_nbit
# End time: 11:32:55 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:32:55 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/mux_4to1_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_4to1_nbit
# -- Compiling architecture behaviour of mux_4to1_nbit
# End time: 11:32:55 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:32:55 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity data_memory
# -- Compiling architecture structure of data_memory
# End time: 11:32:55 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:32:55 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instruction_memory
# -- Compiling architecture structure of instruction_memory
# End time: 11:32:55 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:32:55 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture beh of ALU
# End time: 11:32:55 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:32:55 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture BEH of control
# End time: 11:32:55 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:32:55 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_control
# -- Compiling architecture BEH of alu_control
# End time: 11:32:55 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:32:55 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imm_gen
# -- Compiling architecture beh of imm_gen
# End time: 11:32:55 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:32:55 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/RF_32_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_32_32b
# -- Compiling architecture structure of RF_32_32b
# End time: 11:32:55 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:32:55 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/forwarding_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forwarding_unit
# -- Compiling architecture beh of forwarding_unit
# End time: 11:32:56 on Dec 28,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:32:56 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/HDU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity HDU
# -- Compiling architecture BEH of HDU
# ** Error: ../src/HDU.vhd(28): near "if": (vcom-1576) expecting GENERATE or THEN or USE.
# ** Error: ../src/HDU.vhd(32): near "IF": (vcom-1576) expecting PROCESS.
# End time: 11:32:56 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/mattereteo/intelFPGA/20.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./sim_RISC.do line 14
# /home/mattereteo/intelFPGA/20.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work ./work ../src/HDU.vhd"
do sim_RISC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:33:59 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/regnbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regnbit
# -- Compiling architecture behaviour of regnbit
# End time: 11:33:59 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:33:59 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ff
# -- Compiling architecture behaviour of ff
# End time: 11:33:59 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:33:59 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/mux_2to1_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_2to1_nbit
# -- Compiling architecture behaviour of mux_2to1_nbit
# End time: 11:33:59 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:33:59 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/mux_4to1_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_4to1_nbit
# -- Compiling architecture behaviour of mux_4to1_nbit
# End time: 11:33:59 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:33:59 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity data_memory
# -- Compiling architecture structure of data_memory
# End time: 11:33:59 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:33:59 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instruction_memory
# -- Compiling architecture structure of instruction_memory
# End time: 11:33:59 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:33:59 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture beh of ALU
# End time: 11:33:59 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:33:59 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture BEH of control
# End time: 11:33:59 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:33:59 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_control
# -- Compiling architecture BEH of alu_control
# End time: 11:33:59 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:33:59 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imm_gen
# -- Compiling architecture beh of imm_gen
# End time: 11:34:00 on Dec 28,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:34:00 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/RF_32_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_32_32b
# -- Compiling architecture structure of RF_32_32b
# End time: 11:34:00 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:34:00 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/forwarding_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forwarding_unit
# -- Compiling architecture beh of forwarding_unit
# End time: 11:34:00 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:34:00 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/HDU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity HDU
# -- Compiling architecture BEH of HDU
# ** Error: ../src/HDU.vhd(33): near "process": (vcom-1576) expecting IF.
# End time: 11:34:00 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/mattereteo/intelFPGA/20.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./sim_RISC.do line 14
# /home/mattereteo/intelFPGA/20.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work ./work ../src/HDU.vhd"
do sim_RISC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:22 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/regnbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regnbit
# -- Compiling architecture behaviour of regnbit
# End time: 11:35:22 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:22 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ff
# -- Compiling architecture behaviour of ff
# End time: 11:35:22 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:22 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/mux_2to1_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_2to1_nbit
# -- Compiling architecture behaviour of mux_2to1_nbit
# End time: 11:35:23 on Dec 28,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:23 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/mux_4to1_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_4to1_nbit
# -- Compiling architecture behaviour of mux_4to1_nbit
# End time: 11:35:23 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:23 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity data_memory
# -- Compiling architecture structure of data_memory
# End time: 11:35:23 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:23 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instruction_memory
# -- Compiling architecture structure of instruction_memory
# End time: 11:35:23 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:23 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture beh of ALU
# End time: 11:35:23 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:23 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture BEH of control
# End time: 11:35:23 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:23 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_control
# -- Compiling architecture BEH of alu_control
# End time: 11:35:23 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:23 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imm_gen
# -- Compiling architecture beh of imm_gen
# End time: 11:35:23 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:23 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/RF_32_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_32_32b
# -- Compiling architecture structure of RF_32_32b
# End time: 11:35:23 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:23 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/forwarding_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forwarding_unit
# -- Compiling architecture beh of forwarding_unit
# End time: 11:35:23 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:23 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/HDU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity HDU
# -- Compiling architecture BEH of HDU
# End time: 11:35:23 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:23 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/RISC-V-forward.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RISC_V
# -- Compiling architecture beh of RISC_V
# ** Error: ../src/RISC-V-forward.vhd(287): near "SEL_MUX_ADD_SUM_1": (vcom-1576) expecting ',' or ')'.
# ** Error: ../src/RISC-V-forward.vhd(289): Statement cannot be labeled.
# ** Note: ../src/RISC-V-forward.vhd(367): VHDL Compiler exiting
# End time: 11:35:24 on Dec 28,2020, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: /home/mattereteo/intelFPGA/20.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./sim_RISC.do line 15
# /home/mattereteo/intelFPGA/20.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work ./work ../src/RISC-V-forward.vhd"
do sim_RISC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:50 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/regnbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regnbit
# -- Compiling architecture behaviour of regnbit
# End time: 11:35:50 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:50 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ff
# -- Compiling architecture behaviour of ff
# End time: 11:35:50 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:50 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/mux_2to1_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_2to1_nbit
# -- Compiling architecture behaviour of mux_2to1_nbit
# End time: 11:35:50 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:50 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/mux_4to1_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_4to1_nbit
# -- Compiling architecture behaviour of mux_4to1_nbit
# End time: 11:35:50 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:50 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity data_memory
# -- Compiling architecture structure of data_memory
# End time: 11:35:50 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:50 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instruction_memory
# -- Compiling architecture structure of instruction_memory
# End time: 11:35:50 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:50 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture beh of ALU
# End time: 11:35:51 on Dec 28,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:51 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture BEH of control
# End time: 11:35:51 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:51 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_control
# -- Compiling architecture BEH of alu_control
# End time: 11:35:51 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:51 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imm_gen
# -- Compiling architecture beh of imm_gen
# End time: 11:35:51 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:51 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/RF_32_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_32_32b
# -- Compiling architecture structure of RF_32_32b
# End time: 11:35:51 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:51 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/forwarding_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forwarding_unit
# -- Compiling architecture beh of forwarding_unit
# End time: 11:35:51 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:51 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/HDU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity HDU
# -- Compiling architecture BEH of HDU
# End time: 11:35:51 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:51 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/RISC-V-forward.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RISC_V
# -- Compiling architecture beh of RISC_V
# End time: 11:35:51 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:51 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ./clk_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# End time: 11:35:51 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:51 on Dec 28,2020
# vlog -reportprogress 300 -work ./work ./tb_RISC.v 
# -- Compiling module tb_RISC
# 
# Top level modules:
# 	tb_RISC
# End time: 11:35:51 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.tb_RISC 
# Start time: 11:35:51 on Dec 28,2020
# Loading work.tb_RISC
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading ieee.numeric_std(body)
# Loading work.risc_v(beh)
# ** Error: (vsim-3060) Port 'MEM_WRITE_OUT' not found in VHDL entity (8th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISC/RV File: ./tb_RISC.v Line: 20
# ** Error: (vsim-3060) Port 'MEM_READ_OUT' not found in VHDL entity (9th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISC/RV File: ./tb_RISC.v Line: 20
# Loading work.mux_2to1_nbit(behaviour)
# Loading work.regnbit(behaviour)
# Loading work.rf_32_32b(structure)
# Loading work.imm_gen(beh)
# Loading work.control(beh)
# ** Error: (vsim-3732) No default binding for component instance 'CONTR'.
#    The following component ports are not on the entity:
#           DM_READ
#           DM_WRITE
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISC/RV/CONTR File: ../src/RISC-V-forward.vhd Line: 269
# Loading work.hdu(beh)
# Loading work.ff(behaviour)
# Loading work.alu_control(beh)
# Loading work.alu(beh)
# Loading work.mux_4to1_nbit(behaviour)
# Loading work.forwarding_unit(beh)
# Loading work.instruction_memory(structure)
# Loading work.data_memory(structure)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim_RISC.do PAUSED at line 21
do sim_RISC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:55 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/regnbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regnbit
# -- Compiling architecture behaviour of regnbit
# End time: 11:39:55 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:55 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ff
# -- Compiling architecture behaviour of ff
# End time: 11:39:55 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:55 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/mux_2to1_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_2to1_nbit
# -- Compiling architecture behaviour of mux_2to1_nbit
# End time: 11:39:55 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:55 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/mux_4to1_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_4to1_nbit
# -- Compiling architecture behaviour of mux_4to1_nbit
# End time: 11:39:55 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:55 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity data_memory
# -- Compiling architecture structure of data_memory
# End time: 11:39:55 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:55 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instruction_memory
# -- Compiling architecture structure of instruction_memory
# End time: 11:39:56 on Dec 28,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:56 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture beh of ALU
# End time: 11:39:56 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:56 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture BEH of control
# End time: 11:39:56 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:56 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_control
# -- Compiling architecture BEH of alu_control
# End time: 11:39:56 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:56 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imm_gen
# -- Compiling architecture beh of imm_gen
# End time: 11:39:56 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:56 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/RF_32_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_32_32b
# -- Compiling architecture structure of RF_32_32b
# End time: 11:39:56 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:56 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/forwarding_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forwarding_unit
# -- Compiling architecture beh of forwarding_unit
# End time: 11:39:56 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:56 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/HDU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity HDU
# -- Compiling architecture BEH of HDU
# End time: 11:39:56 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:56 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/RISC-V-forward.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RISC_V
# -- Compiling architecture beh of RISC_V
# End time: 11:39:56 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:56 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ./clk_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# End time: 11:39:56 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:39:56 on Dec 28,2020
# vlog -reportprogress 300 -work ./work ./tb_RISC.v 
# -- Compiling module tb_RISC
# 
# Top level modules:
# 	tb_RISC
# End time: 11:39:56 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.tb_RISC 
# Start time: 11:35:51 on Dec 28,2020
# Loading work.tb_RISC
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading ieee.numeric_std(body)
# Loading work.risc_v(beh)
# Loading work.mux_2to1_nbit(behaviour)
# Loading work.regnbit(behaviour)
# Loading work.rf_32_32b(structure)
# Loading work.imm_gen(beh)
# Loading work.control(beh)
# ** Error: (vsim-3732) No default binding for component instance 'CONTR'.
#    The following component ports are not on the entity:
#           DM_READ
#           DM_WRITE
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISC/RV/CONTR File: ../src/RISC-V-forward.vhd Line: 269
# Loading work.hdu(beh)
# Loading work.ff(behaviour)
# Loading work.alu_control(beh)
# Loading work.alu(beh)
# Loading work.mux_4to1_nbit(behaviour)
# Loading work.forwarding_unit(beh)
# Loading work.instruction_memory(structure)
# Loading work.data_memory(structure)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim_RISC.do PAUSED at line 21
do sim_RISC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:42:03 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/regnbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regnbit
# -- Compiling architecture behaviour of regnbit
# End time: 11:42:03 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:42:03 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ff
# -- Compiling architecture behaviour of ff
# End time: 11:42:03 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:42:03 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/mux_2to1_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_2to1_nbit
# -- Compiling architecture behaviour of mux_2to1_nbit
# End time: 11:42:03 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:42:03 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/mux_4to1_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_4to1_nbit
# -- Compiling architecture behaviour of mux_4to1_nbit
# End time: 11:42:03 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:42:04 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity data_memory
# -- Compiling architecture structure of data_memory
# End time: 11:42:04 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:42:04 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instruction_memory
# -- Compiling architecture structure of instruction_memory
# End time: 11:42:04 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:42:04 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture beh of ALU
# End time: 11:42:04 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:42:04 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture BEH of control
# ** Error: ../src/control.vhd(25): Illegal target for signal assignment.
# ** Error: ../src/control.vhd(25): (vcom-1136) Unknown identifier "MEM_WRITE".
# ** Error: ../src/control.vhd(27): Illegal target for signal assignment.
# ** Error: ../src/control.vhd(27): (vcom-1136) Unknown identifier "MEM_READ".
# ** Error: ../src/control.vhd(60): Illegal target for signal assignment.
# ** Error: ../src/control.vhd(60): (vcom-1136) Unknown identifier "MEM_READ".
# ** Error: ../src/control.vhd(65): Illegal target for signal assignment.
# ** Error: ../src/control.vhd(65): (vcom-1136) Unknown identifier "MEM_WRITE".
# ** Note: ../src/control.vhd(84): VHDL Compiler exiting
# End time: 11:42:04 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: /home/mattereteo/intelFPGA/20.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./sim_RISC.do line 9
# /home/mattereteo/intelFPGA/20.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work ./work ../src/control.vhd"
do sim_RISC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:36 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/regnbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regnbit
# -- Compiling architecture behaviour of regnbit
# End time: 11:43:36 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:36 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ff
# -- Compiling architecture behaviour of ff
# End time: 11:43:36 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:36 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/mux_2to1_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_2to1_nbit
# -- Compiling architecture behaviour of mux_2to1_nbit
# End time: 11:43:36 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:36 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/mux_4to1_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_4to1_nbit
# -- Compiling architecture behaviour of mux_4to1_nbit
# End time: 11:43:36 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:36 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity data_memory
# -- Compiling architecture structure of data_memory
# End time: 11:43:37 on Dec 28,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:37 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instruction_memory
# -- Compiling architecture structure of instruction_memory
# End time: 11:43:37 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:37 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture beh of ALU
# End time: 11:43:37 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:37 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture BEH of control
# End time: 11:43:37 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:37 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_control
# -- Compiling architecture BEH of alu_control
# End time: 11:43:37 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:37 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imm_gen
# -- Compiling architecture beh of imm_gen
# End time: 11:43:37 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:37 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/RF_32_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_32_32b
# -- Compiling architecture structure of RF_32_32b
# End time: 11:43:37 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:37 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/forwarding_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forwarding_unit
# -- Compiling architecture beh of forwarding_unit
# End time: 11:43:37 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:37 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/HDU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity HDU
# -- Compiling architecture BEH of HDU
# End time: 11:43:37 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:37 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/RISC-V-forward.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RISC_V
# -- Compiling architecture beh of RISC_V
# End time: 11:43:37 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:37 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ./clk_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# End time: 11:43:37 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:43:38 on Dec 28,2020
# vlog -reportprogress 300 -work ./work ./tb_RISC.v 
# -- Compiling module tb_RISC
# 
# Top level modules:
# 	tb_RISC
# End time: 11:43:38 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.tb_RISC 
# Start time: 11:35:51 on Dec 28,2020
# Loading work.tb_RISC
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading ieee.numeric_std(body)
# Loading work.risc_v(beh)
# Loading work.mux_2to1_nbit(behaviour)
# Loading work.regnbit(behaviour)
# Loading work.rf_32_32b(structure)
# Loading work.imm_gen(beh)
# Loading work.control(beh)
# Loading work.hdu(beh)
# Loading work.ff(behaviour)
# Loading work.alu_control(beh)
# Loading work.alu(beh)
# Loading work.mux_4to1_nbit(behaviour)
# Loading work.forwarding_unit(beh)
# Loading work.instruction_memory(structure)
# Loading work.data_memory(structure)
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/MEM_WRITE_OUT_i'.
# Executing ONERROR command at macro ./wave_RISC.do line 11
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/MEM_READ_OUT_i'.
# Executing ONERROR command at macro ./wave_RISC.do line 12
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/sel_mux_jal_auipc'.
# Executing ONERROR command at macro ./wave_RISC.do line 18
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/mem_write'.
# Executing ONERROR command at macro ./wave_RISC.do line 19
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/mem_read'.
# Executing ONERROR command at macro ./wave_RISC.do line 20
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/sel_mux_jal_auipc_1'.
# Executing ONERROR command at macro ./wave_RISC.do line 27
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/mem_write_1'.
# Executing ONERROR command at macro ./wave_RISC.do line 35
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/mem_read_1'.
# Executing ONERROR command at macro ./wave_RISC.do line 36
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/instr_1'.
# Executing ONERROR command at macro ./wave_RISC.do line 41
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/instr_2'.
# Executing ONERROR command at macro ./wave_RISC.do line 54
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/out_mux_jal_auipc'.
# Executing ONERROR command at macro ./wave_RISC.do line 55
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/sel_mux_jal_auipc_2'.
# Executing ONERROR command at macro ./wave_RISC.do line 56
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/dm_addr_mux'.
# Executing ONERROR command at macro ./wave_RISC.do line 67
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/imm_mux'.
# Executing ONERROR command at macro ./wave_RISC.do line 68
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/out_mux_jal_auipc_1'.
# Executing ONERROR command at macro ./wave_RISC.do line 69
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/instr_3'.
# Executing ONERROR command at macro ./wave_RISC.do line 71
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/mem_write_out'.
# Executing ONERROR command at macro ./wave_RISC.do line 78
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/mem_read_out'.
# Executing ONERROR command at macro ./wave_RISC.do line 79
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/contr/sel_mux_jal_auipc'.
# Executing ONERROR command at macro ./wave_RISC.do line 120
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/contr/mem_write'.
# Executing ONERROR command at macro ./wave_RISC.do line 122
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/contr/mem_read'.
# Executing ONERROR command at macro ./wave_RISC.do line 123
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/mux_jal_auipc/i0'.
# Executing ONERROR command at macro ./wave_RISC.do line 257
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/mux_jal_auipc/i1'.
# Executing ONERROR command at macro ./wave_RISC.do line 258
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/mux_jal_auipc/sel'.
# Executing ONERROR command at macro ./wave_RISC.do line 259
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/mux_jal_auipc/o'.
# Executing ONERROR command at macro ./wave_RISC.do line 260
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/wb_2/d'.
# Executing ONERROR command at macro ./wave_RISC.do line 265
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/wb_2/clk'.
# Executing ONERROR command at macro ./wave_RISC.do line 266
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/wb_2/rst_n'.
# Executing ONERROR command at macro ./wave_RISC.do line 267
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/wb_2/q'.
# Executing ONERROR command at macro ./wave_RISC.do line 268
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/wb_3/d'.
# Executing ONERROR command at macro ./wave_RISC.do line 269
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/wb_3/clk'.
# Executing ONERROR command at macro ./wave_RISC.do line 270
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/wb_3/rst_n'.
# Executing ONERROR command at macro ./wave_RISC.do line 271
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/wb_3/q'.
# Executing ONERROR command at macro ./wave_RISC.do line 272
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/mux_fin/i2'.
# Executing ONERROR command at macro ./wave_RISC.do line 287
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/mux_fin/i3'.
# Executing ONERROR command at macro ./wave_RISC.do line 288
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/RV/REG_FILES
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/RV/REG_FILES
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 335 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 615 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 1085 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1215 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1215 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1225 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1225 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1235 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1235 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1235 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1245 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1255 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1265 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1265 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1265 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1265 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 1275 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1325 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1335 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1345 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1405 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1405 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1415 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1415 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1425 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1425 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1425 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1435 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1445 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1455 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1455 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1455 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1455 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1455 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 1465 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1465 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1465 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1465 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1515 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1525 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1535 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1595 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1595 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1605 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1605 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1615 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1615 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1615 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1625 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1635 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1645 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1645 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1645 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1645 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1645 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 1655 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1655 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1655 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1655 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1705 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1715 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1725 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1785 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1785 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1795 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1795 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1805 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1805 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1805 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1815 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1825 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1835 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1835 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1835 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1835 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1835 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 1845 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1845 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1845 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1845 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1895 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1905 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1915 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1975 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1975 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1985 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1985 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1995 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1995 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1995 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2005 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2015 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 2025 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2025 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2025 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 2025 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2025 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -6 is not in bounds of subtype NATURAL.
#    Time: 2035 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2035 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 2035 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2035 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2085 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2095 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2105 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2165 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2165 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2175 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2175 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2185 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2185 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2185 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2195 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2205 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 2215 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2215 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2215 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 2215 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2215 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -6 is not in bounds of subtype NATURAL.
#    Time: 2225 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2225 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 2225 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2225 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2275 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2285 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2295 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2355 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2355 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2365 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2365 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2375 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2375 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2375 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2385 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2395 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 2405 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2405 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2405 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 2405 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2405 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -8 is not in bounds of subtype NATURAL.
#    Time: 2415 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2415 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 2415 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2415 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2465 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2475 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2485 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2545 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2545 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2555 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2555 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2565 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2565 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2565 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2575 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2585 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 2595 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2595 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2595 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 2595 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2595 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -8 is not in bounds of subtype NATURAL.
#    Time: 2605 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2605 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 2605 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2605 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2655 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2665 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2675 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Fatal: (vsim-3734) Index value 268501055 is out of range 268500960 to 268501052.
#    Time: 2725 ns  Iteration: 2  Process: /tb_RISC/DM/line__23 File: ../src/data_memory.vhd
# Fatal error in Process line__23 at ../src/data_memory.vhd line 71
# 
# HDL call sequence:
# Stopped at ../src/data_memory.vhd 71 Process line__23
# 
add wave sim:/tb_RISC/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run 3 us
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/RV/REG_FILES
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/RV/REG_FILES
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 335 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 615 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 1085 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1215 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1215 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1225 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1225 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1235 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1235 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1235 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1245 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1255 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1265 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1265 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1265 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1265 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 1275 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1325 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1335 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1345 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1405 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1405 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1415 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1415 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1425 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1425 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1425 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1435 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1445 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1455 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1455 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1455 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1455 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1455 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 1465 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1465 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1465 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1465 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1515 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1525 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1535 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1595 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1595 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1605 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1605 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1615 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1615 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1615 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1625 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1635 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1645 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1645 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1645 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1645 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1645 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 1655 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1655 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1655 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1655 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1705 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1715 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1725 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1785 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1785 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1795 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1795 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1805 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1805 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1805 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1815 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1825 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1835 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1835 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1835 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1835 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1835 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 1845 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1845 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 1845 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 1845 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1895 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1905 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1915 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1975 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1975 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1985 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1985 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1995 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1995 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1995 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2005 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2015 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 2025 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2025 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2025 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 2025 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2025 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -6 is not in bounds of subtype NATURAL.
#    Time: 2035 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2035 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 2035 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2035 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2085 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2095 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2105 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2165 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2165 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2175 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2175 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2185 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2185 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2185 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2195 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2205 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 2215 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2215 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2215 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 2215 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2215 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -6 is not in bounds of subtype NATURAL.
#    Time: 2225 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2225 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 2225 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2225 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2275 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2285 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2295 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2355 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2355 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2365 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2365 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2375 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2375 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2375 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2385 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2395 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 2405 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2405 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2405 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 2405 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2405 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -8 is not in bounds of subtype NATURAL.
#    Time: 2415 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2415 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 2415 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2415 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2465 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2475 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2485 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2545 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2545 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2555 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2555 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2565 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2565 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2565 ns  Iteration: 7  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2575 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2585 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 2595 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2595 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2595 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 2595 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2595 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -8 is not in bounds of subtype NATURAL.
#    Time: 2605 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2605 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 2605 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2605 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2655 ns  Iteration: 5  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2665 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 2675 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Fatal: (vsim-3734) Index value 268501055 is out of range 268500960 to 268501052.
#    Time: 2725 ns  Iteration: 2  Process: /tb_RISC/DM/line__23 File: ../src/data_memory.vhd
# Fatal error in Process line__23 at ../src/data_memory.vhd line 71
# 
# HDL call sequence:
# Stopped at ../src/data_memory.vhd 71 Process line__23
# 
quit -sim
# End time: 12:22:23 on Dec 28,2020, Elapsed time: 0:46:32
# Errors: 1, Warnings: 174
do sim_RISC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:22:31 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/regnbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regnbit
# -- Compiling architecture behaviour of regnbit
# End time: 12:22:31 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:22:31 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ff
# -- Compiling architecture behaviour of ff
# End time: 12:22:31 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:22:31 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/mux_2to1_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_2to1_nbit
# -- Compiling architecture behaviour of mux_2to1_nbit
# End time: 12:22:31 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:22:31 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/mux_4to1_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_4to1_nbit
# -- Compiling architecture behaviour of mux_4to1_nbit
# End time: 12:22:31 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:22:31 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/data_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity data_memory
# -- Compiling architecture structure of data_memory
# End time: 12:22:31 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:22:31 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instruction_memory
# -- Compiling architecture structure of instruction_memory
# End time: 12:22:32 on Dec 28,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:22:32 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture beh of ALU
# End time: 12:22:32 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:22:32 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture BEH of control
# End time: 12:22:32 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:22:32 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_control
# -- Compiling architecture BEH of alu_control
# End time: 12:22:32 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:22:32 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity imm_gen
# -- Compiling architecture beh of imm_gen
# End time: 12:22:32 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:22:32 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/RF_32_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_32_32b
# -- Compiling architecture structure of RF_32_32b
# End time: 12:22:32 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:22:32 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/forwarding_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity forwarding_unit
# -- Compiling architecture beh of forwarding_unit
# End time: 12:22:32 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:22:32 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/HDU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity HDU
# -- Compiling architecture BEH of HDU
# End time: 12:22:32 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:22:32 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ../src/RISC-V-forward.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RISC_V
# -- Compiling architecture beh of RISC_V
# End time: 12:22:32 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:22:32 on Dec 28,2020
# vcom -reportprogress 300 -93 -work ./work ./clk_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# End time: 12:22:32 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:22:32 on Dec 28,2020
# vlog -reportprogress 300 -work ./work ./tb_RISC.v 
# -- Compiling module tb_RISC
# 
# Top level modules:
# 	tb_RISC
# End time: 12:22:32 on Dec 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.tb_RISC 
# Start time: 12:22:33 on Dec 28,2020
# Loading work.tb_RISC
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading ieee.numeric_std(body)
# Loading work.risc_v(beh)
# Loading work.mux_2to1_nbit(behaviour)
# Loading work.regnbit(behaviour)
# Loading work.rf_32_32b(structure)
# Loading work.imm_gen(beh)
# Loading work.control(beh)
# Loading work.hdu(beh)
# Loading work.ff(behaviour)
# Loading work.alu_control(beh)
# Loading work.alu(beh)
# Loading work.mux_4to1_nbit(behaviour)
# Loading work.forwarding_unit(beh)
# Loading work.instruction_memory(structure)
# Loading work.data_memory(structure)
# WARNING: No extended dataflow license exists
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/MEM_WRITE_OUT_i'.
# Executing ONERROR command at macro ./wave_RISC.do line 11
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/MEM_READ_OUT_i'.
# Executing ONERROR command at macro ./wave_RISC.do line 12
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/sel_mux_jal_auipc'.
# Executing ONERROR command at macro ./wave_RISC.do line 18
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/mem_write'.
# Executing ONERROR command at macro ./wave_RISC.do line 19
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/mem_read'.
# Executing ONERROR command at macro ./wave_RISC.do line 20
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/sel_mux_jal_auipc_1'.
# Executing ONERROR command at macro ./wave_RISC.do line 27
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/mem_write_1'.
# Executing ONERROR command at macro ./wave_RISC.do line 35
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/mem_read_1'.
# Executing ONERROR command at macro ./wave_RISC.do line 36
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/instr_1'.
# Executing ONERROR command at macro ./wave_RISC.do line 41
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/instr_2'.
# Executing ONERROR command at macro ./wave_RISC.do line 54
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/out_mux_jal_auipc'.
# Executing ONERROR command at macro ./wave_RISC.do line 55
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/sel_mux_jal_auipc_2'.
# Executing ONERROR command at macro ./wave_RISC.do line 56
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/dm_addr_mux'.
# Executing ONERROR command at macro ./wave_RISC.do line 67
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/imm_mux'.
# Executing ONERROR command at macro ./wave_RISC.do line 68
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/out_mux_jal_auipc_1'.
# Executing ONERROR command at macro ./wave_RISC.do line 69
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/instr_3'.
# Executing ONERROR command at macro ./wave_RISC.do line 71
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/mem_write_out'.
# Executing ONERROR command at macro ./wave_RISC.do line 78
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/mem_read_out'.
# Executing ONERROR command at macro ./wave_RISC.do line 79
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/contr/sel_mux_jal_auipc'.
# Executing ONERROR command at macro ./wave_RISC.do line 120
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/contr/mem_write'.
# Executing ONERROR command at macro ./wave_RISC.do line 122
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/contr/mem_read'.
# Executing ONERROR command at macro ./wave_RISC.do line 123
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/mux_jal_auipc/i0'.
# Executing ONERROR command at macro ./wave_RISC.do line 257
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/mux_jal_auipc/i1'.
# Executing ONERROR command at macro ./wave_RISC.do line 258
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/mux_jal_auipc/sel'.
# Executing ONERROR command at macro ./wave_RISC.do line 259
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/mux_jal_auipc/o'.
# Executing ONERROR command at macro ./wave_RISC.do line 260
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/wb_2/d'.
# Executing ONERROR command at macro ./wave_RISC.do line 265
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/wb_2/clk'.
# Executing ONERROR command at macro ./wave_RISC.do line 266
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/wb_2/rst_n'.
# Executing ONERROR command at macro ./wave_RISC.do line 267
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/wb_2/q'.
# Executing ONERROR command at macro ./wave_RISC.do line 268
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/wb_3/d'.
# Executing ONERROR command at macro ./wave_RISC.do line 269
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/wb_3/clk'.
# Executing ONERROR command at macro ./wave_RISC.do line 270
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/wb_3/rst_n'.
# Executing ONERROR command at macro ./wave_RISC.do line 271
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/wb_3/q'.
# Executing ONERROR command at macro ./wave_RISC.do line 272
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/mux_fin/i2'.
# Executing ONERROR command at macro ./wave_RISC.do line 287
# ** UI-Msg: (vish-4014) No objects found matching '/tb_RISC/RV/mux_fin/i3'.
# Executing ONERROR command at macro ./wave_RISC.do line 288
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/RV/REG_FILES
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/RV/REG_FILES
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 335 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 615 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 1085 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1225 ns  Iteration: 2  Instance: /tb_RISC/DM
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
add wave sim:/tb_RISC/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run 3 us
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/RV/REG_FILES
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/RV/REG_FILES
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 2  Instance: /tb_RISC/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /tb_RISC/RV/ALU_unit
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 335 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 615 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 1085 ns  Iteration: 2  Instance: /tb_RISC/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1225 ns  Iteration: 2  Instance: /tb_RISC/DM
