Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/CLEAN/Aula6/ROM_TX_RX_RAM/ROM_TX_RX_RAM_TB_isim_beh.exe -prj C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/CLEAN/Aula6/ROM_TX_RX_RAM/ROM_TX_RX_RAM_TB_beh.prj work.ROM_TX_RX_RAM_TB 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/CLEAN/Aula6/ROM_TX_RX_RAM/../../Aula5/tarefa/TX_RX_RS232/src/counter_limit.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/CLEAN/Aula6/ROM_TX_RX_RAM/../../Aula5/tarefa/TX_RX_RS232/src/tx_counters.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/CLEAN/Aula6/ROM_TX_RX_RAM/../../Aula5/tarefa/TX_RX_RS232/src/ShiftRegister.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/CLEAN/Aula6/ROM_TX_RX_RAM/../../Aula5/tarefa/TX_RX_RS232/src/rx_counters.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/CLEAN/Aula6/ROM_TX_RX_RAM/../../Aula5/tarefa/TX_RX_RS232/src/tx_rs232.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/CLEAN/Aula6/ROM_TX_RX_RAM/../../Aula5/tarefa/TX_RX_RS232/src/rx_rs232_v2.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/CLEAN/Aula6/ROM_TX_RX_RAM/../../Aula5/tarefa/TX_RX_RS232/src/tx_rx_rs232.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/CLEAN/Aula6/ROM_TX_RX_RAM/../../Aula5/memoria/src/generic_ROM_clk.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/CLEAN/Aula6/ROM_TX_RX_RAM/../../Aula5/memoria/src/generic_RAM_clk.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/CLEAN/Aula6/ROM_TX_RX_RAM/ROM_TX_RX_RAM.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/CLEAN/Aula6/ROM_TX_RX_RAM/ROM_TX_RX_RAM_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity generic_ROM_clk [\generic_ROM_clk(8,5)\]
Compiling architecture behavioral of entity counter_limit [\counter_limit(14)\]
Compiling architecture behavioral of entity counter_limit [\counter_limit(4)\]
Compiling architecture behavioral of entity tx_counters [tx_counters_default]
Compiling architecture behavioral of entity ShiftRegister [\ShiftRegister(11)\]
Compiling architecture behavioral of entity tx_rs232 [\tx_rs232(8)\]
Compiling architecture behavioral of entity rx_counters [rx_counters_default]
Compiling architecture behavioral of entity rx_rs232_v2 [\rx_rs232_v2(8)\]
Compiling architecture behavioral of entity tx_rx_rs232 [tx_rx_rs232_default]
Compiling architecture behavioral of entity generic_RAM_clk [\generic_RAM_clk(8,5)\]
Compiling architecture behavioral of entity ROM_TX_RX_RAM [\ROM_TX_RX_RAM(8,5)\]
Compiling architecture behavior of entity rom_tx_rx_ram_tb
Time Resolution for simulation is 1ps.
Waiting for 8 sub-compilation(s) to finish...
Compiled 27 VHDL Units
Built simulation executable C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/CLEAN/Aula6/ROM_TX_RX_RAM/ROM_TX_RX_RAM_TB_isim_beh.exe
Fuse Memory Usage: 34264 KB
Fuse CPU Usage: 921 ms
