in init cycle 
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[80000000]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [0] 
mie_time : [0] 
============================================   end  ================================================
in cycle 0:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [0] 
mie_time : [0] 
============================================   end  ================================================
in cycle 1:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 2:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 3:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 4:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 5:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 6:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 7:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 8:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 9:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 10:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 11:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 12:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000000c]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 13:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000000c]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 6400593
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 14:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000000c]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 15:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000000c]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 16:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000010]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 64
abs_op2 : 64
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 17:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000010]
pc (in write back stage) :[80000004]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 64
abs_op2 : 64
instruction (in write back stage): 6400513
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 18:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000010]
pc (in write back stage) :[80000004]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 64
abs_op2 : 64
instruction (in write back stage): 6400513
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 19:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000010]
pc (in write back stage) :[80000004]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 64
abs_op2 : 64
instruction (in write back stage): 6400513
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 20:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000004]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400513
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 21:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000008]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): b50863
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 22:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000008]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): b50863
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 23:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000008]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): b50863
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 24:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000001c]
pc (in write back stage) :[80000008]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): b50863
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 25:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000001c]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 26:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000001c]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 27:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000001c]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 28:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000020]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 29:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000020]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 30:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000020]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 31:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000020]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 32:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 33:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000018]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 735863
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 34:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000018]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 735863
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 35:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000018]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 735863
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 36:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[80000018]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 735863
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 37:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 38:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 39:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 40:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 41:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 42:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 43:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 44:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 45:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 46:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 47:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 48:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 49:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 50:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 51:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 52:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 53:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 54:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 55:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 56:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 57:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 58:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 59:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 60:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 61:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 62:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 63:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 64:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 65:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 66:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 67:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 68:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 69:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 70:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 71:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 72:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 73:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 74:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 75:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 76:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 77:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 78:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 79:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 80:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 81:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 82:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 83:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 84:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 85:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 86:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 87:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 88:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 89:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 90:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 91:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 92:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 93:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 94:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 95:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 96:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 97:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 98:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 99:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 100:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 101:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 102:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 103:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 104:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 105:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 106:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 107:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 108:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 109:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 110:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 111:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 112:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 113:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 114:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 115:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 116:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 117:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 118:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 119:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 120:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 121:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 122:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 123:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 124:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 125:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 126:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 127:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 128:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 129:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 130:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 131:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 132:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 133:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 134:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 135:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 136:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 137:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 138:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 139:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 140:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 141:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 142:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 143:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 144:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 145:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 146:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 147:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 148:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 149:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 150:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 151:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 152:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 153:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 154:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 155:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 156:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 157:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 158:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 159:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 160:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 161:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 162:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 163:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 164:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 165:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 166:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 167:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 168:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 169:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 170:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 171:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 172:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 173:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 174:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 175:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 176:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 177:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 178:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 179:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 180:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 181:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 182:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 183:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 184:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 185:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 186:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 187:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 188:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 189:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 190:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 191:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 192:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 193:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 194:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 195:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 196:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 197:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 198:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 199:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 200:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 201:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 202:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 203:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 204:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 205:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 206:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 207:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 208:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 209:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 210:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 211:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 212:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 213:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 214:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 215:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 216:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 217:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 218:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 219:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 220:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 221:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 222:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 223:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 224:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 225:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 226:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 227:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 228:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 229:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 230:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 231:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 232:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 233:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 234:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 235:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 236:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 237:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 238:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 239:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 240:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 241:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 242:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 243:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 244:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 245:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 246:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 247:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 248:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 249:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 250:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 251:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 252:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 253:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 254:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 255:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 256:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 257:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 258:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 259:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 260:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 261:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 262:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 263:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 264:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 265:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 266:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 267:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 268:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 269:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 270:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 271:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 272:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 273:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 274:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 275:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 276:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 277:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 278:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 279:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 280:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 281:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 282:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 283:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 284:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 285:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 286:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 287:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 288:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 289:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 290:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 291:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 292:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 293:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 294:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 295:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 296:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 297:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 298:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 299:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 300:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 301:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 302:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 303:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 304:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 305:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 306:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 307:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 308:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 309:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 310:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 311:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 312:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 313:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 314:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 315:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 316:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 317:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 318:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 319:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 320:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 321:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 322:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 323:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 324:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 325:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 326:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 327:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 328:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 329:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 330:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 331:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 332:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 333:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 334:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 335:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 336:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 337:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 338:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 339:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 340:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 341:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 342:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 343:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 344:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 345:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 346:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 347:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 348:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 349:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 350:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 351:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 352:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 353:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 354:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 355:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 356:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 357:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 358:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 359:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 360:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 361:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 362:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 363:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 364:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 365:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 366:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 367:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 368:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 369:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 370:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 371:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 372:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 373:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 374:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 375:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 376:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 377:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 378:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 379:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 380:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 381:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 382:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 383:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 384:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 385:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 386:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 387:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 388:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 389:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 390:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 391:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 392:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 393:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 394:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 395:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 396:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 397:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 398:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 399:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 400:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 401:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 402:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 403:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 404:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 405:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 406:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 407:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 408:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 409:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 410:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 411:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 412:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 413:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 414:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 415:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 416:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 417:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 418:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 419:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 420:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 421:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 422:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 423:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 424:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 425:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 426:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 427:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 428:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 429:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 430:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 431:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 432:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 433:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 434:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 435:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 436:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 437:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 438:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 439:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 440:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 441:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 442:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 443:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 444:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 445:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 446:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 447:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 448:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 449:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 450:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 451:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 452:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 453:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 454:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 455:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 456:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 457:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 458:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 459:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 460:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 461:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 462:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 463:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 464:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 465:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 466:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 467:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 468:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 469:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 470:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 471:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 472:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 473:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 474:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 475:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 476:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 477:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 478:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 479:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 480:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 481:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 482:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 483:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 484:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 485:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 486:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 487:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 64
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 488:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 489:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 490:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 491:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 492:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[80000000]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 6400593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 493:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 494:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 495:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 496:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 497:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 498:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
in cycle 499:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[0]
exe_stall : [0]
mul_result_hi : 0
mul_result_lo : 0
abs_op1 : 0
abs_op2 : 0
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x5
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x13
mem[0x28]: 0x5
mem[0x30]: 0x40
mem[0x38]: 0x6
mem[0x40]: 0x63
mem[0x48]: 0x8
mem[0x50]: 0xb5
mem[0x58]: 0x0
mem[0x60]: 0x13
mem[0x68]: 0x3
mem[0x70]: 0x70
mem[0x78]: 0x3
mem[0x80]: 0x93
mem[0x88]: 0x3
mem[0x90]: 0x40
mem[0x98]: 0x6
mem[0xa0]: 0x93
mem[0xa8]: 0x3
mem[0xb0]: 0x40
mem[0xb8]: 0x6
mem[0xc0]: 0x63
mem[0xc8]: 0x58
mem[0xd0]: 0x73
mem[0xd8]: 0x0
mem[0xe0]: 0x13
mem[0xe8]: 0xe
mem[0xf0]: 0x0
mem[0xf8]: 0x5
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [64] 
$a1 : [64] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000c09c] mscratch : [0] 
mip_time : [1] 
mie_time : [0] 
============================================   end  ================================================
