INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/ip/Triangle_Rom/sim/Triangle_Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Triangle_Rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/ip/Square_Rom/sim/Square_Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Square_Rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/ip/Sin_Rom/sim/Sin_Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sin_Rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/ip/clk_5_10/clk_5_10_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_5_10_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/ip/clk_5_10/clk_5_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_5_10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/Clk_Division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_Division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/DDS_Addr_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Addr_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/Driver_DAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_DAC
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DAC_Data' is not allowed [D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/Driver_DAC.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sources_1/new/wave_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wave_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
