<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="sim/rst_ss.v"
   type="VERILOG"
   library="rst_ss"
   hasInlineConfiguration="true" />
 <topLevel name="rst_ss.rst_ss" />
 <deviceFamily name="agilex7" />
 <device name="AGFB027R24C2E2VR2" />
</simPackage>
