// Seed: 2526753271
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2
);
  logic id_3;
  always @(posedge id_1 or id_0) begin
    id_3 = id_0;
  end
endmodule
