
*** Running vivado
    with args -log famicom.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source famicom.tcl


ECHO ÇÕ <OFF> Ç≈Ç∑ÅB
ECHO ÇÕ <OFF> Ç≈Ç∑ÅB

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source famicom.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 455.727 ; gain = 159.789
Command: synth_design -top famicom -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6568
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.820 ; gain = 407.875
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'famicom' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:22]
INFO: [Synth 8-638] synthesizing module 'PmodOLEDCtrl' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.vhd:36]
INFO: [Synth 8-3491] module 'OledInit' declared at 'C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/OledInit.vhd:19' bound to instance 'Init' of component 'OledInit' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.vhd:89]
INFO: [Synth 8-638] synthesizing module 'OledInit' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/OledInit.vhd:33]
INFO: [Synth 8-3491] module 'SpiCtrl' declared at 'C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.vhd:21' bound to instance 'SPI_COMP' of component 'SpiCtrl' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/OledInit.vhd:105]
INFO: [Synth 8-638] synthesizing module 'SpiCtrl' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'SpiCtrl' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.vhd:32]
INFO: [Synth 8-3491] module 'Delay' declared at 'C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/Delay.vhd:19' bound to instance 'DELAY_COMP' of component 'Delay' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/OledInit.vhd:116]
INFO: [Synth 8-638] synthesizing module 'Delay' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/Delay.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Delay' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/Delay.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'OledInit' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/OledInit.vhd:33]
INFO: [Synth 8-3491] module 'OledEx' declared at 'C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:23' bound to instance 'Example' of component 'OledEx' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.vhd:90]
INFO: [Synth 8-638] synthesizing module 'OledEx' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:39]
INFO: [Synth 8-3491] module 'SpiCtrl' declared at 'C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.vhd:21' bound to instance 'SPI_COMP' of component 'SpiCtrl' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:184]
INFO: [Synth 8-3491] module 'Delay' declared at 'C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/Delay.vhd:19' bound to instance 'DELAY_COMP' of component 'Delay' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:195]
INFO: [Synth 8-3491] module 'charLib_Verilog' declared at 'C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/charLib_Verilog.v:23' bound to instance 'CHAR_LIB_COMP' of component 'charLib_Verilog' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:203]
INFO: [Synth 8-6157] synthesizing module 'charLib_Verilog' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/charLib_Verilog.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_Display' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.runs/synth_1/.Xil/Vivado-41424-TSUKANO/realtime/blk_mem_gen_Display_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_Display' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.runs/synth_1/.Xil/Vivado-41424-TSUKANO/realtime/blk_mem_gen_Display_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'charLib_Verilog' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/charLib_Verilog.v:23]
INFO: [Synth 8-256] done synthesizing module 'OledEx' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:39]
INFO: [Synth 8-226] default block is never used [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'PmodOLEDCtrl' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.vhd:36]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.runs/synth_1/.Xil/Vivado-41424-TSUKANO/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.runs/synth_1/.Xil/Vivado-41424-TSUKANO/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (24) of port connection 'dina' does not match port width (20) of module 'blk_mem_gen_0' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:91]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.runs/synth_1/.Xil/Vivado-41424-TSUKANO/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.runs/synth_1/.Xil/Vivado-41424-TSUKANO/realtime/blk_mem_gen_1_stub.v:6]
WARNING: [Synth 8-689] width (24) of port connection 'dina' does not match port width (20) of module 'blk_mem_gen_1' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:102]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_2' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.runs/synth_1/.Xil/Vivado-41424-TSUKANO/realtime/blk_mem_gen_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_2' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.runs/synth_1/.Xil/Vivado-41424-TSUKANO/realtime/blk_mem_gen_2_stub.v:6]
WARNING: [Synth 8-689] width (24) of port connection 'dina' does not match port width (20) of module 'blk_mem_gen_2' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:113]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_4' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.runs/synth_1/.Xil/Vivado-41424-TSUKANO/realtime/blk_mem_gen_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_4' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.runs/synth_1/.Xil/Vivado-41424-TSUKANO/realtime/blk_mem_gen_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tenMSecCounter' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/tenMSecCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tenMSecCounter' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/tenMSecCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'sequencer' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/sequencer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sequencer' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/sequencer.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:183]
INFO: [Synth 8-226] default block is never used [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:192]
INFO: [Synth 8-226] default block is never used [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:213]
WARNING: [Synth 8-7071] port 'tempo' of module 'sequencer' is unconnected for instance 'seq2' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:237]
WARNING: [Synth 8-7023] instance 'seq2' of module 'sequencer' has 9 connections declared, but only 8 given [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:237]
WARNING: [Synth 8-7071] port 'soundVolume' of module 'sequencer' is unconnected for instance 'seq3' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:248]
WARNING: [Synth 8-7071] port 'tempo' of module 'sequencer' is unconnected for instance 'seq3' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:248]
WARNING: [Synth 8-7023] instance 'seq3' of module 'sequencer' has 9 connections declared, but only 7 given [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:248]
INFO: [Synth 8-6157] synthesizing module 'noiseGenerator' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/noiseGenerator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'noiseGenerator' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/noiseGenerator.v:23]
WARNING: [Synth 8-7071] port 'tempo' of module 'noiseGenerator' is unconnected for instance 'seq4' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:260]
WARNING: [Synth 8-7023] instance 'seq4' of module 'noiseGenerator' has 10 connections declared, but only 9 given [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:260]
INFO: [Synth 8-6157] synthesizing module 'LFSR' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/LFSR.v:21]
INFO: [Synth 8-6155] done synthesizing module 'LFSR' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/LFSR.v:21]
INFO: [Synth 8-6157] synthesizing module 'sine_modulator' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/sine_modulator.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_7' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.runs/synth_1/.Xil/Vivado-41424-TSUKANO/realtime/blk_mem_gen_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_7' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.runs/synth_1/.Xil/Vivado-41424-TSUKANO/realtime/blk_mem_gen_7_stub.v:6]
WARNING: [Synth 8-689] width (10) of port connection 'addra' does not match port width (6) of module 'blk_mem_gen_7' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/sine_modulator.v:49]
WARNING: [Synth 8-689] width (6) of port connection 'douta' does not match port width (24) of module 'blk_mem_gen_7' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/sine_modulator.v:51]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/sine_modulator.v:88]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/sine_modulator.v:125]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/sine_modulator.v:151]
WARNING: [Synth 8-6090] variable 'timer_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/sine_modulator.v:175]
WARNING: [Synth 8-6090] variable 'timer_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/sine_modulator.v:180]
INFO: [Synth 8-6155] done synthesizing module 'sine_modulator' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/sine_modulator.v:23]
WARNING: [Synth 8-689] width (24) of port connection 'signalOut' does not match port width (6) of module 'sine_modulator' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:285]
WARNING: [Synth 8-7071] port 'volume' of module 'sine_modulator' is unconnected for instance 'modulator' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:280]
WARNING: [Synth 8-7023] instance 'modulator' of module 'sine_modulator' has 5 connections declared, but only 4 given [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:280]
INFO: [Synth 8-6157] synthesizing module 'sinewave' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/sinwave.v:26]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_6' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.runs/synth_1/.Xil/Vivado-41424-TSUKANO/realtime/blk_mem_gen_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_6' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.runs/synth_1/.Xil/Vivado-41424-TSUKANO/realtime/blk_mem_gen_6_stub.v:6]
WARNING: [Synth 8-689] width (10) of port connection 'addra' does not match port width (6) of module 'blk_mem_gen_6' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/sinwave.v:53]
WARNING: [Synth 8-689] width (6) of port connection 'douta' does not match port width (24) of module 'blk_mem_gen_6' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/sinwave.v:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/sinwave.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/sinwave.v:129]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/sinwave.v:155]
WARNING: [Synth 8-6090] variable 'timer_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/sinwave.v:179]
WARNING: [Synth 8-6090] variable 'timer_count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/sinwave.v:184]
INFO: [Synth 8-6155] done synthesizing module 'sinewave' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/sinwave.v:26]
WARNING: [Synth 8-7071] port 'volume' of module 'sinewave' is unconnected for instance 'ch1' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:288]
WARNING: [Synth 8-7023] instance 'ch1' of module 'sinewave' has 6 connections declared, but only 5 given [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:288]
WARNING: [Synth 8-7071] port 'volume' of module 'sinewave' is unconnected for instance 'ch2' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:301]
WARNING: [Synth 8-7071] port 'modulation' of module 'sinewave' is unconnected for instance 'ch2' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:301]
WARNING: [Synth 8-7023] instance 'ch2' of module 'sinewave' has 6 connections declared, but only 4 given [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:301]
WARNING: [Synth 8-7071] port 'volume' of module 'sinewave' is unconnected for instance 'ch3' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:313]
WARNING: [Synth 8-7071] port 'modulation' of module 'sinewave' is unconnected for instance 'ch3' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:313]
WARNING: [Synth 8-7023] instance 'ch3' of module 'sinewave' has 6 connections declared, but only 4 given [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:313]
INFO: [Synth 8-6157] synthesizing module 'squarewave' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/squarewave.v:23]
INFO: [Synth 8-6155] done synthesizing module 'squarewave' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/squarewave.v:23]
INFO: [Synth 8-6157] synthesizing module 'mixer' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/mixer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mixer' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/mixer.v:23]
WARNING: [Synth 8-7071] port 'signal4' of module 'mixer' is unconnected for instance 'Mixer' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:334]
WARNING: [Synth 8-7023] instance 'Mixer' of module 'mixer' has 7 connections declared, but only 6 given [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:334]
INFO: [Synth 8-6157] synthesizing module 'pwm_6bit' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/pwm_6bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pwm_6bit' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/pwm_6bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_3' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.runs/synth_1/.Xil/Vivado-41424-TSUKANO/realtime/blk_mem_gen_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_3' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.runs/synth_1/.Xil/Vivado-41424-TSUKANO/realtime/blk_mem_gen_3_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (3) of module 'blk_mem_gen_3' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:365]
INFO: [Synth 8-6157] synthesizing module 'coin' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/Coin.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/Coin.v:56]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/Coin.v:122]
INFO: [Synth 8-6155] done synthesizing module 'coin' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/Coin.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_5' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.runs/synth_1/.Xil/Vivado-41424-TSUKANO/realtime/blk_mem_gen_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_5' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.runs/synth_1/.Xil/Vivado-41424-TSUKANO/realtime/blk_mem_gen_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'soundEffectCtrl' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/soundEffectCtrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'soundEffectCtrl' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/soundEffectCtrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'famicom' (0#1) [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:22]
WARNING: [Synth 8-6014] Unused sequential element countForPeriod_reg was removed.  [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/sine_modulator.v:58]
WARNING: [Synth 8-6014] Unused sequential element countUp_reg was removed.  [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/sine_modulator.v:67]
WARNING: [Synth 8-6014] Unused sequential element chOut_reg was removed.  [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/sine_modulator.v:191]
WARNING: [Synth 8-6014] Unused sequential element countForPeriod_reg was removed.  [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/sinwave.v:62]
WARNING: [Synth 8-6014] Unused sequential element countUp_reg was removed.  [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/sinwave.v:71]
WARNING: [Synth 8-6014] Unused sequential element chOut_reg was removed.  [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/sinwave.v:195]
WARNING: [Synth 8-6014] Unused sequential element unitCount_reg was removed.  [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/pwm_6bit.v:56]
WARNING: [Synth 8-6014] Unused sequential element unitNum_reg was removed.  [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/pwm_6bit.v:57]
WARNING: [Synth 8-3848] Net dina in module/entity famicom does not have driver. [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:69]
WARNING: [Synth 8-3917] design famicom has port ACTIVE_LOW driven by constant 1
WARNING: [Synth 8-7129] Port CLK in module soundEffectCtrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port RESET in module soundEffectCtrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port signal2[5] in module mixer is either unconnected or has no load
WARNING: [Synth 8-7129] Port signal2[4] in module mixer is either unconnected or has no load
WARNING: [Synth 8-7129] Port signal2[3] in module mixer is either unconnected or has no load
WARNING: [Synth 8-7129] Port signal2[2] in module mixer is either unconnected or has no load
WARNING: [Synth 8-7129] Port signal2[1] in module mixer is either unconnected or has no load
WARNING: [Synth 8-7129] Port signal2[0] in module mixer is either unconnected or has no load
WARNING: [Synth 8-7129] Port signal3[5] in module mixer is either unconnected or has no load
WARNING: [Synth 8-7129] Port signal3[4] in module mixer is either unconnected or has no load
WARNING: [Synth 8-7129] Port signal3[3] in module mixer is either unconnected or has no load
WARNING: [Synth 8-7129] Port signal3[2] in module mixer is either unconnected or has no load
WARNING: [Synth 8-7129] Port signal3[1] in module mixer is either unconnected or has no load
WARNING: [Synth 8-7129] Port signal3[0] in module mixer is either unconnected or has no load
WARNING: [Synth 8-7129] Port signal4[5] in module mixer is either unconnected or has no load
WARNING: [Synth 8-7129] Port signal4[4] in module mixer is either unconnected or has no load
WARNING: [Synth 8-7129] Port signal4[3] in module mixer is either unconnected or has no load
WARNING: [Synth 8-7129] Port signal4[2] in module mixer is either unconnected or has no load
WARNING: [Synth 8-7129] Port signal4[1] in module mixer is either unconnected or has no load
WARNING: [Synth 8-7129] Port signal4[0] in module mixer is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[23] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[22] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[21] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[20] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[19] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[18] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[17] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[16] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[15] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[14] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[13] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[12] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[11] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[10] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[9] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[8] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[7] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[6] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[5] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[4] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[3] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[2] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[1] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[0] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[3] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[2] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[1] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[0] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[23] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[22] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[21] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[20] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[19] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[18] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[17] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[16] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[15] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[14] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[13] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[12] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[11] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[10] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[9] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[8] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[7] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[6] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[5] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[4] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[3] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[2] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[1] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[0] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[3] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[2] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[1] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port volume[0] in module sine_modulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module famicom is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module famicom is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module famicom is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module famicom is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module famicom is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module famicom is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module famicom is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[0] in module famicom is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1401.668 ; gain = 528.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1401.668 ; gain = 528.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1401.668 ; gain = 528.723
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1401.668 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5/blk_mem_gen_5_in_context.xdc] for cell 'es2'
Finished Parsing XDC File [c:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5/blk_mem_gen_5_in_context.xdc] for cell 'es2'
Parsing XDC File [c:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3/blk_mem_gen_3_in_context.xdc] for cell 'es1'
Finished Parsing XDC File [c:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3/blk_mem_gen_3_in_context.xdc] for cell 'es1'
Parsing XDC File [c:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4/blk_mem_gen_4_in_context.xdc] for cell 'noiseBRAM'
Finished Parsing XDC File [c:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4/blk_mem_gen_4_in_context.xdc] for cell 'noiseBRAM'
Parsing XDC File [c:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2/blk_mem_gen_2_in_context.xdc] for cell 'b2'
Finished Parsing XDC File [c:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2/blk_mem_gen_2_in_context.xdc] for cell 'b2'
Parsing XDC File [c:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'b1'
Finished Parsing XDC File [c:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'b1'
Parsing XDC File [c:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'b0'
Finished Parsing XDC File [c:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'b0'
Parsing XDC File [c:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_Display/blk_mem_gen_Display/blk_mem_gen_Display_in_context.xdc] for cell 'Display/Example/CHAR_LIB_COMP/Display'
Finished Parsing XDC File [c:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_Display/blk_mem_gen_Display/blk_mem_gen_Display_in_context.xdc] for cell 'Display/Example/CHAR_LIB_COMP/Display'
Parsing XDC File [c:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6/blk_mem_gen_6_in_context.xdc] for cell 'ch1/sin_table'
Finished Parsing XDC File [c:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6/blk_mem_gen_6_in_context.xdc] for cell 'ch1/sin_table'
Parsing XDC File [c:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6/blk_mem_gen_6_in_context.xdc] for cell 'ch2/sin_table'
Finished Parsing XDC File [c:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6/blk_mem_gen_6_in_context.xdc] for cell 'ch2/sin_table'
Parsing XDC File [c:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6/blk_mem_gen_6_in_context.xdc] for cell 'ch3/sin_table'
Finished Parsing XDC File [c:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6/blk_mem_gen_6_in_context.xdc] for cell 'ch3/sin_table'
Parsing XDC File [c:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7/blk_mem_gen_7_in_context.xdc] for cell 'modulator/sin_table'
Finished Parsing XDC File [c:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7/blk_mem_gen_7_in_context.xdc] for cell 'modulator/sin_table'
Parsing XDC File [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc]
WARNING: [Vivado 12-584] No ports matched 'SEG0[8]'. [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'SEG0[7]'. [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'SEG0[6]'. [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'SEG0[5]'. [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'SEG0[4]'. [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'SEG0[3]'. [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'SEG0[2]'. [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'SEG0[1]'. [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'SEG0[0]'. [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'SEG1[11]'. [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'SEG1[10]'. [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'SEG1[9]'. [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:41]
Finished Parsing XDC File [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/famicom_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/famicom_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/famicom_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1429.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1429.965 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1429.965 ; gain = 557.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1429.965 ; gain = 557.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for es2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for es1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for noiseBRAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for b2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for b1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for b0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Display/Example/CHAR_LIB_COMP/Display. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ch1/sin_table. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ch2/sin_table. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ch3/sin_table. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for modulator/sin_table. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1429.965 ; gain = 557.020
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'SpiCtrl'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Delay'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'PmodOLEDCtrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sequencer'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'noiseGenerator'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sine_modulator'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sinewave__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sinewave__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sinewave'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'coin'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                    send |                              001 |                              001
                   hold1 |                              010 |                              010
                   hold2 |                              011 |                              011
                   hold3 |                              100 |                              100
                   hold4 |                              101 |                              101
                    done |                              110 |                              110
                  iSTATE |                              111 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'SpiCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                    hold |                             0010 |                               01
                    done |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'Delay'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
          oledinitialize |                             0010 |                               01
             oledexample |                             0100 |                               10
                    done |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'PmodOLEDCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                           000001 |                              000
                 SETADDR |                           000010 |                              001
                LOADDATA |                           000100 |                              010
                  DECODE |                           001000 |                              011
                 COMMAND |                           010000 |                              101
                  OUTPUT |                           100000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'sequencer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                           000001 |                              000
                 SETADDR |                           000010 |                              001
                LOADDATA |                           000100 |                              010
                  DECODE |                           001000 |                              011
                 COMMAND |                           010000 |                              101
                  OUTPUT |                           100000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'noiseGenerator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'sine_modulator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'sinewave__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'sinewave__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'sinewave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00001 |                              000
                 SETADDR |                            00010 |                              001
                LOADDATA |                            00100 |                              010
                CHECKEND |                            01000 |                              011
                  OUTPUT |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'coin'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1429.965 ; gain = 557.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 9     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 8     
	   2 Input   16 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 13    
	   2 Input    8 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   3 Input     10 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 10    
	               22 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 38    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 29    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 2     
	   3 Input   24 Bit        Muxes := 4     
	  30 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 6     
	   4 Input   12 Bit        Muxes := 1     
	  30 Input   11 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 17    
	   2 Input    8 Bit        Muxes := 8     
	  28 Input    8 Bit        Muxes := 1     
	  30 Input    8 Bit        Muxes := 24    
	   4 Input    8 Bit        Muxes := 10    
	   2 Input    7 Bit        Muxes := 5     
	   4 Input    7 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 15    
	   2 Input    6 Bit        Muxes := 13    
	   3 Input    6 Bit        Muxes := 10    
	   6 Input    6 Bit        Muxes := 4     
	  28 Input    5 Bit        Muxes := 1     
	  30 Input    5 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 7     
	   5 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 43    
	   8 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 10    
	   3 Input    3 Bit        Muxes := 4     
	  30 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 27    
	   2 Input    1 Bit        Muxes := 71    
	   8 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 4     
	  28 Input    1 Bit        Muxes := 10    
	  30 Input    1 Bit        Muxes := 10    
	  13 Input    1 Bit        Muxes := 4     
	  14 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design famicom has port ACTIVE_LOW driven by constant 1
WARNING: [Synth 8-7129] Port period[23] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[22] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[21] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[20] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[19] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[18] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[17] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[16] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[15] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[14] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[13] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[12] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[11] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[10] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[9] in module sinewave is either unconnected or has no load
WARNING: [Synth 8-7129] Port period[8] in module sinewave is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (Init/DELAY_COMP/FSM_onehot_current_state_reg[3]) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (Example/DELAY_COMP/FSM_onehot_current_state_reg[3]) is unused and will be removed from module PmodOLEDCtrl.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1429.965 ; gain = 557.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+---------------------+---------------+----------------+
|Module Name  | RTL Object          | Depth x Width | Implemented As | 
+-------------+---------------------+---------------+----------------+
|OledInit     | after_state         | 32x1          | LUT            | 
|OledInit     | after_state         | 32x5          | LUT            | 
|OledInit     | temp_spi_data       | 32x1          | LUT            | 
|OledEx       | after_state         | 32x1          | LUT            | 
|OledEx       | temp_addr           | 32x1          | LUT            | 
|PmodOLEDCtrl | Init/after_state    | 32x5          | LUT            | 
|PmodOLEDCtrl | Init/after_state    | 32x1          | LUT            | 
|PmodOLEDCtrl | Init/temp_spi_data  | 32x1          | LUT            | 
|PmodOLEDCtrl | Example/after_state | 32x1          | LUT            | 
|PmodOLEDCtrl | Example/temp_addr   | 32x1          | LUT            | 
+-------------+---------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1429.965 ; gain = 557.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1429.965 ; gain = 557.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1429.965 ; gain = 557.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 1429.965 ; gain = 557.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 1429.965 ; gain = 557.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 1429.965 ; gain = 557.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 1429.965 ; gain = 557.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 1429.965 ; gain = 557.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 1429.965 ; gain = 557.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |blk_mem_gen_0       |         1|
|2     |blk_mem_gen_1       |         1|
|3     |blk_mem_gen_2       |         1|
|4     |blk_mem_gen_4       |         1|
|5     |blk_mem_gen_3       |         1|
|6     |blk_mem_gen_5       |         1|
|7     |blk_mem_gen_Display |         1|
|8     |blk_mem_gen_6       |         3|
|9     |blk_mem_gen_7       |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |blk_mem_gen         |     7|
|8     |blk_mem_gen_6       |     2|
|10    |blk_mem_gen         |     1|
|11    |blk_mem_gen_Display |     1|
|12    |BUFG                |     1|
|13    |CARRY4              |   194|
|14    |LUT1                |    56|
|15    |LUT2                |    97|
|16    |LUT3                |   162|
|17    |LUT4                |   290|
|18    |LUT5                |   205|
|19    |LUT6                |   227|
|20    |MUXF7               |     7|
|21    |FDRE                |   829|
|22    |FDSE                |    93|
|23    |IBUF                |    14|
|24    |OBUF                |    37|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 1429.965 ; gain = 557.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 124 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:37 . Memory (MB): peak = 1429.965 ; gain = 528.723
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 1429.965 ; gain = 557.020
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1438.664 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 201 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1442.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: cdd402da
INFO: [Common 17-83] Releasing license: Synthesis
109 Infos, 159 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1442.297 ; gain = 953.137
INFO: [Common 17-1381] The checkpoint 'C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.runs/synth_1/famicom.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file famicom_utilization_synth.rpt -pb famicom_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 15 17:39:33 2024...
