
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 8.27

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by core_clock)
Endpoint: y[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     8    0.09    0.00    0.00    0.20 ^ reset (in)
                                         reset (net)
                  0.00    0.00    0.20 ^ _137_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.00    0.03    0.03    0.23 v _137_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _001_ (net)
                  0.03    0.00    0.23 v y[1]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.23   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ y[1]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.08    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: x[15] (input port clocked by core_clock)
Endpoint: y[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     3    0.03    0.00    0.00    0.20 v x[15] (in)
                                         x[15] (net)
                  0.00    0.00    0.20 v _111_/A4 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     5    0.07    0.57    0.39    0.59 ^ _111_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _051_ (net)
                  0.57    0.00    0.59 ^ _142_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     6    0.05    0.28    0.16    0.75 v _142_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _079_ (net)
                  0.28    0.00    0.75 v _177_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     2    0.02    0.11    0.34    1.09 v _177_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _012_ (net)
                  0.11    0.00    1.09 v _178_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     4    0.05    0.10    0.22    1.31 v _178_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _013_ (net)
                  0.10    0.00    1.31 v _195_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.38    0.21    1.52 ^ _195_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _029_ (net)
                  0.38    0.00    1.52 ^ _197_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.00    0.18    0.09    1.61 v _197_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _005_ (net)
                  0.18    0.00    1.61 v y[6]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.61   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ y[6]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  8.27   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: x[15] (input port clocked by core_clock)
Endpoint: y[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     3    0.03    0.00    0.00    0.20 v x[15] (in)
                                         x[15] (net)
                  0.00    0.00    0.20 v _111_/A4 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     5    0.07    0.57    0.39    0.59 ^ _111_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _051_ (net)
                  0.57    0.00    0.59 ^ _142_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     6    0.05    0.28    0.16    0.75 v _142_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _079_ (net)
                  0.28    0.00    0.75 v _177_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     2    0.02    0.11    0.34    1.09 v _177_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _012_ (net)
                  0.11    0.00    1.09 v _178_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     4    0.05    0.10    0.22    1.31 v _178_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _013_ (net)
                  0.10    0.00    1.31 v _195_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.38    0.21    1.52 ^ _195_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _029_ (net)
                  0.38    0.00    1.52 ^ _197_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.00    0.18    0.09    1.61 v _197_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _005_ (net)
                  0.18    0.00    1.61 v y[6]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.61   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ y[6]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  8.27   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.75e-04   8.41e-06   5.34e-09   7.83e-04  60.5%
Combinational          3.01e-04   2.09e-04   2.41e-08   5.10e-04  39.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.08e-03   2.17e-04   2.94e-08   1.29e-03 100.0%
                          83.2%      16.8%       0.0%
