// pc.v
module pc(
    input clk,
    input reset,
    input pc_write,
    input [31:0] next_pc,
    output reg [31:0] pc
);
    
    always @(posedge clk or posedge reset) begin
        if (reset)
            pc <= 32'b0;
        else if (pc_write)
            pc <= next_pc;
        // Se pc_write=0, mantÃ©m valor atual (congela)
    end
    
endmodule