vhdl xil_defaultlib  \
"../../../bd/design_2/ip/design_2_microblaze_riscv_0_1/sim/design_2_microblaze_riscv_0_1.vhd" \
"../../../bd/design_2/ip/design_2_dlmb_v10_1/sim/design_2_dlmb_v10_1.vhd" \
"../../../bd/design_2/ip/design_2_ilmb_v10_1/sim/design_2_ilmb_v10_1.vhd" \
"../../../bd/design_2/ip/design_2_dlmb_bram_if_cntlr_1/sim/design_2_dlmb_bram_if_cntlr_1.vhd" \
"../../../bd/design_2/ip/design_2_ilmb_bram_if_cntlr_1/sim/design_2_ilmb_bram_if_cntlr_1.vhd" \
"../../../bd/design_2/ip/design_2_microblaze_riscv_0_axi_intc_1/sim/design_2_microblaze_riscv_0_axi_intc_1.vhd" \
"../../../bd/design_2/ip/design_2_mdm_1_1/sim/design_2_mdm_1_1.vhd" \
"../../../bd/design_2/ip/design_2_rst_clk_wiz_1_100M_0/sim/design_2_rst_clk_wiz_1_100M_0.vhd" \
"../../../bd/design_2/ip/design_2_system_ila_0_0/bd_0/sim/bd_074c.vhd" \
"../../../bd/design_2/ip/design_2_system_ila_0_0/bd_0/ip/ip_0/sim/bd_074c_ila_lib_0.vhd" \
"../../../bd/design_2/ip/design_2_system_ila_0_0/sim/design_2_system_ila_0_0.vhd" \
"../../../bd/design_2/sim/design_2.vhd" \
"../../../bd/design_2/ip/design_2_axi_gpio_0_1/sim/design_2_axi_gpio_0_1.vhd" \

# Do not sort compile order
nosort
