<!DOCTYPE html PUBLIC "-//w3c//dtd html 4.0 transitional//en">
<html><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
        <title>MD Iftakharul Islam (Tamim)</title>

        <meta name="keywords" content="MD Iftakharul Islam Tamim"><meta name="description" content=""></head>

<body bgcolor="#ffffff" text="#000000">

<blockquote>
<blockquote>








<p>
<table border="0" cellpadding="5" cellspacing="0" hspace="4" width="100%">
    <tbody><tr bgcolor="#cdd4f9">
        <td width="100%"><nobr><b><font face="arial">Useful Research Papers</font></b></nobr></td>
</tr></tbody></table>
</p>
<p></p>

<ul>
<lh><b>Router-assisted congestion control</b></lh>
<li>Katabi, Dina,  et al "Congestion control for high bandwidth-delay product networks." ACM SIGCOMM 2002</li>
<li>Dukkipati, Nandita, et al. "Processor sharing flows in the internet." IWQoS 2005</li>
</ul>

<ul>
<lh><b>Routing table lookup</b></lh>
<li>Asai, Hirochika, et al. "Poptrie: A compressed trie with population count for fast and scalable software IP routing table lookup." ACM SIGCOMM, 2015 (<a href="https://github.com/pixos/poptrie">Poptrie</a>)</li>
<li>Yang, Tong, et al. "Guarantee IP lookup performance with FIB explosion." ACM SIGCOMM, 2014 (<a href="https://github.com/mengxiang0811/SAIL">SAIL</a>)</li>
<li>Eatherton, Will, et al. "Tree Bitmap: Hardware/software IP lookups with incremental updates." ACM SIGCOMM Computer Communication Review, 2004</li>
<li>Bando, Masanori, et al. "FlashTrie: Beyond 100-Gb/s IP route lookup using hash-based prefix-compressed trie." ACM/IEEE Transactions on Networking, 2012</li>
<li>Basu, Anindya et al. "Fast incremental updates for pipelined forwarding engines." ACM/IEEE Transactions on Networking, 2005</li>
<li>Jiang, Weirong, et al. "Beyond TCAMs: An SRAM-based parallel multi-pipeline architecture for terabit IP lookup." IEEE INFOCOM 2008.</li>
</ul>


        
<ul>
<lh><b>Router ASICs (chips) </b></lh>
<li> <a href="wedge-ocp.pdf">Facebook Wedge</a> (internally uses Brodcom Trident2 chip)</li>
<li> <a href="https://www.cisco.com/c/dam/en/us/products/collateral/routers/network-convergence-system-5500-series/ncs5500-modular-platform-architecture-white-paper.pdf">Cisco NCS router</a> (internally uses Broadcom Jericho chip)</li>
<li> <a href="56980-DS111.pdf">Brodcom Trident/Tomahawk </a> (Trident is designed for enterprise networks while Tomahawk is designed for data-center networks)</li>
<li> <a href="https://docs.broadcom.com/doc/88690-DS1-PUB">Brodcom Jerichio2</a>  (designed for carrier networks)</li>
<li> <a href="https://www.cisco.com/c/en/us/solutions/collateral/silicon-one/datasheet-c78-744312.html">Cisco Silicon One Q200 </a> (used in Cisco 8000 series routers)</li>
<li> <a href="https://www.mellanox.com/files/doc-2020/pb-spectrum-3.pdf">Mellanox Spectrum-3 </a> (used in Mellanox SN4000 series routers, designed for enterprise, data center and carrier network)</li>
        <li> <a href="https://www.innovium.com/wp-content/uploads/Innovium_TL8_Product_Brief_v1.0.pdf">Innovium TERALYNX 8 </a></li>
<li> <a href="https://about.att.com/story/2020/open_disaggregated_core_router.html">AT&T's disaggregated core router deployment </a></li>
<li>Bosshart, Pat, et al. "Forwarding metamorphosis: Fast programmable match-action processing in hardware for SDN." ACM SIGCOMM, 2013 (<a href="https://www.barefootnetworks.com/products/brief-tofino/">Barefoot Tofino</a>)</li>
<li>Choi, Sean, et al. "FBOSS: building switch software at scale." ACM SIGCOMM 2018.</li>
<li> <a href="https://medium.com/the-elegant-network/a-summary-of-high-speed-ethernet-asics-260637c50583">A summary of High Speed Ethernet ASICs</a></li>
</ul>        
<p>

<ul>
<lh><b> High Level Synthesis (C programs to Verilog RTL generation)</b></lh>
<li>Sivaraman, Anirudh, et al. "Packet transactions: High-level programming for line-rate switches." ACM SIGCOMM, 2016. (<a href="http://web.mit.edu/domino/">Domino</a>)</li>
<li>Kim, Sung Jin, et al. "SWSL: software synthesis for network lookup." ACM/IEEE ANCS 2013.</li>
<li>Shao, Yakun Sophia, et al. "Aladdin: A pre-RTL, power-performance accelerator simulator enabling large design space exploration of customized architectures." ACM/IEEE ISCA, 2014.(<a href="https://github.com/ysshao/ALADDIN">Aladdin</a>)</li>
<li>Christian Pilato and Fabrizio Ferrandi. "Bambu: A modular framework for the high level synthesis of memory-intensive applications." IEEE FPL, 2013. (<a href="https://github.com/ferrandi/PandA-bambu">Bambu</a>)</li>
<!--<li>Marco Lattuada and Fabrizio Ferrandi. "A Design Flow Engine for the Support of Customized Dynamic High Level Synthesis Flows." ACM Transactions on Reconfigurable Technology and Systems, 2019.</li>-->
<li>Wakabayashi, Kazutoshi and Benjamin Carrion Schafer. "“All-in-C” Behavioral Synthesis and Verification with CyberWorkBench." High-Level Synthesis. Springer, 2008.</li>
<li>Khouri, Kamal S., Ganesh Lakshminarayana, and Niraj K. Jha. "IMPACT: A high-level synthesis system for low power control-flow intensive circuits." IEEE DATE 1998.</li>
<li>Kondratyev, Alex, et al. "Realistic performance-constrained pipelining in high-level synthesis." IEEE DATE 2011.</li>
<li>Luo, J. et al. "Register binding-based RTL power management for control-flow intensive designs." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2004.</li>
<!--<li>Ganusov, Ilya, et al. "Automated extra pipeline analysis of applications mapped to Xilinx UltraScale+ FPGAs." IEEE FPL, 2016.</li>-->
<!--<li>Cong, Jason, et al. "High-level synthesis for FPGAs: From prototyping to deployment." IEEE Transactions on Computer-Aided Design of IC and Systems, 2011</li>-->
<!--<li>Marco Lattuada and Fabrizio Ferrandi. "Code Transformations Based on Speculative SDC Scheduling" ACM/IEEE ICCAD 2015.</li>
<li>Dai, Steve, et al. "Dynamic hazard resolution for pipelining irregular loops in high-level synthesis." ACM FPGA 2017.</li>-->
<!--
<li>Cong, Jason and Zhiru Zhang. "An efficient and versatile scheduling algorithm based on SDC formulation." ACM/IEEE DAC 2006.</li>
<li>Tatsuoka, Masato, et al. "Physically aware high level synthesis design flow."  ACM/IEEE DAC 2015.</li>-->
</ul>        
<p>

<!--
<ul>
<lh><b> Pipelined Scheduling in high-level synthesis</b></lh>
<li>Kondratyev, Alex, et al. "Exploiting area/delay tradeoffs in high-level synthesis." IEEE 2012.</li>
<li>Kondratyev, Alex, et al. "Share with care: A quantitative evaluation of sharing approaches in high-level synthesis." IEEE DATE 2013.</li>
</ul>

-->
        
<p>

<ul>
<lh><b>Verilog RTL to physical chip layout generation (Electronic Design Automation)</b></lh>
<li>Ajayi, Tutu, et al. "Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project." ACM/IEEE DAC, 2019. (<a href="https://github.com/The-OpenROAD-Project/OpenROAD-flow">OpenROAD</a>)</li>
<li>Book: VLSI physical design : from graph partitioning to timing closure (by Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu)</li>
<li>Chen, Jianli, et al. "DATC RDF-2019: Towards a Complete Academic Reference Design Flow." IEEE/ACM ICCAD 2019</li>
</ul>
<p>

<ul>
<lh><b>Memory Compiler</b></lh>
<li>Guthaus, Matthew R., et al. "OpenRAM: An open-source memory compiler." IEEE/ACM ICCAD 2016. (<a href="https://github.com/VLSIDA/OpenRAM">OpenRAM</a>)</li>
<li>Ataei, Samira, et al. "AMC: An asynchronous memory compiler." IEEE ASYNC 2019. (<a href="https://github.com/asyncvlsi/AMC">AMC</a>)</li>
</ul>
<p>


</blockquote></blockquote><script type="text/javascript">
function stc(e,linkIndex){if(document.images){var linkText;if(navigator.appName.toLowerCase()=="microsoft internet explorer"){linkText=e.innerText}else{linkText=e.textContent}if(linkText==""){if(e.firstChild){var firstChild=e.firstChild.nodeName.toUpperCase();if(firstChild=="IMG"){linkText="Image: "+getName(e.firstChild.getAttribute('src'))}}else{var nodeName=e.nodeName.toUpperCase();if(nodeName=="AREA"){linkText="ImageMap: "+e.href}}}if(linkText==""){linkText=e.href}(new Image()).src="/a/i/stg.gif?f="+escape(document.location.href)+"&t="+escape(e.href)+"&i="+linkIndex+"&n="+escape(trimString(linkText))}}function getName(s){if(s.lastIndexOf('/')>=0){return(s.substring(s.lastIndexOf('/')+1,s.length))}else{return(s)}}function trimString(s){return(s.replace(/^\s*/,"").replace(/\s*$/,""))}
</script>

</body></html>
