--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml pop_cpu.twx pop_cpu.ncd -o pop_cpu.twr pop_cpu.pcf -ucf
pop_cpu.ucf

Design file:              pop_cpu.ncd
Physical constraint file: pop_cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock inclk to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  | Clock  |
Destination    |   to PAD   |Internal Clock(s) | Phase  |
---------------+------------+------------------+--------+
outRam2Addr<0> |    6.354(F)|inclk_BUFGP       |   0.000|
outRam2Addr<1> |    6.354(F)|inclk_BUFGP       |   0.000|
outRam2Addr<2> |    6.273(F)|inclk_BUFGP       |   0.000|
outRam2Addr<3> |    6.349(F)|inclk_BUFGP       |   0.000|
outRam2Addr<4> |    6.283(F)|inclk_BUFGP       |   0.000|
outRam2Addr<5> |    6.283(F)|inclk_BUFGP       |   0.000|
outRam2Addr<6> |    6.345(F)|inclk_BUFGP       |   0.000|
outRam2Addr<7> |    6.345(F)|inclk_BUFGP       |   0.000|
outRam2Addr<8> |    6.351(F)|inclk_BUFGP       |   0.000|
outRam2Addr<9> |    6.354(F)|inclk_BUFGP       |   0.000|
outRam2Addr<10>|    6.351(F)|inclk_BUFGP       |   0.000|
outRam2Addr<11>|    6.354(F)|inclk_BUFGP       |   0.000|
outRam2Addr<12>|    6.336(F)|inclk_BUFGP       |   0.000|
outRam2Addr<13>|    6.238(F)|inclk_BUFGP       |   0.000|
outRam2Addr<14>|    6.238(F)|inclk_BUFGP       |   0.000|
outRam2Addr<15>|    6.273(F)|inclk_BUFGP       |   0.000|
outRam2Data<0> |    6.256(F)|inclk_BUFGP       |   0.000|
outRam2Data<1> |    6.352(F)|inclk_BUFGP       |   0.000|
outRam2Data<2> |    6.330(F)|inclk_BUFGP       |   0.000|
outRam2Data<3> |    6.324(F)|inclk_BUFGP       |   0.000|
outRam2Data<4> |    6.247(F)|inclk_BUFGP       |   0.000|
outRam2Data<5> |    6.292(F)|inclk_BUFGP       |   0.000|
outRam2Data<6> |    6.324(F)|inclk_BUFGP       |   0.000|
outRam2Data<7> |    6.247(F)|inclk_BUFGP       |   0.000|
outRam2Data<8> |    6.244(F)|inclk_BUFGP       |   0.000|
outRam2Data<9> |    6.272(F)|inclk_BUFGP       |   0.000|
outRam2Data<10>|    6.292(F)|inclk_BUFGP       |   0.000|
outRam2Data<11>|    6.266(F)|inclk_BUFGP       |   0.000|
outRam2Data<12>|    6.253(F)|inclk_BUFGP       |   0.000|
outRam2Data<13>|    6.272(F)|inclk_BUFGP       |   0.000|
outRam2Data<14>|    6.266(F)|inclk_BUFGP       |   0.000|
outRam2Data<15>|    6.253(F)|inclk_BUFGP       |   0.000|
outRam2OE      |    6.272(F)|inclk_BUFGP       |   0.000|
outRam2WE      |    6.269(F)|inclk_BUFGP       |   0.000|
---------------+------------+------------------+--------+

Clock to Setup on destination clock inclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
inclk          |    6.220|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec 01 16:17:37 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 202 MB



