
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.037503                       # Number of seconds simulated
sim_ticks                                 37502899170                       # Number of ticks simulated
final_tick                               567067279107                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 294832                       # Simulator instruction rate (inst/s)
host_op_rate                                   372244                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2499031                       # Simulator tick rate (ticks/s)
host_mem_usage                               16924500                       # Number of bytes of host memory used
host_seconds                                 15006.98                       # Real time elapsed on the host
sim_insts                                  4424543665                       # Number of instructions simulated
sim_ops                                    5586259068                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3030528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1106560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       789248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1659904                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6593280                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2740096                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2740096                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        23676                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8645                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6166                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12968                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 51510                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           21407                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                21407                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        37544                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     80807833                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47783                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     29505986                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        58022                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     21044986                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        44370                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     44260685                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               175807208                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        37544                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47783                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        58022                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        44370                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             187719                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          73063578                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               73063578                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          73063578                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        37544                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     80807833                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47783                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     29505986                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        58022                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     21044986                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        44370                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     44260685                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              248870786                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                89935011                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31013142                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25438765                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2018370                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13056048                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12085837                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3158349                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87222                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32045110                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170412941                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31013142                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15244186                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36611077                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10824872                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8651813                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15674110                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       804324                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     86081987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.432683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.317480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        49470910     57.47%     57.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3659915      4.25%     61.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3196847      3.71%     65.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3441173      4.00%     69.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2995424      3.48%     72.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1573609      1.83%     74.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027007      1.19%     75.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2715509      3.15%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18001593     20.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     86081987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.344839                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.894845                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33709006                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8234257                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34824303                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       546890                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8767522                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5079804                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6655                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202087454                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51147                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8767522                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35384154                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4362133                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1156098                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33661662                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2750410                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195227801                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12637                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1720608                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       751455                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           81                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271223325                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910350261                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910350261                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102964066                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34006                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17967                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7300076                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19243411                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10032504                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242099                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3149797                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184047452                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33975                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147835764                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       288358                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61118366                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186823406                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1931                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     86081987                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.717383                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.904709                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     31818794     36.96%     36.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17895425     20.79%     57.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11973759     13.91%     71.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7632660      8.87%     80.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7546334      8.77%     89.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4431666      5.15%     94.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3385651      3.93%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       744315      0.86%     99.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653383      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86081987                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083105     70.12%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            40      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202230     13.09%     83.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259222     16.78%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121616938     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2017667      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15746116     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8439021      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147835764                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.643807                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1544597                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010448                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    383586466                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245200843                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143688593                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149380361                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       261615                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7031282                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          403                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1061                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2290831                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          579                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8767522                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3565057                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       164524                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184081427                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       298900                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19243411                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10032504                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17953                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        118365                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6687                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1061                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1234666                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129133                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2363799                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145253770                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14795388                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2581990                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22992300                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20589079                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8196912                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.615097                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143833704                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143688593                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93738345                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261835125                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.597694                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358005                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61663536                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2043680                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     77314465                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.583428                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.158461                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31988147     41.37%     41.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20463231     26.47%     67.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8388744     10.85%     78.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4294587      5.55%     84.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3679337      4.76%     89.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1806312      2.34%     91.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1998036      2.58%     93.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008252      1.30%     95.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3687819      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     77314465                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3687819                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257712102                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376946735                       # The number of ROB writes
system.switch_cpus0.timesIdled                  44335                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3853024                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.899350                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.899350                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.111914                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.111914                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655823637                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197116235                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189538076                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                89935011                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32420357                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26430138                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2164756                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13745970                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12680986                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3498947                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96091                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32439595                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             178045383                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32420357                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16179933                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             39568491                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11501445                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5989645                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16017422                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1052713                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     87307745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.527722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.289857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47739254     54.68%     54.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2618698      3.00%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4902707      5.62%     63.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4873297      5.58%     68.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3023148      3.46%     72.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2408778      2.76%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1507325      1.73%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1410991      1.62%     78.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18823547     21.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     87307745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360486                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.979712                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33830000                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5926751                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         38007880                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       233355                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9309752                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5484393                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          260                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     213648389                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1389                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9309752                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36288160                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1045496                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1515417                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35735892                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3413022                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     205988021                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           55                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1420169                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1044688                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    289209095                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    960977159                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    960977159                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    178964288                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       110244766                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36713                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17623                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9495000                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19079251                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9723451                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       122573                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3383814                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         194237685                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35245                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        154738635                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       302235                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     65658485                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    200854712                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     87307745                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.772336                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896212                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30175319     34.56%     34.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18882664     21.63%     56.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12500706     14.32%     70.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8175274      9.36%     79.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8613777      9.87%     89.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4162679      4.77%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3285327      3.76%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       747720      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       764279      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     87307745                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         963950     72.47%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        184223     13.85%     86.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       181908     13.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    129432815     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2078756      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17621      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14971157      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8238286      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     154738635                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.720561                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1330081                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008596                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    398417329                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    259931763                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    151205750                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     156068716                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       482117                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7412688                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2025                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          348                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2332844                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9309752                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         536380                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        92408                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    194272933                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       386494                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19079251                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9723451                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17623                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72432                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          348                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1354231                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1202978                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2557209                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    152695484                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14284371                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2043149                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22329260                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21649136                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8044889                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.697843                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             151253089                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            151205750                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         96381178                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        276598104                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.681278                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348452                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104228165                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128335045                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     65938376                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35244                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2190949                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77997993                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.645363                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.146710                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29828553     38.24%     38.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21749820     27.89%     66.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9035815     11.58%     77.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4501031      5.77%     83.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4494312      5.76%     89.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1815673      2.33%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1825314      2.34%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       976795      1.25%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3770680      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77997993                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104228165                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128335045                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19057167                       # Number of memory references committed
system.switch_cpus1.commit.loads             11666560                       # Number of loads committed
system.switch_cpus1.commit.membars              17622                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18523783                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115619950                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2646853                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3770680                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           268500734                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          397862530                       # The number of ROB writes
system.switch_cpus1.timesIdled                  34191                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2627266                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104228165                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128335045                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104228165                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.862867                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.862867                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.158928                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.158928                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       685940075                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      210042050                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      196240678                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35244                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                89935011                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        33316722                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27183323                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2223868                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     14119950                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        13126935                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3447103                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97771                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34533406                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             181015768                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           33316722                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16574038                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39237362                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11602873                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6505317                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16813943                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       859323                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     89636725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.497298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.327338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        50399363     56.23%     56.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3223044      3.60%     59.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4806231      5.36%     65.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3345496      3.73%     68.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2334332      2.60%     71.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2282066      2.55%     74.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1391003      1.55%     75.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2957532      3.30%     78.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18897658     21.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     89636725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370453                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.012740                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35509315                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6749065                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37471234                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       546758                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9360347                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5610396                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          324                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     216830184                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1651                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9360347                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37497353                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         517323                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3359808                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35989480                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2912409                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     210390064                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1214604                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       990900                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    295133642                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    979370063                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    979370063                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    181721558                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       113412032                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37970                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18110                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8642580                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19291749                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9875223                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       117496                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3224681                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         196080257                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36162                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        156653367                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       310326                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     65344889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    199991786                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     89636725                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.747647                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.913226                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     32903912     36.71%     36.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17564678     19.60%     56.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12928554     14.42%     70.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8485448      9.47%     80.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8493845      9.48%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4104179      4.58%     94.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3643959      4.07%     98.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       681992      0.76%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       830158      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     89636725                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         854465     71.25%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        169089     14.10%     85.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       175746     14.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    131042219     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1977942      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18051      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15398817      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8216338      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     156653367                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.741851                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1199300                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007656                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    404453081                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    261461724                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    152321880                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     157852667                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       490010                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7483840                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6580                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          418                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2366601                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9360347                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         267237                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        51244                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    196116421                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       677011                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19291749                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9875223                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18110                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         43499                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          418                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1356791                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1208363                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2565154                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    153775825                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14388204                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2877538                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22407108                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21852421                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8018904                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.709855                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             152387501                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            152321880                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         98698831                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        280433707                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.693688                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351951                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105657483                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    130237515                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     65879092                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36104                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2241696                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     80276378                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.622364                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.166577                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     31531774     39.28%     39.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22603743     28.16%     67.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8538788     10.64%     78.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4781159      5.96%     84.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4060905      5.06%     89.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1816065      2.26%     91.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1739168      2.17%     93.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1184442      1.48%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4020334      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     80276378                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105657483                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     130237515                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19316528                       # Number of memory references committed
system.switch_cpus2.commit.loads             11807906                       # Number of loads committed
system.switch_cpus2.commit.membars              18052                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18896062                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        117247223                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2693633                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4020334                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           272372651                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          401599520                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17865                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 298286                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105657483                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            130237515                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105657483                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.851194                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.851194                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.174820                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.174820                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       690639148                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      211913467                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      199268159                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36104                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                89935011                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31727956                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25825930                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2120764                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13526856                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12509299                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3267067                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93761                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     35086678                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             173325532                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31727956                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15776366                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36422559                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10883705                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6382821                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17151243                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       851990                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     86618687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.464533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.291643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        50196128     57.95%     57.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1968526      2.27%     60.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2563736      2.96%     63.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3855632      4.45%     67.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3748371      4.33%     71.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2848729      3.29%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1694880      1.96%     77.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2536193      2.93%     80.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17206492     19.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     86618687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.352788                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.927231                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        36244964                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6262900                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35109933                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       274532                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8726357                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5368655                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     207362217                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1359                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8726357                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        38166283                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1084894                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2380041                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33418053                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2843053                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     201323461                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          995                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1230841                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       891492                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          101                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    280535621                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    937614213                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    937614213                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174417514                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       106118069                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42621                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23970                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8034182                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18658374                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9890453                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       193407                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3379175                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         187119983                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40435                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150717302                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       281634                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60852367                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    185088557                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6383                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     86618687                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.740009                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.894940                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30600576     35.33%     35.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18877685     21.79%     57.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12229146     14.12%     71.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8288311      9.57%     80.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7755249      8.95%     89.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4145206      4.79%     94.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3048438      3.52%     98.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       913870      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       760206      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     86618687                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         741368     69.31%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             5      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        152218     14.23%     83.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       176120     16.46%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125419576     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2130102      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17026      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14880276      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8270322      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150717302                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.675847                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1069711                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007097                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    389404634                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    248013658                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146491438                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151787013                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       510603                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7148934                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2203                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          915                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2513449                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          551                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8726357                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         657352                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       100315                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    187160423                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1284943                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18658374                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9890453                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23409                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         75988                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          915                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1299703                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1194072                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2493775                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    147837829                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14008483                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2879471                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22098345                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20705230                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8089862                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.643830                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146530200                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146491438                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         94126291                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        264318450                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.628859                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356109                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102147071                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125542880                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61617787                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34052                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2155708                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     77892330                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.611749                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.146411                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     30515413     39.18%     39.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22160470     28.45%     67.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8156873     10.47%     78.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4671007      6.00%     84.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3903018      5.01%     89.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1946092      2.50%     91.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1892613      2.43%     94.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       817319      1.05%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3829525      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     77892330                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102147071                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125542880                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18886441                       # Number of memory references committed
system.switch_cpus3.commit.loads             11509440                       # Number of loads committed
system.switch_cpus3.commit.membars              17026                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18005836                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113159771                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2561568                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3829525                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           261223472                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          383052316                       # The number of ROB writes
system.switch_cpus3.timesIdled                  34254                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3316324                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102147071                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125542880                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102147071                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.880446                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.880446                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.135788                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.135788                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       665286536                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      202344666                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      191515484                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34052                       # number of misc regfile writes
system.l20.replacements                         23687                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          550271                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27783                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.806032                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.526273                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.581478                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3119.628471                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           973.263777                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000373                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000386                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.761628                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.237613                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        72396                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  72396                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           15246                       # number of Writeback hits
system.l20.Writeback_hits::total                15246                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        72396                       # number of demand (read+write) hits
system.l20.demand_hits::total                   72396                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        72396                       # number of overall hits
system.l20.overall_hits::total                  72396                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        23676                       # number of ReadReq misses
system.l20.ReadReq_misses::total                23687                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        23676                       # number of demand (read+write) misses
system.l20.demand_misses::total                 23687                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        23676                       # number of overall misses
system.l20.overall_misses::total                23687                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1523207                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3970393898                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3971917105                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1523207                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3970393898                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3971917105                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1523207                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3970393898                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3971917105                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96072                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96083                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        15246                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            15246                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96072                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96083                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96072                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96083                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.246440                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.246526                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.246440                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.246526                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.246440                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.246526                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 138473.363636                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 167696.988427                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 167683.417275                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 138473.363636                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 167696.988427                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 167683.417275                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 138473.363636                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 167696.988427                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 167683.417275                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4704                       # number of writebacks
system.l20.writebacks::total                     4704                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        23676                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           23687                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        23676                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            23687                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        23676                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           23687                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1398577                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3700716538                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3702115115                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1398577                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3700716538                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3702115115                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1398577                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3700716538                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3702115115                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.246440                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.246526                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.246440                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.246526                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.246440                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.246526                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 127143.363636                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 156306.662359                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 156293.119222                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 127143.363636                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 156306.662359                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 156293.119222                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 127143.363636                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 156306.662359                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 156293.119222                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8662                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          293746                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12758                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.024455                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           84.418204                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.085093                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2531.720401                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1475.776303                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.020610                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000997                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.618096                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.360297                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        31953                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31953                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10182                       # number of Writeback hits
system.l21.Writeback_hits::total                10182                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        31953                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31953                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        31953                       # number of overall hits
system.l21.overall_hits::total                  31953                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8645                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8659                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8645                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8659                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8645                       # number of overall misses
system.l21.overall_misses::total                 8659                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2769407                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1415637932                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1418407339                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2769407                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1415637932                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1418407339                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2769407                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1415637932                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1418407339                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40598                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40612                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10182                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10182                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40598                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40612                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40598                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40612                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.212942                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.213213                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.212942                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.213213                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.212942                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.213213                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 197814.785714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 163752.218855                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 163807.291720                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 197814.785714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 163752.218855                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 163807.291720                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 197814.785714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 163752.218855                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 163807.291720                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4639                       # number of writebacks
system.l21.writebacks::total                     4639                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8645                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8659                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8645                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8659                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8645                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8659                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2603287                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1315093219                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1317696506                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2603287                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1315093219                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1317696506                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2603287                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1315093219                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1317696506                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.212942                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.213213                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.212942                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.213213                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.212942                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.213213                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 185949.071429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 152121.829844                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 152176.522231                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 185949.071429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 152121.829844                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 152176.522231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 185949.071429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 152121.829844                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 152176.522231                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          6183                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          272797                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10279                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.539255                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.033482                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2228.187077                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1748.779442                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001717                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.543991                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.426948                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        28714                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  28714                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9346                       # number of Writeback hits
system.l22.Writeback_hits::total                 9346                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        28714                       # number of demand (read+write) hits
system.l22.demand_hits::total                   28714                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        28714                       # number of overall hits
system.l22.overall_hits::total                  28714                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         6166                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 6183                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         6166                       # number of demand (read+write) misses
system.l22.demand_misses::total                  6183                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         6166                       # number of overall misses
system.l22.overall_misses::total                 6183                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4464768                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1017783210                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1022247978                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4464768                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1017783210                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1022247978                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4464768                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1017783210                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1022247978                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34880                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34897                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9346                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9346                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34880                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34897                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34880                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34897                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.176778                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.177179                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.176778                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.177179                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.176778                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.177179                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 262633.411765                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 165063.770678                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 165332.035905                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 262633.411765                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 165063.770678                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 165332.035905                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 262633.411765                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 165063.770678                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 165332.035905                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3724                       # number of writebacks
system.l22.writebacks::total                     3724                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         6166                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            6183                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         6166                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             6183                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         6166                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            6183                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      4270812                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    947485166                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    951755978                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      4270812                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    947485166                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    951755978                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      4270812                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    947485166                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    951755978                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.176778                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.177179                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.176778                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.177179                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.176778                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.177179                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 251224.235294                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 153662.855336                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 153931.097849                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 251224.235294                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 153662.855336                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 153931.097849                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 251224.235294                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 153662.855336                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 153931.097849                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         12983                       # number of replacements
system.l23.tagsinuse                      4095.983568                       # Cycle average of tags in use
system.l23.total_refs                          393021                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17079                       # Sample count of references to valid blocks.
system.l23.avg_refs                         23.011944                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           87.000462                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     2.949961                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2751.009196                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1255.023948                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.021240                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000720                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.671633                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.306402                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999996                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        40386                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  40386                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           23897                       # number of Writeback hits
system.l23.Writeback_hits::total                23897                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        40386                       # number of demand (read+write) hits
system.l23.demand_hits::total                   40386                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        40386                       # number of overall hits
system.l23.overall_hits::total                  40386                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        12964                       # number of ReadReq misses
system.l23.ReadReq_misses::total                12977                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        12968                       # number of demand (read+write) misses
system.l23.demand_misses::total                 12981                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        12968                       # number of overall misses
system.l23.overall_misses::total                12981                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3243249                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1909649584                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1912892833                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       553992                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       553992                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3243249                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1910203576                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1913446825                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3243249                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1910203576                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1913446825                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53350                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53363                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        23897                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            23897                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53354                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53367                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53354                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53367                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.242999                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.243183                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.243056                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.243240                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.243056                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.243240                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 147304.040728                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 147406.398474                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       138498                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       138498                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 147301.324491                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 147403.653417                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 147301.324491                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 147403.653417                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8340                       # number of writebacks
system.l23.writebacks::total                     8340                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        12964                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           12977                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        12968                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            12981                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        12968                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           12981                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1761699341                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1764794057                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       508597                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       508597                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1762207938                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1765302654                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1762207938                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1765302654                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.242999                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.243183                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.243056                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.243240                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.243056                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.243240                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 135891.649259                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 135993.993758                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 127149.250000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 127149.250000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 135888.952653                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 135991.268315                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 135888.952653                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 135991.268315                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996464                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015681760                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843342.577132                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996464                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15674099                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15674099                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15674099                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15674099                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15674099                       # number of overall hits
system.cpu0.icache.overall_hits::total       15674099                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1574577                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1574577                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1574577                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1574577                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1574577                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1574577                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15674110                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15674110                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15674110                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15674110                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15674110                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15674110                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 143143.363636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 143143.363636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 143143.363636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 143143.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 143143.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 143143.363636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1534207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1534207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1534207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1534207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1534207                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1534207                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 139473.363636                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 139473.363636                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 139473.363636                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 139473.363636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 139473.363636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 139473.363636                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96072                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191892491                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96328                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1992.073862                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.486265                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.513735                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915962                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084038                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11628111                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11628111                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17126                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17126                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19337521                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19337521                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19337521                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19337521                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       361266                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       361266                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       361381                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        361381                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       361381                       # number of overall misses
system.cpu0.dcache.overall_misses::total       361381                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20494317651                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20494317651                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     11141163                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11141163                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20505458814                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20505458814                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20505458814                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20505458814                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11989377                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11989377                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19698902                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19698902                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19698902                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19698902                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030132                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030132                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018345                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018345                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018345                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018345                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56729.162587                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56729.162587                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 96879.678261                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 96879.678261                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56741.939432                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56741.939432                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56741.939432                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56741.939432                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15246                       # number of writebacks
system.cpu0.dcache.writebacks::total            15246                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       265194                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       265194                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       265309                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       265309                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       265309                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       265309                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96072                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96072                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96072                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96072                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96072                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96072                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4557096235                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4557096235                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4557096235                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4557096235                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4557096235                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4557096235                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008013                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008013                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004877                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004877                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004877                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004877                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47434.176815                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47434.176815                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 47434.176815                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 47434.176815                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 47434.176815                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 47434.176815                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997714                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018977278                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2200814.855292                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997714                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16017404                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16017404                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16017404                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16017404                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16017404                       # number of overall hits
system.cpu1.icache.overall_hits::total       16017404                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3815509                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3815509                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3815509                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3815509                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3815509                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3815509                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16017422                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16017422                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16017422                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16017422                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16017422                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16017422                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 211972.722222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 211972.722222                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 211972.722222                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 211972.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 211972.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 211972.722222                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2816566                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2816566                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2816566                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2816566                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2816566                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2816566                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 201183.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 201183.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 201183.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 201183.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 201183.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 201183.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40598                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170391584                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40854                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4170.744211                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.903050                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.096950                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905871                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094129                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10900632                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10900632                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7355943                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7355943                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17623                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17623                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17622                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17622                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18256575                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18256575                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18256575                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18256575                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       104889                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       104889                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       104889                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        104889                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       104889                       # number of overall misses
system.cpu1.dcache.overall_misses::total       104889                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7121083148                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7121083148                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7121083148                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7121083148                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7121083148                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7121083148                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11005521                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11005521                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7355943                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7355943                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17622                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17622                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18361464                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18361464                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18361464                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18361464                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009531                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009531                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005712                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005712                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005712                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005712                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 67891.610636                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 67891.610636                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 67891.610636                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67891.610636                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 67891.610636                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67891.610636                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10182                       # number of writebacks
system.cpu1.dcache.writebacks::total            10182                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        64291                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        64291                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        64291                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        64291                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        64291                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        64291                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40598                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40598                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40598                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40598                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40598                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40598                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1626732528                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1626732528                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1626732528                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1626732528                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1626732528                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1626732528                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002211                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002211                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002211                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002211                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40069.277501                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40069.277501                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 40069.277501                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 40069.277501                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 40069.277501                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40069.277501                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.048718                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1023164489                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2209858.507559                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.048718                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025719                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740463                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16813924                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16813924                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16813924                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16813924                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16813924                       # number of overall hits
system.cpu2.icache.overall_hits::total       16813924                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4832602                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4832602                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4832602                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4832602                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4832602                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4832602                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16813943                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16813943                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16813943                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16813943                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16813943                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16813943                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 254347.473684                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 254347.473684                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 254347.473684                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 254347.473684                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 254347.473684                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 254347.473684                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4482089                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4482089                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4482089                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4482089                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4482089                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4482089                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 263652.294118                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 263652.294118                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 263652.294118                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 263652.294118                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 263652.294118                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 263652.294118                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34880                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165602558                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 35136                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4713.187557                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.078024                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.921976                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902649                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097351                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10953206                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10953206                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7472519                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7472519                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18079                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18079                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18052                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18052                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18425725                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18425725                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18425725                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18425725                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        70247                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        70247                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        70247                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         70247                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        70247                       # number of overall misses
system.cpu2.dcache.overall_misses::total        70247                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3285191538                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3285191538                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3285191538                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3285191538                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3285191538                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3285191538                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11023453                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11023453                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7472519                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7472519                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18052                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18052                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18495972                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18495972                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18495972                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18495972                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006373                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006373                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003798                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003798                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003798                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003798                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 46766.289493                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 46766.289493                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 46766.289493                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 46766.289493                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 46766.289493                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 46766.289493                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9346                       # number of writebacks
system.cpu2.dcache.writebacks::total             9346                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35367                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35367                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35367                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35367                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35367                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35367                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34880                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34880                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34880                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34880                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34880                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34880                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1240106712                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1240106712                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1240106712                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1240106712                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1240106712                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1240106712                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001886                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001886                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001886                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001886                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 35553.518119                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 35553.518119                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 35553.518119                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 35553.518119                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 35553.518119                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 35553.518119                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996898                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020374647                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2057206.949597                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996898                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17151226                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17151226                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17151226                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17151226                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17151226                       # number of overall hits
system.cpu3.icache.overall_hits::total       17151226                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4589248                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4589248                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4589248                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4589248                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4589248                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4589248                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17151243                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17151243                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17151243                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17151243                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17151243                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17151243                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 269955.764706                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 269955.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 269955.764706                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3264395                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3264395                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3264395                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 251107.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53354                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174502039                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53610                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3255.027775                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.236898                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.763102                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911082                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088918                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10659755                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10659755                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7338120                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7338120                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17977                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17977                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17026                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17026                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17997875                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17997875                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17997875                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17997875                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       134265                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       134265                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3798                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3798                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       138063                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        138063                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       138063                       # number of overall misses
system.cpu3.dcache.overall_misses::total       138063                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8929826476                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8929826476                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    494708411                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    494708411                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   9424534887                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   9424534887                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   9424534887                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   9424534887                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10794020                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10794020                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7341918                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7341918                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17977                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17977                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17026                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17026                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18135938                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18135938                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18135938                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18135938                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012439                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012439                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000517                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000517                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007613                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007613                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007613                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007613                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 66508.967162                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 66508.967162                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 130254.979200                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 130254.979200                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 68262.567719                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 68262.567719                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 68262.567719                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 68262.567719                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2535964                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             23                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 110259.304348                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23897                       # number of writebacks
system.cpu3.dcache.writebacks::total            23897                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        80915                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        80915                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3794                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3794                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        84709                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        84709                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        84709                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        84709                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53350                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53350                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53354                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53354                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53354                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53354                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2251503998                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2251503998                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       557992                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       557992                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2252061990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2252061990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2252061990                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2252061990                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004943                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004943                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002942                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002942                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002942                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002942                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 42202.511678                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 42202.511678                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       139498                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       139498                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 42209.806013                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 42209.806013                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 42209.806013                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 42209.806013                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
