Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Feb  7 20:15:04 2020
| Host         : deepraj-Aurora-R4 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -file apatb_Cipher_top_timing_summary_routed.rpt -warn_on_violation -rpx aes_top_timing_summary_routed.rpx
| Design       : apatb_Cipher_top
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: u_SevenSeg_Top/slowCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.151        0.000                      0                 3520        0.116        0.000                      0                 3520        4.146        0.000                       0                  1885  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.151        0.000                      0                 3520        0.116        0.000                      0                 3520        4.146        0.000                       0                  1885  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 u_control_unit/state_d_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_unit/mem_inst_RoundKey/mem_reg[55][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 1.647ns (21.364%)  route 6.062ns (78.636%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 14.306 - 10.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1884, routed)        1.364     4.575    u_control_unit/CLK100M_IBUF_BUFG
    SLICE_X34Y102        FDCE                                         r  u_control_unit/state_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDCE (Prop_fdce_C_Q)         0.433     5.008 r  u_control_unit/state_d_reg[2]/Q
                         net (fo=73, routed)          1.294     6.302    u_control_unit/mem_inst_RoundKey/Q[2]
    SLICE_X39Y123        LUT5 (Prop_lut5_I3_O)        0.105     6.407 r  u_control_unit/mem_inst_RoundKey/mem[127][7]_i_5/O
                         net (fo=144, routed)         1.544     7.952    u_control_unit/mem_inst_RoundKey/mem[127][7]_i_5_n_0
    SLICE_X49Y139        LUT6 (Prop_lut6_I2_O)        0.105     8.057 r  u_control_unit/mem_inst_RoundKey/dout0[4]_i_52/O
                         net (fo=1, routed)           0.000     8.057    u_control_unit/mem_inst_RoundKey/dout0[4]_i_52_n_0
    SLICE_X49Y139        MUXF7 (Prop_muxf7_I0_O)      0.199     8.256 r  u_control_unit/mem_inst_RoundKey/dout0_reg[4]_i_34/O
                         net (fo=1, routed)           0.000     8.256    u_control_unit/mem_inst_RoundKey/dout0_reg[4]_i_34_n_0
    SLICE_X49Y139        MUXF8 (Prop_muxf8_I0_O)      0.085     8.341 r  u_control_unit/mem_inst_RoundKey/dout0_reg[4]_i_13/O
                         net (fo=1, routed)           1.242     9.583    u_control_unit/mem_inst_RoundKey/dout0_reg[4]_i_13_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I1_O)        0.264     9.847 r  u_control_unit/mem_inst_RoundKey/dout0[4]_i_4/O
                         net (fo=2, routed)           0.000     9.847    u_control_unit/mem_inst_RoundKey/dout0[4]_i_4_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.206    10.053 r  u_control_unit/mem_inst_RoundKey/mem_reg[174][4]_i_3/O
                         net (fo=1, routed)           0.516    10.568    u_control_unit/mem_inst_RoundKey/mem_reg[174][4]_i_3_n_0
    SLICE_X41Y120        LUT6 (Prop_lut6_I5_O)        0.250    10.818 r  u_control_unit/mem_inst_RoundKey/mem[174][4]_i_1/O
                         net (fo=176, routed)         1.466    12.284    u_control_unit/mem_inst_RoundKey/mem[174][4]_i_1_n_0
    SLICE_X35Y141        FDRE                                         r  u_control_unit/mem_inst_RoundKey/mem_reg[55][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100M (IN)
                         net (fo=0)                   0.000    10.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1884, routed)        1.254    14.306    u_control_unit/mem_inst_RoundKey/CLK100M_IBUF_BUFG
    SLICE_X35Y141        FDRE                                         r  u_control_unit/mem_inst_RoundKey/mem_reg[55][4]/C
                         clock pessimism              0.224    14.530    
                         clock uncertainty           -0.035    14.495    
    SLICE_X35Y141        FDRE (Setup_fdre_C_D)       -0.059    14.436    u_control_unit/mem_inst_RoundKey/mem_reg[55][4]
  -------------------------------------------------------------------
                         required time                         14.436    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  2.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u_SevenSeg_Top/i_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SevenSeg_Top/i_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.355ns (73.192%)  route 0.130ns (26.808%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1884, routed)        0.573     1.492    u_SevenSeg_Top/CLK100M_IBUF_BUFG
    SLICE_X28Y99         FDRE                                         r  u_SevenSeg_Top/i_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  u_SevenSeg_Top/i_cnt_reg[2]/Q
                         net (fo=2, routed)           0.129     1.763    u_SevenSeg_Top/i_cnt_reg[2]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.923 r  u_SevenSeg_Top/i_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.923    u_SevenSeg_Top/i_cnt_reg[0]_i_2_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.977 r  u_SevenSeg_Top/i_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.977    u_SevenSeg_Top/i_cnt_reg[4]_i_1_n_7
    SLICE_X28Y100        FDRE                                         r  u_SevenSeg_Top/i_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100M (IN)
                         net (fo=0)                   0.000     0.000    CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100M_IBUF_BUFG_inst/O
                         net (fo=1884, routed)        0.837     2.002    u_SevenSeg_Top/CLK100M_IBUF_BUFG
    SLICE_X28Y100        FDRE                                         r  u_SevenSeg_Top/i_cnt_reg[4]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105     1.861    u_SevenSeg_Top/i_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100M }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y44   AESL_inst_Cipher/inst/grp_SubBytes_fu_255/sbox_U/SubBytes_sbox_rom_U/q0_reg/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X34Y107  u_control_unit/uart_busy_ne_d_reg[6]_srl7___u_control_unit_uart_busy_ne_d_reg_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X34Y107  u_control_unit/uart_busy_ne_d_reg[6]_srl7___u_control_unit_uart_busy_ne_d_reg_r_5/CLK



