% Copyright (C) 2019 SCARV project <info at scarv.org>
%
% Use of this source code is restricted per the MIT license, a copy of which 
% can be found at https://opensource.org/licenses/MIT (or should be included 
% as LICENSE.txt within the associated archive or repository).

% =============================================================================
% publication: EUROCRYPT

@inproceedings{SCARV:BDPA:13,
  author        = {G. Bertoni and J. Daemen and M. Peeters and G. Van Assche},
  title         = {Keccak},
  booktitle     = {Advances in Cryptology (EUROCRYPT)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 7881},
  pages         = {313--314},
  year          = {2013},
  note          = {\url{https://doi.org/10.1007/978-3-642-38348-9_19}}
}

@inproceedings{SCARV:LaiMas:90,
  author        = {X. Lai and J.L. Massey},
  title         = {A Proposal for a New Block Encryption Standard}, 
  booktitle     = {Advances in Cryptology (EUROCRYPT)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 473},
  pages         = {389--404},
  year          = {1990},
  note          = {\url{https://doi.org/10.1007/3-540-46877-3_35}}
}

% -----------------------------------------------------------------------------
% publication: INDOCRYPT

@inproceedings{SCARV:ManGre:10,
  author        = {R. Manley and D. Gregg},
  title         = {A Program Generator for {Intel} {AES-NI} Instructions},
  booktitle     = {Progress in Cryptology (INDOCRYPT)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 6498},
  pages         = {311--327},
  year          = {2010},
  note          = {\url{https://doi.org/10.1007/978-3-642-17401-8_22}}  
} 

% -----------------------------------------------------------------------------
% publication: ASIACRYPT

@inproceedings{SCARV:DPUVGB:16,
  author        = {D. Dinu and￼L. Perrin and A. Udovenko and V. Velichkov and J. Gro{\ss}sch\"{a}dl and A. Biryukov},
  title         = {Design Strategies for {ARX} with Provable Bounds: {Sparx} and {LAX}},
  booktitle     = {Advances in Cryptology (ASIACRYPT)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 10031},
  pages         = {484--513},
  year          = {2016},
  note          = {\url{https://doi.org/10.1007/978-3-662-53887-6_18}}
}

@inproceedings{SCARV:BBGR:09,
  author        = {R. Benadjila and O. Billet and S. Gueron M.J.B Robshaw},
  title         = {The {Intel} {AES} Instructions Set and the {SHA-3} Candidates},
  booktitle     = {Advances in Cryptology (ASIACRYPT)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 5912},
  pages         = {162--178},
  year          = {2009},
  note          = {\url{https://doi.org/10.1007/978-3-642-10366-7_10}}
} 

% -----------------------------------------------------------------------------
% publication: LATINCRYPT

@inproceedings{SCARV:Stoffelen:19,
  author        = {K. Stoffelen},
  title         = {Efficient Cryptography on the {RISC-V} Architecture},
  booktitle     = {Progress in Cryptology (LATINCRYPT)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 11774},
  pages         = {323--340},
  year          = {2019},
  note          = {\url{https://doi.org/10.1007/978-3-030-30530-7_16}}
}

% -----------------------------------------------------------------------------
% publication: CRYPTO

@inproceedings{SCARV:BGHZ11:11,
  author        = {G. Barthe and B. Gr{\'e}goire and S. Heraud and S. {Zanella B{\'e}guelin}},
  title         = {Computer-Aided Security Proofs for the Working Cryptographer},
  booktitle     = {Advances in Cryptology (CRYPTO)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 6841},
  pages         = {71--90},
  year          = {2011},
  note          = {\url{https://doi.org/10.1007/978-3-642-22792-9_5}}
}

@inproceedings{SCARV:BBCGPUVW:20a,
  author        = {C. Beierle and A. Biryukov and L. Cardoso dos Santos and J. Gro{\ss}sch\"{a}dl and L. Perrin and A. Udovenko and V. Velichkov and Q. Wang},
  title         = {{Alzette}: a 64-bit {ARX}-box (feat. {CRAX} and {TRAX})},
  booktitle     = {Advances in Cryptology (CRYPTO)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 12172},
  pages         = {419--448},
  year          = {2020},
  note          = {\url{https://doi.org/10.1007/978-3-030-56877-1_15}}
}

@inproceedings{SCARV:Miller:85,
  author        = {V. Miller},
  title         = {Uses of Elliptic Curves in Cryptography},
  booktitle     = {Advances in Cryptology (CRYPTO)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 218},
  pages         = {417--426},
  year          = {1985},
  note          = {\url{https://doi.org/10.1007/3-540-39799-X_31}}
}

@inproceedings{SCARV:KocJafJun:99,
  author        = {P.C. Kocher and J. Jaffe and B. Jun},
  title         = {Differential Power Analysis},
  booktitle     = {Advances in Cryptology (CRYPTO)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 1666},
  pages         = {388--397},
  year          = {1999},
  note          = {\url{https://doi.org/10.1007/3-540-48405-1_25}}
} 

% -----------------------------------------------------------------------------
% publication: COSADE

@inproceedings{SCARV:CorGroDin:18,
  author        = {Y. Le Corre and J. Gro{\ss}sch\"{a}dl and D. Dinu},
  title         = {Micro-architectural Power Simulator for Leakage Assessment of Cryptographic Software on {ARM} {Cortex-M3} Processors},
  booktitle     = {Constructive Side-Channel Analysis and Secure Design (COSADE)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 10815}, 
  pages         = {82--98}, 
  year          = {2018},
  note          = {\url{https://doi.org/10.1007/978-3-319-89641-0_5}}
}

% -----------------------------------------------------------------------------
% publication: TCHES

@article{SCARV:FriSigSep:20,
  author        = {T. Fritzmann and G. Sigl and J. Sep\'{u}lveda},
  title         = {{RISQ-V}: Tightly Coupled {RISC-V} Accelerators for Post-Quantum Cryptography},
  journal       = {IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES)},
  volume        = {2020},
  number        = {4},
  pages         = {239--280},
  year          = {2020},
  note          = {\url{https://doi.org/10.13154/tches.v2020.i4.239-280}}
}

@article{SCARV:AELNP:20,
  author        = {E. Alkim and H. Evkan and N. Lahr and R. Niederhagen and R. Petri},
  title         = {{ISA} Extensions for Finite Field Arithmetic: Accelerating {Kyber} and {NewHope} on {RISC-V}},
  journal       = {IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES)},
  volume        = {2020},
  number        = {3},
  pages         = {219--242},
  year          = {2020},
  note          = {\url{https://doi.org/10.13154/tches.v2020.i3.219-242}}
}

@article{SCARV:MNPSW:21,
  author        = {B. Marshall and G.R. Newell and D. Page M.-J.O. Saarinen and C. Wolf},
  title         = {The design of scalar {AES} Instruction Set Extensions for {RISC-V}},
  journal       = {IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES)},
  volume        = {2021},
  number        = {1},
  pages         = {109--136}, 
  year          = {2021},
  note          = {\url{https://doi.org/10.46586/tches.v2021.i1.109-136}}
}

@article{SCARV:GMPP:20,
  author        = {S. Gao and B. Marshall and D. Page and T. Pham},
  title         = {{FENL}: an {ISE} to mitigate analogue micro-architectural leakage},
  journal       = {IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES)},
  volume        = {2020},
  number        = {2},
  pages         = {73--98}, 
  year          = {2020},
  note          = {\url{https://doi.org/10.13154/tches.v2020.i2.73-98}}
}

@article{SCARV:GMPO:19,
  author        = {S. Gao and B. Marshall and D. Page and E. Oswald},
  title         = {Share slicing: friend or foe?},
  journal       = {IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES)},
  volume        = {2020},
  number        = {1},
  pages         = {152--174}, 
  year          = {2019},
  note          = {\url{https://doi.org/10.13154/tches.v2020.i1.152-174}}
}

@article{SCARV:SLLH:18,
  author        = {H. Seo and Z. Liu and P. Longa and Z. Hu},
  title         = {{SIDH} on {ARM}: Faster Modular Multiplications for Faster Post-Quantum Supersingular Isogeny Key Exchange},
  journal       = {IACR Transactions on Cryptographic Hardware and Embedded Systems},
  volume        = {2018},
  number        = {3},
  pages         = {1--20},
  year          = {2018},
  note          = {\url{https://doi.org/10.13154/tches.v2018.i3.1-20}}
}

% -----------------------------------------------------------------------------
% publication: CHES

@inproceedings{SCARV:GanMouOli:01,
  author        = {K. Gandolfi and C. Mourtel and F. Olivier},
  title         = {Electromagnetic analysis: Concrete results},
  booktitle     = {Cryptographic Hardware and Embedded Systems (CHES)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 2162}, 
  pages         = {251--261}, 
  year          = {2001},
  note          = {\url{https://doi.org/10.1007/3-540-44709-1_21}}
}

@inproceedings{SCARV:AARR:02,
  author        = {D. Agrawal and B. Archambeault and J.R. Rao and P. Rohatgi},
  title         = {The {EM} Side—Channel(s)},
  booktitle     = {Cryptographic Hardware and Embedded Systems (CHES)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 2523}, 
  pages         = {29--45}, 
  year          = {2002},
  note          = {\url{https://doi.org/10.1007/3-540-36400-5_4}}
}

@inproceedings{SCARV:BerSch:12,
  author        = {D.J. Bernstein and P. Schwabe},
  title         = {{NEON} Crypto},
  booktitle     = {Cryptographic Hardware and Embedded Systems (CHES)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 7428}, 
  pages         = {320--339}, 
  year          = {2012},
  note          = {\url{https://doi.org/10.1007/978-3-642-33027-8_19}}
}

@inproceedings{SCARV:GGHJPTW:11,
  author        = {P. Grabher and J. Gro{\ss}sch\"{a}dl and S. Hoerder and K. J\"{a}rvinen and D. Page and S. Tillich and M. W\'{o}jcik},
  title         = {An exploration of mechanisms for dynamic cryptographic instruction set extension},
  booktitle     = {Cryptographic Hardware and Embedded Systems (CHES)}, 
  publisher     = {Springer-Verlag},
  series        = {LNCS 6917}, 
  pages         = {1--16}, 
  year          = {2011},
  note          = {\url{https://doi.org/10.1007/978-3-642-23951-9_1}}
}

@inproceedings{SCARV:BosOzeSta:11,
  author        = {J.W. Bos and O. \"{O}zen and M. Stam},
  title         = {Efficient Hashing Using the {AES} Instruction Set},
  booktitle     = {Cryptographic Hardware and Embedded Systems (CHES)}, 
  publisher     = {Springer-Verlag},
  series        = {LNCS 6917}, 
  pages         = {507--522}, 
  year          = {2011},
  note          = {\url{https://doi.org/10.1007/978-3-642-23951-9_33}}
}

@inproceedings{SCARV:RCSBKBLI:09,
  author        = {F. Regazzoni and A. Cevrero and F.-X. Standaert and S. Badel and T. Kluter and P. Brisk and Y. Leblebici and P. Ienne},
  title         = {A Design Flow and Evaluation Framework for {DPA}-Resistant Instruction Set Extensions},
  booktitle     = {Cryptographic Hardware and Embedded Systems (CHES)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 5747}, 
  pages         = {205--219}, 
  year          = {2009},
  note          = {\url{https://doi.org/10.1007/978-3-642-04138-9_15}}
}

@inproceedings{SCARV:KasSch:09,
  author        = {E. K\"{a}sper and P. Schwabe},
  title         = {Faster and Timing-attack Resistant {AES-GCM}},
  booktitle     = {Cryptographic Hardware and Embedded Systems (CHES)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 5747}, 
  pages         = {1--17}, 
  year          = {2009},
  note          = {\url{https://doi.org/10.1007/978-3-642-04138-9_1}}
}

@inproceedings{SCARV:Hamburg:09,
  author        = {M. Hamburg},
  title         = {Accelerating {AES} with Vector Permute Instructions},
  booktitle     = {Cryptographic Hardware and Embedded Systems (CHES)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 5747}, 
  pages         = {18--32}, 
  year          = {2009},
  note          = {\url{https://doi.org/10.1007/978-3-642-04138-9_2}}
}

@inproceedings{SCARV:GraGroPag:08,
  author        = {P. Grabher and J. Gro{\ss}sch\"{a}dl and D. Page},
  title         = {Light-weight instruction set extensions for bit-sliced cryptography},
  booktitle     = {Cryptographic Hardware and Embedded Systems (CHES)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 5154}, 
  pages         = {331--345}, 
  year          = {2008},
  note          = {\url{https://doi.org/10.1007/978-3-540-85053-3_21}}
}

@inproceedings{SCARV:BKLPPRSV:07,
  author        = {A. Bogdanov and L.R. Knudsen and G. Leander and C. Paar and A. Poschmann and M.J.B. Robshaw and Y. Seurin and C. Vikkelsoe},
  title         = {{PRESENT}: An Ultra-Lightweight Block Cipher},
  booktitle     = {Cryptographic Hardware and Embedded Systems (CHES)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 4727}, 
  pages         = {450--466}, 
  year          = {2007},
  note          = {\url{https://doi.org/10.1007/978-3-540-74735-2_31}}
}

@inproceedings{SCARV:TilGro:07:a,
  author        = {S. Tillich and J. Gro{\ss}sch\"{a}dl},
  title         = {Power Analysis Resistant {AES} Implementation with Instruction Set Extensions},
  booktitle     = {Cryptographic Hardware and Embedded Systems (CHES)},  
  publisher     = {Springer-Verlag},
  series        = {LNCS 4727}, 
  pages         = {303--319},
  year          = {2007},
  note          = {\url{https://doi.org/10.1007/978-3-540-74735-2_21}}
}

@inproceedings{SCARV:KLWGSTW:06,
  author        = {M. Koschuch and J. Lechner and A. Weitzer and J. Gro{\ss}sch\"{a}dl and A. Szekely and S. Tillich and J. Wolkerstorfer},
  title         = {Hardware/Software Co-design of Elliptic Curve Cryptography on an 8051 Microcontroller},
  booktitle     = {Cryptographic Hardware and Embedded Systems (CHES)}, 
  publisher     = {Springer-Verlag},
  series        = {LNCS 4249}, 
  pages         = {430--444},
  year          = {2006},
  note          = {\url{https://doi.org/10.1007/11894063_34}}
}

@inproceedings{SCARV:TilGro:06,
  author        = {S. Tillich and J. Gro{\ss}sch\"{a}dl},
  title         = {Instruction Set Extensions for Efficient {AES} Implementation on {32-bit} Processors},
  booktitle     = {Cryptographic Hardware and Embedded Systems (CHES)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 4249},
  pages         = {270--284},
  year          = {2006},
  note          = {\url{https://doi.org/10.1007/11894063_22}}
}

@inproceedings{SCARV:GAST:05,
  author        = {J. Gro{\ss}sch\"{a}dl and R.M. Avanzi and E. Savas and S. Tillich},
  title         = {Energy-Efficient Software Implementation of Long Integer Modular Arithmetic},
  booktitle     = {Cryptographic Hardware and Embedded Systems (CHES)},  
  publisher     = {Springer-Verlag},
  series        = {LNCS 3659}, 
  pages         = {75--90},
  year          = {2005},
  note          = {\url{https://doi.org/10.1007/11545262_6}}
}

@inproceedings{SCARV:GroSav:04,
  author        = {J. Gro{\ss}sch\"{a}dl and E. Savas},
  title         = {Instruction Set Extensions for Fast Arithmetic in Finite Fields {$GF(p)$} and {$GF(2^m)$}},
  booktitle     = {Cryptographic Hardware and Embedded Systems (CHES)},  
  publisher     = {Springer-Verlag},
  series        = {LNCS 3156}, 
  pages         = {133--147},
  year          = {2004},
  note          = {\url{https://doi.org/10.1007/978-3-540-28632-5_10}}
}

@inproceedings{SCARV:MTRGS:99,
  author        = {E. Mosanya and C. Teuscher and H. Restrepo and P. Galley and E. Sanchez}, 
  title         = {{CryptoBooster}: A Reconfigurable and Modular Cryptographic Coprocessor},
  booktitle     = {Cryptographic Hardware and Embedded Systems (CHES)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 1717},
  pages         = {246--256},
  year          = {1999},
  note          = {\url{https://doi.org/10.1007/3-540-48059-5_21}}
}

% -----------------------------------------------------------------------------
% publication: FSE

@inproceedings{SCARV:Rivest:94,
  author        = {R.L. Rivest},
  title         = {The {RC5} encryption algorithm},
  booktitle     = {Fast Software Encryption (FSE)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 1008},
  pages         = {86--96},
  year          = {1994},
  note          = {\url{https://doi.org/10.1007/3-540-60590-8_7}}
}

@inproceedings{SCARV:Gueron:09,
  author        = {S. Gueron},
  title         = {{Intel's} New {AES} Instructions for Enhanced Performance and Security},
  booktitle     = {Fast Software Encryption (FSE)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 5665},
  pages         = {51--66},
  year          = {2009},
  note          = {\url{https://doi.org/10.1007/978-3-642-03317-9_4}}
}

@inproceedings{SCARV:HilYinLee:08,
  author        = {Y. Hilewitz and Y.L. Yin and R.B. Lee},
  title         = {Accelerating the {Whirlpool} Hash Function Using Parallel Table Lookup and Fast Cyclical Permutation},
  booktitle     = {Fast Software Encryption (FSE)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 5086}, 
  pages         = {173-188},
  year          = {2008},
  note          = {\url{https://doi.org/10.1007/978-3-540-71039-4_11}}
}

@inproceedings{SCARV:BihAndKnu:98,
  author        = {E. Biham and R. Anderson and L. Knudsen},
  title         = {{Serpent}: A New Block Cipher Proposal},
  booktitle     = {Fast Software Encryption (FSE)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 1372}, 
  pages         = {222--238}, 
  year          = {1998},
  note          = {\url{https://doi.org/10.1007/3-540-69710-1_15}}
}

@inproceedings{SCARV:KSWH:98,
  author        = {J. Kelsey and B. Schneier and D. Wagner and C. Hall},
  title         = {Cryptanalytic Attacks on Pseudorandom Number Generators},
  booktitle     = {Fast Software Encryption (FSE)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 1372},
  pages         = {168--188},
  year          = {1998},
  note          = {\url{https://doi.org/10.1007/3-540-69710-1_12}}
}

@inproceedings{SCARV:Biham:97,
  author        = {E. Biham},
  title         = {A fast new {DES} implementation in software},
  booktitle     = {Fast Software Encryption (FSE)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 1267},
  pages         = {260--272},
  year          = {1997},
  note          = {\url{https://doi.org/10.1007/BFb0052352}}
}

% -----------------------------------------------------------------------------
% publication: ToSC

@article{SCARV:BBCGPUVW:20b,
  author        = {C. Beierle and A. Biryukov and L. Cardoso dos Santos and J. Gro{\ss}sch\"{a}dl and L. Perrin and A. Udovenko and V. Velichkov and Q. Wang},
  title         = {Lightweight {AEAD} and Hashing using the {Sparkle} Permutation Family},
  journal       = {IACR Transactions on Symmetric Cryptology},
  volume        = {2020},
  number        = {S1},
  pages         = {208--261}, 
  year          = {2020},
  note          = {\url{https://doi.org/10.13154/tosc.v2020.iS1.208-261}}
}

% -----------------------------------------------------------------------------
% publication: SAC

@inproceedings{SCARV:SchSto:16,
  title         = {All the {AES} you need on {Cortex-M3} and {M4}},
  author        = {P. Schwabe and K. Stoffelen},
  booktitle     = {Selected Areas in Cryptography (SAC)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 10532},
  pages         = {180--194},
  year          = {2016},
  note          = {\url{https://doi.org/10.1007/978-3-319-69453-5_10}}
}

% -----------------------------------------------------------------------------
% publication: ASAP

@inproceedings{SCARV:ConBurGur:12,
  author        = {J.H.-F. Constantin and A.P. Burg and F.K. G{\"u}rkaynak},
  title         = {Instruction set extensions for cryptographic hash functions on a microcontroller architecture},
  booktitle     = {Application-Specific Systems, Architectures, and Processors (ASAP)},
  pages         = {117--124},
  year          = {2012},
  note          = {\url{https://doi.org/10.1109/ASAP.2012.13}}
}

@inproceedings{SCARV:ManMagGre:10,
  author        = {R. Manley and P. Magrath and D. Gregg},
  title         = {Code generation for hardware accelerated {AES}},
  booktitle     = {Application-Specific Systems, Architectures, and Processors (ASAP)},
  pages         = {345--348},
  year          = {2010},
  note          = {\url{https://doi.org/10.1109/ASAP.2010.5540955}}
}

@inproceedings{SCARV:FisLee:05:a,
  author        = {A.M. Fiskiran and R.B. Lee},
  title         = {On-Chip Lookup Tables for Fast Symmetric-Key Encryption},
  booktitle     = {Application-Specific Systems, Architectures, and Processors (ASAP)},
  pages         = {356--363},
  year          = {2005},
  note          = {\url{https://doi.org/10.1109/ASAP.2005.49}}
}

@inproceedings{SCARV:FisLee:04,
  author        = {A.M. Fiskiran and R.B. Lee},
  title         = {Evaluating Instruction Set Extensions for Fast Arithmetic on Binary Finite Fields},
  booktitle     = {Application-Specific Systems, Architectures, and Processors (ASAP)},
  pages         = {125--136},
  year          = {2004},
  note          = {\url{https://doi.org/10.1109/ASAP.2004.1342464}}
}

@inproceedings{SCARV:GroKumPaa:04,
  author        = {J. Gro{\ss}sch\"{a}dl and S.S. Kumar and C. Paar},
  title         = {Architectural Support for Arithmetic in Optimal Extension Fields},
  booktitle     = {Application-Specific Systems, Architectures, and Processors (ASAP)},
  pages         = {111--124},
  year          = {2004},
  note          = {\url{https://doi.org/10.1109/ASAP.2004.10004}}
}

@inproceedings{SCARV:ShiYanLee:03,
  author        = {Z. Shi and X. Yang and R.B. Lee},
  title         = {Arbitrary Bit Permutations in One or Two Cycles},
  booktitle     = {Application-Specific Systems, Architectures, and Processors (ASAP)},
  pages         = {237--247},
  year          = {2003}, 
  note          = {\url{https://doi.org/10.1109/ASAP.2003.1212847}}
}

@inproceedings{SCARV:Lee:03,
  author        = {R.B. Lee},
  title         = {Challenges in the design of security-aware processors},
  booktitle     = {Application-Specific Systems, Architectures, and Processors (ASAP)},
  pages         = {1--2},
  year          = {2003},
  note          = {\url{https://doi.org/10.1109/ASAP.2003.1212824}}
}

@inproceedings{SCARV:GroKam:03:b,
  author        = {J. Gro{\ss}sch\"{a}dl and G.-A. Kamendje},
  title         = {Instruction Set Extension for Fast Elliptic Curve Cryptography over Binary Finite Fields {GF(2m)}},
  booktitle     = {Application-Specific Systems, Architectures, and Processors (ASAP)},
  pages         = {455--468},
  year          = {2003},
  note          = {\url{https://doi.ieeecomputersociety.org/10.1109/ASAP.2003.1212868}}
}

@inproceedings{SCARV:ShiLee:00,
  author        = {Z. Shi and R.B. Lee},
  title         = {Bit Permutation Instructions for Accelerating Software Cryptography},
  booktitle     = {Application-Specific Systems, Architectures, and Processors (ASAP)},
  pages         = {138--148},
  year          = {2000},
  note          = {\url{https://doi.org/10.1109/ASAP.2000.862385}}
}

@inproceedings{SCARV:Lee:00,
  author        = {R.B. Lee},
  title         = {Subword Permutation Instructions for Two-Dimensional Multimedia Processing in {MicroSIMD} Architectures},
  booktitle     = {Application-Specific Systems, Architectures, and Processors (ASAP)},
  pages         = {3--14},
  year          = {2000},
  note          = {\url{https://doi.org/10.1109/ASAP.2000.862373}}
}

@inproceedings{SCARV:BBFR:06,
  author        = {G. Bertoni and L. Breveglieri and R. Farina and F. Regazzoni},
  title         = {Speeding Up {AES} By Extending a 32-Bit Processor Instruction Set},
  booktitle     = {Application-Specific Systems, Architectures and Processors (ASAP)},
  pages         = {275--282},
  year          = {2006},
  note          = {\url{https://doi.org/10.1109/ASAP.2006.62}}
}

% -----------------------------------------------------------------------------
% publication: ITCC

@inproceedings{SCARV:FisLee:05:b,
  author        = {A.M. Fiskiran and R.B. Lee},
  title         = {Fast Parallel Table Lookups to Accelerate Symmetric-Key Cryptography},
  booktitle     = {Information Technology: Coding and Computing (ITCC)},
  volume        = {1},
  pages         = {526--531},
  year          = {2005},
  note          = {\url{https://doi.org/10.1109/ITCC.2005.151}} 
}

@inproceedings{SCARV:LSYRR:04,
  author        = {R.B. Lee and Z. Shi and Y.L. Yin and R.L. Rivest and M.J.B. Robshaw},
  title         = {On Permutation Operations in Cipher Design},
  booktitle     = {Information Technology: Coding and Computing (ITCC)},
  volume        = {2},
  pages         = {569--577},
  year          = {2004},
  note          = {\url{https://doi.org/10.1109/ITCC.2004.1286714}} 
}

% -----------------------------------------------------------------------------
% publication: ICCD

@inproceedings{SCARV:ShiLee:02,
  author        = {Z. Shi and R.B. Lee},
  title         = {Subword Sorting with Versatile Permutation Instructions},
  booktitle     = {International Conference on Computer Design (ICCD)},
  pages         = {234--241},
  year          = {2002},
  note          = {\url{https://doi.org/10.1109/ICCD.2002.1106776}} 
}

@inproceedings{SCARV:McGLee:01,
  author        = {J.P. McGregor and R.B. Lee},
  title         = {Architectural Enhancements for Fast Subword Permutations with Repetitions in Cryptographic Applications},
  booktitle     = {International Conference on Computer Design (ICCD)},
  pages         = {453--461},
  year          = {2001},
  note          = {\url{https://doi.org/10.1109/ICCD.2001.955065}}
}

@inproceedings{SCARV:FisLee:01,
  author        = {A.M. Fiskiran and R.B. Lee},
  title         = {Performance Impact of Addressing Modes on Encryption Algorithms},
  booktitle     = {International Conference on Computer Design (ICCD)},
  pages         = {542--545},
  year          = {2001},
  note          = {\url{https://doi.org/10.1109/ICCD.2001.955088}}
}

@inproceedings{SCARV:YanLee:00,
  author        = {X. Yang and R.B. Lee},
  title         = {Fast Subword Permutation Instructions Using Omega and Flip Network Stages},
  booktitle     = {International Conference on Computer Design (ICCD)},
  pages         = {15--21},
  year          = {2000},
  note          = {\url{https://doi.org/10.1109/ICCD.2000.878264}}
}

% -----------------------------------------------------------------------------
% publication: FPL

@inproceedings{SCARV:KarAys:20,
  author        = {E. Karabulut and A. Aysu},
  title         = {{RANTT}: A {RISC-V} Architecture Extension for the Number Theoretic Transform}, 
  booktitle     = {Field Programmable Logic and Application (FPL)},
  pages         = {26--32},
  year          = {2020},
  note          = {\url{https://doi.org/10.1109/FPL50879.2020.00016}}
}

@inproceedings{SCARV:KumPaa:04,
  author        = {S.S. Kumar and C. Paar},
  title         = {Reconfigurable Instruction Set Extension for Enabling {ECC} on an 8-Bit Processor},
  booktitle     = {Field Programmable Logic and Application (FPL)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 3203},
  pages         = {586--595},
  year          = {2004},
  note          = {\url{https://doi.org/10.1007/978-3-540-30117-2_60}}
}

% -----------------------------------------------------------------------------
% publication: DAC

@inproceedings{SCARV:MulGumHut:19,
  author        = {E. De Mulder and S. Gummalla and M. Hutter},
  title         = {Protecting {RISC-V} against Side-Channel Attacks},
  booktitle     = {Design Automation Conference (DAC)},
  pages         = {45:1--45:4},
  year          = {2019},
  note          = {\url{ttps://doi.org/10.1145/3316781.3323485}}
}

@inproceedings{SCARV:BarPel:18,
  author        = {A. Barenghi and G. Pelosi},
  title         = {Side-channel security of superscalar {CPUs}: evaluating the impact of micro-architectural features},
  booktitle     = {Design Automation Conference (DAC)},
  pages         = {120:1--120:6},
  year          = {2018},
  note          = {\url{https://doi.org/10.1109/DAC.2018.8465784}}
}

@inproceedings{SCARV:PXJFT:18,
  author        = {J. Park and X. Xu and Y. Jin and D. Forte and M. Tehranipoor},
  title         = {Power-based side-channel instruction-level disassembler},
  booktitle     = {Design Automation Conference (DAC)},
  pages         = {119:1--119:6},
  year          = {2018},
  note          = {\url{https://doi.org/10.1109/DAC.2018.8465848}}
}

@inproceedings{SCARV:RKLMR:04,
  author        = {S. Ravi and P.C. Kocher and R.B. Lee and G. McGraw and A. Raghunathan},
  title         = {Security as a new dimension in embedded system design},
  booktitle     = {Design Automation Conference (DAC)},
  pages         = {753--760},
  year          = {2004},
  note          = {\url{https://doi.org/10.1145/996566.996771}}
}

@inproceedings{SCARV:BurMutTiw:16,
  author        = {W. Burleson and O. Mutlu and M. Tiwari},
  title         = {Who is the major threat to tomorrow's security?  You, the hardware designer},
  booktitle     = {Design Automation Conference (DAC)},
  pages         = {145:1--145:5},
  year          = {2016},
  note          = {\url{https://doi.org/10.1145/2897937.2905022}}
}

% -----------------------------------------------------------------------------
% publication: DATE

@inproceedings{SCARV:LBDP:19,
  author        = {J. Laurent and V. Beroulle and C. Deleuze and F. Pebay-Peyroula},
  title         = {Fault Injection on Hidden Registers in a {RISC-V} Rocket Processor and Software Countermeasures},
  booktitle     = {Design, Automation, and Test in Europe (DATE)},
  pages         = {252--255},
  year          = {2019},
  note          = {\url{https://doi.org/10.23919/DATE.2019.8715158}}
}

@inproceedings{SCARV:WSUM:19,
  author        = {M. Werner and R. Schilling and T. Unterluggauer and S. Mangard},
  title         = {Protecting {RISC-V} Processors against Physical Attacks},
  booktitle     = {Design, Automation, and Test in Europe (DATE)},
  pages         = {1136--1141},
  year          = {2019},
  note          = {\url{https://doi.org/10.23919/DATE.2019.8714811}}
}

@inproceedings{SCARV:DBGJ:19,
  author        = {A. De and A. Basu and S. Ghosh and T. Jaeger},
  title         = {{FIXER}: Flow Integrity Extensions for Embedded {RISC-V}},
  booktitle     = {Design, Automation, and Test in Europe (DATE)},
  pages         = {348--353},
  year          = {2019},
  note          = {\url{https://doi.org/10.23919/DATE.2019.8714980}}
}

@inproceedings{SCARV:SBOSP:15,
  author        = {D. Strobel and F. Bache and D. Oswald and F. Schellenberg and C. Paar},
  title         = {{SCANDALee}: A side-{ChANnel}-based {DisAssembLer} using local electromagnetic emanations},
  booktitle     = {Design, Automation, and Test in Europe (DATE)},
  pages         = {139--144},
  year          = {2015},
  note          = {\url{https://doi.org/10.7873/DATE.2015.0639}}
}

@inproceedings{SCARV:RegIen:16,
  author        = {F. Regazzoni and P. Ienne},
  title         = {Instruction Set Extensions for Secure Applications},
  booktitle     = {Design, Automation, and Test in Europe (DATE)},
  pages         = {1529--1534},
  year          = {2016}
}

@inproceedings{SCARV:GIPTV:06,
  author        = {J. Gro{\ss}sch\"{a}dl and P. Ienne and L. Pozzi and S. Tillich and A.K. Verma},
  title         = {Combining algorithm exploration with instruction set design: a case study in elliptic curve cryptography},
  booktitle     = {Design, Automation, and Test in Europe (DATE)},
  pages         = {218--223},
  year          = {2006},
  note          = {\url{https://doi.org/10.1109/DATE.2006.244089}}
}

% -----------------------------------------------------------------------------
% publication: ISCA

@inproceedings{SCARV:NSAZP:17,
  author        = {A. Nazari and N. Sehatbakhsh and M. Alam and A. Zajic and M. Prvulovic},
  title         = {{EDDIE}: {EM}-Based Detection of Deviations in Program Execution},
  booktitle     = {International Symposium on Computer Architecture (ISCA)},
  pages         = {333--346},
  year          = {2017},
  note          = {\url{https://doi.org/10.1145/3079856.3080223}}
}

@inproceedings{SCARV:WuWeaAus:01,
  author        = {L. Wu and C. Weaver and T. Austin},
  title         = {{CryptoManiac}: A Fast Flexible Architecture for Secure Communication},
  booktitle     = {International Symposium on Computer Architecture (ISCA)},
  pages         = {110--119},
  year          = {2001},
  note          = {\url{https://doi.org/10.1109/ISCA.2001.937439}}
} 

@inproceedings{SCARV:DMWS:12,
  author        = {J. Demme and R. Martin and A. Waksman and S. Sethumadhavan},
  title         = {Side-channel vulnerability factor: a metric for measuring information leakage},
  booktitle     = {International Symposium on Computer Architecture (ISCA)},
  pages         = {106--117},
  year          = {2012},
  note          = {\url{https://doi.org/10.1109/ISCA.2012.6237010}}
} 

% -----------------------------------------------------------------------------
% MICRO

@inproceedings{SCARV:CalZajPrv:14,
  author        = {R.L. Callan and A.G. Zaji\'{c} and M. Prvulovic},
  title         = {A Practical Methodology for Measuring the Side-Channel Signal Available to the Attacker for Instruction-Level Events},
  booktitle     = {IEEE/ACM International Symposium on Microarchitecture (MICRO)},
  pages         = {242--254},
  year          = {2014},
  note          = {\url{https://doi.org/10.1109/MICRO.2014.39}}
}

% -----------------------------------------------------------------------------
% publication: USENIX

@inproceedings{SCARV:CosLebDev:16,
  author        = {V. Costan and I. Lebedev and S. Devadas},
  title         = {{Sanctum}: Minimal Hardware Extensions for Strong Software Isolation},
  booktitle     = {USENIX Security Symposium},
  pages         = {857--874},
  year          = {2016},
  note          = {\url{https://doi.org/10.5555/3241094.3241161}}
}

@inproceedings{SCARV:Gutmann:00,
  author        = {P. Gutmann},
  title         = {An Open-source Cryptographic Coprocessor},
  booktitle     = {USENIX Security Symposium},
  pages         = {8:1--8:16},
  year          = {2000},
  note          = {\url{https://doi.org/10.5555/1251306.1251314}}
}

% -----------------------------------------------------------------------------
% publication: ACSAC

@inproceedings{SCARV:TilKirSze:10,
  author        = {S. Tillich and M. Kirschbaum and A. Szekely},
  title         = {{SCA}-resistant Embedded Processors: The Next Generation},
  booktitle     = {Annual Computer Security Applications Conference (ACSAC)},
  pages         = {211--220},
  year          = {2010},
  note          = {\url{https://doi.org/10.1145/1920261.1920293}}
} 

@inproceedings{SCARV:MelElb:08,
  author        = {S. O'Melia and A.J. Elbirt},
  title         = {Instruction Set Extensions for Enhancing the Performance of Symmetric-Key Cryptography},
  booktitle     = {Annual Computer Security Applications Conference (ACSAC)},
  pages         = {465--474},
  year          = {2008},
  note          = {\url{https://doi.org/10.1109/ACSAC.2008.10}}
}

@inproceedings{SCARV:LeeYanShi:04,
  author        = {R.B. Lee and X. Yang and Z. Shi},
  title         = {Validating Word-Oriented Processors for Bit and Multi-word Operations},
  booktitle     = {Annual Computer Security Applications Conference (ACSAC)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 3189},
  pages         = {473--488},
  year          = {2004},
  note          = {\url{https://doi.org/10.1007/978-3-540-30102-8_40}}
}

% -----------------------------------------------------------------------------
% publication: DSD

@inproceedings{SCARV:SeuRas:15,
  author        = {H. Seuschek and S. Rass},
  title         = {Side-Channel Leakage Models for {RISC} Instruction Set Architectures from Empirical Data},
  booktitle     = {Euromicro Conference on Digital System Design Architectures, Methods, and Tools (DSD)},
  pages         = {423--430},
  year          = {2015},
  note          = {\url{https://doi.org/10.1109/DSD.2015.117}}
}

@inproceedings{SCARV:GroTilSze:07,
  author        = {J. Gro{\ss}sch\"{a}dl and S. Tillich and A. Szekely},
  title         = {Performance Evaluation of Instruction Set Extensions for Long Integer Modular Arithmetic on a {SPARC} {V8} Processor},
  booktitle     = {Euromicro Conference on Digital System Design Architectures, Methods, and Tools (DSD)},
  pages         = {680--689},
  year          = {2007},
  note          = {\url{https://doi.org/10.1109/DSD.2007.4341542}}
}

% -----------------------------------------------------------------------------
% publication: CCS

@inproceedings{SCARV:NSSKM:17,
  author        = {M. Nemec and M. Sys and P. Svenda and D. Klinec and V. Matyas},
  title         = {The Return of {Coppersmith's} Attack: Practical Factorization of Widely Used {RSA} Moduli},
  booktitle     = {Computer and Communications Security (CCS)},
  pages         = {1631--1648},
  year          = {2017},
  note          = {\url{https://doi.org/10.1145/3133956.3133969}}
} 

@inproceedings{SCARV:LWZZXX:16,
  author        = {Y. Liu and L. Wei and Z. Zhou and K. Zhang and W. Xu and Q. Xu},
  title         = {On Code Execution Tracking via Power Side-Channel},
  booktitle     = {Computer and Communications Security (CCS)},
  pages         = {1019--1031},
  year          = {2016},
  note          = {\url{https://doi.org/10.1145/2976749.2978299}}
}

% -----------------------------------------------------------------------------
% publication: HOST

@inproceedings{SCARV:RPXFT:17,
  author        = {F. Rahman and J. Park and X. Xu and D. Forte and M. Tehranipoor},
  title         = {{SPOILD}: {S}ide-channel {PO}wer-based {I}nstruction-{L}evel {D}isassembler},
  booktitle     = {Hardware-Oriented Security and Trust (HOST)},
  pages         = {Hardware Demo \#4},
  year          = {2017},
  url           = {http://www.hostsymposium.org/host2017/hwdemo/HOST_2017_hwdemo_4.pdf}
}

@inproceedings{SCARV:AweAus:17,
  author        = {Z.B. Aweke and T.M. Austin},
  title         = {{Ozone}: Efficient Execution with Zero Timing Leakage for Modern Microarchitectures},
  booktitle     = {Hardware Oriented Security and Trust (HOST)},
  pages         = {153},
  year          = {2017}
}

% -----------------------------------------------------------------------------
% publication: CARRV

@inproceedings{SCARV:KZDN:18,
  author        = {J.R. Kiniry and D.M. Zimmerman and R. Dockins and R. Nikhil},
  title         = {A Formally Verified Cryptographic Extension to a {RISC-V} Processor}, 
  booktitle     = {Computer Architecture Research with RISC-V (CARRV)},
  year          = {2018},
  note          = {\url{https://carrv.github.io/2018}}
}

@inproceedings{SCARV:EFLL:20,
  author        = {M. Escouteloup and J.J.A. Fournier and J.-L. Lanet and R. Lashermes},
  title         = {Recommendations for a Radically Secure {ISA}}, 
  booktitle     = {Computer Architecture Research with RISC-V (CARRV)},
  year          = {2020},
  note          = {\url{https://carrv.github.io/2020}}
}

@inproceedings{SCARV:WSGBH:20,
  author        = {N. Wistoff and M. Schneider and F.K. G\"{u}rkaynak and L. Benini and G. Heiser},
  title         = {Prevention of Microarchitectural Covert Channels on an Open-Source 64-bit {RISC-V} Core}, 
  booktitle     = {Computer Architecture Research with RISC-V (CARRV)},
  year          = {2020},
  note          = {\url{https://carrv.github.io/2020}}
}

% -----------------------------------------------------------------------------
% publication: JCEN

@article{SCARV:GYCH:18,
  author        = {Q. Ge and Y. Yarom and D. Cock and G. Heiser},
  title         = {A Survey of Microarchitectural Timing Attacks and Countermeasures on Contemporary Hardware},
  journal       = {Journal of Cryptographic Engineering (JCEN)},
  publisher     = {Springer-Verlag},
  volume        = {8},
  issue         = {1},
  pages         = {1--27},
  year          = {2018},
  note          = {\url{https://doi.org/10.1007/s13389-016-0141-6}}
}

@article{SCARV:MayMur:16,
  author        = {M. Mayhew and R. Muresan},
  title         = {An overview of hardware-level statistical power analysis attack countermeasures},
  journal       = {Journal of Cryptographic Engineering (JCEN)},
  publisher     = {Springer-Verlag},
  volume        = {7},
  issue         = {3},
  pages         = {213--244},
  year          = {2017},
  note          = {\url{https://doi.org/10.1007/s13389-016-0133-6}}
}

% -----------------------------------------------------------------------------
% publication: IEEE ICM

@inproceedings{SCARV:ESEAF:16,
  author        = {M.A. Elmohr and M.A. Saleh and A.S. Eissa and K.E. Ahmed and M.M. Farag},
  title         = {Hardware implementation of a {SHA-3} application-specific instruction set processor},
  booktitle     = {International Conference on Microelectronics (ICM)},
  pages         = {109--112},
  year          = {2016},
  note          = {\url{https://doi.org/10.1109/ICM.2016.7847921}}
}

% -----------------------------------------------------------------------------
% publication: IEEE EDSSC

@inproceedings{SCARV:WSWH:15,
  author        = {Y. Wang and Y. Shi and C. Wang and Y. Ha},
  title         = {{FPGA}-based {SHA-3} acceleration on a 32-bit processor via instruction set extension},
  booktitle     = {Electron Devices and Solid-State Circuits (EDSSC)},
  pages         = {305--308},
  year          = {2015},
  note          = {\url{https://doi.org/10.1109/EDSSC.2015.7285111}}
}

% -----------------------------------------------------------------------------
% publication: IEEE Transactions on Computers

@ARTICLE{SCARV:CKKLK:21,
  author        = {P. Choi and W. Kong and J.-H. Kim and M.-K. Lee and D.K. Kim},
  title         = {Architectural Supports for Block Ciphers in a {RISC} {CPU} Core by Instruction Overloading}, 
  journal       = {IEEE Transactions on Computers}, 
  volume        = {},
  number        = {},
  pages         = {},
  year          = {2021},
  note          = {\url{https://doi.org/10.1109/TC.2021.3050515}}
}

@article{SCARV:BBGM:08,
  author        = {S. Bartolini and I. Branovic and R. Giorgi and E. Martinelli},
  title         = {Effects of Instruction-Set Extensions on an Embedded Processor: A Case Study on Elliptic Curve Cryptography over {$GF(2^m)$}},
  journal       = {IEEE Transactions on Computers},
  volume        = {57},
  number        = {5},
  pages         = {672--685},
  year          = {2008},
  note          = {\url{https://doi.org/10.1109/TC.2007.70832}}
}

% -----------------------------------------------------------------------------
% publication: IEEE Computer

@article{SCARV:ThaHuf:99,
  author        = {S. Thakkar and T. Huff},
  title         = {{Internet} Streaming {SIMD} Extensions},
  journal       = {IEEE Computer}, 
  volume        = {32},
  number        = {12},
  pages         = {26--34}, 
  year          = {1999},
  note          = {\url{https://doi.org/10.1109/2.809248}}
}

% -----------------------------------------------------------------------------
% publication: IEEE Micro

@article{SCARV:HCPYCS:16,
  author        = {M.D. Hill and D. Christie and D. Patterson and J.J. Yi and D. Chiou and R. Sendag},
  title         = {Proprietary versus Open Instruction Sets},
  journal       = {IEEE Micro},
  volume        = {36},
  number        = {4},
  pages         = {58--68},
  year          = {2016},
  note          = {\url{https://doi.org/10.1109/MM.2016.61}}
}

@article{SCARV:Lee:95,
  author        = {R.B. Lee},
  title         = {Accelerating multimedia with enhanced micro-processors},
  journal       = {IEEE Micro}, 
  volume        = {15},
  number        = {2},
  pages         = {22--32},
  year          = {1995},
  note          = {\url{https://doi.org/10.1109/40.372347}}
}

@article{SCARV:Lee:96,
  author        = {R.B. Lee},
  title         = {Subword Parallelism with {MAX-2}},
  journal       = {IEEE Micro}, 
  volume        = {16},
  number        = {4},
  pages         = {51--59},
  year          = {1996}, 
  note          = {\url{https://doi.org/10.1109/40.526925}}
}

@article{SCARV:ObeFavWeb:99,
  author        = {S. Oberman and G. Favor and F. Weber},
  title         = {{AMD} {3DNow!} technology: architecture and implementations},
  journal       = {IEEE Micro}, 
  volume        = {19},
  number        = {2},
  pages         = {37--48},  
  year          = {1999},
  note          = {\url{https://doi.org/10.1109/40.755466}}
}

@article{SCARV:DDHS:00,
  author        = {K. Diefendorff and P. Dubey and R. Hochsprung and H. Scales},
  title         = {{AltiVec} extension to {PowerPC} accelerates media processing},
  journal       = {IEEE Micro}, 
  volume        = {20},
  number        = {2},
  pages         = {85--95},  
  year          = {2000},
  note          = {\url{https://doi.org/10.1109/40.848475}}
}

@article{SCARV:PelWei:96,
  author        = {A. Peleg and U. Weiser},
  title         = {{MMX} technology extension to the {Intel} architecture},
  journal       = {IEEE Micro},
  volume        = {16},
  number        = {4},
  pages         = {42--50},
  year          = {1996},
  note          = {\url{https://doi.org/10.1109/40.526924}}
}

@article{SCARV:SBBEEGHMMPRRW:17,
  author        = {N. Stephens and S. Biles and M. Boettcher and J. Eapen and M. Eyole and G. Gabrielli and M. Horsnell and G. Magklis and A. Martinez and N. Premillieu and A. Reid and A. Rico and P. Walker},
  title         = {The {ARM} Scalable Vector Extension},
  journal       = {IEEE Micro},
  volume        = {37},
  issue         = {2},
  pages         = {26--39},
  year          = {2017},
  note          = {\url{https://doi.org/10.1109/MM.2017.35}}
}

@article{SCARV:LeeShiYan:01,
  author        = {R.B. Lee and Z. Shi and X. Yang},
  title         = {Efficient Permutation Instructions for Fast Software Cryptography},
  journal       = {IEEE Micro},
  volume        = {21},
  number        = {6},
  pages         = {56--69},
  year          = {2001},
  note          = {\url{https://doi.org/10.1109/40.977759}}
}

@article{SCARV:DMWS:13,
  author        = {J. Demme and R. Martin and A. Waksman and S. Sethumadhavan},
  title         = {A Quantitative, Experimental Approach to Measuring Processor Side-Channel Security},
  journal       = {IEEE Micro},
  volume        = {33},
  issue         = {3},
  pages         = {68--77},
  year          = {2013},
  note          = {\url{https://doi.org/10.1109/MM.2013.23}}
}

% -----------------------------------------------------------------------------
% publication: COMPCON

@inproceedings{SCARV:LeeHuc:96,
  author        = {R.B. Lee and J. Huck},
  title         = {64-bit and Multimedia Extensions in the {PA-RISC} 2.0 Architecture},
  booktitle     = {Technologies for the Information Superhighway (COMPCON)},
  pages         = {152--160},
  year          = {1996},
  note          = {\url{https://doi.org/10.1109/CMPCON.1996.501762}}
}

@inproceedings{SCARV:KMPZ:95,
  author        = {L. Kohn and G. Maturana and A. Prabhu and G. Zyner},
  title         = {The visual instruction set ({VIS}) in {UltraSPARC}},
  booktitle     = {Technologies for the Information Superhighway (COMPCON)},
  pages         = {462--469},
  year          = {1995},
  note          = {\url{https://doi.org/10.1109/CMPCON.1995.512423}}
}

% -----------------------------------------------------------------------------
% publication: CANS

@inproceedings{SCARV:CJLMSV:20,
  author        = {F. Campos and L. Jellema and M. Lemmen and L. M\"{u}ller and D. Sprenkels and B. Viguier},
  title         = {Assembly or Optimized {C} for Lightweight Cryptography on {RISC-V}?},
  booktitle     = {Cryptology and Network Security (CANS)}, 
  publisher     = {Springer-Verlag},
  series        = {LNCS 12579},
  pages         = {526--545}, 
  year          = {2020},
  note          = {\url{https://doi.org/10.1007/978-3-030-65411-5_26}}
}

@inproceedings{SCARV:KPVV:16,
  author        = {T. Kaufmann and H. Pelletier and S. Vaudenay and K. Villegas},
  title         = {When constant-time source yields variable-time binary: Exploiting curve25519-donna built with {MSVC 2015}},
  booktitle     = {Cryptology and Network Security (CANS)}, 
  publisher     = {Springer-Verlag},
  series        = {LNCS 10052},
  pages         = {573--582}, 
  year          = {2016},
  note          = {\url{https://doi.org/10.1007/978-3-319-48965-0_36}}
}

% -----------------------------------------------------------------------------
% theses

@phdthesis{SCARV:Waterman:16,
  author        = {A. Waterman},
  title         = {Design of the {RISC-V} Instruction Set Architecture},
  school        = {University of California at Berkeley},
  year          = {2016}
}

@phdthesis{SCARV:Tillich:08,
  author        = {S. Tillich},
  title         = {Instruction Set Extensions for Support of Cryptography on Embedded Systems},
  institute     = {Graz University of Technology, Institute for Applied Information Processing and Communications (IAIK)},
  year          = {2008}
}

@phdthesis{SCARV:Manley:11,
  author        = {R. Manley},
  title         = {Program generation for {Intel} {AES} new instructions}, 
  school        = {Trinity College Dublin},
  year          = {2011}
}

@phdthesis{SCARV:Fournier:07,
  author        = {J.J.A. Fournier},
  title         = {Vector microprocessors for cryptography}, 
  school        = {University of Cambridge},
  year          = {2007}
}

@phdthesis{SCARV:Hilewitz:08,
  author        = {Y. Hilewitz},
  title         = {Advanced Bit Manipulation Instructions: Architecture, Implementation And Applications}, 
  school        = {Princeton University},
  year          = {2008}
}

@phdthesis{SCARV:Fiskiran:05,
  author        = {A.M. Fiskiran},
  title         = {Instruction set architecture for accelerating cryptographic processing in wireless computing devices}, 
  school        = {Princeton University},
  year          = {2005}
}

@phdthesis{SCARV:Shi:04,
  author        = {Z. Shi},
  title         = {Bit Permutation Instructions: Architecture, Implementation, And Cryptographic Properties}, 
  school        = {Princeton University},
  year          = {2004}
}

% -----------------------------------------------------------------------------
% book: Springer

@book{SCARV:KnuRob:11,
  author        = {L.R. Knudsen and M.J.B. Robshaw},
  title         = {The Block Cipher Companion},
  publisher     = {Springer}, 
  year          = {2011},
  note          = {\url{https://doi.org/10.1007/978-3-642-17342-4}}
}

@book{SCARV:ManOswPop:07,
  author        = {S. Mangard and E. Oswald and T. Popp},
  title         = {Power Analysis Attacks: Revealing the Secrets of Smart Cards},
  publisher     = {Springer}, 
  year          = {2007},
  note          = {\url{https://doi.org/10.1007/978-0-387-38162-6}}
}

@book{SCARV:DaeRij:02,
  author        = {J. Daemen and V. Rijmen},
  title         = {The Design of Rijndael},
  publisher     = {Springer}, 
  year          = {2002},
  note          = {\url{https://doi.org/10.1007/978-3-662-04722-4}}
}

% -----------------------------------------------------------------------------
% eprint: arXiv

@article{SCARV:LiHopPar:20,
  author        = {T. Li and B. Hopkins and S. Parameswaran},
  title         = {{SIMF}: Single-Instruction Multiple-Flush Mechanism for Processor Temporal Isolation}, 
  journal       = {CoRR},
  volume        = {abs/2011.10249},
  year          = {2020},
  note          = {\url{https://arxiv.org/abs/2011.10249}}
}

@article{SCARV:StePre:18,
  author        = {J. Stecklina and T. Prescher},
  title         = {{LazyFP}: Leaking {FPU} Register State using Microarchitectural Side-Channels},
  journal       = {CoRR},
  volume        = {abs/1806.07480},
  year          = {2018},
  note          = {\url{http://arxiv.org/abs/1806.07480}}
}

@article{SCARV:RagAmbPar:15,
  author        = {R.G. Ragel and J.A. Ambrose and S. Parameswaran},
  title         = {{SecureD}: A Secure Dual Core Embedded Processor},
  journal       = {CoRR},
  volume        = {abs/1511.01946},
  year          = {2015},
  note          = {\url{http://arxiv.org/abs/1511.01946}}
}

% -----------------------------------------------------------------------------
% eprint: IACR

@misc{SCARV:BSSTWW:13,
  author        = {R. Beaulieu and D. Shors and J. Smith and S. Treatman-Clark and B. Weeks and L. Wingers},
  title         = {The {SIMON} and {SPECK} Families of Lightweight Block Ciphers},
  howpublished  = {Cryptology ePrint Archive, Report 2013/404},
  year          = {2013},
  note          = {\url{https://eprint.iacr.org/2013/404}},
}

@misc{SCARV:DXZS:16,
  author        = {O. Demir and W. Xiong and F. Zaghloul and J. Szefer},
  title         = {Survey of approaches for security verification of hardware/software systems},
  howpublished  = {Cryptology ePrint Archive, Report 2016/846},
  year          = {2016},
  note          = {\url{https://eprint.iacr.org/2016/846}}
}

@misc{SCARV:KiaSch:20,
  author        = {P. Kiaei and P. Schaumont},
  title         = {Domain-Oriented Masked Instruction Set Architecture for {RISC-V}},
  howpublished  = {Cryptology ePrint Archive, Report 2020/465},
  year          = {2020},
  note          = {\url{https://eprint.iacr.org/2020/465}}
}

@misc{SCARV:Bernstein:20,
  author        = {D.J. Bernstein},
  title         = {Cryptographic competitions},
  howpublished  = {Cryptology ePrint Archive, Report 2020/1608},
  year          = {2020},
  note          = {\url{https://eprint.iacr.org/2020/1608}}
}

@misc{SCARV:StePri:20,
  author        = {S. Steinegger and R. Primas},
  title         = {A Fast and Compact {RISC-V} Accelerator for {Ascon} and Friends},
  howpublished  = {Cryptology ePrint Archive, Report 2020/1083},
  year          = {2020},
  note          = {\url{https://eprint.iacr.org/2020/1083}}
}

@misc{SCARV:Saarinen:19,
  author        = {M.-J. O. Saarinen},
  title         = {{SNEIK} on Microcontrollers: {AVR}, {ARMv7-M}, and {RISC-V} with Custom Instructions},
  howpublished  = {Cryptology ePrint Archive, Report 2019/936},
  year          = {2019},
  note          = {\url{http://eprint.iacr.org/2019/936}}
}

@misc{SCARV:DieAbdKap:19,
  author        = {W. Diehl and A. Abdulgadir and J.-P. Kaps},
  title         = {Vulnerability Analysis of a Soft Core Processor through Fine-grain Power Profiling},
  howpublished  = {Cryptology ePrint Archive, Report 2019/742},
  year          = {2019},
  note          = {\url{https://eprint.iacr.org/2019/742.pdf}}
}

@misc{SCARV:WJWDGSN:18,
  author        = {W. Wang and B. Jungk and J. W\"{a}lde and S. Deng and N. Gupta and J. Szefer and R. Niederhagen},
  title         = {{XMSS} and Embedded Systems - {XMSS} Hardware Accelerators for {RISC-V}},
  howpublished  = {Cryptology ePrint Archive, Report 2018/1225},
  year          = {2018},
  note          = {\url{https://eprint.iacr.org/2018/1225.pdf}}
}

@misc{SCARV:YHEF:18,
  author        = {J. Yu and L. Hsiung and M. El Hajj and C.W. Fletcher},
  title         = {Data Oblivious {ISA} Extensions for Side Channel-Resistant and High Performance Computing},
  howpublished  = {Cryptology ePrint Archive, Report 2018/808},
  year          = {2018},
  note          = {\url{https://eprint.iacr.org/2018/808.pdf}}
}

@misc{SCARV:Szefer:16,
  author        = {J. Szefer},
  title         = {Survey of Microarchitectural Side and Covert Channels, Attacks, and Defences},
  howpublished  = {Cryptology ePrint Archive, Report 2016/479},
  year          = {2016},
  note          = {\url{http://eprint.iacr.org/2016/479}}
}

@misc{SCARV:DifLed:08,
  author        = {W. Diffie and G. Ledin},
  title         = {{SMS4} Encryption Algorithm for Wireless Networks},
  howpublished  = {Cryptology ePrint Archive, Report 2008/329},
  year          = {2008},
  note          = {\url{https://eprint.iacr.org/2008/329}}
} 

% -----------------------------------------------------------------------------
% standard: NIST

@misc{SCARV:NIST:SP:800_90a,
  title         = {Recommendation for Random Number Generation Using Deterministic Random Bit Generators},
  howpublished  = {National Institute of Standards and Technology (NIST)             Special Publication 800-90A},
  year          = {2012},
  note          = {\url{http://csrc.nist.gov}}
}

@misc{SCARV:NIST:SP:800_90b,
  title         = {Entropy Sources},
  howpublished  = {National Institute of Standards and Technology (NIST)             Special Publication 800-90B},
  year          = {2012},
  note          = {\url{http://csrc.nist.gov}}
}

@misc{SCARV:NIST:SP:800_90c,
  title         = {Recommendation for Random Bit Generator ({RBG}) Constructions},
  howpublished  = {National Institute of Standards and Technology (NIST)             Special Publication 800-90C},
  year          = {2012},
  note          = {\url{http://csrc.nist.gov}}
}

@misc{SCARV:FIPS:46_3,
  title         = {{D}ata {E}ncryption {S}tandard ({DES})},
  howpublished  = {National Institute of Standards and Technology (NIST) Federal Information Processing Standard (FIPS) 46-3},
  year          = {1999},
  note          = {\url{http://csrc.nist.gov}}
}

@misc{SCARV:FIPS:180,
  title         = {{S}ecure {H}ash {S}tandard ({SHS})},
  howpublished  = {National Institute of Standards and Technology (NIST) Federal Information Processing Standard (FIPS) 180-4},
  year          = {2015},
  note          = {\url{http://csrc.nist.gov}}
}

@misc{SCARV:FIPS:197,
  title         = {{A}dvanced {E}ncryption {S}tandard ({AES})},
  howpublished  = {National Institute of Standards and Technology (NIST) Federal Information Processing Standard (FIPS) 197},
  year          = {2001},
  note          = {\url{http://csrc.nist.gov}}
}

@misc{SCARV:FIPS:202,
  title         = {{SHA-3} standard: Permutation-based hash and extendable-output functions},
  howpublished  = {National Institute of Standards and Technology (NIST) Federal Information Processing Standard (FIPS) 202},
  year          = {2015},
  note          = {\url{http://csrc.nist.gov}}
}

% -----------------------------------------------------------------------------
% standard: IETF

@misc{SCARV:RFC:2119,
  author        = {S. Bradner},
  title         = {Key words for use in {RFCs} to Indicate Requirement Levels},
  howpublished  = {Internet Engineering Task Force (IETF) Request for Comments (RFC) 2119},
  year          = {1997},
  note          = {\url{http://tools.ietf.org/html/rfc2119}}
}

@misc{SCARV:RFC:4086,
  author        = {D. Eastlake and J. Schiller and S. Crocker},
  title         = {Randomness Requirements for Security},
  howpublished  = {Internet Engineering Task Force (IETF) Request for Comments (RFC) 4086},
  year          = {2005},
  note          = {\url{http://tools.ietf.org/html/rfc4086}}
}

@misc{SCARV:RFC:7748,
  author        = {A. Langley and  M. Hamburg and S. Turner},
  title         = {Elliptic Curves for Security},
  howpublished  = {Internet Engineering Task Force (IETF) Request for Comments (RFC) 7748},
  year          = {2016},
  note          = {\url{http://tools.ietf.org/html/rfc7748}}
}

% -----------------------------------------------------------------------------
% tech. report: CRI/Rambus

@misc{SCARV:JunKoc:99,
  author        = {B. Jun and P.C. Kocher},
  title         = {The {Intel} Random Number Generator},
  howpublished  = {Cryptography Research, Inc.},
  year          = {1999}
}

@misc{SCARV:HamKocMar:12,
  author        = {M. Hamburg and P.C. Kocher and M.E. Marson},
  title         = {Analysis of {Intel}'s {Ivy Bridge} Digital Random Number Generator},
  howpublished  = {Cryptography Research, Inc.},
  year          = {2012}
}

% -----------------------------------------------------------------------------
% tech.report: RISC-V (plus SiFive etc.)

@techreport{SCARV:SiFive:rocketE31,
  author        = {SiFive Inc.},
  title         = {{E31} Core Complex Manual},
  number        = {v2p0},
  year          = {2018},
  note          = {\url{http://www.sifive.com/documentation/risc-v-core/e31-risc-v-core-ip-manual}}
}

@techreport{SCARV:RV:ISA:I:19,
  editor        = {A. Waterman and K. Asanovi\'{c}},
  title         = {The {RISC-V} Instruction Set Manual},
  number        = {Volume  I: User-Level ISA          (Version 20190608-Base-Ratified)},
  year          = {2019},
  note          = {\url{http://riscv.org/specifications}}
}

@techreport{SCARV:RV:ISA:II:19,
  editor        = {A. Waterman and K. Asanovi\'{c}},
  title         = {The {RISC-V} Instruction Set Manual},
  number        = {Volume II: Privileged Architecture (Version 20190608-Priv-MSU-Ratified)},
  year          = {2019},
  note          = {\url{http://riscv.org/specifications}}
}

% -----------------------------------------------------------------------------
% tech. report: ARM

@techreport{SCARV:ChoPir:20,
  author        = {L. Choquin and F. Piry},
  title         = {{Arm} Custom Instructions: Enabling Innovation and Greater Flexibility on {Arm}},
  institution   = {Arm Ltd.},
  year          = {2020},
  note          = {\url{https://www.arm.com/why-arm/technologies/custom-instructions}}
}

@techreport{SCARV:ARMglossary:20,
  title         = {{ARM} Glossary},
  institution   = {ARM Ltd.},
  year          = {2020},
  note          = {\url{http://infocenter.arm.com/help/topic/com.arm.doc.aeg0014h/index.html}}
}

@techreport{SCARV:ARMv5:05,
  title         = {{ARMv5}    {A}rchitecture {R}eference {M}anual},
  number        = {DDI-0100I},
  institution   = {ARM Ltd.},
  year          = {2005},
  note          = {\url{http://infocenter.arm.com/help/topic/com.arm.doc.ddi0100i/index.html}}
}

@techreport{SCARV:ARMv6_M:17,
  title         = {{ARMv6-M}  {A}rchitecture {R}eference {M}anual},
  number        = {DDI-0419D},
  institution   = {ARM Ltd.},
  year          = {2017},
  note          = {\url{http://infocenter.arm.com/help/topic/com.arm.doc.ddi0419d/index.html}}
}

@techreport{SCARV:ARMv7_M:17,
  title         = {{ARMv7-M}  {A}rchitecture {R}eference {M}anual},
  number        = {DDI-0403E.c},
  institution   = {ARM Ltd.},
  year          = {2017},
  note          = {\url{http://infocenter.arm.com/help/topic/com.arm.doc.ddi0403e.c/index.html}}
}

@techreport{SCARV:ARMv7_AR:17,
  title         = {{ARMv7-AR} {A}rchitecture {R}eference {M}anual},
  number        = {DDI-0406C.d},
  institution   = {ARM Ltd.},
  year          = {2012},
  note          = {\url{http://infocenter.arm.com/help/topic/com.arm.doc.ddi0406c.d/index.html}}
}

@techreport{SCARV:ARMv8_M:17,
  title         = {{ARMv8-M}  {A}rchitecture {R}eference {M}anual},
  number        = {DDI-0553A.h},
  institution   = {ARM Ltd.},
  year          = {2017},
  note          = {\url{http://infocenter.arm.com/help/topic/com.arm.doc.ddi0553a.h/index.html}}
}

@techreport{SCARV:ARMv8_A:20,
  organization  = {ARM},
  title         = {{Arm} Architecture Reference Manual: {Armv8}, for {Armv8-A} architecture profile},
  edition       = {{DDI0487F.a}},
  year          = {2020},
  note          = {\url{https://static.docs.arm.com/ddi0487/fa/DDI0487F_a_armv8_arm.pdf}}
}

% -----------------------------------------------------------------------------
% tech. report: POWER

@techreport{SCARV:POWER:18,
  title         = {Power {ISA}},
  number        = {2.07 B},
  institution   = {IBM},
  year          = {2018},
  note          = {\url{https://ibm.ent.box.com/s/jd5w15gz301s5b5dt375mshpq9c3lh4u}}
}

% -----------------------------------------------------------------------------
% tech. report: SPARC

@techreport{SCARV:SPARC:16,
  title         = {Oracle {SPARC} Architecture 2011},
  number        = {D1.0.0},
  institution   = {Oracle Corp.},
  year          = {2016},
  note          = {\url{https://www.oracle.com/technetwork/server-storage/sun-sparc-enterprise/documentation/140521-ua2011-d096-p-ext-2306580.pdf}}
}

% -----------------------------------------------------------------------------
% tech. report: Intel

@techreport{SCARV:X86:1:18,
  title         = {Intel {64} and {IA-32} architectures -- Software Developer's Manual (Volume 1: Basic Architecture)},
  number        = {325383-067US},
  institution   = {Intel Corp.},
  year          = {2018},
  note          = {\url{http://software.intel.com/en-us/articles/intel-sdm}}
}

@techreport{SCARV:X86:2:18,
  title         = {Intel {64} and {IA-32} architectures -- Software Developer's Manual (Volume 2: Instruction Set Reference A-Z)},
  number        = {325383-067US},
  institution   = {Intel Corp.},
  year          = {2018},
  note          = {\url{http://software.intel.com/en-us/articles/intel-sdm}}
}

@techreport{SCARV:X86:3:18,
  title         = {Intel {64} and {IA-32} architectures -- Software Developer's Manual (Volume 3: System Programming Guide)},
  number        = {325384-067US},
  institution   = {Intel Corp.},
  year          = {2018},
  note          = {\url{http://software.intel.com/en-us/articles/intel-sdm}}
}

@techreport{SCARV:X86:4:18,
  title         = {Intel {64} and {IA-32} architectures -- Software Developer's Manual (Volume 4: Model-Specific Registers)},
  number        = {335592-067US},
  institution   = {Intel Corp.},
  year          = {2018},
  note          = {\url{http://software.intel.com/en-us/articles/intel-sdm}}
}

% -----------------------------------------------------------------------------
% tech. report: Xilinx

@manual{SCARV:XILINX:AXI-IC,
  title		= {{LogiCORE} {IP} Product Guide: {AXI} Interconnect},
  edition       = {v2.1 ({PG059})},
  organization	= {Xilinx Inc.},
  year		= {2017},
  note          = {\url{https://www.xilinx.com/support/documentation/ip_documentation/axi_interconnect/v2_1/pg059-axi-interconnect.pdf}}
}

@manual{SCARV:XILINX:GPIO,
  title		= {{LogiCORE} {IP} Product Guide: {AXI} {GPIO}},
  edition       = {v2.0 ({PG144})},
  organization	= {Xilinx Inc.},
  year		= {2016},
  note          = {\url{https://www.xilinx.com/support/documentation/ip_documentation/axi_gpio/v2_0/pg144-axi-gpio.pdf}}
}

@manual{SCARV:XILINX:UART-Lite,
  title		= {{LogiCORE} {IP} Product Guide: {AXI} {UART} Lite},
  edition       = {v2.0 ({PG142})},
  organization	= {Xilinx Inc.},
  year		= {2017},
  note          = {\url{https://www.xilinx.com/support/documentation/ip_documentation/axi_uartlite/v2_0/pg142-axi-uartlite.pdf}}
}

@manual{SCARV:XILINX:ClockingWizard,
  title	        = {{LogiCORE} {IP} Product Guide: Clocking Wizard},
  edition       = {v6.0 ({PG065})},
  organization	= {Xilinx Inc.},
  year	        = {2019},
  note          = {\url{https://www.xilinx.com/support/documentation/ip_documentation/clk_wiz/v6_0/pg065-clk-wiz.pdf}}
}

@manual{SCARV:XILINX:ProcessorReset,
  title	        = {{LogiCORE} {IP} Product Guide: Processor System Reset Module},
  edition       = {v5.0 ({PG164})},
  organization	= {Xilinx Inc.},
  year	        = {2015},
  note          = {\url{https://www.xilinx.com/support/documentation/ip_documentation/proc_sys_reset/v5_0/pg164-proc-sys-reset.pdf}}
}

% =============================================================================
% unclassified, i.e., misc.

@article{SCARV:YSKG:14,
  author        = {K. Yumbul and E. Savas and \"{O}. Kocabas and J. Gro{\ss}sch\"{a}dl},
  title         = {Design and implementation of a versatile cryptographic unit for {RISC} processors},
  journal       = {Secure Communication Networks},
  volume        = {7},
  number        = {1},
  pages         = {36--52},
  year          = {2014},
  note          = {\url{https://doi.org/10.1002/sec.555}}
}

@inprocessings{SCARV:VasTheNik:07,
  author        = {N. Vassiliadis and G. Theodoridis S. Nikolaidis},
  title         = {The {ARISE} Reconfigurable Instruction Set Extensions Framework},
  booktitle     = {Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS))},
  pages         = {153--160},
  year          = {2007},
  note          = {\url{https://doi.org/10.1109/ICSAMOS.2007.4285746}}
}

@inprocessings{SCARV:KLABHS:19,
  author        = {K. Kiningham and P. Levis and M. Anderson and D. Boneh and M. Horowitz and M. Shih},
  title         = {Falcon - A Flexible Architecture For Accelerating Cryptography},
  booktitle     = {Mobile Ad Hoc and Sensor Systems (MASS)},
  pages         = {136--144},
  year          = {2019},
  note          = {\url{https://doi.org/10.1109/MASS.2019.00025}}
}

@inproceedings{SCARV:NadIkeKur:04,
  author        = {K. Nadehara and M. Ikekawa and I. Kuroda},
  title         = {Extended Instructions for the {AES} Cryptography and their Efficient Implementation},
  booktitle     = {Signal Processing Systems (SIPS)},
  pages         = {152--157},
  year          = {2004},
  note          = {\url{https://doi.org/10.1109/SIPS.2004.1363041}}
}

@article{SCARV:CarCasMue:97,
  author        = {A.D. Carlson and R.W. Castelino and R.O. Mueller},
  title         = {Multimedia extensions for a {550-MHz} {RISC} microprocessor}, 
  journal       = {Journal of Solid-State Circuits},
  volume        = {32},
  number        = {11},
  pages         = {1618--1624},
  year          = {1997},
  note          = {\url{https://doi.org/10.1109/4.641681}}
} 

@article{SCARV:SliSmi:05,
  author        = {N.T. Slingerland and A.J. Smith},
  title         = {Multimedia extensions for general purpose microprocessors: a survey},
  journal       = {Microprocessors and Microsystems},
  volume        = {29},
  number        = {5},
  pages         = {225--246},
  year          = {2005},
  note          = {\url{https://doi.org/10.1016/j.micpro.2004.10.002}}
}

@inproceedings{SCARV:NOOS:95,
  author        = {E. Nahum and S. O'Malley and H. Orman and R. Schroeppel},
  title         = {Towards High Performance Cryptographic Software}, 
  booktitle     = {High Performance Communication Subsystems (HPCS)}, 
  pages         = {69--72},
  year          = {1995},
  note          = {\url{https://doi.org/10.1109/HPCS.1995.662009}}
}

@article{SCARV:GPS:08,
  author        = {S.D. Galbraith and K.G. Paterson and  N.P. Smart},
  title         = {Pairings for cryptographers},
  journal       = {Discrete Applied Mathematics},
  volume        = {156},
  issue         = {16},
  pages         = {3113--3121},
  year          = {2008},
  note          = {\url{https://doi.org/10.1016/j.dam.2007.12.010}} 
}

@inproceedings{SCARV:Paar:02,
  author        = {C. Paar},
  title         = {The Future of the Art of Cryptographic Implementations},
  booktitle     = {STORK Cryptography Workshop},
  year          = {2002},
  note          = {\url{http://www.stork.eu.org/program.html}}
}

@inproceeedings{SCARV:FisLee:02,
  author        = {A.M. Fiskiran and R.B. Lee},
  title         = {Workload characterization of elliptic curve cryptography and other network security algorithms for constrained environments}, 
  booktitle     = {IEEE International Workshop on Workload Characterization (WWC)}, 
  pages         = {127--137},
  year          = {2002},
  note          = {\url{https://doi.org/10.1109/WWC.2002.1226501}}
}

@inproceedings{SCARV:BraGioMar:03,
  author        = {I. Branovic and R. Giorgi and E. Martinelli},
  title         = {A Workload Characterization of Elliptic Curve Cryptography Methods in Embedded Environments},
  booktitle     = {Workshop on MEmory Performance: DEaling with Applications, Systems and Architecture (MEDEA)},
  pages         = {27--34},
  year          = {2003},
  note          = {\url{https://doi.org/10.1145/1152923.1024299}}
}

@inproceedings{SCARV:CLLG:11,
  author        = {J.K.-T. Chang and C. Liu and S. Liu and J.-L. Gaudiot},
  title         = {Workload Characterization of Cryptography Algorithms for Hardware Acceleration},
  booktitle     = {ACM/SPEC International Conference on Performance Engineering (ICPE)},
  pages         = {381--390},
  year          = {2011},
  note          = {\url{https://doi.org/10.1145/1958746.1958800}}
}

@inproceedings{SCARV:Saarinen:20,
  author        = {M.-J.O. Saarinen},
  title         = {A Lightweight {ISA} Extension for {AES} and {SM4}},
  howpublished  = {Workshop on Secure RISC-V (SECRISC-V)},
  year          = {2020},
  note          = {\url{https://ascslab.org/conferences/secriscv/program.html}}
}

@inproceedings{SCARV:DruGueKra:19,
  author        = {N. Drucker and S. Gueron and v. Krasnov},
  title         = {Making {AES} Great Again: The Forthcoming Vectorized {AES} Instruction},
  booktitle     = {Information Technology New Generations (ITNG)},
  publisher     = {Springer-Verlag},
  series        = {AISC 800},
  pages         = {37--41},
  year          = {2019},
  note          = {\url{https://doi.org/10.1007/978-3-030-14070-0_6}}
}

@inproceedings{SCARV:MsgMarMay:13,
  author        = {M. Msgna and K. Markantonakis and K. Mayes},
  title         = {The {B}-Side of Side Channel Leakage: Control Flow Security in Embedded Systems},
  booktitle     = {Security and Privacy in Communication Networks (SecureComm)},
  publisher     = {Springer-Verlag},
  series        = {LNICST 127},
  pages         = {288--304},
  year          = {2013},
  note          = {\url{https://doi.org/10.1007/978-3-319-04283-1_18}}
}

@inproceedings{SCARV:EisPaaWeg:10,
  author        = {T. Eisenbarth and C. Paar and B. Weghenkel},
  title         = {Building a Side Channel Based Disassembler},
  booktitle     = {Transactions on Computational Science X},
  publisher     = {Springer-Verlag},
  series        = {LNCS 6340},
  pages         = {78--99},
  year          = {2010},
  note          = {\url{https://doi.org/10.1007/978-3-642-17499-5_4}}
}

@inproceedings{SCARV:CMAFGWCWL:15,
  author        = {C. Cernazanu-Glavan and M. Marcu and A. Amaricai and S. Fedeac and M. Ghenea and Z. Wang and A. Chattopadhyay and J. Weinstock and R. Leupers},
  title         = {Direct {FPGA}-based Power Profiling for a {RISC} Processor},
  booktitle     = {IEEE International Instrumentation and Measurement Technology Conference (I2MTC)},
  pages         = {1578--1583},
  year          = {2015},
  note          = {\url{https://doi.org/10.1109/I2MTC.2015.7151514}}
}

@inproceedings{SCARV:SeuSanGui:17,
  author        = {H. Seuschek and F. De Santis and O.M. Guillen},
  title         = {Side-channel leakage aware instruction scheduling},
  booktitle     = {Cryptography and Security in Computing Systems (CS2)},
  pages         = {7--12},
  year          = {2017},
  note          = {\url{https://doi.org/10.1145/3031836.3031838}}
}

@inproceedings{SCARV:BurMcDAus:00,
  author        = {J. Burke and J. McDonald and T. Austin},
  title         = {Architectural Support for Fast Symmetric-key Cryptography},
  booktitle     = {Architectural Support for Programming Languages and Operating Systems (ASPLOS)},
  pages         = {178--189},
  year          = {2000},
  note          = {\url{https://doi.org/10.1145/378993.379238}}
} 

@inproceedings{SCARV:VejPagGro:07,
  author        = {T. Vejda and D. Page and J. Gro{\ss}sch\"{a}dl},
  title         = {Instruction Set Extensions for Pairing-Based Cryptography},
  booktitle     = {Pairing-Based Cryptography (Pairing)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 4575},
  pages         = {208--224},
  year          = {2007},
  note          = {\url{https://doi.org/10.1007/978-3-540-73489-5_11}}
}

@inproceedings{SCARV:GroKam:03,
  author        = {J. Gro{\ss}sch\"{a}dl and G.-A. Kamendje},
  title         = {Low-Power Design of a Functional Unit for Arithmetic in Finite Fields {GF(p)} and {GF(2m)}},
  booktitle     = {Workshop on Information Security Applications (WISA)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 2908},
  pages         = {227--243},
  year          = {2003},
  note          = {\url{https://doi.org/10.1007/978-3-540-24591-9_18}}
}

@inproceedings{SCARV:TilGro:05,
  author        = {S. Tillich and J. Gro{\ss}sch\"{a}dl},
  title         = {Accelerating {AES} Using Instruction Set Extensions for Elliptic Curve Cryptography},
  booktitle     = {International Conference Computational Science and Its Applications (ICCSA)},
  volume        = {2},
  publisher     = {Springer-Verlag},
  series        = {LNCS 3481},
  pages         = {665--675},
  year          = {2005},
  note          = {\url{https://doi.org/10.1007/11424826_70}}
}

@inproceedings{SCARV:GeYarHei:18,
  author        = {Q. Ge and Y. Yarom and G. Heiser},
  title         = {No security without time protection: we need a new hardware-software contract},
  booktitle     = {Asia-Pacific Workshop on Systems (APSys)},
  year          = {2018},
  note          = {\url{https://doi.org/10.1145/3265723.3265724}}
}

@inproceedings{SCARV:TilGro:07:b,
  author        = {S. Tillich and J. Gro{\ss}sch\"{a}dl},
  title         = {{VLSI} Implementation of a Functional Unit to Accelerate {ECC} and {AES} on 32-Bit Processors},
  booktitle     = {Workshop on the Arithmetic of Finite Fields (WAIFI)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 4547},
  pages         = {40--54},
  year          = {2007},
  note          = {\url{https://doi.org/10.1007/978-3-540-73074-3_5}}
}

@inproceedings{SCARV:TilGroSze:05,
  author        = {S. Tillich and J. Gro{\ss}sch\"{a}dl and A. Szekely},
  title         = {An Instruction Set Extension for Fast and Memory-Efficient {AES} Implementation},
  booktitle     = {Communications and Multimedia Security (CMS)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 3677},
  pages         = {11--21},
  year          = {2005},
  note          = {\url{https://doi.org/10.1007/11552055_2}}
}

@inproceedings{SCARV:GroKam:03:a,
  author        = {J. Gro{\ss}sch{\"a}dl and G.-A. Kamendje},
  title         = {Architectural Enhancements for Montgomery Multiplication on Embedded {RISC} Processors},
  booktitle     = {Applied Cryptography and Network Security (ACNS)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 2846},
  pages         = {418--434},
  year          = {2003},
  note          = {\url{https://doi.org/10.1007/978-3-540-45203-4_32}}
}

@inproceedings{SCARV:TheSisPne:09,
  author        = {D. Theodoropoulos and A. Siskos and D. Pnevmatikatos},
  title         = {{CCproc}: A Custom {VLIW} Cryptography Co-processor for Symmetric-Key Ciphers},
  booktitle     = {Applied Reconfigurable Computing: Architectures, Tools and Applications (ARC)},
  publisher     = {Springer-Verlag},
  issues        = {LNCS 5453},
  pages         = {318--323},
  year          = {2009},
  note          = {\url{https://doi.org/10.1007/978-3-642-00641-8_35}}
}

@inproceedings{SCARV:GroKam:04,
  author        = {J. Gro{\ss}sch{\"a}dl and G.-A. Kamendje},
  title         = {Optimized {RISC} Architecture for Multiple-Precision Modular Arithmetic},
  booktitle     = {Security in Pervasive Computing (SPC)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 2802},
  pages         = {253--270},
  year          = {2004},
  note          = {\url{https://doi.org/10.1007/978-3-540-39881-3_22}}
}

@inproceedings{SCARV:LeeCho:08,
  author        = {S.H. Lee and L. Choi},
  title         = {Accelerating Symmetric and Asymmetric Ciphers with Register File Extension for Multi-word and Long-word Operation},
  booktitle     = {International Conference on Information Science and Security (ICISS)},
  pages         = {102--107},
  year          = {2008},
  note          = {\url{https://doi.org/10.1109/ICISS.2008.32}}
}

@inproceedings{SCARV:FazLopOli:18,
  author        = {A. Faz-Hernandez and J. L\'{o}pez and A.K.D.S. de Oliveira},
  title         = {{SoK}: A Performance Evaluation of Cryptographic Instruction Sets on Modern Architectures},
  booktitle     = {ASIA Public-Key Cryptography Workshop (APKC)},
  pages         = {9--18},
  year          = {2018},
  note          = {\url{https://doi.org/10.1145/3197507.3197511}}
} 

@inproceedings{SCARV:ZHCPH:18,
  author        = {Q. Zhang and Y. Huang and Y. Cai and Y. Pang and J. Han},
  title         = {Design of {RLWE} Cryptoprocessor Based on Vector-Instruction Extension with {RISC-V} Architecture}, 
  booktitle     = {IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)},
  pages         = {1--3},
  year          = {2018},
  note          = {\url{https://doi.org/10.1109/ICSICT.2018.8564985}}
}

@inproceedings{SCARV:NREAMM:12,
  author        = {K.D. Nima and E.A. Reza and A. Erfan and T. Ahmad and R. Mahsa and M. Mina},
  title         = {{CIARP}: Crypto instruction-aware {RISC} processor},
  booktitle     = {IEEE Symposium on Computers \& Informatics (ISCI)},
  pages         = {208--213},
  year          = {2012},
  note          = {\url{https://doi.org/10.1109/ISCI.2012.6222696}}
}

@inproceedings{SCARV:KocSavGro:08,
  author        = {\"{O}. Kocabas and E. Savas and J. Gro{\ss}sch\"{a}dl},
  title         = {Enhancing an Embedded Processor Core with a Cryptographic Unit for Speed and Security},
  booktitle     = {Reconfigurable Computing and FPGAs (ReConFig)},
  pages         = {409--414},
  year          = {2008},
  note          = {\url{https://doi.org/10.1109/ReConFig.2008.59}}
}

@inproceedings{SCARV:SimChiAnd:18,
  author        = {L. Simon and D. Chisnall and R. Anderson},
  title         = {What you get is what you {C}: Controlling side effects in mainstream {C} compilers},
  booktitle     = {IEEE European Symposium on Security \& Privacy (Euro-S\&P)},
  pages         = {1--15},
  year          = {2018},
  note          = {\url{https://doi.org/10.1109/EuroSP.2018.00009}}
}

@inproceedings{SCARV:APRJ:11,
  author        = {A. Arora and S. Parameswaran and R.G. Ragel and D. Jayasinghe},
  title         = {A Hardware/Software Countermeasure and a Testing Framework for Cache Based Side Channel Attacks},
  booktitle     = {Trust, Security and Privacy in Computing and Communications (TrustCom)},
  pages         = {1005-1014},
  year          = {2011},
  note          = {\url{https://doi.org/10.1109/TrustCom.2011.138}}
}

@inproceedings{SCARV:Gro:02,
  author        = {J. Gro{\ss}sch\"{a}dl},
  title         = {Instruction Set Extension for Long Integer Modulo Arithmetic on {RISC}-Based Smart Cards},
  booktitle     = {Computer Architecture and High Performance Computing (SBAC-PAD)},
  pages         = {13--19},
  year          = {2002},
  note          = {\url{https://doi.org/10.1109/CAHPC.2002.1180754}}
}

@inproceedings{SCARV:FouMoo:05,
  author        = {J.J.A. Fournier and S. Moore},
  title         = {A Vector Approach to Cryptography Implementation},
  booktitle     = {Digital Rights Management: Technologies, Issues, Challenges and Systems (DRMTICS)},
  publisher     = {Springer-Verlag},
  series        = {LNCS 3919},
  pages         = {277--297},
  year          = {2005},
  note          = {\url{https://doi.org/10.1007/11787952_21}}
}

@article{SCARV:GalBer:11,
  author        = {C. Galuzzi and K. Bertels},
  title         = {The Instruction-Set Extension Problem: A Survey},
  journal       = {ACM Transactions on Reconfigurable Technology and Systems},
  volume        = {4},
  number        = {2},
  pages         = {18:1--18:28},
  year          = {2011},
  note          = {\url{https://doi.org/10.1145/1968502.1968509}}
}

@article{SCARV:ZBPF:18,
  author        = {D. Zoni and A. Barenghi and G. Pelosi and W. Fornaciari},
  title         = {A Comprehensive Side-Channel Information Leakage Analysis of an In-Order {RISC} {CPU} Microarchitecture},
  journal       = {Transactions on Design Automation of Electronic Systems (TODAES)},
  volume        = {23},
  number        = {5},
  pages         = {57:1--57:30},
  year          = {2018},
  note          = {\url{https://doi.org/10.1145/3212719}}
}

@article{SCARV:KAZP:18,
  author        = {H.A. Khan and M. Alam and A. Zajic and M. Prvulovic},
  title         = {Detailed tracking of program control flow using analog side-channel signals: a promise for {IoT} malware detection and a threat for many cryptographic implementations},
  journal       = {Cyber Sensing},
  volume        = {10630},
  publisher     = {SPIE},
  year          = {2018}
}

@article{SCARV:AmdBlaBro:64,
  author        = {G.M. Amdahl and G.A. Blaauw and F.P. Brooks},
  title         = {Architecture of the {IBM} {System/360}},
  journal       = {IBM Journal of Research and Development},
  volume        = {8},
  issue         = {2},
  pages         = {87-101},
  year          = {1964},
  note          = {\url{https://doi.org/10.1147/rd.82.0087}}
}

@article{SCARV:Shuwang:16,
  author        = {L. Shuwang},
  title         = {Overview on {SM4} Algorithm},
  journal       = {Journal of Information Security Research},
  volume        = {2},
  number        = {11},
  pages         = {995--1007},
  year          = {2016}
}

@article{SCARV:BDPAK:12,
  title={Keccak implementation overview},
  author={Bertoni, Guido and Daemen, Joan and Peeters, Michael and Van Assche, Gilles and Van Keer, Ronny},
  journal={URL: http://keccak. neokeon. org/Keccak-implementation-3.2. pdf},
  year={2012}
}

@inproceedings{SCARV:DemNjoZ3:08,
  title={Z3: An efficient SMT solver},
  author={De Moura, Leonardo and Bj{\o}rner, Nikolaj},
  booktitle={International conference on Tools and Algorithms for the Construction and Analysis of Systems},
  pages={337--340},
  year={2008},
  organization={Springer}
}

@inproceedings{SCARV:BruBieBool:09,
  title={Boolector: An efficient SMT solver for bit-vectors and arrays},
  author={Brummayer, Robert and Biere, Armin},
  booktitle={International Conference on Tools and Algorithms for the Construction and Analysis of Systems},
  pages={174--177},
  year={2009},
  organization={Springer}
}

@article{SCARV:Gro:03,
  author        = {J. Gro{\ss}sch\"{a}dl},
  title         = {Architectural Support for Long Integer Modulo Arithmetic on {RISC}-Based Smart Cards},
  journal       = {International Journal of High Performance Computing Applications (IJHPCA)},
  volume        = {17},
  number        = {2},
  pages         = {135--146},
  year          = {2003},
  note          = {\url{https://doi.org/10.1177/1094342003017002004}}
}

@article{SCARV:YumSav:15,
  author        = {K. Yumbul and E. Sava\c{s}},
  title         = {Enhancing an Embedded Processor Core for Efficient and Isolated Execution of Cryptographic Algorithms},
  journal       = {The Computer Journal},
  volume        = {58},
  number        = {10},
  pages         = {2368--2387},
  year          = {2015},
  note          = {\url{https://doi.org/10.1093/comjnl/bxu040}}
}

@article{SCARV:LeeYanShi:05,
  author        = {R.B. Lee and X. Yang and Zhijie Shi},
  title         = {Single-Cycle Bit Permutations with {MOMR} Execution},
  journal       = {Journal of Computer Science Technology},
  volume        = {20},
  number        = {5},
  pages         = {577--585},
  year          = {2005},
  note          = {\url{https://doi.org/10.1007/s11390-005-0577-0}}
}

@article{SCARV:LeeFis:05,
  author        = {R.B. Lee and A.M. Fiskiran},
  title         = {{PLX}: An Instruction Set Architecture and Testbed for Multimedia Information Processing},
  journal       = {VLSI Signal Processing Systems for Signal, Image and Video Technology},
  volume        = {40},
  number        = {1},
  pages         = {85--108},
  year          = {2005},
  note          = {\url{https://doi.org/10.1007/s11265-005-4940-8}}
}

@article{SCARV:MelElb:10,
  author        = {S. O'Melia and A.J. Elbirt},
  title         = {Enhancing the Performance of Symmetric-Key Cryptography via Instruction Set Extensions},
  journal       = {IEEE Transactions On Very Large Scale Integration (VLSI) Systems}, 
  volume        = {18},
  number        = {11},
  pages         = {1505--1518},
  year          = {2010},
  note          = {\url{https://doi.org/10.1109/TVLSI.2009.2025171}}
}

@article{SCARV:HilLee:08,
  author        = {Y. Hilewitz and R.B. Lee},
  title         = {Fast Bit Gather, Bit Scatter and Bit Permutation Instructions for Commodity Microprocessors},
  journal       = {Journal of Signal Processing Systems},
  publisher     = {Springer-Verlag},
  volume        = {53},
  number        = {1-2},
  pages         = {145--169},
  year          = {2008},
  note          = {\url{https://doi.org/10.1007/s11265-008-0212-8}}
}

@article{SCARV:RivShaAdl:78,
  author        = {R.L. Rivest and A. Shamir and L. Adleman},
  title         = {A Method for Obtaining Digital Signatures and Public-Key Cryptosystems},
  journal       = {Communications of the ACM (CACM)}, 
  volume        = {21},
  number        = {2}, 
  pages         = {120--126}, 
  year          = {1978},
  note          = {\url{https://doi.org/10.1145/359340.359342}}
}

@article{SCARV:Koblitz:87,
  author        = {N. Koblitz},
  title         = {Elliptic Curve Cryptosystems},
  journal       = {Mathematics of Computation}, 
  volume        = {48},
  number        = {177},
  pages         = {203--209}, 
  year          = {1987},
  note          = {\url{https://doi.org/10.1090/S0025-5718-1987-0866109-5}}
}

@article{SCARV:Mittal:16,
  author        = {S. Mittal},
  title         = {A Survey of Techniques for Architecting and Managing Asymmetric Multicore Processors},
  journal       = {ACM Computing Surveys},
  volume        = {48},
  number        = {3},
  pages         = {45:1--45:38},
  year          = {2016},
  note          = {\url{https://doi.org/10.1145/2856125}}
}

@article{SCARV:RRKH:04,
  author        = {S. Ravi and A. Raghunathan and P.C. Kocher and S. Hattangady},
  title         = {Security in embedded systems: Design challenges},
  journal       = {ACM Transactions on Embedded Computer Systems},
  volume        = {3},
  number        = {3},
  pages         = {461--491},
  year          = {2004},
  note          = {\url{https://doi.org/10.1145/1015047.1015049}}
}

@article{SCARV:ShiYanLee:08,
  author        = {Z. Shi and X. Yang and R.B. Lee},
  title         = {Alternative application-specific processor architectures for fast arbitrary bit permutations},
  journal       = {International Journal of Engineering and Science (IJES)}, 
  volume        = {3},
  number        = {4},
  pages         = {219--228},
  year          = {2008},
  note          = {\url{https://doi.org/10.1504/IJES.2008.022393}}
}

@incollection{SCARV:BarGioMar:09,
  author        = {S. Bartolini and R. Giorgi and E. Martinelli},
  title         = {Instruction Set Extensions for Cryptographic Applications},
  chapter       = {9},
  pages         = {191--233},
  editor        = {{\c{C}.K. Ko\c{c}}},
  booktitle     = {Cryptographic Engineering},
  publisher     = {Springer},
  year          = {2009},
  note          = {\url{https://doi.org/10.1007/978-0-387-71817-0_9}}
}

@misc{SCARV:RRSY:98,
  author        = {R.L. Rivest and M.J.B. Robshaw and R. Sidney and Y.L. Yin},
  title         = {The {RC6} Block Cipher},
  year          = {1998},
  url           = {http://people.csail.mit.edu/rivest/pubs/RRSY98.pdf}
}

@inproceedings{SCARV:BorBeyTricore:07,
  title={Complete formal verification of TriCore2 and other processors},
  author={Bormann, J{\"o}rg and Beyer, Sven and Maggiore, Adriana and Siegel, Michael and Skalberg, Sebastian and Blackmore, Tim and Bruno, Fabio},
  booktitle={Design and Verification Conference (DVCon)},
  year={2007}
}

@article{SCARV:BarTruDSP:16,
  title={Complete Formal Verification of a Family of Automotive DSPs},
  author={Baranowski, Rafal and Trunzer, Marco},
  journal={DVCon Europe},
  year={2016}
}

@inproceedings{SCARV:KuhBeyBor:10,
  title={Automated formal verification of processors based on architectural models},
  author={K{\"u}hne, Ulrich and Beyer, Sven and Bormann, Jorg and Barstow, John},
  booktitle={Formal Methods in Computer-Aided Design (FMCAD), 2010},
  pages={129--136},
  year={2010},
  organization={IEEE}
}

@techreport{SCARV:Amiga:85,
  title         = {Amiga Hardware Reference Manual},
  institution   = {Commodore},
  year          = {1985},
  note          = {\url{http://archive.org/details/Amiga_Hardware_Reference_Manual_1985_Commodore}}
}

@techreport{SCARV:XS1:09,
  author        = {D. May},
  title         = {The XMOS XS1 Architecture},
  institution   = {XMOS Ltd.},
  year          = {2009},
  note          = {\url{http://www.xmos.com/published/xmos-xs1-architecture}}
}

@misc{SCARV:WolfPicoRV:18,
  title   = {{Picorv32} - A size-optimized {RISC-V} {CPU}},
  author  = {C. Wolf},
  note    = {\url{http://github.com/cliffordwolf/picorv32}}
}

@misc{SCARV:WolfYosys:16,
  title   = {{Yosys} open synthesis suite},
  author  = {C. Wolf},
  note    = {\url{http://www.clifford.at/yosys}}
}

@misc{SCARV:WolfRVFormal,
  title   = {{RISC-V} Formal Verification Framework},
  author  = {C. Wolf},
  note    = {\url{http://github.com/SymbioticEDA/riscv-formal}}
}

@misc{SCARV:SnyVerilator,
  author  = {W. Snyder},
  title   = {{Verilator}},
  note    = {\url{http://www.veripool.org/wiki/verilator}}
}

@MISC{SCARV:Accellera:UVM,
	author  = {Accellera},
	title  = {UVM (Universal Verification Methodology)},
	howpublished  = {\url{https://www.accellera.org/downloads/standards/uvm}}
}

@techreport{SCARV:GKMMRST:11,
  author       = {P. Gauravaram and L.R. Knudsen and K. Matusiewicz and F. Mendel and C. Rechberger and M. Schl\"{a}affer and S.S. Thomsen},
  title        = {Gr{\o}stl -- a {SHA-3} candidate},
  year         = {2011},
  note         = {\url{http://www.groestl.info/Groestl.pdf}}
}

@misc{SCARV:BerGuiDaeKeccak:09,
  title         = {Keccak sponge function family main document},
  author        = {Bertoni, Guido and Daemen, Joan and Peeters, Micha{\"e}l and Van Assche, Gilles},
  journal       = {Submission to NIST (Round 2)},
  year          = {2009},
  howpublished  = {National Institute of Standards and Technology},
}

@techreport{SCARV:BosVer:14,
  author       = {A. Bosselaers and F. Vercauteren},
  title        = {{YAES}},
  year         = {2014},
  note         = {\url{https://competitions.cr.yp.to/round1/yaesv2.pdf}}
}

% =============================================================================
