module test_JK(
	input J, K, CLK, RST,
	output Q, NQ
	);
	

	reg Q, NQ
	
	always
		begin
			if(RST)
				begin
					Q = 1'b0;
					NQ = 1'b0;
				end
		end

	
    wire JK;
    assign JK = (J & NQ) | (~K & Q);
    D_FF F1(.CLK(~CLK), .D(JK), .Q(Q), .NQ(NQ));
	 
endmodule
