// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sortedIdxStreamV3_4_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        tsStream_V_V_dout,
        tsStream_V_V_empty_n,
        tsStream_V_V_read,
        p_read,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [47:0] tsStream_V_V_dout;
input   tsStream_V_V_empty_n;
output   tsStream_V_V_read;
input  [4:0] p_read;
output  [59:0] ap_return_0;
output  [47:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg tsStream_V_V_read;
reg[59:0] ap_return_0;
reg[47:0] ap_return_1;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] tmp_i_fu_329_p2;
wire   [0:0] tmp_1_i_fu_341_p2;
reg    ap_predicate_op447_return_state2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg   [0:0] ap_phi_mux_do_init_phi_fu_182_p6;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg    tsStream_V_V_blk_n;
wire    ap_block_pp0_stage0;
reg   [0:0] do_init_reg_178;
reg   [47:0] tmp_V_0_rewind_reg_194;
reg   [4:0] p_read1_rewind_reg_208;
reg   [47:0] p_i_rewind_reg_222;
reg   [1:0] i_i_reg_236;
reg   [47:0] tmp_V_0_phi_reg_261;
reg   [4:0] p_read1_phi_reg_274;
reg   [59:0] accessCntIdx_i_reg_287;
reg   [47:0] sortedData_V_write_a_reg_301;
reg   [58:0] newIdx_V_write_assig_reg_315;
reg   [0:0] tmp_i_reg_2778;
reg   [0:0] tmp_i_reg_2778_pp0_iter1_reg;
reg   [0:0] tmp_i_reg_2778_pp0_iter2_reg;
wire   [1:0] i_fu_335_p2;
reg   [1:0] i_reg_2782;
reg   [0:0] tmp_1_i_reg_2787;
reg   [0:0] tmp_1_i_reg_2787_pp0_iter1_reg;
reg   [0:0] tmp_1_i_reg_2787_pp0_iter2_reg;
wire   [0:0] val_assign_0_i_fu_355_p2;
reg   [0:0] val_assign_0_i_reg_2791;
wire   [0:0] val_assign_0_1_i_fu_371_p2;
reg   [0:0] val_assign_0_1_i_reg_2796;
wire   [0:0] val_assign_0_2_i_fu_387_p2;
reg   [0:0] val_assign_0_2_i_reg_2801;
wire   [0:0] val_assign_0_3_i_fu_403_p2;
reg   [0:0] val_assign_0_3_i_reg_2806;
wire   [0:0] val_assign_0_4_i_fu_419_p2;
reg   [0:0] val_assign_0_4_i_reg_2811;
wire   [0:0] val_assign_0_5_i_fu_435_p2;
reg   [0:0] val_assign_0_5_i_reg_2816;
wire   [0:0] val_assign_0_6_i_fu_451_p2;
reg   [0:0] val_assign_0_6_i_reg_2821;
wire   [0:0] val_assign_0_7_i_fu_467_p2;
reg   [0:0] val_assign_0_7_i_reg_2826;
wire   [0:0] val_assign_0_8_i_fu_483_p2;
reg   [0:0] val_assign_0_8_i_reg_2831;
wire   [0:0] val_assign_0_9_i_fu_499_p2;
reg   [0:0] val_assign_0_9_i_reg_2836;
wire   [0:0] val_assign_0_i_35_fu_515_p2;
reg   [0:0] val_assign_0_i_35_reg_2841;
wire   [0:0] val_assign_0_10_i_fu_531_p2;
reg   [0:0] val_assign_0_10_i_reg_2846;
wire   [0:0] tmp_18_fu_537_p1;
reg   [0:0] tmp_18_reg_2851;
reg   [0:0] tmp_18_reg_2851_pp0_iter1_reg;
reg   [0:0] tmp_18_reg_2851_pp0_iter2_reg;
reg   [0:0] tmp_20_reg_2856;
reg   [0:0] tmp_20_reg_2856_pp0_iter1_reg;
reg   [0:0] tmp_20_reg_2856_pp0_iter2_reg;
reg   [0:0] tmp_22_reg_2861;
reg   [0:0] tmp_22_reg_2861_pp0_iter1_reg;
reg   [0:0] tmp_22_reg_2861_pp0_iter2_reg;
reg   [0:0] tmp_25_reg_2866;
reg   [0:0] tmp_25_reg_2866_pp0_iter1_reg;
reg   [0:0] tmp_25_reg_2866_pp0_iter2_reg;
wire   [0:0] val_assign_1_i_fu_575_p2;
reg   [0:0] val_assign_1_i_reg_2871;
wire   [0:0] val_assign_1_1_i_fu_581_p2;
reg   [0:0] val_assign_1_1_i_reg_2876;
wire   [0:0] val_assign_1_2_i_fu_587_p2;
reg   [0:0] val_assign_1_2_i_reg_2881;
wire   [0:0] val_assign_1_3_i_fu_593_p2;
reg   [0:0] val_assign_1_3_i_reg_2886;
wire   [0:0] val_assign_1_4_i_fu_599_p2;
reg   [0:0] val_assign_1_4_i_reg_2891;
wire   [0:0] val_assign_1_5_i_fu_605_p2;
reg   [0:0] val_assign_1_5_i_reg_2896;
wire   [0:0] val_assign_1_6_i_fu_611_p2;
reg   [0:0] val_assign_1_6_i_reg_2901;
wire   [0:0] val_assign_1_7_i_fu_617_p2;
reg   [0:0] val_assign_1_7_i_reg_2906;
wire   [0:0] val_assign_1_8_i_fu_623_p2;
reg   [0:0] val_assign_1_8_i_reg_2911;
wire   [0:0] val_assign_1_9_i_fu_629_p2;
reg   [0:0] val_assign_1_9_i_reg_2916;
wire   [0:0] val_assign_1_i_36_fu_635_p2;
reg   [0:0] val_assign_1_i_36_reg_2921;
wire   [0:0] val_assign_1_10_i_fu_641_p2;
reg   [0:0] val_assign_1_10_i_reg_2926;
reg   [0:0] tmp_44_reg_2931;
reg   [0:0] tmp_44_reg_2931_pp0_iter1_reg;
reg   [0:0] tmp_44_reg_2931_pp0_iter2_reg;
reg   [0:0] tmp_46_reg_2936;
reg   [0:0] tmp_46_reg_2936_pp0_iter1_reg;
reg   [0:0] tmp_46_reg_2936_pp0_iter2_reg;
reg   [0:0] tmp_48_reg_2941;
reg   [0:0] tmp_48_reg_2941_pp0_iter1_reg;
reg   [0:0] tmp_48_reg_2941_pp0_iter2_reg;
reg   [0:0] tmp_50_reg_2946;
reg   [0:0] tmp_50_reg_2946_pp0_iter1_reg;
reg   [0:0] tmp_50_reg_2946_pp0_iter2_reg;
wire   [0:0] val_assign_2_i_fu_689_p2;
reg   [0:0] val_assign_2_i_reg_2951;
wire   [0:0] val_assign_2_1_i_fu_695_p2;
reg   [0:0] val_assign_2_1_i_reg_2956;
wire   [0:0] val_assign_2_2_i_fu_701_p2;
reg   [0:0] val_assign_2_2_i_reg_2961;
wire   [0:0] val_assign_2_3_i_fu_707_p2;
reg   [0:0] val_assign_2_3_i_reg_2966;
wire   [0:0] val_assign_2_4_i_fu_713_p2;
reg   [0:0] val_assign_2_4_i_reg_2971;
wire   [0:0] val_assign_2_5_i_fu_719_p2;
reg   [0:0] val_assign_2_5_i_reg_2976;
wire   [0:0] val_assign_2_6_i_fu_725_p2;
reg   [0:0] val_assign_2_6_i_reg_2981;
wire   [0:0] val_assign_2_7_i_fu_731_p2;
reg   [0:0] val_assign_2_7_i_reg_2986;
wire   [0:0] val_assign_2_8_i_fu_737_p2;
reg   [0:0] val_assign_2_8_i_reg_2991;
wire   [0:0] val_assign_2_9_i_fu_743_p2;
reg   [0:0] val_assign_2_9_i_reg_2996;
wire   [0:0] val_assign_2_i_39_fu_749_p2;
reg   [0:0] val_assign_2_i_39_reg_3001;
wire   [0:0] val_assign_2_10_i_fu_755_p2;
reg   [0:0] val_assign_2_10_i_reg_3006;
reg   [0:0] tmp_67_reg_3011;
reg   [0:0] tmp_67_reg_3011_pp0_iter1_reg;
reg   [0:0] tmp_67_reg_3011_pp0_iter2_reg;
reg   [0:0] tmp_69_reg_3016;
reg   [0:0] tmp_69_reg_3016_pp0_iter1_reg;
reg   [0:0] tmp_69_reg_3016_pp0_iter2_reg;
reg   [0:0] tmp_71_reg_3021;
reg   [0:0] tmp_71_reg_3021_pp0_iter1_reg;
reg   [0:0] tmp_71_reg_3021_pp0_iter2_reg;
reg   [0:0] tmp_73_reg_3026;
reg   [0:0] tmp_73_reg_3026_pp0_iter1_reg;
reg   [0:0] tmp_73_reg_3026_pp0_iter2_reg;
wire   [0:0] val_assign_3_i_fu_803_p2;
reg   [0:0] val_assign_3_i_reg_3031;
wire   [0:0] val_assign_3_1_i_fu_809_p2;
reg   [0:0] val_assign_3_1_i_reg_3036;
wire   [0:0] val_assign_3_2_i_fu_815_p2;
reg   [0:0] val_assign_3_2_i_reg_3041;
wire   [0:0] val_assign_3_3_i_fu_821_p2;
reg   [0:0] val_assign_3_3_i_reg_3046;
wire   [0:0] val_assign_3_4_i_fu_827_p2;
reg   [0:0] val_assign_3_4_i_reg_3051;
wire   [0:0] val_assign_3_5_i_fu_833_p2;
reg   [0:0] val_assign_3_5_i_reg_3056;
wire   [0:0] val_assign_3_6_i_fu_839_p2;
reg   [0:0] val_assign_3_6_i_reg_3061;
wire   [0:0] val_assign_3_7_i_fu_845_p2;
reg   [0:0] val_assign_3_7_i_reg_3066;
wire   [0:0] val_assign_3_8_i_fu_851_p2;
reg   [0:0] val_assign_3_8_i_reg_3071;
wire   [0:0] val_assign_3_9_i_fu_857_p2;
reg   [0:0] val_assign_3_9_i_reg_3076;
wire   [0:0] val_assign_3_i_40_fu_863_p2;
reg   [0:0] val_assign_3_i_40_reg_3081;
wire   [0:0] val_assign_3_10_i_fu_869_p2;
reg   [0:0] val_assign_3_10_i_reg_3086;
reg   [0:0] tmp_91_reg_3091;
reg   [0:0] tmp_91_reg_3091_pp0_iter1_reg;
reg   [0:0] tmp_91_reg_3091_pp0_iter2_reg;
reg   [0:0] tmp_93_reg_3096;
reg   [0:0] tmp_93_reg_3096_pp0_iter1_reg;
reg   [0:0] tmp_93_reg_3096_pp0_iter2_reg;
reg   [0:0] tmp_95_reg_3101;
reg   [0:0] tmp_95_reg_3101_pp0_iter1_reg;
reg   [0:0] tmp_95_reg_3101_pp0_iter2_reg;
reg   [0:0] tmp_97_reg_3106;
reg   [0:0] tmp_97_reg_3106_pp0_iter1_reg;
reg   [0:0] tmp_97_reg_3106_pp0_iter2_reg;
wire   [47:0] tmp_32_fu_917_p1;
reg   [47:0] tmp_32_reg_3111;
wire   [3:0] tmpIdx_V_0_10_i_fu_1037_p2;
reg   [3:0] tmpIdx_V_0_10_i_reg_3116;
reg   [3:0] tmpIdx_V_0_10_i_reg_3116_pp0_iter2_reg;
wire   [3:0] tmpIdx_V_1_10_i_fu_1159_p2;
reg   [3:0] tmpIdx_V_1_10_i_reg_3123;
reg   [3:0] tmpIdx_V_1_10_i_reg_3123_pp0_iter2_reg;
wire   [3:0] tmpIdx_V_2_10_i_fu_1281_p2;
reg   [3:0] tmpIdx_V_2_10_i_reg_3130;
reg   [3:0] tmpIdx_V_2_10_i_reg_3130_pp0_iter2_reg;
wire   [3:0] tmpIdx_V_3_10_i_fu_1403_p2;
reg   [3:0] tmpIdx_V_3_10_i_reg_3137;
reg   [3:0] tmpIdx_V_3_10_i_reg_3137_pp0_iter2_reg;
wire   [5:0] colIndexBase_V_i_fu_1419_p2;
reg   [5:0] colIndexBase_V_i_reg_3145;
wire   [5:0] r_V_0_1_i_fu_1429_p2;
reg   [5:0] r_V_0_1_i_reg_3150;
wire   [5:0] r_V_0_2_i_fu_1435_p2;
reg   [5:0] r_V_0_2_i_reg_3155;
wire   [5:0] r_V_0_3_i_fu_1441_p2;
reg   [5:0] r_V_0_3_i_reg_3160;
wire   [6:0] r_V_0_4_i_fu_1447_p2;
reg   [6:0] r_V_0_4_i_reg_3165;
wire   [5:0] colIndexBase_V_i_38_fu_1463_p2;
reg   [5:0] colIndexBase_V_i_38_reg_3170;
reg   [59:0] tmp_90_fu_2645_p4;
reg    ap_enable_reg_pp0_iter3;
reg   [47:0] tmp_98_fu_2739_p4;
wire   [58:0] tmp_24_fu_2749_p6;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg   [47:0] ap_phi_mux_tmp_V_0_rewind_phi_fu_198_p6;
reg   [4:0] ap_phi_mux_p_read1_rewind_phi_fu_212_p6;
reg   [47:0] ap_phi_mux_p_i_rewind_phi_fu_226_p6;
reg   [1:0] ap_phi_mux_i_i_phi_fu_240_p6;
reg   [47:0] ap_phi_mux_p_i_phi_fu_253_p4;
wire   [47:0] ap_phi_reg_pp0_iter0_p_i_reg_250;
reg   [47:0] ap_phi_mux_tmp_V_0_phi_phi_fu_265_p4;
wire   [47:0] ap_phi_reg_pp0_iter0_tmp_V_0_phi_reg_261;
reg   [4:0] ap_phi_mux_p_read1_phi_phi_fu_278_p4;
wire   [4:0] ap_phi_reg_pp0_iter0_p_read1_phi_reg_274;
wire   [3:0] tmp_1_fu_347_p1;
wire   [3:0] tmp_2_fu_351_p1;
wire   [3:0] p_Result_29_0_1_i_fu_361_p4;
wire   [3:0] p_Result_29_0_2_i_fu_377_p4;
wire   [3:0] p_Result_29_0_3_i_fu_393_p4;
wire   [3:0] p_Result_29_0_4_i_fu_409_p4;
wire   [3:0] p_Result_29_0_5_i_fu_425_p4;
wire   [3:0] p_Result_29_0_6_i_fu_441_p4;
wire   [3:0] p_Result_29_0_7_i_fu_457_p4;
wire   [3:0] p_Result_29_0_8_i_fu_473_p4;
wire   [3:0] p_Result_29_0_9_i_fu_489_p4;
wire   [3:0] p_Result_29_0_i_fu_505_p4;
wire   [3:0] p_Result_29_0_10_i_fu_521_p4;
wire   [3:0] p_Result_30_1_i_fu_565_p4;
wire   [3:0] p_Result_30_2_i_fu_679_p4;
wire   [3:0] p_Result_30_3_i_fu_793_p4;
wire   [31:0] r_V_8_3_i_fu_907_p4;
wire   [1:0] tmp_16_0_2_cast_i_fu_927_p1;
wire   [1:0] tmp_16_0_cast_i_fu_921_p1;
wire   [1:0] tmp_16_0_1_cast_i_fu_924_p1;
wire   [1:0] tmp_fu_930_p2;
wire   [1:0] tmpIdx_V_0_2_i_fu_936_p2;
wire   [2:0] tmp_16_0_3_cast_i_fu_946_p1;
wire   [2:0] tmpIdx_V_0_2_cast_i_fu_942_p1;
wire   [1:0] tmp_16_0_6_cast_i_ca_fu_955_p1;
wire   [1:0] tmp_16_0_5_cast_i_ca_fu_952_p1;
wire   [1:0] tmp_16_0_4_cast_i_ca_fu_949_p1;
wire   [1:0] tmp5_fu_964_p2;
wire   [1:0] tmp4_fu_970_p2;
wire   [2:0] tmp3_fu_958_p2;
wire   [2:0] tmp4_cast_fu_976_p1;
wire   [2:0] tmpIdx_V_0_6_i_fu_980_p2;
wire   [1:0] tmp_16_0_cast_i_cas_fu_999_p1;
wire   [1:0] tmp_16_0_9_cast_i_ca_fu_996_p1;
wire   [1:0] tmp1_fu_1005_p2;
wire   [3:0] tmpIdx_V_0_6_cast_i_fu_986_p1;
wire   [3:0] tmp10_cast_fu_1011_p1;
wire   [1:0] tmp_16_0_10_cast_i_c_fu_1002_p1;
wire   [1:0] tmp_16_0_7_cast_i_ca_fu_990_p1;
wire   [1:0] tmp_16_0_8_cast_i_ca_fu_993_p1;
wire   [1:0] tmp2_fu_1021_p2;
wire   [1:0] tmp6_fu_1027_p2;
wire   [3:0] tmp9_fu_1015_p2;
wire   [3:0] tmp11_cast_fu_1033_p1;
wire   [1:0] tmp_16_1_2_cast_i_fu_1049_p1;
wire   [1:0] tmp_16_1_cast_i_fu_1043_p1;
wire   [1:0] tmp_16_1_1_cast_i_fu_1046_p1;
wire   [1:0] tmp7_fu_1052_p2;
wire   [1:0] tmpIdx_V_1_2_i_fu_1058_p2;
wire   [2:0] tmp_16_1_3_cast_i_fu_1068_p1;
wire   [2:0] tmpIdx_V_1_2_cast_i_fu_1064_p1;
wire   [1:0] tmp_16_1_6_cast_i_ca_fu_1077_p1;
wire   [1:0] tmp_16_1_5_cast_i_ca_fu_1074_p1;
wire   [1:0] tmp_16_1_4_cast_i_ca_fu_1071_p1;
wire   [1:0] tmp10_fu_1086_p2;
wire   [1:0] tmp11_fu_1092_p2;
wire   [2:0] tmp8_fu_1080_p2;
wire   [2:0] tmp15_cast_fu_1098_p1;
wire   [2:0] tmpIdx_V_1_6_i_fu_1102_p2;
wire   [1:0] tmp_16_1_cast_i_cas_fu_1121_p1;
wire   [1:0] tmp_16_1_9_cast_i_ca_fu_1118_p1;
wire   [1:0] tmp12_fu_1127_p2;
wire   [3:0] tmpIdx_V_1_6_cast_i_fu_1108_p1;
wire   [3:0] tmp21_cast_fu_1133_p1;
wire   [1:0] tmp_16_1_10_cast_i_c_fu_1124_p1;
wire   [1:0] tmp_16_1_7_cast_i_ca_fu_1112_p1;
wire   [1:0] tmp_16_1_8_cast_i_ca_fu_1115_p1;
wire   [1:0] tmp14_fu_1143_p2;
wire   [1:0] tmp15_fu_1149_p2;
wire   [3:0] tmp13_fu_1137_p2;
wire   [3:0] tmp22_cast_fu_1155_p1;
wire   [1:0] tmp_16_2_2_cast_i_fu_1171_p1;
wire   [1:0] tmp_16_2_cast_i_fu_1165_p1;
wire   [1:0] tmp_16_2_1_cast_i_fu_1168_p1;
wire   [1:0] tmp16_fu_1174_p2;
wire   [1:0] tmpIdx_V_2_2_i_fu_1180_p2;
wire   [2:0] tmp_16_2_3_cast_i_fu_1190_p1;
wire   [2:0] tmpIdx_V_2_2_cast_i_fu_1186_p1;
wire   [1:0] tmp_16_2_6_cast_i_ca_fu_1199_p1;
wire   [1:0] tmp_16_2_5_cast_i_ca_fu_1196_p1;
wire   [1:0] tmp_16_2_4_cast_i_ca_fu_1193_p1;
wire   [1:0] tmp18_fu_1208_p2;
wire   [1:0] tmp19_fu_1214_p2;
wire   [2:0] tmp17_fu_1202_p2;
wire   [2:0] tmp26_cast_fu_1220_p1;
wire   [2:0] tmpIdx_V_2_6_i_fu_1224_p2;
wire   [1:0] tmp_16_2_cast_i_cas_fu_1243_p1;
wire   [1:0] tmp_16_2_9_cast_i_ca_fu_1240_p1;
wire   [1:0] tmp20_fu_1249_p2;
wire   [3:0] tmpIdx_V_2_6_cast_i_fu_1230_p1;
wire   [3:0] tmp32_cast_fu_1255_p1;
wire   [1:0] tmp_16_2_10_cast_i_c_fu_1246_p1;
wire   [1:0] tmp_16_2_7_cast_i_ca_fu_1234_p1;
wire   [1:0] tmp_16_2_8_cast_i_ca_fu_1237_p1;
wire   [1:0] tmp22_fu_1265_p2;
wire   [1:0] tmp23_fu_1271_p2;
wire   [3:0] tmp21_fu_1259_p2;
wire   [3:0] tmp33_cast_fu_1277_p1;
wire   [1:0] tmp_16_3_2_cast_i_fu_1293_p1;
wire   [1:0] tmp_16_3_cast_i_fu_1287_p1;
wire   [1:0] tmp_16_3_1_cast_i_fu_1290_p1;
wire   [1:0] tmp24_fu_1296_p2;
wire   [1:0] tmpIdx_V_3_2_i_fu_1302_p2;
wire   [2:0] tmp_16_3_3_cast_i_fu_1312_p1;
wire   [2:0] tmpIdx_V_3_2_cast_i_fu_1308_p1;
wire   [1:0] tmp_16_3_6_cast_i_ca_fu_1321_p1;
wire   [1:0] tmp_16_3_5_cast_i_ca_fu_1318_p1;
wire   [1:0] tmp_16_3_4_cast_i_ca_fu_1315_p1;
wire   [1:0] tmp26_fu_1330_p2;
wire   [1:0] tmp27_fu_1336_p2;
wire   [2:0] tmp25_fu_1324_p2;
wire   [2:0] tmp37_cast_fu_1342_p1;
wire   [2:0] tmpIdx_V_3_6_i_fu_1346_p2;
wire   [1:0] tmp_16_3_cast_i_cas_fu_1365_p1;
wire   [1:0] tmp_16_3_9_cast_i_ca_fu_1362_p1;
wire   [1:0] tmp28_fu_1371_p2;
wire   [3:0] tmpIdx_V_3_6_cast_i_fu_1352_p1;
wire   [3:0] tmp43_cast_fu_1377_p1;
wire   [1:0] tmp_16_3_10_cast_i_c_fu_1368_p1;
wire   [1:0] tmp_16_3_7_cast_i_ca_fu_1356_p1;
wire   [1:0] tmp_16_3_8_cast_i_ca_fu_1359_p1;
wire   [1:0] tmp30_fu_1387_p2;
wire   [1:0] tmp31_fu_1393_p2;
wire   [3:0] tmp29_fu_1381_p2;
wire   [3:0] tmp44_cast_fu_1399_p1;
wire   [5:0] idx_assign_cast_i_fu_1409_p1;
wire   [5:0] p_shl_i_fu_1412_p3;
wire   [6:0] lhs_V_cast29_i_fu_1425_p1;
wire   [5:0] idx_assign_cast_i_37_fu_1453_p1;
wire   [5:0] p_shl_1_i_fu_1456_p3;
wire   [31:0] index_assign_4_0_i_fu_1476_p1;
wire   [31:0] index_assign_4_0_1_i_fu_1487_p1;
wire   [31:0] index_assign_4_0_2_i_fu_1498_p1;
wire   [31:0] index_assign_4_0_3_i_fu_1509_p1;
wire   [31:0] index_assign_4_0_4_i_fu_1520_p1;
wire   [0:0] tmp_7_fu_1523_p3;
wire   [0:0] tmp_6_fu_1512_p3;
wire   [0:0] tmp_5_fu_1501_p3;
wire   [0:0] tmp_4_fu_1490_p3;
wire   [0:0] tmp_3_fu_1479_p3;
wire   [4:0] tmpIdx_V_0_10_cast_i_fu_1473_p1;
wire   [4:0] p_Result_31_0_4_i_fu_1531_p6;
wire   [4:0] retData_V_i_fu_1551_p2;
wire   [0:0] tmp_8_fu_1557_p1;
wire   [63:0] p_Repl2_6_0_i_fu_1561_p1;
wire   [0:0] tmp_10_fu_1575_p3;
reg   [59:0] tmp_9_fu_1565_p4;
wire   [63:0] p_Repl2_6_0_1_i_fu_1583_p1;
wire   [0:0] tmp_12_fu_1597_p3;
reg   [59:0] tmp_11_fu_1587_p4;
wire   [63:0] p_Repl2_6_0_2_i_fu_1605_p1;
wire   [0:0] tmp_14_fu_1619_p3;
reg   [59:0] tmp_13_fu_1609_p4;
wire   [63:0] p_Repl2_6_0_3_i_fu_1627_p1;
wire   [0:0] tmp_16_fu_1641_p3;
reg   [59:0] tmp_15_fu_1631_p4;
wire   [63:0] p_Repl2_6_0_4_i_fu_1649_p1;
wire   [4:0] newTmpIdxWithoutRepe_fu_1545_p2;
wire   [6:0] colIndexBase_V_1_i_fu_1663_p3;
wire   [31:0] index_assign_7_0_i_fu_1671_p1;
wire   [63:0] p_Repl2_8_0_i_fu_1675_p1;
wire   [6:0] r_V_3_0_i_fu_1688_p2;
reg   [47:0] tmp_19_fu_1678_p4;
wire   [31:0] index_assign_7_0_1_i_fu_1694_p1;
wire   [63:0] p_Repl2_8_0_1_i_fu_1698_p1;
wire   [6:0] r_V_3_0_1_i_fu_1711_p2;
reg   [47:0] tmp_21_fu_1701_p4;
wire   [31:0] index_assign_7_0_2_i_fu_1717_p1;
wire   [63:0] p_Repl2_8_0_2_i_fu_1721_p1;
wire   [6:0] r_V_3_0_2_i_fu_1734_p2;
reg   [47:0] tmp_23_fu_1724_p4;
wire   [31:0] index_assign_7_0_3_i_fu_1740_p1;
wire   [63:0] p_Repl2_8_0_3_i_fu_1744_p1;
reg   [59:0] tmp_17_fu_1653_p4;
wire   [31:0] index_assign_4_1_i_fu_1763_p1;
wire   [5:0] r_V_17_1_i_fu_1774_p2;
wire   [31:0] index_assign_4_1_1_i_fu_1779_p1;
wire   [5:0] r_V_17_2_i_fu_1791_p2;
wire   [31:0] index_assign_4_1_2_i_fu_1796_p1;
wire   [5:0] r_V_17_3_i_fu_1808_p2;
wire   [31:0] index_assign_4_1_3_i_fu_1813_p1;
wire   [6:0] lhs_V_cast28_i_fu_1760_p1;
wire   [6:0] r_V_17_4_i_fu_1825_p2;
wire   [31:0] index_assign_4_1_4_i_fu_1831_p1;
wire   [0:0] tmp_31_fu_1835_p3;
wire   [0:0] tmp_30_fu_1817_p3;
wire   [0:0] tmp_29_fu_1800_p3;
wire   [0:0] tmp_28_fu_1783_p3;
wire   [0:0] tmp_27_fu_1766_p3;
wire   [4:0] tmpIdx_V_1_10_cast_i_fu_1757_p1;
wire   [4:0] p_Result_31_1_4_i_fu_1843_p6;
wire   [4:0] retData_V_1_i_fu_1863_p2;
wire   [0:0] tmp_34_fu_1869_p1;
wire   [63:0] p_Repl2_6_1_i_fu_1873_p1;
wire   [0:0] tmp_36_fu_1887_p3;
reg   [59:0] tmp_35_fu_1877_p4;
wire   [63:0] p_Repl2_6_1_1_i_fu_1895_p1;
wire   [0:0] tmp_38_fu_1909_p3;
reg   [59:0] tmp_37_fu_1899_p4;
wire   [63:0] p_Repl2_6_1_2_i_fu_1917_p1;
wire   [0:0] tmp_40_fu_1931_p3;
reg   [59:0] tmp_39_fu_1921_p4;
wire   [63:0] p_Repl2_6_1_3_i_fu_1939_p1;
wire   [0:0] tmp_42_fu_1953_p3;
reg   [59:0] tmp_41_fu_1943_p4;
wire   [63:0] p_Repl2_6_1_4_i_fu_1961_p1;
wire   [4:0] newTmpIdxWithoutRepe_1_fu_1857_p2;
wire   [6:0] colIndexBase_V_1_1_i_fu_1975_p3;
reg   [47:0] tmp_26_fu_1747_p4;
wire   [31:0] index_assign_7_1_i_fu_1983_p1;
wire   [63:0] p_Repl2_8_1_i_fu_1987_p1;
wire   [6:0] r_V_3_1_i_fu_2000_p2;
reg   [47:0] tmp_45_fu_1990_p4;
wire   [31:0] index_assign_7_1_1_i_fu_2006_p1;
wire   [63:0] p_Repl2_8_1_1_i_fu_2010_p1;
wire   [6:0] r_V_3_1_1_i_fu_2023_p2;
reg   [47:0] tmp_47_fu_2013_p4;
wire   [31:0] index_assign_7_1_2_i_fu_2029_p1;
wire   [63:0] p_Repl2_8_1_2_i_fu_2033_p1;
wire   [6:0] r_V_3_1_2_i_fu_2046_p2;
reg   [47:0] tmp_49_fu_2036_p4;
wire   [31:0] index_assign_7_1_3_i_fu_2052_p1;
wire   [63:0] p_Repl2_8_1_3_i_fu_2056_p1;
wire   [5:0] idx_assign_2_cast_i_fu_2072_p1;
wire   [5:0] p_shl_2_i_fu_2075_p3;
wire   [5:0] colIndexBase_V_2_i_fu_2082_p2;
reg   [59:0] tmp_43_fu_1965_p4;
wire   [31:0] index_assign_4_2_i_fu_2092_p1;
wire   [5:0] r_V_2_1_i_fu_2104_p2;
wire   [31:0] index_assign_4_2_1_i_fu_2110_p1;
wire   [5:0] r_V_2_2_i_fu_2122_p2;
wire   [31:0] index_assign_4_2_2_i_fu_2128_p1;
wire   [5:0] r_V_2_3_i_fu_2140_p2;
wire   [31:0] index_assign_4_2_3_i_fu_2146_p1;
wire   [6:0] lhs_V_2_cast27_i_fu_2088_p1;
wire   [6:0] r_V_2_4_i_fu_2158_p2;
wire   [31:0] index_assign_4_2_4_i_fu_2164_p1;
wire   [0:0] tmp_56_fu_2168_p3;
wire   [0:0] tmp_55_fu_2150_p3;
wire   [0:0] tmp_54_fu_2132_p3;
wire   [0:0] tmp_53_fu_2114_p3;
wire   [0:0] tmp_52_fu_2096_p3;
wire   [4:0] tmpIdx_V_2_10_cast_i_fu_2069_p1;
wire   [4:0] p_Result_31_2_4_i_fu_2176_p6;
wire   [4:0] retData_V_2_i_fu_2196_p2;
wire   [0:0] tmp_57_fu_2202_p1;
wire   [63:0] p_Repl2_6_2_i_fu_2206_p1;
wire   [0:0] tmp_59_fu_2220_p3;
reg   [59:0] tmp_58_fu_2210_p4;
wire   [63:0] p_Repl2_6_2_1_i_fu_2228_p1;
wire   [0:0] tmp_61_fu_2242_p3;
reg   [59:0] tmp_60_fu_2232_p4;
wire   [63:0] p_Repl2_6_2_2_i_fu_2250_p1;
wire   [0:0] tmp_63_fu_2264_p3;
reg   [59:0] tmp_62_fu_2254_p4;
wire   [63:0] p_Repl2_6_2_3_i_fu_2272_p1;
wire   [0:0] tmp_65_fu_2286_p3;
reg   [59:0] tmp_64_fu_2276_p4;
wire   [63:0] p_Repl2_6_2_4_i_fu_2294_p1;
wire   [4:0] newTmpIdxWithoutRepe_2_fu_2190_p2;
wire   [6:0] colIndexBase_V_1_2_i_fu_2308_p3;
reg   [47:0] tmp_51_fu_2059_p4;
wire   [31:0] index_assign_7_2_i_fu_2316_p1;
wire   [63:0] p_Repl2_8_2_i_fu_2320_p1;
wire   [6:0] r_V_3_2_i_fu_2333_p2;
reg   [47:0] tmp_68_fu_2323_p4;
wire   [31:0] index_assign_7_2_1_i_fu_2339_p1;
wire   [63:0] p_Repl2_8_2_1_i_fu_2343_p1;
wire   [6:0] r_V_3_2_1_i_fu_2356_p2;
reg   [47:0] tmp_70_fu_2346_p4;
wire   [31:0] index_assign_7_2_2_i_fu_2362_p1;
wire   [63:0] p_Repl2_8_2_2_i_fu_2366_p1;
wire   [6:0] r_V_3_2_2_i_fu_2379_p2;
reg   [47:0] tmp_72_fu_2369_p4;
wire   [31:0] index_assign_7_2_3_i_fu_2385_p1;
wire   [63:0] p_Repl2_8_2_3_i_fu_2389_p1;
wire   [38:0] tmp_75_fu_2402_p4;
wire   [5:0] idx_assign_3_cast_i_fu_2419_p1;
wire   [5:0] p_shl_3_i_fu_2422_p3;
wire   [5:0] colIndexBase_V_3_i_fu_2429_p2;
reg   [59:0] tmp_66_fu_2298_p4;
wire   [31:0] index_assign_4_3_i_fu_2439_p1;
wire   [5:0] r_V_311_1_i_fu_2451_p2;
wire   [31:0] index_assign_4_3_1_i_fu_2457_p1;
wire   [5:0] r_V_311_2_i_fu_2469_p2;
wire   [31:0] index_assign_4_3_2_i_fu_2475_p1;
wire   [5:0] r_V_311_3_i_fu_2487_p2;
wire   [31:0] index_assign_4_3_3_i_fu_2493_p1;
wire   [6:0] lhs_V_3_cast26_i_fu_2435_p1;
wire   [6:0] r_V_311_4_i_fu_2505_p2;
wire   [31:0] index_assign_4_3_4_i_fu_2511_p1;
wire   [0:0] tmp_80_fu_2515_p3;
wire   [0:0] tmp_79_fu_2497_p3;
wire   [0:0] tmp_78_fu_2479_p3;
wire   [0:0] tmp_77_fu_2461_p3;
wire   [0:0] tmp_76_fu_2443_p3;
wire   [4:0] tmpIdx_V_3_10_cast_i_fu_2416_p1;
wire   [4:0] p_Result_31_3_4_i_fu_2523_p6;
wire   [4:0] retData_V_3_i_fu_2543_p2;
wire   [0:0] tmp_81_fu_2549_p1;
wire   [63:0] p_Repl2_6_3_i_fu_2553_p1;
wire   [0:0] tmp_83_fu_2567_p3;
reg   [59:0] tmp_82_fu_2557_p4;
wire   [63:0] p_Repl2_6_3_1_i_fu_2575_p1;
wire   [0:0] tmp_85_fu_2589_p3;
reg   [59:0] tmp_84_fu_2579_p4;
wire   [63:0] p_Repl2_6_3_2_i_fu_2597_p1;
wire   [0:0] tmp_87_fu_2611_p3;
reg   [59:0] tmp_86_fu_2601_p4;
wire   [63:0] p_Repl2_6_3_3_i_fu_2619_p1;
wire   [0:0] tmp_89_fu_2633_p3;
reg   [59:0] tmp_88_fu_2623_p4;
wire   [63:0] p_Repl2_6_3_4_i_fu_2641_p1;
wire   [4:0] newTmpIdxWithoutRepe_3_fu_2537_p2;
wire   [6:0] colIndexBase_V_1_3_i_fu_2655_p3;
reg   [47:0] tmp_74_fu_2392_p4;
wire   [31:0] index_assign_7_3_i_fu_2663_p1;
wire   [63:0] p_Repl2_8_3_i_fu_2667_p1;
wire   [6:0] r_V_3_3_i_fu_2680_p2;
reg   [47:0] tmp_92_fu_2670_p4;
wire   [31:0] index_assign_7_3_1_i_fu_2686_p1;
wire   [63:0] p_Repl2_8_3_1_i_fu_2690_p1;
wire   [6:0] r_V_3_3_1_i_fu_2703_p2;
reg   [47:0] tmp_94_fu_2693_p4;
wire   [31:0] index_assign_7_3_2_i_fu_2709_p1;
wire   [63:0] p_Repl2_8_3_2_i_fu_2713_p1;
wire   [6:0] r_V_3_3_2_i_fu_2726_p2;
reg   [47:0] tmp_96_fu_2716_p4;
wire   [31:0] index_assign_7_3_3_i_fu_2732_p1;
wire   [63:0] p_Repl2_8_3_3_i_fu_2736_p1;
wire   [39:0] tmp_s_fu_2412_p1;
wire   [59:0] newIdx_V_write_assig_1_fu_1469_p1;
reg   [59:0] ap_return_0_preg;
reg   [47:0] ap_return_1_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_354;
reg    ap_condition_69;
reg    ap_condition_59;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_return_0_preg = 60'd0;
#0 ap_return_1_preg = 48'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & ((tmp_i_reg_2778_pp0_iter2_reg == 1'd1) | (tmp_1_i_reg_2787_pp0_iter2_reg == 1'd1)))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                ap_return_0_preg[0] <= 1'b0;
        ap_return_0_preg[1] <= 1'b0;
        ap_return_0_preg[2] <= 1'b0;
        ap_return_0_preg[3] <= 1'b0;
        ap_return_0_preg[5] <= 1'b0;
        ap_return_0_preg[6] <= 1'b0;
        ap_return_0_preg[7] <= 1'b0;
        ap_return_0_preg[8] <= 1'b0;
        ap_return_0_preg[10] <= 1'b0;
        ap_return_0_preg[11] <= 1'b0;
        ap_return_0_preg[12] <= 1'b0;
        ap_return_0_preg[13] <= 1'b0;
        ap_return_0_preg[15] <= 1'b0;
        ap_return_0_preg[16] <= 1'b0;
        ap_return_0_preg[17] <= 1'b0;
        ap_return_0_preg[18] <= 1'b0;
        ap_return_0_preg[20] <= 1'b0;
        ap_return_0_preg[21] <= 1'b0;
        ap_return_0_preg[22] <= 1'b0;
        ap_return_0_preg[23] <= 1'b0;
        ap_return_0_preg[25] <= 1'b0;
        ap_return_0_preg[26] <= 1'b0;
        ap_return_0_preg[27] <= 1'b0;
        ap_return_0_preg[28] <= 1'b0;
        ap_return_0_preg[30] <= 1'b0;
        ap_return_0_preg[31] <= 1'b0;
        ap_return_0_preg[32] <= 1'b0;
        ap_return_0_preg[33] <= 1'b0;
        ap_return_0_preg[35] <= 1'b0;
        ap_return_0_preg[36] <= 1'b0;
        ap_return_0_preg[37] <= 1'b0;
        ap_return_0_preg[38] <= 1'b0;
        ap_return_0_preg[40] <= 1'b0;
        ap_return_0_preg[41] <= 1'b0;
        ap_return_0_preg[42] <= 1'b0;
        ap_return_0_preg[43] <= 1'b0;
        ap_return_0_preg[45] <= 1'b0;
        ap_return_0_preg[46] <= 1'b0;
        ap_return_0_preg[47] <= 1'b0;
        ap_return_0_preg[48] <= 1'b0;
        ap_return_0_preg[50] <= 1'b0;
        ap_return_0_preg[51] <= 1'b0;
        ap_return_0_preg[52] <= 1'b0;
        ap_return_0_preg[53] <= 1'b0;
        ap_return_0_preg[55] <= 1'b0;
        ap_return_0_preg[56] <= 1'b0;
        ap_return_0_preg[57] <= 1'b0;
        ap_return_0_preg[58] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & ((tmp_i_reg_2778_pp0_iter2_reg == 1'd1) | (tmp_1_i_reg_2787_pp0_iter2_reg == 1'd1)))) begin
                        ap_return_0_preg[3 : 0] <= newIdx_V_write_assig_1_fu_1469_p1[3 : 0];
            ap_return_0_preg[8 : 5] <= newIdx_V_write_assig_1_fu_1469_p1[8 : 5];
            ap_return_0_preg[13 : 10] <= newIdx_V_write_assig_1_fu_1469_p1[13 : 10];
            ap_return_0_preg[18 : 15] <= newIdx_V_write_assig_1_fu_1469_p1[18 : 15];
            ap_return_0_preg[23 : 20] <= newIdx_V_write_assig_1_fu_1469_p1[23 : 20];
            ap_return_0_preg[28 : 25] <= newIdx_V_write_assig_1_fu_1469_p1[28 : 25];
            ap_return_0_preg[33 : 30] <= newIdx_V_write_assig_1_fu_1469_p1[33 : 30];
            ap_return_0_preg[38 : 35] <= newIdx_V_write_assig_1_fu_1469_p1[38 : 35];
            ap_return_0_preg[43 : 40] <= newIdx_V_write_assig_1_fu_1469_p1[43 : 40];
            ap_return_0_preg[48 : 45] <= newIdx_V_write_assig_1_fu_1469_p1[48 : 45];
            ap_return_0_preg[53 : 50] <= newIdx_V_write_assig_1_fu_1469_p1[53 : 50];
            ap_return_0_preg[58 : 55] <= newIdx_V_write_assig_1_fu_1469_p1[58 : 55];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 48'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & ((tmp_i_reg_2778_pp0_iter2_reg == 1'd1) | (tmp_1_i_reg_2787_pp0_iter2_reg == 1'd1)))) begin
            ap_return_1_preg <= sortedData_V_write_a_reg_301;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2778_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_1_i_reg_2787_pp0_iter2_reg == 1'd0))) begin
        accessCntIdx_i_reg_287 <= tmp_90_fu_2645_p4;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & ((tmp_i_reg_2778_pp0_iter2_reg == 1'd1) | (tmp_1_i_reg_2787_pp0_iter2_reg == 1'd1))) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        accessCntIdx_i_reg_287 <= 60'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2778 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_1_i_reg_2787 == 1'd0))) begin
        do_init_reg_178 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((tmp_i_reg_2778 == 1'd1) | (tmp_1_i_reg_2787 == 1'd1))) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_178 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2778 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_1_i_reg_2787 == 1'd0))) begin
        i_i_reg_236 <= i_reg_2782;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & ((tmp_i_reg_2778 == 1'd1) | (tmp_1_i_reg_2787 == 1'd1))) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        i_i_reg_236 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2778_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_1_i_reg_2787_pp0_iter2_reg == 1'd0))) begin
                newIdx_V_write_assig_reg_315[3 : 0] <= tmp_24_fu_2749_p6[3 : 0];
        newIdx_V_write_assig_reg_315[8 : 5] <= tmp_24_fu_2749_p6[8 : 5];
        newIdx_V_write_assig_reg_315[13 : 10] <= tmp_24_fu_2749_p6[13 : 10];
        newIdx_V_write_assig_reg_315[18 : 15] <= tmp_24_fu_2749_p6[18 : 15];
        newIdx_V_write_assig_reg_315[23 : 20] <= tmp_24_fu_2749_p6[23 : 20];
        newIdx_V_write_assig_reg_315[28 : 25] <= tmp_24_fu_2749_p6[28 : 25];
        newIdx_V_write_assig_reg_315[33 : 30] <= tmp_24_fu_2749_p6[33 : 30];
        newIdx_V_write_assig_reg_315[38 : 35] <= tmp_24_fu_2749_p6[38 : 35];
        newIdx_V_write_assig_reg_315[43 : 40] <= tmp_24_fu_2749_p6[43 : 40];
        newIdx_V_write_assig_reg_315[48 : 45] <= tmp_24_fu_2749_p6[48 : 45];
        newIdx_V_write_assig_reg_315[53 : 50] <= tmp_24_fu_2749_p6[53 : 50];
        newIdx_V_write_assig_reg_315[58 : 55] <= tmp_24_fu_2749_p6[58 : 55];
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & ((tmp_i_reg_2778_pp0_iter2_reg == 1'd1) | (tmp_1_i_reg_2787_pp0_iter2_reg == 1'd1))) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
                newIdx_V_write_assig_reg_315[0] <= 1'b0;
        newIdx_V_write_assig_reg_315[1] <= 1'b0;
        newIdx_V_write_assig_reg_315[2] <= 1'b0;
        newIdx_V_write_assig_reg_315[3] <= 1'b0;
        newIdx_V_write_assig_reg_315[5] <= 1'b0;
        newIdx_V_write_assig_reg_315[6] <= 1'b0;
        newIdx_V_write_assig_reg_315[7] <= 1'b0;
        newIdx_V_write_assig_reg_315[8] <= 1'b0;
        newIdx_V_write_assig_reg_315[10] <= 1'b0;
        newIdx_V_write_assig_reg_315[11] <= 1'b0;
        newIdx_V_write_assig_reg_315[12] <= 1'b0;
        newIdx_V_write_assig_reg_315[13] <= 1'b0;
        newIdx_V_write_assig_reg_315[15] <= 1'b0;
        newIdx_V_write_assig_reg_315[16] <= 1'b0;
        newIdx_V_write_assig_reg_315[17] <= 1'b0;
        newIdx_V_write_assig_reg_315[18] <= 1'b0;
        newIdx_V_write_assig_reg_315[20] <= 1'b0;
        newIdx_V_write_assig_reg_315[21] <= 1'b0;
        newIdx_V_write_assig_reg_315[22] <= 1'b0;
        newIdx_V_write_assig_reg_315[23] <= 1'b0;
        newIdx_V_write_assig_reg_315[25] <= 1'b0;
        newIdx_V_write_assig_reg_315[26] <= 1'b0;
        newIdx_V_write_assig_reg_315[27] <= 1'b0;
        newIdx_V_write_assig_reg_315[28] <= 1'b0;
        newIdx_V_write_assig_reg_315[30] <= 1'b0;
        newIdx_V_write_assig_reg_315[31] <= 1'b0;
        newIdx_V_write_assig_reg_315[32] <= 1'b0;
        newIdx_V_write_assig_reg_315[33] <= 1'b0;
        newIdx_V_write_assig_reg_315[35] <= 1'b0;
        newIdx_V_write_assig_reg_315[36] <= 1'b0;
        newIdx_V_write_assig_reg_315[37] <= 1'b0;
        newIdx_V_write_assig_reg_315[38] <= 1'b0;
        newIdx_V_write_assig_reg_315[40] <= 1'b0;
        newIdx_V_write_assig_reg_315[41] <= 1'b0;
        newIdx_V_write_assig_reg_315[42] <= 1'b0;
        newIdx_V_write_assig_reg_315[43] <= 1'b0;
        newIdx_V_write_assig_reg_315[45] <= 1'b0;
        newIdx_V_write_assig_reg_315[46] <= 1'b0;
        newIdx_V_write_assig_reg_315[47] <= 1'b0;
        newIdx_V_write_assig_reg_315[48] <= 1'b0;
        newIdx_V_write_assig_reg_315[50] <= 1'b0;
        newIdx_V_write_assig_reg_315[51] <= 1'b0;
        newIdx_V_write_assig_reg_315[52] <= 1'b0;
        newIdx_V_write_assig_reg_315[53] <= 1'b0;
        newIdx_V_write_assig_reg_315[55] <= 1'b0;
        newIdx_V_write_assig_reg_315[56] <= 1'b0;
        newIdx_V_write_assig_reg_315[57] <= 1'b0;
        newIdx_V_write_assig_reg_315[58] <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_59)) begin
        if ((ap_phi_mux_do_init_phi_fu_182_p6 == 1'd0)) begin
            p_read1_phi_reg_274 <= ap_phi_mux_p_read1_rewind_phi_fu_212_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_182_p6 == 1'd1)) begin
            p_read1_phi_reg_274 <= p_read;
        end else if ((1'b1 == 1'b1)) begin
            p_read1_phi_reg_274 <= ap_phi_reg_pp0_iter0_p_read1_phi_reg_274;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_59)) begin
        if ((ap_phi_mux_do_init_phi_fu_182_p6 == 1'd0)) begin
            tmp_V_0_phi_reg_261 <= ap_phi_mux_tmp_V_0_rewind_phi_fu_198_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_182_p6 == 1'd1)) begin
            tmp_V_0_phi_reg_261 <= tsStream_V_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            tmp_V_0_phi_reg_261 <= ap_phi_reg_pp0_iter0_tmp_V_0_phi_reg_261;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2778_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_1_i_reg_2787_pp0_iter1_reg == 1'd0))) begin
        colIndexBase_V_i_38_reg_3170 <= colIndexBase_V_i_38_fu_1463_p2;
        colIndexBase_V_i_reg_3145 <= colIndexBase_V_i_fu_1419_p2;
        r_V_0_1_i_reg_3150 <= r_V_0_1_i_fu_1429_p2;
        r_V_0_2_i_reg_3155 <= r_V_0_2_i_fu_1435_p2;
        r_V_0_3_i_reg_3160 <= r_V_0_3_i_fu_1441_p2;
        r_V_0_4_i_reg_3165 <= r_V_0_4_i_fu_1447_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_2782 <= i_fu_335_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2778 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_1_i_reg_2787 == 1'd0))) begin
        p_i_rewind_reg_222[31 : 0] <= tmp_32_reg_3111[31 : 0];
        p_read1_rewind_reg_208 <= p_read1_phi_reg_274;
        tmp_V_0_rewind_reg_194 <= tmp_V_0_phi_reg_261;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2778_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_1_i_reg_2787_pp0_iter2_reg == 1'd0))) begin
        sortedData_V_write_a_reg_301 <= tmp_98_fu_2739_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2778 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1_i_reg_2787 == 1'd0))) begin
        tmpIdx_V_0_10_i_reg_3116 <= tmpIdx_V_0_10_i_fu_1037_p2;
        tmpIdx_V_1_10_i_reg_3123 <= tmpIdx_V_1_10_i_fu_1159_p2;
        tmpIdx_V_2_10_i_reg_3130 <= tmpIdx_V_2_10_i_fu_1281_p2;
        tmpIdx_V_3_10_i_reg_3137 <= tmpIdx_V_3_10_i_fu_1403_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        tmpIdx_V_0_10_i_reg_3116_pp0_iter2_reg <= tmpIdx_V_0_10_i_reg_3116;
        tmpIdx_V_1_10_i_reg_3123_pp0_iter2_reg <= tmpIdx_V_1_10_i_reg_3123;
        tmpIdx_V_2_10_i_reg_3130_pp0_iter2_reg <= tmpIdx_V_2_10_i_reg_3130;
        tmpIdx_V_3_10_i_reg_3137_pp0_iter2_reg <= tmpIdx_V_3_10_i_reg_3137;
        tmp_18_reg_2851_pp0_iter2_reg <= tmp_18_reg_2851_pp0_iter1_reg;
        tmp_1_i_reg_2787_pp0_iter2_reg <= tmp_1_i_reg_2787_pp0_iter1_reg;
        tmp_20_reg_2856_pp0_iter2_reg <= tmp_20_reg_2856_pp0_iter1_reg;
        tmp_22_reg_2861_pp0_iter2_reg <= tmp_22_reg_2861_pp0_iter1_reg;
        tmp_25_reg_2866_pp0_iter2_reg <= tmp_25_reg_2866_pp0_iter1_reg;
        tmp_44_reg_2931_pp0_iter2_reg <= tmp_44_reg_2931_pp0_iter1_reg;
        tmp_46_reg_2936_pp0_iter2_reg <= tmp_46_reg_2936_pp0_iter1_reg;
        tmp_48_reg_2941_pp0_iter2_reg <= tmp_48_reg_2941_pp0_iter1_reg;
        tmp_50_reg_2946_pp0_iter2_reg <= tmp_50_reg_2946_pp0_iter1_reg;
        tmp_67_reg_3011_pp0_iter2_reg <= tmp_67_reg_3011_pp0_iter1_reg;
        tmp_69_reg_3016_pp0_iter2_reg <= tmp_69_reg_3016_pp0_iter1_reg;
        tmp_71_reg_3021_pp0_iter2_reg <= tmp_71_reg_3021_pp0_iter1_reg;
        tmp_73_reg_3026_pp0_iter2_reg <= tmp_73_reg_3026_pp0_iter1_reg;
        tmp_91_reg_3091_pp0_iter2_reg <= tmp_91_reg_3091_pp0_iter1_reg;
        tmp_93_reg_3096_pp0_iter2_reg <= tmp_93_reg_3096_pp0_iter1_reg;
        tmp_95_reg_3101_pp0_iter2_reg <= tmp_95_reg_3101_pp0_iter1_reg;
        tmp_97_reg_3106_pp0_iter2_reg <= tmp_97_reg_3106_pp0_iter1_reg;
        tmp_i_reg_2778_pp0_iter2_reg <= tmp_i_reg_2778_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_1_i_fu_341_p2 == 1'd0) & (tmp_i_fu_329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_18_reg_2851 <= tmp_18_fu_537_p1;
        tmp_20_reg_2856 <= ap_phi_mux_p_i_phi_fu_253_p4[32'd1];
        tmp_22_reg_2861 <= ap_phi_mux_p_i_phi_fu_253_p4[32'd2];
        tmp_25_reg_2866 <= ap_phi_mux_p_i_phi_fu_253_p4[32'd3];
        tmp_44_reg_2931 <= ap_phi_mux_p_i_phi_fu_253_p4[32'd4];
        tmp_46_reg_2936 <= ap_phi_mux_p_i_phi_fu_253_p4[32'd5];
        tmp_48_reg_2941 <= ap_phi_mux_p_i_phi_fu_253_p4[32'd6];
        tmp_50_reg_2946 <= ap_phi_mux_p_i_phi_fu_253_p4[32'd7];
        tmp_67_reg_3011 <= ap_phi_mux_p_i_phi_fu_253_p4[32'd8];
        tmp_69_reg_3016 <= ap_phi_mux_p_i_phi_fu_253_p4[32'd9];
        tmp_71_reg_3021 <= ap_phi_mux_p_i_phi_fu_253_p4[32'd10];
        tmp_73_reg_3026 <= ap_phi_mux_p_i_phi_fu_253_p4[32'd11];
        tmp_91_reg_3091 <= ap_phi_mux_p_i_phi_fu_253_p4[32'd12];
        tmp_93_reg_3096 <= ap_phi_mux_p_i_phi_fu_253_p4[32'd13];
        tmp_95_reg_3101 <= ap_phi_mux_p_i_phi_fu_253_p4[32'd14];
        tmp_97_reg_3106 <= ap_phi_mux_p_i_phi_fu_253_p4[32'd15];
        val_assign_0_10_i_reg_2846 <= val_assign_0_10_i_fu_531_p2;
        val_assign_0_1_i_reg_2796 <= val_assign_0_1_i_fu_371_p2;
        val_assign_0_2_i_reg_2801 <= val_assign_0_2_i_fu_387_p2;
        val_assign_0_3_i_reg_2806 <= val_assign_0_3_i_fu_403_p2;
        val_assign_0_4_i_reg_2811 <= val_assign_0_4_i_fu_419_p2;
        val_assign_0_5_i_reg_2816 <= val_assign_0_5_i_fu_435_p2;
        val_assign_0_6_i_reg_2821 <= val_assign_0_6_i_fu_451_p2;
        val_assign_0_7_i_reg_2826 <= val_assign_0_7_i_fu_467_p2;
        val_assign_0_8_i_reg_2831 <= val_assign_0_8_i_fu_483_p2;
        val_assign_0_9_i_reg_2836 <= val_assign_0_9_i_fu_499_p2;
        val_assign_0_i_35_reg_2841 <= val_assign_0_i_35_fu_515_p2;
        val_assign_0_i_reg_2791 <= val_assign_0_i_fu_355_p2;
        val_assign_1_10_i_reg_2926 <= val_assign_1_10_i_fu_641_p2;
        val_assign_1_1_i_reg_2876 <= val_assign_1_1_i_fu_581_p2;
        val_assign_1_2_i_reg_2881 <= val_assign_1_2_i_fu_587_p2;
        val_assign_1_3_i_reg_2886 <= val_assign_1_3_i_fu_593_p2;
        val_assign_1_4_i_reg_2891 <= val_assign_1_4_i_fu_599_p2;
        val_assign_1_5_i_reg_2896 <= val_assign_1_5_i_fu_605_p2;
        val_assign_1_6_i_reg_2901 <= val_assign_1_6_i_fu_611_p2;
        val_assign_1_7_i_reg_2906 <= val_assign_1_7_i_fu_617_p2;
        val_assign_1_8_i_reg_2911 <= val_assign_1_8_i_fu_623_p2;
        val_assign_1_9_i_reg_2916 <= val_assign_1_9_i_fu_629_p2;
        val_assign_1_i_36_reg_2921 <= val_assign_1_i_36_fu_635_p2;
        val_assign_1_i_reg_2871 <= val_assign_1_i_fu_575_p2;
        val_assign_2_10_i_reg_3006 <= val_assign_2_10_i_fu_755_p2;
        val_assign_2_1_i_reg_2956 <= val_assign_2_1_i_fu_695_p2;
        val_assign_2_2_i_reg_2961 <= val_assign_2_2_i_fu_701_p2;
        val_assign_2_3_i_reg_2966 <= val_assign_2_3_i_fu_707_p2;
        val_assign_2_4_i_reg_2971 <= val_assign_2_4_i_fu_713_p2;
        val_assign_2_5_i_reg_2976 <= val_assign_2_5_i_fu_719_p2;
        val_assign_2_6_i_reg_2981 <= val_assign_2_6_i_fu_725_p2;
        val_assign_2_7_i_reg_2986 <= val_assign_2_7_i_fu_731_p2;
        val_assign_2_8_i_reg_2991 <= val_assign_2_8_i_fu_737_p2;
        val_assign_2_9_i_reg_2996 <= val_assign_2_9_i_fu_743_p2;
        val_assign_2_i_39_reg_3001 <= val_assign_2_i_39_fu_749_p2;
        val_assign_2_i_reg_2951 <= val_assign_2_i_fu_689_p2;
        val_assign_3_10_i_reg_3086 <= val_assign_3_10_i_fu_869_p2;
        val_assign_3_1_i_reg_3036 <= val_assign_3_1_i_fu_809_p2;
        val_assign_3_2_i_reg_3041 <= val_assign_3_2_i_fu_815_p2;
        val_assign_3_3_i_reg_3046 <= val_assign_3_3_i_fu_821_p2;
        val_assign_3_4_i_reg_3051 <= val_assign_3_4_i_fu_827_p2;
        val_assign_3_5_i_reg_3056 <= val_assign_3_5_i_fu_833_p2;
        val_assign_3_6_i_reg_3061 <= val_assign_3_6_i_fu_839_p2;
        val_assign_3_7_i_reg_3066 <= val_assign_3_7_i_fu_845_p2;
        val_assign_3_8_i_reg_3071 <= val_assign_3_8_i_fu_851_p2;
        val_assign_3_9_i_reg_3076 <= val_assign_3_9_i_fu_857_p2;
        val_assign_3_i_40_reg_3081 <= val_assign_3_i_40_fu_863_p2;
        val_assign_3_i_reg_3031 <= val_assign_3_i_fu_803_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_18_reg_2851_pp0_iter1_reg <= tmp_18_reg_2851;
        tmp_1_i_reg_2787_pp0_iter1_reg <= tmp_1_i_reg_2787;
        tmp_20_reg_2856_pp0_iter1_reg <= tmp_20_reg_2856;
        tmp_22_reg_2861_pp0_iter1_reg <= tmp_22_reg_2861;
        tmp_25_reg_2866_pp0_iter1_reg <= tmp_25_reg_2866;
        tmp_44_reg_2931_pp0_iter1_reg <= tmp_44_reg_2931;
        tmp_46_reg_2936_pp0_iter1_reg <= tmp_46_reg_2936;
        tmp_48_reg_2941_pp0_iter1_reg <= tmp_48_reg_2941;
        tmp_50_reg_2946_pp0_iter1_reg <= tmp_50_reg_2946;
        tmp_67_reg_3011_pp0_iter1_reg <= tmp_67_reg_3011;
        tmp_69_reg_3016_pp0_iter1_reg <= tmp_69_reg_3016;
        tmp_71_reg_3021_pp0_iter1_reg <= tmp_71_reg_3021;
        tmp_73_reg_3026_pp0_iter1_reg <= tmp_73_reg_3026;
        tmp_91_reg_3091_pp0_iter1_reg <= tmp_91_reg_3091;
        tmp_93_reg_3096_pp0_iter1_reg <= tmp_93_reg_3096;
        tmp_95_reg_3101_pp0_iter1_reg <= tmp_95_reg_3101;
        tmp_97_reg_3106_pp0_iter1_reg <= tmp_97_reg_3106;
        tmp_i_reg_2778 <= tmp_i_fu_329_p2;
        tmp_i_reg_2778_pp0_iter1_reg <= tmp_i_reg_2778;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_fu_329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_1_i_reg_2787 <= tmp_1_i_fu_341_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_1_i_fu_341_p2 == 1'd0) & (tmp_i_fu_329_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_32_reg_3111[31 : 0] <= tmp_32_fu_917_p1[31 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & ((tmp_i_reg_2778_pp0_iter2_reg == 1'd1) | (tmp_1_i_reg_2787_pp0_iter2_reg == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_354)) begin
        if (((tmp_i_reg_2778 == 1'd1) | (tmp_1_i_reg_2787 == 1'd1))) begin
            ap_phi_mux_do_init_phi_fu_182_p6 = 1'd1;
        end else if (((tmp_i_reg_2778 == 1'd0) & (tmp_1_i_reg_2787 == 1'd0))) begin
            ap_phi_mux_do_init_phi_fu_182_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_182_p6 = do_init_reg_178;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_182_p6 = do_init_reg_178;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_354)) begin
        if (((tmp_i_reg_2778 == 1'd1) | (tmp_1_i_reg_2787 == 1'd1))) begin
            ap_phi_mux_i_i_phi_fu_240_p6 = 2'd0;
        end else if (((tmp_i_reg_2778 == 1'd0) & (tmp_1_i_reg_2787 == 1'd0))) begin
            ap_phi_mux_i_i_phi_fu_240_p6 = i_reg_2782;
        end else begin
            ap_phi_mux_i_i_phi_fu_240_p6 = i_i_reg_236;
        end
    end else begin
        ap_phi_mux_i_i_phi_fu_240_p6 = i_i_reg_236;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_69)) begin
        if ((ap_phi_mux_do_init_phi_fu_182_p6 == 1'd0)) begin
            ap_phi_mux_p_i_phi_fu_253_p4 = ap_phi_mux_p_i_rewind_phi_fu_226_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_182_p6 == 1'd1)) begin
            ap_phi_mux_p_i_phi_fu_253_p4 = tsStream_V_V_dout;
        end else begin
            ap_phi_mux_p_i_phi_fu_253_p4 = ap_phi_reg_pp0_iter0_p_i_reg_250;
        end
    end else begin
        ap_phi_mux_p_i_phi_fu_253_p4 = ap_phi_reg_pp0_iter0_p_i_reg_250;
    end
end

always @ (*) begin
    if (((tmp_i_reg_2778 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_1_i_reg_2787 == 1'd0))) begin
        ap_phi_mux_p_i_rewind_phi_fu_226_p6 = tmp_32_reg_3111;
    end else begin
        ap_phi_mux_p_i_rewind_phi_fu_226_p6 = p_i_rewind_reg_222;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_69)) begin
        if ((ap_phi_mux_do_init_phi_fu_182_p6 == 1'd0)) begin
            ap_phi_mux_p_read1_phi_phi_fu_278_p4 = ap_phi_mux_p_read1_rewind_phi_fu_212_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_182_p6 == 1'd1)) begin
            ap_phi_mux_p_read1_phi_phi_fu_278_p4 = p_read;
        end else begin
            ap_phi_mux_p_read1_phi_phi_fu_278_p4 = ap_phi_reg_pp0_iter0_p_read1_phi_reg_274;
        end
    end else begin
        ap_phi_mux_p_read1_phi_phi_fu_278_p4 = ap_phi_reg_pp0_iter0_p_read1_phi_reg_274;
    end
end

always @ (*) begin
    if (((tmp_i_reg_2778 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_1_i_reg_2787 == 1'd0))) begin
        ap_phi_mux_p_read1_rewind_phi_fu_212_p6 = p_read1_phi_reg_274;
    end else begin
        ap_phi_mux_p_read1_rewind_phi_fu_212_p6 = p_read1_rewind_reg_208;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_69)) begin
        if ((ap_phi_mux_do_init_phi_fu_182_p6 == 1'd0)) begin
            ap_phi_mux_tmp_V_0_phi_phi_fu_265_p4 = ap_phi_mux_tmp_V_0_rewind_phi_fu_198_p6;
        end else if ((ap_phi_mux_do_init_phi_fu_182_p6 == 1'd1)) begin
            ap_phi_mux_tmp_V_0_phi_phi_fu_265_p4 = tsStream_V_V_dout;
        end else begin
            ap_phi_mux_tmp_V_0_phi_phi_fu_265_p4 = ap_phi_reg_pp0_iter0_tmp_V_0_phi_reg_261;
        end
    end else begin
        ap_phi_mux_tmp_V_0_phi_phi_fu_265_p4 = ap_phi_reg_pp0_iter0_tmp_V_0_phi_reg_261;
    end
end

always @ (*) begin
    if (((tmp_i_reg_2778 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_1_i_reg_2787 == 1'd0))) begin
        ap_phi_mux_tmp_V_0_rewind_phi_fu_198_p6 = tmp_V_0_phi_reg_261;
    end else begin
        ap_phi_mux_tmp_V_0_rewind_phi_fu_198_p6 = tmp_V_0_rewind_reg_194;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op447_return_state2 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & ((tmp_i_reg_2778_pp0_iter2_reg == 1'd1) | (tmp_1_i_reg_2787_pp0_iter2_reg == 1'd1)))) begin
        ap_return_0 = newIdx_V_write_assig_1_fu_1469_p1;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & ((tmp_i_reg_2778_pp0_iter2_reg == 1'd1) | (tmp_1_i_reg_2787_pp0_iter2_reg == 1'd1)))) begin
        ap_return_1 = sortedData_V_write_a_reg_301;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_phi_mux_do_init_phi_fu_182_p6 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tsStream_V_V_blk_n = tsStream_V_V_empty_n;
    end else begin
        tsStream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_do_init_phi_fu_182_p6 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tsStream_V_V_read = 1'b1;
    end else begin
        tsStream_V_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((tsStream_V_V_empty_n == 1'b0) & (ap_phi_mux_do_init_phi_fu_182_p6 == 1'd1) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((tsStream_V_V_empty_n == 1'b0) & (ap_phi_mux_do_init_phi_fu_182_p6 == 1'd1) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = ((tsStream_V_V_empty_n == 1'b0) & (ap_phi_mux_do_init_phi_fu_182_p6 == 1'd1));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_354 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_59 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_69 = ((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_p_i_reg_250 = 'bx;

assign ap_phi_reg_pp0_iter0_p_read1_phi_reg_274 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_V_0_phi_reg_261 = 'bx;

always @ (*) begin
    ap_predicate_op447_return_state2 = ((tmp_1_i_fu_341_p2 == 1'd1) | (tmp_i_fu_329_p2 == 1'd1));
end

assign colIndexBase_V_1_1_i_fu_1975_p3 = {{newTmpIdxWithoutRepe_1_fu_1857_p2}, {2'd0}};

assign colIndexBase_V_1_2_i_fu_2308_p3 = {{newTmpIdxWithoutRepe_2_fu_2190_p2}, {2'd0}};

assign colIndexBase_V_1_3_i_fu_2655_p3 = {{newTmpIdxWithoutRepe_3_fu_2537_p2}, {2'd0}};

assign colIndexBase_V_1_i_fu_1663_p3 = {{newTmpIdxWithoutRepe_fu_1545_p2}, {2'd0}};

assign colIndexBase_V_2_i_fu_2082_p2 = (idx_assign_2_cast_i_fu_2072_p1 + p_shl_2_i_fu_2075_p3);

assign colIndexBase_V_3_i_fu_2429_p2 = (idx_assign_3_cast_i_fu_2419_p1 + p_shl_3_i_fu_2422_p3);

assign colIndexBase_V_i_38_fu_1463_p2 = (idx_assign_cast_i_37_fu_1453_p1 + p_shl_1_i_fu_1456_p3);

assign colIndexBase_V_i_fu_1419_p2 = (idx_assign_cast_i_fu_1409_p1 + p_shl_i_fu_1412_p3);

assign i_fu_335_p2 = (ap_phi_mux_i_i_phi_fu_240_p6 + 2'd1);

assign idx_assign_2_cast_i_fu_2072_p1 = tmpIdx_V_2_10_i_reg_3130_pp0_iter2_reg;

assign idx_assign_3_cast_i_fu_2419_p1 = tmpIdx_V_3_10_i_reg_3137_pp0_iter2_reg;

assign idx_assign_cast_i_37_fu_1453_p1 = tmpIdx_V_1_10_i_reg_3123;

assign idx_assign_cast_i_fu_1409_p1 = tmpIdx_V_0_10_i_reg_3116;

assign index_assign_4_0_1_i_fu_1487_p1 = r_V_0_1_i_reg_3150;

assign index_assign_4_0_2_i_fu_1498_p1 = r_V_0_2_i_reg_3155;

assign index_assign_4_0_3_i_fu_1509_p1 = r_V_0_3_i_reg_3160;

assign index_assign_4_0_4_i_fu_1520_p1 = r_V_0_4_i_reg_3165;

assign index_assign_4_0_i_fu_1476_p1 = colIndexBase_V_i_reg_3145;

assign index_assign_4_1_1_i_fu_1779_p1 = r_V_17_1_i_fu_1774_p2;

assign index_assign_4_1_2_i_fu_1796_p1 = r_V_17_2_i_fu_1791_p2;

assign index_assign_4_1_3_i_fu_1813_p1 = r_V_17_3_i_fu_1808_p2;

assign index_assign_4_1_4_i_fu_1831_p1 = r_V_17_4_i_fu_1825_p2;

assign index_assign_4_1_i_fu_1763_p1 = colIndexBase_V_i_38_reg_3170;

assign index_assign_4_2_1_i_fu_2110_p1 = r_V_2_1_i_fu_2104_p2;

assign index_assign_4_2_2_i_fu_2128_p1 = r_V_2_2_i_fu_2122_p2;

assign index_assign_4_2_3_i_fu_2146_p1 = r_V_2_3_i_fu_2140_p2;

assign index_assign_4_2_4_i_fu_2164_p1 = r_V_2_4_i_fu_2158_p2;

assign index_assign_4_2_i_fu_2092_p1 = colIndexBase_V_2_i_fu_2082_p2;

assign index_assign_4_3_1_i_fu_2457_p1 = r_V_311_1_i_fu_2451_p2;

assign index_assign_4_3_2_i_fu_2475_p1 = r_V_311_2_i_fu_2469_p2;

assign index_assign_4_3_3_i_fu_2493_p1 = r_V_311_3_i_fu_2487_p2;

assign index_assign_4_3_4_i_fu_2511_p1 = r_V_311_4_i_fu_2505_p2;

assign index_assign_4_3_i_fu_2439_p1 = colIndexBase_V_3_i_fu_2429_p2;

assign index_assign_7_0_1_i_fu_1694_p1 = r_V_3_0_i_fu_1688_p2;

assign index_assign_7_0_2_i_fu_1717_p1 = r_V_3_0_1_i_fu_1711_p2;

assign index_assign_7_0_3_i_fu_1740_p1 = r_V_3_0_2_i_fu_1734_p2;

assign index_assign_7_0_i_fu_1671_p1 = colIndexBase_V_1_i_fu_1663_p3;

assign index_assign_7_1_1_i_fu_2006_p1 = r_V_3_1_i_fu_2000_p2;

assign index_assign_7_1_2_i_fu_2029_p1 = r_V_3_1_1_i_fu_2023_p2;

assign index_assign_7_1_3_i_fu_2052_p1 = r_V_3_1_2_i_fu_2046_p2;

assign index_assign_7_1_i_fu_1983_p1 = colIndexBase_V_1_1_i_fu_1975_p3;

assign index_assign_7_2_1_i_fu_2339_p1 = r_V_3_2_i_fu_2333_p2;

assign index_assign_7_2_2_i_fu_2362_p1 = r_V_3_2_1_i_fu_2356_p2;

assign index_assign_7_2_3_i_fu_2385_p1 = r_V_3_2_2_i_fu_2379_p2;

assign index_assign_7_2_i_fu_2316_p1 = colIndexBase_V_1_2_i_fu_2308_p3;

assign index_assign_7_3_1_i_fu_2686_p1 = r_V_3_3_i_fu_2680_p2;

assign index_assign_7_3_2_i_fu_2709_p1 = r_V_3_3_1_i_fu_2703_p2;

assign index_assign_7_3_3_i_fu_2732_p1 = r_V_3_3_2_i_fu_2726_p2;

assign index_assign_7_3_i_fu_2663_p1 = colIndexBase_V_1_3_i_fu_2655_p3;

assign lhs_V_2_cast27_i_fu_2088_p1 = colIndexBase_V_2_i_fu_2082_p2;

assign lhs_V_3_cast26_i_fu_2435_p1 = colIndexBase_V_3_i_fu_2429_p2;

assign lhs_V_cast28_i_fu_1760_p1 = colIndexBase_V_i_38_reg_3170;

assign lhs_V_cast29_i_fu_1425_p1 = colIndexBase_V_i_fu_1419_p2;

assign newIdx_V_write_assig_1_fu_1469_p1 = newIdx_V_write_assig_reg_315;

assign newTmpIdxWithoutRepe_1_fu_1857_p2 = (tmpIdx_V_1_10_cast_i_fu_1757_p1 + p_Result_31_1_4_i_fu_1843_p6);

assign newTmpIdxWithoutRepe_2_fu_2190_p2 = (tmpIdx_V_2_10_cast_i_fu_2069_p1 + p_Result_31_2_4_i_fu_2176_p6);

assign newTmpIdxWithoutRepe_3_fu_2537_p2 = (tmpIdx_V_3_10_cast_i_fu_2416_p1 + p_Result_31_3_4_i_fu_2523_p6);

assign newTmpIdxWithoutRepe_fu_1545_p2 = (tmpIdx_V_0_10_cast_i_fu_1473_p1 + p_Result_31_0_4_i_fu_1531_p6);

assign p_Repl2_6_0_1_i_fu_1583_p1 = tmp_10_fu_1575_p3;

assign p_Repl2_6_0_2_i_fu_1605_p1 = tmp_12_fu_1597_p3;

assign p_Repl2_6_0_3_i_fu_1627_p1 = tmp_14_fu_1619_p3;

assign p_Repl2_6_0_4_i_fu_1649_p1 = tmp_16_fu_1641_p3;

assign p_Repl2_6_0_i_fu_1561_p1 = tmp_8_fu_1557_p1;

assign p_Repl2_6_1_1_i_fu_1895_p1 = tmp_36_fu_1887_p3;

assign p_Repl2_6_1_2_i_fu_1917_p1 = tmp_38_fu_1909_p3;

assign p_Repl2_6_1_3_i_fu_1939_p1 = tmp_40_fu_1931_p3;

assign p_Repl2_6_1_4_i_fu_1961_p1 = tmp_42_fu_1953_p3;

assign p_Repl2_6_1_i_fu_1873_p1 = tmp_34_fu_1869_p1;

assign p_Repl2_6_2_1_i_fu_2228_p1 = tmp_59_fu_2220_p3;

assign p_Repl2_6_2_2_i_fu_2250_p1 = tmp_61_fu_2242_p3;

assign p_Repl2_6_2_3_i_fu_2272_p1 = tmp_63_fu_2264_p3;

assign p_Repl2_6_2_4_i_fu_2294_p1 = tmp_65_fu_2286_p3;

assign p_Repl2_6_2_i_fu_2206_p1 = tmp_57_fu_2202_p1;

assign p_Repl2_6_3_1_i_fu_2575_p1 = tmp_83_fu_2567_p3;

assign p_Repl2_6_3_2_i_fu_2597_p1 = tmp_85_fu_2589_p3;

assign p_Repl2_6_3_3_i_fu_2619_p1 = tmp_87_fu_2611_p3;

assign p_Repl2_6_3_4_i_fu_2641_p1 = tmp_89_fu_2633_p3;

assign p_Repl2_6_3_i_fu_2553_p1 = tmp_81_fu_2549_p1;

assign p_Repl2_8_0_1_i_fu_1698_p1 = tmp_20_reg_2856_pp0_iter2_reg;

assign p_Repl2_8_0_2_i_fu_1721_p1 = tmp_22_reg_2861_pp0_iter2_reg;

assign p_Repl2_8_0_3_i_fu_1744_p1 = tmp_25_reg_2866_pp0_iter2_reg;

assign p_Repl2_8_0_i_fu_1675_p1 = tmp_18_reg_2851_pp0_iter2_reg;

assign p_Repl2_8_1_1_i_fu_2010_p1 = tmp_46_reg_2936_pp0_iter2_reg;

assign p_Repl2_8_1_2_i_fu_2033_p1 = tmp_48_reg_2941_pp0_iter2_reg;

assign p_Repl2_8_1_3_i_fu_2056_p1 = tmp_50_reg_2946_pp0_iter2_reg;

assign p_Repl2_8_1_i_fu_1987_p1 = tmp_44_reg_2931_pp0_iter2_reg;

assign p_Repl2_8_2_1_i_fu_2343_p1 = tmp_69_reg_3016_pp0_iter2_reg;

assign p_Repl2_8_2_2_i_fu_2366_p1 = tmp_71_reg_3021_pp0_iter2_reg;

assign p_Repl2_8_2_3_i_fu_2389_p1 = tmp_73_reg_3026_pp0_iter2_reg;

assign p_Repl2_8_2_i_fu_2320_p1 = tmp_67_reg_3011_pp0_iter2_reg;

assign p_Repl2_8_3_1_i_fu_2690_p1 = tmp_93_reg_3096_pp0_iter2_reg;

assign p_Repl2_8_3_2_i_fu_2713_p1 = tmp_95_reg_3101_pp0_iter2_reg;

assign p_Repl2_8_3_3_i_fu_2736_p1 = tmp_97_reg_3106_pp0_iter2_reg;

assign p_Repl2_8_3_i_fu_2667_p1 = tmp_91_reg_3091_pp0_iter2_reg;

assign p_Result_29_0_10_i_fu_521_p4 = {{ap_phi_mux_tmp_V_0_phi_phi_fu_265_p4[47:44]}};

assign p_Result_29_0_1_i_fu_361_p4 = {{ap_phi_mux_tmp_V_0_phi_phi_fu_265_p4[7:4]}};

assign p_Result_29_0_2_i_fu_377_p4 = {{ap_phi_mux_tmp_V_0_phi_phi_fu_265_p4[11:8]}};

assign p_Result_29_0_3_i_fu_393_p4 = {{ap_phi_mux_tmp_V_0_phi_phi_fu_265_p4[15:12]}};

assign p_Result_29_0_4_i_fu_409_p4 = {{ap_phi_mux_tmp_V_0_phi_phi_fu_265_p4[19:16]}};

assign p_Result_29_0_5_i_fu_425_p4 = {{ap_phi_mux_tmp_V_0_phi_phi_fu_265_p4[23:20]}};

assign p_Result_29_0_6_i_fu_441_p4 = {{ap_phi_mux_tmp_V_0_phi_phi_fu_265_p4[27:24]}};

assign p_Result_29_0_7_i_fu_457_p4 = {{ap_phi_mux_tmp_V_0_phi_phi_fu_265_p4[31:28]}};

assign p_Result_29_0_8_i_fu_473_p4 = {{ap_phi_mux_tmp_V_0_phi_phi_fu_265_p4[35:32]}};

assign p_Result_29_0_9_i_fu_489_p4 = {{ap_phi_mux_tmp_V_0_phi_phi_fu_265_p4[39:36]}};

assign p_Result_29_0_i_fu_505_p4 = {{ap_phi_mux_tmp_V_0_phi_phi_fu_265_p4[43:40]}};

assign p_Result_30_1_i_fu_565_p4 = {{ap_phi_mux_p_i_phi_fu_253_p4[7:4]}};

assign p_Result_30_2_i_fu_679_p4 = {{ap_phi_mux_p_i_phi_fu_253_p4[11:8]}};

assign p_Result_30_3_i_fu_793_p4 = {{ap_phi_mux_p_i_phi_fu_253_p4[15:12]}};

assign p_Result_31_0_4_i_fu_1531_p6 = {{{{{tmp_7_fu_1523_p3}, {tmp_6_fu_1512_p3}}, {tmp_5_fu_1501_p3}}, {tmp_4_fu_1490_p3}}, {tmp_3_fu_1479_p3}};

assign p_Result_31_1_4_i_fu_1843_p6 = {{{{{tmp_31_fu_1835_p3}, {tmp_30_fu_1817_p3}}, {tmp_29_fu_1800_p3}}, {tmp_28_fu_1783_p3}}, {tmp_27_fu_1766_p3}};

assign p_Result_31_2_4_i_fu_2176_p6 = {{{{{tmp_56_fu_2168_p3}, {tmp_55_fu_2150_p3}}, {tmp_54_fu_2132_p3}}, {tmp_53_fu_2114_p3}}, {tmp_52_fu_2096_p3}};

assign p_Result_31_3_4_i_fu_2523_p6 = {{{{{tmp_80_fu_2515_p3}, {tmp_79_fu_2497_p3}}, {tmp_78_fu_2479_p3}}, {tmp_77_fu_2461_p3}}, {tmp_76_fu_2443_p3}};

assign p_shl_1_i_fu_1456_p3 = {{tmpIdx_V_1_10_i_reg_3123}, {2'd0}};

assign p_shl_2_i_fu_2075_p3 = {{tmpIdx_V_2_10_i_reg_3130_pp0_iter2_reg}, {2'd0}};

assign p_shl_3_i_fu_2422_p3 = {{tmpIdx_V_3_10_i_reg_3137_pp0_iter2_reg}, {2'd0}};

assign p_shl_i_fu_1412_p3 = {{tmpIdx_V_0_10_i_reg_3116}, {2'd0}};

assign r_V_0_1_i_fu_1429_p2 = (6'd1 + colIndexBase_V_i_fu_1419_p2);

assign r_V_0_2_i_fu_1435_p2 = (6'd2 + colIndexBase_V_i_fu_1419_p2);

assign r_V_0_3_i_fu_1441_p2 = (6'd3 + colIndexBase_V_i_fu_1419_p2);

assign r_V_0_4_i_fu_1447_p2 = (7'd4 + lhs_V_cast29_i_fu_1425_p1);

assign r_V_17_1_i_fu_1774_p2 = (6'd1 + colIndexBase_V_i_38_reg_3170);

assign r_V_17_2_i_fu_1791_p2 = (6'd2 + colIndexBase_V_i_38_reg_3170);

assign r_V_17_3_i_fu_1808_p2 = (6'd3 + colIndexBase_V_i_38_reg_3170);

assign r_V_17_4_i_fu_1825_p2 = (7'd4 + lhs_V_cast28_i_fu_1760_p1);

assign r_V_2_1_i_fu_2104_p2 = (6'd1 + colIndexBase_V_2_i_fu_2082_p2);

assign r_V_2_2_i_fu_2122_p2 = (6'd2 + colIndexBase_V_2_i_fu_2082_p2);

assign r_V_2_3_i_fu_2140_p2 = (6'd3 + colIndexBase_V_2_i_fu_2082_p2);

assign r_V_2_4_i_fu_2158_p2 = (7'd4 + lhs_V_2_cast27_i_fu_2088_p1);

assign r_V_311_1_i_fu_2451_p2 = (6'd1 + colIndexBase_V_3_i_fu_2429_p2);

assign r_V_311_2_i_fu_2469_p2 = (6'd2 + colIndexBase_V_3_i_fu_2429_p2);

assign r_V_311_3_i_fu_2487_p2 = (6'd3 + colIndexBase_V_3_i_fu_2429_p2);

assign r_V_311_4_i_fu_2505_p2 = (7'd4 + lhs_V_3_cast26_i_fu_2435_p1);

assign r_V_3_0_1_i_fu_1711_p2 = (colIndexBase_V_1_i_fu_1663_p3 | 7'd2);

assign r_V_3_0_2_i_fu_1734_p2 = (colIndexBase_V_1_i_fu_1663_p3 | 7'd3);

assign r_V_3_0_i_fu_1688_p2 = (colIndexBase_V_1_i_fu_1663_p3 | 7'd1);

assign r_V_3_1_1_i_fu_2023_p2 = (colIndexBase_V_1_1_i_fu_1975_p3 | 7'd2);

assign r_V_3_1_2_i_fu_2046_p2 = (colIndexBase_V_1_1_i_fu_1975_p3 | 7'd3);

assign r_V_3_1_i_fu_2000_p2 = (colIndexBase_V_1_1_i_fu_1975_p3 | 7'd1);

assign r_V_3_2_1_i_fu_2356_p2 = (colIndexBase_V_1_2_i_fu_2308_p3 | 7'd2);

assign r_V_3_2_2_i_fu_2379_p2 = (colIndexBase_V_1_2_i_fu_2308_p3 | 7'd3);

assign r_V_3_2_i_fu_2333_p2 = (colIndexBase_V_1_2_i_fu_2308_p3 | 7'd1);

assign r_V_3_3_1_i_fu_2703_p2 = (colIndexBase_V_1_3_i_fu_2655_p3 | 7'd2);

assign r_V_3_3_2_i_fu_2726_p2 = (colIndexBase_V_1_3_i_fu_2655_p3 | 7'd3);

assign r_V_3_3_i_fu_2680_p2 = (colIndexBase_V_1_3_i_fu_2655_p3 | 7'd1);

assign r_V_8_3_i_fu_907_p4 = {{ap_phi_mux_p_i_phi_fu_253_p4[47:16]}};

assign retData_V_1_i_fu_1863_p2 = (5'd1 + p_Result_31_1_4_i_fu_1843_p6);

assign retData_V_2_i_fu_2196_p2 = (5'd1 + p_Result_31_2_4_i_fu_2176_p6);

assign retData_V_3_i_fu_2543_p2 = (5'd1 + p_Result_31_3_4_i_fu_2523_p6);

assign retData_V_i_fu_1551_p2 = (5'd1 + p_Result_31_0_4_i_fu_1531_p6);

assign tmp10_cast_fu_1011_p1 = tmp1_fu_1005_p2;

assign tmp10_fu_1086_p2 = (tmp_16_1_6_cast_i_ca_fu_1077_p1 + tmp_16_1_5_cast_i_ca_fu_1074_p1);

assign tmp11_cast_fu_1033_p1 = tmp6_fu_1027_p2;

assign tmp11_fu_1092_p2 = (tmp_16_1_4_cast_i_ca_fu_1071_p1 + tmp10_fu_1086_p2);

assign tmp12_fu_1127_p2 = (tmp_16_1_cast_i_cas_fu_1121_p1 + tmp_16_1_9_cast_i_ca_fu_1118_p1);

assign tmp13_fu_1137_p2 = (tmpIdx_V_1_6_cast_i_fu_1108_p1 + tmp21_cast_fu_1133_p1);

assign tmp14_fu_1143_p2 = (tmp_16_1_10_cast_i_c_fu_1124_p1 + tmp_16_1_7_cast_i_ca_fu_1112_p1);

assign tmp15_cast_fu_1098_p1 = tmp11_fu_1092_p2;

assign tmp15_fu_1149_p2 = (tmp_16_1_8_cast_i_ca_fu_1115_p1 + tmp14_fu_1143_p2);

assign tmp16_fu_1174_p2 = (tmp_16_2_2_cast_i_fu_1171_p1 + tmp_16_2_cast_i_fu_1165_p1);

assign tmp17_fu_1202_p2 = (tmp_16_2_3_cast_i_fu_1190_p1 + tmpIdx_V_2_2_cast_i_fu_1186_p1);

assign tmp18_fu_1208_p2 = (tmp_16_2_6_cast_i_ca_fu_1199_p1 + tmp_16_2_5_cast_i_ca_fu_1196_p1);

assign tmp19_fu_1214_p2 = (tmp_16_2_4_cast_i_ca_fu_1193_p1 + tmp18_fu_1208_p2);

assign tmp1_fu_1005_p2 = (tmp_16_0_cast_i_cas_fu_999_p1 + tmp_16_0_9_cast_i_ca_fu_996_p1);

assign tmp20_fu_1249_p2 = (tmp_16_2_cast_i_cas_fu_1243_p1 + tmp_16_2_9_cast_i_ca_fu_1240_p1);

assign tmp21_cast_fu_1133_p1 = tmp12_fu_1127_p2;

assign tmp21_fu_1259_p2 = (tmpIdx_V_2_6_cast_i_fu_1230_p1 + tmp32_cast_fu_1255_p1);

assign tmp22_cast_fu_1155_p1 = tmp15_fu_1149_p2;

assign tmp22_fu_1265_p2 = (tmp_16_2_10_cast_i_c_fu_1246_p1 + tmp_16_2_7_cast_i_ca_fu_1234_p1);

assign tmp23_fu_1271_p2 = (tmp_16_2_8_cast_i_ca_fu_1237_p1 + tmp22_fu_1265_p2);

assign tmp24_fu_1296_p2 = (tmp_16_3_2_cast_i_fu_1293_p1 + tmp_16_3_cast_i_fu_1287_p1);

assign tmp25_fu_1324_p2 = (tmp_16_3_3_cast_i_fu_1312_p1 + tmpIdx_V_3_2_cast_i_fu_1308_p1);

assign tmp26_cast_fu_1220_p1 = tmp19_fu_1214_p2;

assign tmp26_fu_1330_p2 = (tmp_16_3_6_cast_i_ca_fu_1321_p1 + tmp_16_3_5_cast_i_ca_fu_1318_p1);

assign tmp27_fu_1336_p2 = (tmp_16_3_4_cast_i_ca_fu_1315_p1 + tmp26_fu_1330_p2);

assign tmp28_fu_1371_p2 = (tmp_16_3_cast_i_cas_fu_1365_p1 + tmp_16_3_9_cast_i_ca_fu_1362_p1);

assign tmp29_fu_1381_p2 = (tmpIdx_V_3_6_cast_i_fu_1352_p1 + tmp43_cast_fu_1377_p1);

assign tmp2_fu_1021_p2 = (tmp_16_0_10_cast_i_c_fu_1002_p1 + tmp_16_0_7_cast_i_ca_fu_990_p1);

assign tmp30_fu_1387_p2 = (tmp_16_3_10_cast_i_c_fu_1368_p1 + tmp_16_3_7_cast_i_ca_fu_1356_p1);

assign tmp31_fu_1393_p2 = (tmp_16_3_8_cast_i_ca_fu_1359_p1 + tmp30_fu_1387_p2);

assign tmp32_cast_fu_1255_p1 = tmp20_fu_1249_p2;

assign tmp33_cast_fu_1277_p1 = tmp23_fu_1271_p2;

assign tmp37_cast_fu_1342_p1 = tmp27_fu_1336_p2;

assign tmp3_fu_958_p2 = (tmp_16_0_3_cast_i_fu_946_p1 + tmpIdx_V_0_2_cast_i_fu_942_p1);

assign tmp43_cast_fu_1377_p1 = tmp28_fu_1371_p2;

assign tmp44_cast_fu_1399_p1 = tmp31_fu_1393_p2;

assign tmp4_cast_fu_976_p1 = tmp4_fu_970_p2;

assign tmp4_fu_970_p2 = (tmp_16_0_4_cast_i_ca_fu_949_p1 + tmp5_fu_964_p2);

assign tmp5_fu_964_p2 = (tmp_16_0_6_cast_i_ca_fu_955_p1 + tmp_16_0_5_cast_i_ca_fu_952_p1);

assign tmp6_fu_1027_p2 = (tmp_16_0_8_cast_i_ca_fu_993_p1 + tmp2_fu_1021_p2);

assign tmp7_fu_1052_p2 = (tmp_16_1_2_cast_i_fu_1049_p1 + tmp_16_1_cast_i_fu_1043_p1);

assign tmp8_fu_1080_p2 = (tmp_16_1_3_cast_i_fu_1068_p1 + tmpIdx_V_1_2_cast_i_fu_1064_p1);

assign tmp9_fu_1015_p2 = (tmpIdx_V_0_6_cast_i_fu_986_p1 + tmp10_cast_fu_1011_p1);

assign tmpIdx_V_0_10_cast_i_fu_1473_p1 = tmpIdx_V_0_10_i_reg_3116_pp0_iter2_reg;

assign tmpIdx_V_0_10_i_fu_1037_p2 = (tmp9_fu_1015_p2 + tmp11_cast_fu_1033_p1);

assign tmpIdx_V_0_2_cast_i_fu_942_p1 = tmpIdx_V_0_2_i_fu_936_p2;

assign tmpIdx_V_0_2_i_fu_936_p2 = (tmp_16_0_1_cast_i_fu_924_p1 + tmp_fu_930_p2);

assign tmpIdx_V_0_6_cast_i_fu_986_p1 = tmpIdx_V_0_6_i_fu_980_p2;

assign tmpIdx_V_0_6_i_fu_980_p2 = (tmp3_fu_958_p2 + tmp4_cast_fu_976_p1);

assign tmpIdx_V_1_10_cast_i_fu_1757_p1 = tmpIdx_V_1_10_i_reg_3123_pp0_iter2_reg;

assign tmpIdx_V_1_10_i_fu_1159_p2 = (tmp13_fu_1137_p2 + tmp22_cast_fu_1155_p1);

assign tmpIdx_V_1_2_cast_i_fu_1064_p1 = tmpIdx_V_1_2_i_fu_1058_p2;

assign tmpIdx_V_1_2_i_fu_1058_p2 = (tmp_16_1_1_cast_i_fu_1046_p1 + tmp7_fu_1052_p2);

assign tmpIdx_V_1_6_cast_i_fu_1108_p1 = tmpIdx_V_1_6_i_fu_1102_p2;

assign tmpIdx_V_1_6_i_fu_1102_p2 = (tmp8_fu_1080_p2 + tmp15_cast_fu_1098_p1);

assign tmpIdx_V_2_10_cast_i_fu_2069_p1 = tmpIdx_V_2_10_i_reg_3130_pp0_iter2_reg;

assign tmpIdx_V_2_10_i_fu_1281_p2 = (tmp21_fu_1259_p2 + tmp33_cast_fu_1277_p1);

assign tmpIdx_V_2_2_cast_i_fu_1186_p1 = tmpIdx_V_2_2_i_fu_1180_p2;

assign tmpIdx_V_2_2_i_fu_1180_p2 = (tmp_16_2_1_cast_i_fu_1168_p1 + tmp16_fu_1174_p2);

assign tmpIdx_V_2_6_cast_i_fu_1230_p1 = tmpIdx_V_2_6_i_fu_1224_p2;

assign tmpIdx_V_2_6_i_fu_1224_p2 = (tmp17_fu_1202_p2 + tmp26_cast_fu_1220_p1);

assign tmpIdx_V_3_10_cast_i_fu_2416_p1 = tmpIdx_V_3_10_i_reg_3137_pp0_iter2_reg;

assign tmpIdx_V_3_10_i_fu_1403_p2 = (tmp29_fu_1381_p2 + tmp44_cast_fu_1399_p1);

assign tmpIdx_V_3_2_cast_i_fu_1308_p1 = tmpIdx_V_3_2_i_fu_1302_p2;

assign tmpIdx_V_3_2_i_fu_1302_p2 = (tmp_16_3_1_cast_i_fu_1290_p1 + tmp24_fu_1296_p2);

assign tmpIdx_V_3_6_cast_i_fu_1352_p1 = tmpIdx_V_3_6_i_fu_1346_p2;

assign tmpIdx_V_3_6_i_fu_1346_p2 = (tmp25_fu_1324_p2 + tmp37_cast_fu_1342_p1);

assign tmp_10_fu_1575_p3 = retData_V_i_fu_1551_p2[32'd1];

always @ (*) begin
    tmp_11_fu_1587_p4 = tmp_9_fu_1565_p4;
    tmp_11_fu_1587_p4[index_assign_4_0_1_i_fu_1487_p1] = |(p_Repl2_6_0_1_i_fu_1583_p1);
end

assign tmp_12_fu_1597_p3 = retData_V_i_fu_1551_p2[32'd2];

always @ (*) begin
    tmp_13_fu_1609_p4 = tmp_11_fu_1587_p4;
    tmp_13_fu_1609_p4[index_assign_4_0_2_i_fu_1498_p1] = |(p_Repl2_6_0_2_i_fu_1605_p1);
end

assign tmp_14_fu_1619_p3 = retData_V_i_fu_1551_p2[32'd3];

always @ (*) begin
    tmp_15_fu_1631_p4 = tmp_13_fu_1609_p4;
    tmp_15_fu_1631_p4[index_assign_4_0_3_i_fu_1509_p1] = |(p_Repl2_6_0_3_i_fu_1627_p1);
end

assign tmp_16_0_10_cast_i_c_fu_1002_p1 = val_assign_0_10_i_reg_2846;

assign tmp_16_0_1_cast_i_fu_924_p1 = val_assign_0_1_i_reg_2796;

assign tmp_16_0_2_cast_i_fu_927_p1 = val_assign_0_2_i_reg_2801;

assign tmp_16_0_3_cast_i_fu_946_p1 = val_assign_0_3_i_reg_2806;

assign tmp_16_0_4_cast_i_ca_fu_949_p1 = val_assign_0_4_i_reg_2811;

assign tmp_16_0_5_cast_i_ca_fu_952_p1 = val_assign_0_5_i_reg_2816;

assign tmp_16_0_6_cast_i_ca_fu_955_p1 = val_assign_0_6_i_reg_2821;

assign tmp_16_0_7_cast_i_ca_fu_990_p1 = val_assign_0_7_i_reg_2826;

assign tmp_16_0_8_cast_i_ca_fu_993_p1 = val_assign_0_8_i_reg_2831;

assign tmp_16_0_9_cast_i_ca_fu_996_p1 = val_assign_0_9_i_reg_2836;

assign tmp_16_0_cast_i_cas_fu_999_p1 = val_assign_0_i_35_reg_2841;

assign tmp_16_0_cast_i_fu_921_p1 = val_assign_0_i_reg_2791;

assign tmp_16_1_10_cast_i_c_fu_1124_p1 = val_assign_1_10_i_reg_2926;

assign tmp_16_1_1_cast_i_fu_1046_p1 = val_assign_1_1_i_reg_2876;

assign tmp_16_1_2_cast_i_fu_1049_p1 = val_assign_1_2_i_reg_2881;

assign tmp_16_1_3_cast_i_fu_1068_p1 = val_assign_1_3_i_reg_2886;

assign tmp_16_1_4_cast_i_ca_fu_1071_p1 = val_assign_1_4_i_reg_2891;

assign tmp_16_1_5_cast_i_ca_fu_1074_p1 = val_assign_1_5_i_reg_2896;

assign tmp_16_1_6_cast_i_ca_fu_1077_p1 = val_assign_1_6_i_reg_2901;

assign tmp_16_1_7_cast_i_ca_fu_1112_p1 = val_assign_1_7_i_reg_2906;

assign tmp_16_1_8_cast_i_ca_fu_1115_p1 = val_assign_1_8_i_reg_2911;

assign tmp_16_1_9_cast_i_ca_fu_1118_p1 = val_assign_1_9_i_reg_2916;

assign tmp_16_1_cast_i_cas_fu_1121_p1 = val_assign_1_i_36_reg_2921;

assign tmp_16_1_cast_i_fu_1043_p1 = val_assign_1_i_reg_2871;

assign tmp_16_2_10_cast_i_c_fu_1246_p1 = val_assign_2_10_i_reg_3006;

assign tmp_16_2_1_cast_i_fu_1168_p1 = val_assign_2_1_i_reg_2956;

assign tmp_16_2_2_cast_i_fu_1171_p1 = val_assign_2_2_i_reg_2961;

assign tmp_16_2_3_cast_i_fu_1190_p1 = val_assign_2_3_i_reg_2966;

assign tmp_16_2_4_cast_i_ca_fu_1193_p1 = val_assign_2_4_i_reg_2971;

assign tmp_16_2_5_cast_i_ca_fu_1196_p1 = val_assign_2_5_i_reg_2976;

assign tmp_16_2_6_cast_i_ca_fu_1199_p1 = val_assign_2_6_i_reg_2981;

assign tmp_16_2_7_cast_i_ca_fu_1234_p1 = val_assign_2_7_i_reg_2986;

assign tmp_16_2_8_cast_i_ca_fu_1237_p1 = val_assign_2_8_i_reg_2991;

assign tmp_16_2_9_cast_i_ca_fu_1240_p1 = val_assign_2_9_i_reg_2996;

assign tmp_16_2_cast_i_cas_fu_1243_p1 = val_assign_2_i_39_reg_3001;

assign tmp_16_2_cast_i_fu_1165_p1 = val_assign_2_i_reg_2951;

assign tmp_16_3_10_cast_i_c_fu_1368_p1 = val_assign_3_10_i_reg_3086;

assign tmp_16_3_1_cast_i_fu_1290_p1 = val_assign_3_1_i_reg_3036;

assign tmp_16_3_2_cast_i_fu_1293_p1 = val_assign_3_2_i_reg_3041;

assign tmp_16_3_3_cast_i_fu_1312_p1 = val_assign_3_3_i_reg_3046;

assign tmp_16_3_4_cast_i_ca_fu_1315_p1 = val_assign_3_4_i_reg_3051;

assign tmp_16_3_5_cast_i_ca_fu_1318_p1 = val_assign_3_5_i_reg_3056;

assign tmp_16_3_6_cast_i_ca_fu_1321_p1 = val_assign_3_6_i_reg_3061;

assign tmp_16_3_7_cast_i_ca_fu_1356_p1 = val_assign_3_7_i_reg_3066;

assign tmp_16_3_8_cast_i_ca_fu_1359_p1 = val_assign_3_8_i_reg_3071;

assign tmp_16_3_9_cast_i_ca_fu_1362_p1 = val_assign_3_9_i_reg_3076;

assign tmp_16_3_cast_i_cas_fu_1365_p1 = val_assign_3_i_40_reg_3081;

assign tmp_16_3_cast_i_fu_1287_p1 = val_assign_3_i_reg_3031;

assign tmp_16_fu_1641_p3 = retData_V_i_fu_1551_p2[32'd4];

always @ (*) begin
    tmp_17_fu_1653_p4 = tmp_15_fu_1631_p4;
    tmp_17_fu_1653_p4[index_assign_4_0_4_i_fu_1520_p1] = |(p_Repl2_6_0_4_i_fu_1649_p1);
end

assign tmp_18_fu_537_p1 = ap_phi_mux_p_i_phi_fu_253_p4[0:0];

always @ (*) begin
    tmp_19_fu_1678_p4 = sortedData_V_write_a_reg_301;
    tmp_19_fu_1678_p4[index_assign_7_0_i_fu_1671_p1] = |(p_Repl2_8_0_i_fu_1675_p1);
end

assign tmp_1_fu_347_p1 = ap_phi_mux_tmp_V_0_phi_phi_fu_265_p4[3:0];

assign tmp_1_i_fu_341_p2 = ((ap_phi_mux_p_read1_phi_phi_fu_278_p4 == 5'd0) ? 1'b1 : 1'b0);

always @ (*) begin
    tmp_21_fu_1701_p4 = tmp_19_fu_1678_p4;
    tmp_21_fu_1701_p4[index_assign_7_0_1_i_fu_1694_p1] = |(p_Repl2_8_0_1_i_fu_1698_p1);
end

always @ (*) begin
    tmp_23_fu_1724_p4 = tmp_21_fu_1701_p4;
    tmp_23_fu_1724_p4[index_assign_7_0_2_i_fu_1717_p1] = |(p_Repl2_8_0_2_i_fu_1721_p1);
end

assign tmp_24_fu_2749_p6 = {{{{{tmpIdx_V_3_10_i_reg_3137_pp0_iter2_reg}, {tmpIdx_V_2_10_cast_i_fu_2069_p1}}, {tmpIdx_V_1_10_cast_i_fu_1757_p1}}, {tmpIdx_V_0_10_cast_i_fu_1473_p1}}, {tmp_s_fu_2412_p1}};

always @ (*) begin
    tmp_26_fu_1747_p4 = tmp_23_fu_1724_p4;
    tmp_26_fu_1747_p4[index_assign_7_0_3_i_fu_1740_p1] = |(p_Repl2_8_0_3_i_fu_1744_p1);
end

assign tmp_27_fu_1766_p3 = tmp_17_fu_1653_p4[index_assign_4_1_i_fu_1763_p1];

assign tmp_28_fu_1783_p3 = tmp_17_fu_1653_p4[index_assign_4_1_1_i_fu_1779_p1];

assign tmp_29_fu_1800_p3 = tmp_17_fu_1653_p4[index_assign_4_1_2_i_fu_1796_p1];

assign tmp_2_fu_351_p1 = ap_phi_mux_p_i_phi_fu_253_p4[3:0];

assign tmp_30_fu_1817_p3 = tmp_17_fu_1653_p4[index_assign_4_1_3_i_fu_1813_p1];

assign tmp_31_fu_1835_p3 = tmp_17_fu_1653_p4[index_assign_4_1_4_i_fu_1831_p1];

assign tmp_32_fu_917_p1 = r_V_8_3_i_fu_907_p4;

assign tmp_34_fu_1869_p1 = retData_V_1_i_fu_1863_p2[0:0];

always @ (*) begin
    tmp_35_fu_1877_p4 = tmp_17_fu_1653_p4;
    tmp_35_fu_1877_p4[index_assign_4_1_i_fu_1763_p1] = |(p_Repl2_6_1_i_fu_1873_p1);
end

assign tmp_36_fu_1887_p3 = retData_V_1_i_fu_1863_p2[32'd1];

always @ (*) begin
    tmp_37_fu_1899_p4 = tmp_35_fu_1877_p4;
    tmp_37_fu_1899_p4[index_assign_4_1_1_i_fu_1779_p1] = |(p_Repl2_6_1_1_i_fu_1895_p1);
end

assign tmp_38_fu_1909_p3 = retData_V_1_i_fu_1863_p2[32'd2];

always @ (*) begin
    tmp_39_fu_1921_p4 = tmp_37_fu_1899_p4;
    tmp_39_fu_1921_p4[index_assign_4_1_2_i_fu_1796_p1] = |(p_Repl2_6_1_2_i_fu_1917_p1);
end

assign tmp_3_fu_1479_p3 = accessCntIdx_i_reg_287[index_assign_4_0_i_fu_1476_p1];

assign tmp_40_fu_1931_p3 = retData_V_1_i_fu_1863_p2[32'd3];

always @ (*) begin
    tmp_41_fu_1943_p4 = tmp_39_fu_1921_p4;
    tmp_41_fu_1943_p4[index_assign_4_1_3_i_fu_1813_p1] = |(p_Repl2_6_1_3_i_fu_1939_p1);
end

assign tmp_42_fu_1953_p3 = retData_V_1_i_fu_1863_p2[32'd4];

always @ (*) begin
    tmp_43_fu_1965_p4 = tmp_41_fu_1943_p4;
    tmp_43_fu_1965_p4[index_assign_4_1_4_i_fu_1831_p1] = |(p_Repl2_6_1_4_i_fu_1961_p1);
end

always @ (*) begin
    tmp_45_fu_1990_p4 = tmp_26_fu_1747_p4;
    tmp_45_fu_1990_p4[index_assign_7_1_i_fu_1983_p1] = |(p_Repl2_8_1_i_fu_1987_p1);
end

always @ (*) begin
    tmp_47_fu_2013_p4 = tmp_45_fu_1990_p4;
    tmp_47_fu_2013_p4[index_assign_7_1_1_i_fu_2006_p1] = |(p_Repl2_8_1_1_i_fu_2010_p1);
end

always @ (*) begin
    tmp_49_fu_2036_p4 = tmp_47_fu_2013_p4;
    tmp_49_fu_2036_p4[index_assign_7_1_2_i_fu_2029_p1] = |(p_Repl2_8_1_2_i_fu_2033_p1);
end

assign tmp_4_fu_1490_p3 = accessCntIdx_i_reg_287[index_assign_4_0_1_i_fu_1487_p1];

always @ (*) begin
    tmp_51_fu_2059_p4 = tmp_49_fu_2036_p4;
    tmp_51_fu_2059_p4[index_assign_7_1_3_i_fu_2052_p1] = |(p_Repl2_8_1_3_i_fu_2056_p1);
end

assign tmp_52_fu_2096_p3 = tmp_43_fu_1965_p4[index_assign_4_2_i_fu_2092_p1];

assign tmp_53_fu_2114_p3 = tmp_43_fu_1965_p4[index_assign_4_2_1_i_fu_2110_p1];

assign tmp_54_fu_2132_p3 = tmp_43_fu_1965_p4[index_assign_4_2_2_i_fu_2128_p1];

assign tmp_55_fu_2150_p3 = tmp_43_fu_1965_p4[index_assign_4_2_3_i_fu_2146_p1];

assign tmp_56_fu_2168_p3 = tmp_43_fu_1965_p4[index_assign_4_2_4_i_fu_2164_p1];

assign tmp_57_fu_2202_p1 = retData_V_2_i_fu_2196_p2[0:0];

always @ (*) begin
    tmp_58_fu_2210_p4 = tmp_43_fu_1965_p4;
    tmp_58_fu_2210_p4[index_assign_4_2_i_fu_2092_p1] = |(p_Repl2_6_2_i_fu_2206_p1);
end

assign tmp_59_fu_2220_p3 = retData_V_2_i_fu_2196_p2[32'd1];

assign tmp_5_fu_1501_p3 = accessCntIdx_i_reg_287[index_assign_4_0_2_i_fu_1498_p1];

always @ (*) begin
    tmp_60_fu_2232_p4 = tmp_58_fu_2210_p4;
    tmp_60_fu_2232_p4[index_assign_4_2_1_i_fu_2110_p1] = |(p_Repl2_6_2_1_i_fu_2228_p1);
end

assign tmp_61_fu_2242_p3 = retData_V_2_i_fu_2196_p2[32'd2];

always @ (*) begin
    tmp_62_fu_2254_p4 = tmp_60_fu_2232_p4;
    tmp_62_fu_2254_p4[index_assign_4_2_2_i_fu_2128_p1] = |(p_Repl2_6_2_2_i_fu_2250_p1);
end

assign tmp_63_fu_2264_p3 = retData_V_2_i_fu_2196_p2[32'd3];

always @ (*) begin
    tmp_64_fu_2276_p4 = tmp_62_fu_2254_p4;
    tmp_64_fu_2276_p4[index_assign_4_2_3_i_fu_2146_p1] = |(p_Repl2_6_2_3_i_fu_2272_p1);
end

assign tmp_65_fu_2286_p3 = retData_V_2_i_fu_2196_p2[32'd4];

always @ (*) begin
    tmp_66_fu_2298_p4 = tmp_64_fu_2276_p4;
    tmp_66_fu_2298_p4[index_assign_4_2_4_i_fu_2164_p1] = |(p_Repl2_6_2_4_i_fu_2294_p1);
end

always @ (*) begin
    tmp_68_fu_2323_p4 = tmp_51_fu_2059_p4;
    tmp_68_fu_2323_p4[index_assign_7_2_i_fu_2316_p1] = |(p_Repl2_8_2_i_fu_2320_p1);
end

assign tmp_6_fu_1512_p3 = accessCntIdx_i_reg_287[index_assign_4_0_3_i_fu_1509_p1];

always @ (*) begin
    tmp_70_fu_2346_p4 = tmp_68_fu_2323_p4;
    tmp_70_fu_2346_p4[index_assign_7_2_1_i_fu_2339_p1] = |(p_Repl2_8_2_1_i_fu_2343_p1);
end

always @ (*) begin
    tmp_72_fu_2369_p4 = tmp_70_fu_2346_p4;
    tmp_72_fu_2369_p4[index_assign_7_2_2_i_fu_2362_p1] = |(p_Repl2_8_2_2_i_fu_2366_p1);
end

always @ (*) begin
    tmp_74_fu_2392_p4 = tmp_72_fu_2369_p4;
    tmp_74_fu_2392_p4[index_assign_7_2_3_i_fu_2385_p1] = |(p_Repl2_8_2_3_i_fu_2389_p1);
end

assign tmp_75_fu_2402_p4 = {{newIdx_V_write_assig_reg_315[58:20]}};

assign tmp_76_fu_2443_p3 = tmp_66_fu_2298_p4[index_assign_4_3_i_fu_2439_p1];

assign tmp_77_fu_2461_p3 = tmp_66_fu_2298_p4[index_assign_4_3_1_i_fu_2457_p1];

assign tmp_78_fu_2479_p3 = tmp_66_fu_2298_p4[index_assign_4_3_2_i_fu_2475_p1];

assign tmp_79_fu_2497_p3 = tmp_66_fu_2298_p4[index_assign_4_3_3_i_fu_2493_p1];

assign tmp_7_fu_1523_p3 = accessCntIdx_i_reg_287[index_assign_4_0_4_i_fu_1520_p1];

assign tmp_80_fu_2515_p3 = tmp_66_fu_2298_p4[index_assign_4_3_4_i_fu_2511_p1];

assign tmp_81_fu_2549_p1 = retData_V_3_i_fu_2543_p2[0:0];

always @ (*) begin
    tmp_82_fu_2557_p4 = tmp_66_fu_2298_p4;
    tmp_82_fu_2557_p4[index_assign_4_3_i_fu_2439_p1] = |(p_Repl2_6_3_i_fu_2553_p1);
end

assign tmp_83_fu_2567_p3 = retData_V_3_i_fu_2543_p2[32'd1];

always @ (*) begin
    tmp_84_fu_2579_p4 = tmp_82_fu_2557_p4;
    tmp_84_fu_2579_p4[index_assign_4_3_1_i_fu_2457_p1] = |(p_Repl2_6_3_1_i_fu_2575_p1);
end

assign tmp_85_fu_2589_p3 = retData_V_3_i_fu_2543_p2[32'd2];

always @ (*) begin
    tmp_86_fu_2601_p4 = tmp_84_fu_2579_p4;
    tmp_86_fu_2601_p4[index_assign_4_3_2_i_fu_2475_p1] = |(p_Repl2_6_3_2_i_fu_2597_p1);
end

assign tmp_87_fu_2611_p3 = retData_V_3_i_fu_2543_p2[32'd3];

always @ (*) begin
    tmp_88_fu_2623_p4 = tmp_86_fu_2601_p4;
    tmp_88_fu_2623_p4[index_assign_4_3_3_i_fu_2493_p1] = |(p_Repl2_6_3_3_i_fu_2619_p1);
end

assign tmp_89_fu_2633_p3 = retData_V_3_i_fu_2543_p2[32'd4];

assign tmp_8_fu_1557_p1 = retData_V_i_fu_1551_p2[0:0];

always @ (*) begin
    tmp_90_fu_2645_p4 = tmp_88_fu_2623_p4;
    tmp_90_fu_2645_p4[index_assign_4_3_4_i_fu_2511_p1] = |(p_Repl2_6_3_4_i_fu_2641_p1);
end

always @ (*) begin
    tmp_92_fu_2670_p4 = tmp_74_fu_2392_p4;
    tmp_92_fu_2670_p4[index_assign_7_3_i_fu_2663_p1] = |(p_Repl2_8_3_i_fu_2667_p1);
end

always @ (*) begin
    tmp_94_fu_2693_p4 = tmp_92_fu_2670_p4;
    tmp_94_fu_2693_p4[index_assign_7_3_1_i_fu_2686_p1] = |(p_Repl2_8_3_1_i_fu_2690_p1);
end

always @ (*) begin
    tmp_96_fu_2716_p4 = tmp_94_fu_2693_p4;
    tmp_96_fu_2716_p4[index_assign_7_3_2_i_fu_2709_p1] = |(p_Repl2_8_3_2_i_fu_2713_p1);
end

always @ (*) begin
    tmp_98_fu_2739_p4 = tmp_96_fu_2716_p4;
    tmp_98_fu_2739_p4[index_assign_7_3_3_i_fu_2732_p1] = |(p_Repl2_8_3_3_i_fu_2736_p1);
end

always @ (*) begin
    tmp_9_fu_1565_p4 = accessCntIdx_i_reg_287;
    tmp_9_fu_1565_p4[index_assign_4_0_i_fu_1476_p1] = |(p_Repl2_6_0_i_fu_1561_p1);
end

assign tmp_fu_930_p2 = (tmp_16_0_2_cast_i_fu_927_p1 + tmp_16_0_cast_i_fu_921_p1);

assign tmp_i_fu_329_p2 = ((ap_phi_mux_i_i_phi_fu_240_p6 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_s_fu_2412_p1 = tmp_75_fu_2402_p4;

assign val_assign_0_10_i_fu_531_p2 = ((p_Result_29_0_10_i_fu_521_p4 < tmp_2_fu_351_p1) ? 1'b1 : 1'b0);

assign val_assign_0_1_i_fu_371_p2 = ((p_Result_29_0_1_i_fu_361_p4 < tmp_2_fu_351_p1) ? 1'b1 : 1'b0);

assign val_assign_0_2_i_fu_387_p2 = ((p_Result_29_0_2_i_fu_377_p4 < tmp_2_fu_351_p1) ? 1'b1 : 1'b0);

assign val_assign_0_3_i_fu_403_p2 = ((p_Result_29_0_3_i_fu_393_p4 < tmp_2_fu_351_p1) ? 1'b1 : 1'b0);

assign val_assign_0_4_i_fu_419_p2 = ((p_Result_29_0_4_i_fu_409_p4 < tmp_2_fu_351_p1) ? 1'b1 : 1'b0);

assign val_assign_0_5_i_fu_435_p2 = ((p_Result_29_0_5_i_fu_425_p4 < tmp_2_fu_351_p1) ? 1'b1 : 1'b0);

assign val_assign_0_6_i_fu_451_p2 = ((p_Result_29_0_6_i_fu_441_p4 < tmp_2_fu_351_p1) ? 1'b1 : 1'b0);

assign val_assign_0_7_i_fu_467_p2 = ((p_Result_29_0_7_i_fu_457_p4 < tmp_2_fu_351_p1) ? 1'b1 : 1'b0);

assign val_assign_0_8_i_fu_483_p2 = ((p_Result_29_0_8_i_fu_473_p4 < tmp_2_fu_351_p1) ? 1'b1 : 1'b0);

assign val_assign_0_9_i_fu_499_p2 = ((p_Result_29_0_9_i_fu_489_p4 < tmp_2_fu_351_p1) ? 1'b1 : 1'b0);

assign val_assign_0_i_35_fu_515_p2 = ((p_Result_29_0_i_fu_505_p4 < tmp_2_fu_351_p1) ? 1'b1 : 1'b0);

assign val_assign_0_i_fu_355_p2 = ((tmp_1_fu_347_p1 < tmp_2_fu_351_p1) ? 1'b1 : 1'b0);

assign val_assign_1_10_i_fu_641_p2 = ((p_Result_29_0_10_i_fu_521_p4 < p_Result_30_1_i_fu_565_p4) ? 1'b1 : 1'b0);

assign val_assign_1_1_i_fu_581_p2 = ((p_Result_29_0_1_i_fu_361_p4 < p_Result_30_1_i_fu_565_p4) ? 1'b1 : 1'b0);

assign val_assign_1_2_i_fu_587_p2 = ((p_Result_29_0_2_i_fu_377_p4 < p_Result_30_1_i_fu_565_p4) ? 1'b1 : 1'b0);

assign val_assign_1_3_i_fu_593_p2 = ((p_Result_29_0_3_i_fu_393_p4 < p_Result_30_1_i_fu_565_p4) ? 1'b1 : 1'b0);

assign val_assign_1_4_i_fu_599_p2 = ((p_Result_29_0_4_i_fu_409_p4 < p_Result_30_1_i_fu_565_p4) ? 1'b1 : 1'b0);

assign val_assign_1_5_i_fu_605_p2 = ((p_Result_29_0_5_i_fu_425_p4 < p_Result_30_1_i_fu_565_p4) ? 1'b1 : 1'b0);

assign val_assign_1_6_i_fu_611_p2 = ((p_Result_29_0_6_i_fu_441_p4 < p_Result_30_1_i_fu_565_p4) ? 1'b1 : 1'b0);

assign val_assign_1_7_i_fu_617_p2 = ((p_Result_29_0_7_i_fu_457_p4 < p_Result_30_1_i_fu_565_p4) ? 1'b1 : 1'b0);

assign val_assign_1_8_i_fu_623_p2 = ((p_Result_29_0_8_i_fu_473_p4 < p_Result_30_1_i_fu_565_p4) ? 1'b1 : 1'b0);

assign val_assign_1_9_i_fu_629_p2 = ((p_Result_29_0_9_i_fu_489_p4 < p_Result_30_1_i_fu_565_p4) ? 1'b1 : 1'b0);

assign val_assign_1_i_36_fu_635_p2 = ((p_Result_29_0_i_fu_505_p4 < p_Result_30_1_i_fu_565_p4) ? 1'b1 : 1'b0);

assign val_assign_1_i_fu_575_p2 = ((tmp_1_fu_347_p1 < p_Result_30_1_i_fu_565_p4) ? 1'b1 : 1'b0);

assign val_assign_2_10_i_fu_755_p2 = ((p_Result_29_0_10_i_fu_521_p4 < p_Result_30_2_i_fu_679_p4) ? 1'b1 : 1'b0);

assign val_assign_2_1_i_fu_695_p2 = ((p_Result_29_0_1_i_fu_361_p4 < p_Result_30_2_i_fu_679_p4) ? 1'b1 : 1'b0);

assign val_assign_2_2_i_fu_701_p2 = ((p_Result_29_0_2_i_fu_377_p4 < p_Result_30_2_i_fu_679_p4) ? 1'b1 : 1'b0);

assign val_assign_2_3_i_fu_707_p2 = ((p_Result_29_0_3_i_fu_393_p4 < p_Result_30_2_i_fu_679_p4) ? 1'b1 : 1'b0);

assign val_assign_2_4_i_fu_713_p2 = ((p_Result_29_0_4_i_fu_409_p4 < p_Result_30_2_i_fu_679_p4) ? 1'b1 : 1'b0);

assign val_assign_2_5_i_fu_719_p2 = ((p_Result_29_0_5_i_fu_425_p4 < p_Result_30_2_i_fu_679_p4) ? 1'b1 : 1'b0);

assign val_assign_2_6_i_fu_725_p2 = ((p_Result_29_0_6_i_fu_441_p4 < p_Result_30_2_i_fu_679_p4) ? 1'b1 : 1'b0);

assign val_assign_2_7_i_fu_731_p2 = ((p_Result_29_0_7_i_fu_457_p4 < p_Result_30_2_i_fu_679_p4) ? 1'b1 : 1'b0);

assign val_assign_2_8_i_fu_737_p2 = ((p_Result_29_0_8_i_fu_473_p4 < p_Result_30_2_i_fu_679_p4) ? 1'b1 : 1'b0);

assign val_assign_2_9_i_fu_743_p2 = ((p_Result_29_0_9_i_fu_489_p4 < p_Result_30_2_i_fu_679_p4) ? 1'b1 : 1'b0);

assign val_assign_2_i_39_fu_749_p2 = ((p_Result_29_0_i_fu_505_p4 < p_Result_30_2_i_fu_679_p4) ? 1'b1 : 1'b0);

assign val_assign_2_i_fu_689_p2 = ((tmp_1_fu_347_p1 < p_Result_30_2_i_fu_679_p4) ? 1'b1 : 1'b0);

assign val_assign_3_10_i_fu_869_p2 = ((p_Result_29_0_10_i_fu_521_p4 < p_Result_30_3_i_fu_793_p4) ? 1'b1 : 1'b0);

assign val_assign_3_1_i_fu_809_p2 = ((p_Result_29_0_1_i_fu_361_p4 < p_Result_30_3_i_fu_793_p4) ? 1'b1 : 1'b0);

assign val_assign_3_2_i_fu_815_p2 = ((p_Result_29_0_2_i_fu_377_p4 < p_Result_30_3_i_fu_793_p4) ? 1'b1 : 1'b0);

assign val_assign_3_3_i_fu_821_p2 = ((p_Result_29_0_3_i_fu_393_p4 < p_Result_30_3_i_fu_793_p4) ? 1'b1 : 1'b0);

assign val_assign_3_4_i_fu_827_p2 = ((p_Result_29_0_4_i_fu_409_p4 < p_Result_30_3_i_fu_793_p4) ? 1'b1 : 1'b0);

assign val_assign_3_5_i_fu_833_p2 = ((p_Result_29_0_5_i_fu_425_p4 < p_Result_30_3_i_fu_793_p4) ? 1'b1 : 1'b0);

assign val_assign_3_6_i_fu_839_p2 = ((p_Result_29_0_6_i_fu_441_p4 < p_Result_30_3_i_fu_793_p4) ? 1'b1 : 1'b0);

assign val_assign_3_7_i_fu_845_p2 = ((p_Result_29_0_7_i_fu_457_p4 < p_Result_30_3_i_fu_793_p4) ? 1'b1 : 1'b0);

assign val_assign_3_8_i_fu_851_p2 = ((p_Result_29_0_8_i_fu_473_p4 < p_Result_30_3_i_fu_793_p4) ? 1'b1 : 1'b0);

assign val_assign_3_9_i_fu_857_p2 = ((p_Result_29_0_9_i_fu_489_p4 < p_Result_30_3_i_fu_793_p4) ? 1'b1 : 1'b0);

assign val_assign_3_i_40_fu_863_p2 = ((p_Result_29_0_i_fu_505_p4 < p_Result_30_3_i_fu_793_p4) ? 1'b1 : 1'b0);

assign val_assign_3_i_fu_803_p2 = ((tmp_1_fu_347_p1 < p_Result_30_3_i_fu_793_p4) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    p_i_rewind_reg_222[47:32] <= 16'b0000000000000000;
    newIdx_V_write_assig_reg_315[4] <= 1'b0;
    newIdx_V_write_assig_reg_315[9:9] <= 1'b0;
    newIdx_V_write_assig_reg_315[14:14] <= 1'b0;
    newIdx_V_write_assig_reg_315[19:19] <= 1'b0;
    newIdx_V_write_assig_reg_315[24:24] <= 1'b0;
    newIdx_V_write_assig_reg_315[29:29] <= 1'b0;
    newIdx_V_write_assig_reg_315[34:34] <= 1'b0;
    newIdx_V_write_assig_reg_315[39:39] <= 1'b0;
    newIdx_V_write_assig_reg_315[44:44] <= 1'b0;
    newIdx_V_write_assig_reg_315[49:49] <= 1'b0;
    newIdx_V_write_assig_reg_315[54] <= 1'b0;
    tmp_32_reg_3111[47:32] <= 16'b0000000000000000;
    ap_return_0_preg[4] <= 1'b0;
    ap_return_0_preg[9:9] <= 1'b0;
    ap_return_0_preg[14:14] <= 1'b0;
    ap_return_0_preg[19:19] <= 1'b0;
    ap_return_0_preg[24:24] <= 1'b0;
    ap_return_0_preg[29:29] <= 1'b0;
    ap_return_0_preg[34:34] <= 1'b0;
    ap_return_0_preg[39:39] <= 1'b0;
    ap_return_0_preg[44:44] <= 1'b0;
    ap_return_0_preg[49:49] <= 1'b0;
    ap_return_0_preg[54:54] <= 1'b0;
    ap_return_0_preg[59] <= 1'b0;
end

endmodule //sortedIdxStreamV3_4_s
