// Generated by /data/kceesay/workspace/mucfi/automation/fpv_core_setup/taint_states.py
checker chk_no_taint_ever();

  as_no_taint_ever_i_counters__ctr_cycle_t0: assert property(!i_counters__ctr_cycle_t0);
  as_no_taint_ever_i_counters__ctr_instret_t0: assert property(!i_counters__ctr_instret_t0);
  as_no_taint_ever_i_counters__ctr_time_t0: assert property(!i_counters__ctr_time_t0);
  as_no_taint_ever_i_counters__mapped_mtimecmp_t0: assert property(!i_counters__mapped_mtimecmp_t0);
  as_no_taint_ever_i_counters__mmio_error_t0: assert property(!i_counters__mmio_error_t0);
  as_no_taint_ever_i_counters__mmio_rdata_t0: assert property(!i_counters__mmio_rdata_t0);
  as_no_taint_ever_i_interrupts__int_trap_cause_t0: assert property(!i_interrupts__int_trap_cause_t0);
  as_no_taint_ever_i_interrupts__mip_meip_t0: assert property(!i_interrupts__mip_meip_t0);
  as_no_taint_ever_i_interrupts__mip_msip_t0: assert property(!i_interrupts__mip_msip_t0);
  as_no_taint_ever_i_interrupts__mip_mtip_t0: assert property(!i_interrupts__mip_mtip_t0);
  as_no_taint_ever_i_pipeline__i_csrs__inhibit_cy_t0: assert property(!i_pipeline__i_csrs__inhibit_cy_t0);
  as_no_taint_ever_i_pipeline__i_csrs__inhibit_ir_t0: assert property(!i_pipeline__i_csrs__inhibit_ir_t0);
  as_no_taint_ever_i_pipeline__i_csrs__inhibit_tm_t0: assert property(!i_pipeline__i_csrs__inhibit_tm_t0);
  as_no_taint_ever_i_pipeline__i_csrs__leak_lkgcfg_t0: assert property(!i_pipeline__i_csrs__leak_lkgcfg_t0);
  as_no_taint_ever_i_pipeline__i_csrs__mie_meie_t0: assert property(!i_pipeline__i_csrs__mie_meie_t0);
  as_no_taint_ever_i_pipeline__i_csrs__mie_msie_t0: assert property(!i_pipeline__i_csrs__mie_msie_t0);
  as_no_taint_ever_i_pipeline__i_csrs__mie_mtie_t0: assert property(!i_pipeline__i_csrs__mie_mtie_t0);
  as_no_taint_ever_i_pipeline__i_csrs__mstatus_mie_t0: assert property(!i_pipeline__i_csrs__mstatus_mie_t0);
  as_no_taint_ever_i_pipeline__i_csrs__reg_mcause_cause_t0: assert property(!i_pipeline__i_csrs__reg_mcause_cause_t0);
  as_no_taint_ever_i_pipeline__i_csrs__reg_mcause_interrupt_t0: assert property(!i_pipeline__i_csrs__reg_mcause_interrupt_t0);
  as_no_taint_ever_i_pipeline__i_csrs__reg_mepc_mepc_t0: assert property(!i_pipeline__i_csrs__reg_mepc_mepc_t0);
  as_no_taint_ever_i_pipeline__i_csrs__reg_mscratch_t0: assert property(!i_pipeline__i_csrs__reg_mscratch_t0);
  as_no_taint_ever_i_pipeline__i_csrs__reg_mstatus_mpie_t0: assert property(!i_pipeline__i_csrs__reg_mstatus_mpie_t0);
  as_no_taint_ever_i_pipeline__i_csrs__reg_mstatus_wpri1_t0: assert property(!i_pipeline__i_csrs__reg_mstatus_wpri1_t0);
  as_no_taint_ever_i_pipeline__i_csrs__reg_mstatus_wpri2_t0: assert property(!i_pipeline__i_csrs__reg_mstatus_wpri2_t0);
  as_no_taint_ever_i_pipeline__i_csrs__reg_mstatus_wpri3_t0: assert property(!i_pipeline__i_csrs__reg_mstatus_wpri3_t0);
  as_no_taint_ever_i_pipeline__i_csrs__reg_mstatus_wpri4_t0: assert property(!i_pipeline__i_csrs__reg_mstatus_wpri4_t0);
  as_no_taint_ever_i_pipeline__i_csrs__reg_mtval_t0: assert property(!i_pipeline__i_csrs__reg_mtval_t0);
  as_no_taint_ever_i_pipeline__i_csrs__reg_mtvec_base_t0: assert property(!i_pipeline__i_csrs__reg_mtvec_base_t0);
  as_no_taint_ever_i_pipeline__i_csrs__reg_mtvec_mode_t0: assert property(!i_pipeline__i_csrs__reg_mtvec_mode_t0);
  as_no_taint_ever_i_pipeline__i_csrs__uxcrypto_b0_t0: assert property(!i_pipeline__i_csrs__uxcrypto_b0_t0);
  as_no_taint_ever_i_pipeline__i_csrs__uxcrypto_b1_t0: assert property(!i_pipeline__i_csrs__uxcrypto_b1_t0);
  as_no_taint_ever_i_pipeline__i_csrs__uxcrypto_ct_t0: assert property(!i_pipeline__i_csrs__uxcrypto_ct_t0);
  as_no_taint_ever_i_pipeline__i_pipeline_s0_fetch__imem_addr_t0: assert property(!i_pipeline__i_pipeline_s0_fetch__imem_addr_t0);
  as_no_taint_ever_i_pipeline__i_pipeline_s1_decode__program_counter_t0: assert property(!i_pipeline__i_pipeline_s1_decode__program_counter_t0);
  as_no_taint_ever_i_pipeline__i_pipeline_s4_writeback__trap_pc_t0: assert property(!i_pipeline__i_pipeline_s4_writeback__trap_pc_t0);
  as_no_taint_ever_i_pipeline__i_pipeline_s0_fetch__i_core_fetch_buffer__buf_depth_t0: assert property(!i_pipeline__i_pipeline_s0_fetch__i_core_fetch_buffer__buf_depth_t0);
  as_no_taint_ever_i_pipeline__i_pipeline_s0_fetch__i_core_fetch_buffer__buffer_t0: assert property(!i_pipeline__i_pipeline_s0_fetch__i_core_fetch_buffer__buffer_t0);
  as_no_taint_ever_i_pipeline__i_pipeline_s1_decode__i_decode_pipereg__mr_data_t0: assert property(!i_pipeline__i_pipeline_s1_decode__i_decode_pipereg__mr_data_t0);
  as_no_taint_ever_i_pipeline__i_pipeline_s1_decode__i_decode_pipereg_opr_a__mr_data_t0: assert property(!i_pipeline__i_pipeline_s1_decode__i_decode_pipereg_opr_a__mr_data_t0);
  as_no_taint_ever_i_pipeline__i_pipeline_s1_decode__i_decode_pipereg_opr_b__mr_data_t0: assert property(!i_pipeline__i_pipeline_s1_decode__i_decode_pipereg_opr_b__mr_data_t0);
  as_no_taint_ever_i_pipeline__i_pipeline_s1_decode__i_decode_pipereg_opr_c__mr_data_t0: assert property(!i_pipeline__i_pipeline_s1_decode__i_decode_pipereg_opr_c__mr_data_t0);
  as_no_taint_ever_i_pipeline__i_pipeline_s1_decode__i_frv_leak__leak_prng_t0: assert property(!i_pipeline__i_pipeline_s1_decode__i_frv_leak__leak_prng_t0);
  as_no_taint_ever_i_pipeline__i_pipeline_s2_execute__i_execute_pipe_reg__mr_data_t0: assert property(!i_pipeline__i_pipeline_s2_execute__i_execute_pipe_reg__mr_data_t0);
  as_no_taint_ever_i_pipeline__i_pipeline_s2_execute__i_execute_pipe_reg_opr_a__mr_data_t0: assert property(!i_pipeline__i_pipeline_s2_execute__i_execute_pipe_reg_opr_a__mr_data_t0);
  as_no_taint_ever_i_pipeline__i_pipeline_s2_execute__i_execute_pipe_reg_opr_b__mr_data_t0: assert property(!i_pipeline__i_pipeline_s2_execute__i_execute_pipe_reg_opr_b__mr_data_t0);
  as_no_taint_ever_i_pipeline__i_pipeline_s2_execute__i_xc_malu__acc_t0: assert property(!i_pipeline__i_pipeline_s2_execute__i_xc_malu__acc_t0);
  as_no_taint_ever_i_pipeline__i_pipeline_s2_execute__i_xc_malu__arg_0_t0: assert property(!i_pipeline__i_pipeline_s2_execute__i_xc_malu__arg_0_t0);
  as_no_taint_ever_i_pipeline__i_pipeline_s2_execute__i_xc_malu__arg_1_t0: assert property(!i_pipeline__i_pipeline_s2_execute__i_xc_malu__arg_1_t0);
  as_no_taint_ever_i_pipeline__i_pipeline_s2_execute__i_xc_malu__carry_t0: assert property(!i_pipeline__i_pipeline_s2_execute__i_xc_malu__carry_t0);
  as_no_taint_ever_i_pipeline__i_pipeline_s2_execute__i_xc_malu__count_t0: assert property(!i_pipeline__i_pipeline_s2_execute__i_xc_malu__count_t0);
  as_no_taint_ever_i_pipeline__i_pipeline_s3_memory__i_mem_pipereg__mr_data_t0: assert property(!i_pipeline__i_pipeline_s3_memory__i_mem_pipereg__mr_data_t0);
  as_no_taint_ever_i_pipeline__i_pipeline_s3_memory__i_mem_pipereg_opr_a__mr_data_t0: assert property(!i_pipeline__i_pipeline_s3_memory__i_mem_pipereg_opr_a__mr_data_t0);
  as_no_taint_ever_i_pipeline__i_pipeline_s3_memory__i_mem_pipereg_opr_b__mr_data_t0: assert property(!i_pipeline__i_pipeline_s3_memory__i_mem_pipereg_opr_b__mr_data_t0);
endchecker