--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml NERP_demo_top.twx NERP_demo_top.ncd -o NERP_demo_top.twr
NERP_demo_top.pcf -ucf Nexys3.ucf

Design file:              NERP_demo_top.ncd
Physical constraint file: NERP_demo_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btnD        |    2.005(R)|      SLOW  |    0.735(R)|      SLOW  |clk_BUFGP         |   0.000|
btnL        |    2.446(R)|      SLOW  |    0.794(R)|      SLOW  |clk_BUFGP         |   0.000|
btnR        |    2.392(R)|      SLOW  |    0.424(R)|      SLOW  |clk_BUFGP         |   0.000|
btnU        |    2.604(R)|      SLOW  |    0.660(R)|      SLOW  |clk_BUFGP         |   0.000|
clr         |    7.339(R)|      SLOW  |   -0.975(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SCLK_1      |        11.839(R)|      SLOW  |         6.845(R)|      FAST  |clk_BUFGP         |   0.000|
SCLK_2      |        11.541(R)|      SLOW  |         6.725(R)|      FAST  |clk_BUFGP         |   0.000|
bdown       |         7.420(R)|      SLOW  |         4.009(R)|      FAST  |clk_BUFGP         |   0.000|
bleft       |         7.643(R)|      SLOW  |         4.216(R)|      FAST  |clk_BUFGP         |   0.000|
blue<0>     |        24.277(R)|      SLOW  |         6.491(R)|      FAST  |clk_BUFGP         |   0.000|
blue<1>     |        24.544(R)|      SLOW  |         6.397(R)|      FAST  |clk_BUFGP         |   0.000|
bright      |         8.309(R)|      SLOW  |         4.578(R)|      FAST  |clk_BUFGP         |   0.000|
bup         |         7.553(R)|      SLOW  |         4.093(R)|      FAST  |clk_BUFGP         |   0.000|
green<0>    |        24.012(R)|      SLOW  |         6.344(R)|      FAST  |clk_BUFGP         |   0.000|
green<1>    |        24.011(R)|      SLOW  |         6.333(R)|      FAST  |clk_BUFGP         |   0.000|
green<2>    |        23.715(R)|      SLOW  |         6.440(R)|      FAST  |clk_BUFGP         |   0.000|
hsync       |        10.934(R)|      SLOW  |         6.071(R)|      FAST  |clk_BUFGP         |   0.000|
red<0>      |        23.651(R)|      SLOW  |         6.843(R)|      FAST  |clk_BUFGP         |   0.000|
red<1>      |        24.027(R)|      SLOW  |         6.422(R)|      FAST  |clk_BUFGP         |   0.000|
red<2>      |        23.942(R)|      SLOW  |         6.182(R)|      FAST  |clk_BUFGP         |   0.000|
vsync       |        12.274(R)|      SLOW  |         6.105(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.552|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu May 30 17:48:02 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 247 MB



