ila_0.v,verilog,xil_defaultlib,../../../../AD7606.gen/sources_1/ip/ila_0/sim/ila_0.v,incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"incdir="../../../../AD7606.gen/sources_1/ip/ila_0/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
