TimeQuest Timing Analyzer report for lab_4_2
Tue Oct 28 23:31:13 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'KEY[1]'
 13. Slow Model Setup: 'clk_div:comb_7|clock_100Khz_reg'
 14. Slow Model Setup: 'clk_div:comb_7|clock_10Khz_reg'
 15. Slow Model Setup: 'clk_div:comb_7|clock_1Mhz_reg'
 16. Slow Model Setup: 'clk_div:comb_7|clock_100hz_reg'
 17. Slow Model Setup: 'clk_div:comb_7|clock_10Hz_reg'
 18. Slow Model Setup: 'clk_div:comb_7|clock_1Khz_reg'
 19. Slow Model Hold: 'CLOCK_50'
 20. Slow Model Hold: 'clk_div:comb_7|clock_100Khz_reg'
 21. Slow Model Hold: 'clk_div:comb_7|clock_100hz_reg'
 22. Slow Model Hold: 'clk_div:comb_7|clock_10Hz_reg'
 23. Slow Model Hold: 'clk_div:comb_7|clock_10Khz_reg'
 24. Slow Model Hold: 'clk_div:comb_7|clock_1Khz_reg'
 25. Slow Model Hold: 'clk_div:comb_7|clock_1Mhz_reg'
 26. Slow Model Hold: 'KEY[1]'
 27. Slow Model Minimum Pulse Width: 'KEY[1]'
 28. Slow Model Minimum Pulse Width: 'CLOCK_50'
 29. Slow Model Minimum Pulse Width: 'clk_div:comb_7|clock_100Khz_reg'
 30. Slow Model Minimum Pulse Width: 'clk_div:comb_7|clock_100hz_reg'
 31. Slow Model Minimum Pulse Width: 'clk_div:comb_7|clock_10Hz_reg'
 32. Slow Model Minimum Pulse Width: 'clk_div:comb_7|clock_10Khz_reg'
 33. Slow Model Minimum Pulse Width: 'clk_div:comb_7|clock_1Khz_reg'
 34. Slow Model Minimum Pulse Width: 'clk_div:comb_7|clock_1Mhz_reg'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Fast Model Setup Summary
 40. Fast Model Hold Summary
 41. Fast Model Recovery Summary
 42. Fast Model Removal Summary
 43. Fast Model Minimum Pulse Width Summary
 44. Fast Model Setup: 'CLOCK_50'
 45. Fast Model Setup: 'KEY[1]'
 46. Fast Model Setup: 'clk_div:comb_7|clock_100Khz_reg'
 47. Fast Model Setup: 'clk_div:comb_7|clock_10Khz_reg'
 48. Fast Model Setup: 'clk_div:comb_7|clock_1Mhz_reg'
 49. Fast Model Setup: 'clk_div:comb_7|clock_100hz_reg'
 50. Fast Model Setup: 'clk_div:comb_7|clock_10Hz_reg'
 51. Fast Model Setup: 'clk_div:comb_7|clock_1Khz_reg'
 52. Fast Model Hold: 'CLOCK_50'
 53. Fast Model Hold: 'clk_div:comb_7|clock_100Khz_reg'
 54. Fast Model Hold: 'clk_div:comb_7|clock_100hz_reg'
 55. Fast Model Hold: 'clk_div:comb_7|clock_10Hz_reg'
 56. Fast Model Hold: 'clk_div:comb_7|clock_10Khz_reg'
 57. Fast Model Hold: 'clk_div:comb_7|clock_1Khz_reg'
 58. Fast Model Hold: 'clk_div:comb_7|clock_1Mhz_reg'
 59. Fast Model Hold: 'KEY[1]'
 60. Fast Model Minimum Pulse Width: 'KEY[1]'
 61. Fast Model Minimum Pulse Width: 'CLOCK_50'
 62. Fast Model Minimum Pulse Width: 'clk_div:comb_7|clock_100Khz_reg'
 63. Fast Model Minimum Pulse Width: 'clk_div:comb_7|clock_100hz_reg'
 64. Fast Model Minimum Pulse Width: 'clk_div:comb_7|clock_10Hz_reg'
 65. Fast Model Minimum Pulse Width: 'clk_div:comb_7|clock_10Khz_reg'
 66. Fast Model Minimum Pulse Width: 'clk_div:comb_7|clock_1Khz_reg'
 67. Fast Model Minimum Pulse Width: 'clk_div:comb_7|clock_1Mhz_reg'
 68. Setup Times
 69. Hold Times
 70. Clock to Output Times
 71. Minimum Clock to Output Times
 72. Multicorner Timing Analysis Summary
 73. Setup Times
 74. Hold Times
 75. Clock to Output Times
 76. Minimum Clock to Output Times
 77. Setup Transfers
 78. Hold Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths
 82. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lab_4_2                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                           ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+
; Clock Name                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                             ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+
; clk_div:comb_7|clock_1Khz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:comb_7|clock_1Khz_reg }   ;
; clk_div:comb_7|clock_1Mhz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:comb_7|clock_1Mhz_reg }   ;
; clk_div:comb_7|clock_10Hz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:comb_7|clock_10Hz_reg }   ;
; clk_div:comb_7|clock_10Khz_reg  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:comb_7|clock_10Khz_reg }  ;
; clk_div:comb_7|clock_100hz_reg  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:comb_7|clock_100hz_reg }  ;
; clk_div:comb_7|clock_100Khz_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:comb_7|clock_100Khz_reg } ;
; CLOCK_50                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                        ;
; KEY[1]                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[1] }                          ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                ;
+------------+-----------------+---------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                  ;
+------------+-----------------+---------------------------------+-------------------------------------------------------+
; 256.34 MHz ; 256.34 MHz      ; CLOCK_50                        ;                                                       ;
; 316.06 MHz ; 260.01 MHz      ; KEY[1]                          ; limit due to high minimum pulse width violation (tch) ;
; 792.39 MHz ; 500.0 MHz       ; clk_div:comb_7|clock_100Khz_reg ; limit due to high minimum pulse width violation (tch) ;
; 805.15 MHz ; 500.0 MHz       ; clk_div:comb_7|clock_10Khz_reg  ; limit due to high minimum pulse width violation (tch) ;
; 932.84 MHz ; 500.0 MHz       ; clk_div:comb_7|clock_1Mhz_reg   ; limit due to high minimum pulse width violation (tch) ;
; 935.45 MHz ; 500.0 MHz       ; clk_div:comb_7|clock_100hz_reg  ; limit due to high minimum pulse width violation (tch) ;
; 941.62 MHz ; 500.0 MHz       ; clk_div:comb_7|clock_10Hz_reg   ; limit due to high minimum pulse width violation (tch) ;
; 941.62 MHz ; 500.0 MHz       ; clk_div:comb_7|clock_1Khz_reg   ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+---------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_50                        ; -5.346 ; -119.870      ;
; KEY[1]                          ; -2.164 ; -122.674      ;
; clk_div:comb_7|clock_100Khz_reg ; -0.262 ; -0.334        ;
; clk_div:comb_7|clock_10Khz_reg  ; -0.242 ; -0.314        ;
; clk_div:comb_7|clock_1Mhz_reg   ; -0.072 ; -0.152        ;
; clk_div:comb_7|clock_100hz_reg  ; -0.069 ; -0.149        ;
; clk_div:comb_7|clock_10Hz_reg   ; -0.062 ; -0.131        ;
; clk_div:comb_7|clock_1Khz_reg   ; -0.062 ; -0.127        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow Model Hold Summary                                 ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; CLOCK_50                        ; 0.117 ; 0.000         ;
; clk_div:comb_7|clock_100Khz_reg ; 0.391 ; 0.000         ;
; clk_div:comb_7|clock_100hz_reg  ; 0.391 ; 0.000         ;
; clk_div:comb_7|clock_10Hz_reg   ; 0.391 ; 0.000         ;
; clk_div:comb_7|clock_10Khz_reg  ; 0.391 ; 0.000         ;
; clk_div:comb_7|clock_1Khz_reg   ; 0.391 ; 0.000         ;
; clk_div:comb_7|clock_1Mhz_reg   ; 0.391 ; 0.000         ;
; KEY[1]                          ; 0.531 ; 0.000         ;
+---------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; KEY[1]                          ; -1.423 ; -210.524      ;
; CLOCK_50                        ; -1.380 ; -76.380       ;
; clk_div:comb_7|clock_100Khz_reg ; -0.500 ; -4.000        ;
; clk_div:comb_7|clock_100hz_reg  ; -0.500 ; -4.000        ;
; clk_div:comb_7|clock_10Hz_reg   ; -0.500 ; -4.000        ;
; clk_div:comb_7|clock_10Khz_reg  ; -0.500 ; -4.000        ;
; clk_div:comb_7|clock_1Khz_reg   ; -0.500 ; -4.000        ;
; clk_div:comb_7|clock_1Mhz_reg   ; -0.500 ; -4.000        ;
+---------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                     ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.346 ; MEM_WB:comb_120|data_2[3]               ; LCD_Display:comb_123|DATA_BUS_VALUE[4]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.169     ; 3.213      ;
; -5.297 ; MEM_WB:comb_120|data_2[3]               ; LCD_Display:comb_123|DATA_BUS_VALUE[1]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 3.168      ;
; -5.289 ; MEM_WB:comb_120|data_2[2]               ; LCD_Display:comb_123|DATA_BUS_VALUE[2]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 3.160      ;
; -5.284 ; MEM_WB:comb_120|data_2[2]               ; LCD_Display:comb_123|DATA_BUS_VALUE[3]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 3.155      ;
; -5.237 ; MEM_WB:comb_120|data_2[5]               ; LCD_Display:comb_123|DATA_BUS_VALUE[2]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 3.108      ;
; -5.232 ; MEM_WB:comb_120|data_2[5]               ; LCD_Display:comb_123|DATA_BUS_VALUE[3]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 3.103      ;
; -5.183 ; MEM_WB:comb_120|data_2[2]               ; LCD_Display:comb_123|DATA_BUS_VALUE[1]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 3.054      ;
; -5.127 ; MEM_WB:comb_120|data_2[3]               ; LCD_Display:comb_123|DATA_BUS_VALUE[2]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 2.998      ;
; -5.122 ; MEM_WB:comb_120|data_2[3]               ; LCD_Display:comb_123|DATA_BUS_VALUE[3]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 2.993      ;
; -5.106 ; MEM_WB:comb_120|data_2[1]               ; LCD_Display:comb_123|DATA_BUS_VALUE[2]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 2.977      ;
; -5.102 ; MEM_WB:comb_120|data_2[2]               ; LCD_Display:comb_123|DATA_BUS_VALUE[4]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.169     ; 2.969      ;
; -5.101 ; MEM_WB:comb_120|data_2[1]               ; LCD_Display:comb_123|DATA_BUS_VALUE[3]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 2.972      ;
; -5.063 ; MEM_WB:comb_120|data_2[5]               ; LCD_Display:comb_123|DATA_BUS_VALUE[4]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.169     ; 2.930      ;
; -5.019 ; MEM_WB:comb_120|data_2[3]               ; LCD_Display:comb_123|DATA_BUS_VALUE[0]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 2.890      ;
; -4.932 ; MEM_WB:comb_120|data_2[1]               ; LCD_Display:comb_123|DATA_BUS_VALUE[4]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.169     ; 2.799      ;
; -4.891 ; MEM_WB:comb_120|data_2[5]               ; LCD_Display:comb_123|DATA_BUS_VALUE[1]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 2.762      ;
; -4.876 ; MEM_WB:comb_120|data_2[3]               ; LCD_Display:comb_123|DATA_BUS_VALUE[6]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 2.747      ;
; -4.807 ; MEM_WB:comb_120|data_2[3]               ; LCD_Display:comb_123|DATA_BUS_VALUE[5]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.164     ; 2.679      ;
; -4.775 ; MEM_WB:comb_120|data_2[2]               ; LCD_Display:comb_123|DATA_BUS_VALUE[0]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 2.646      ;
; -4.762 ; MEM_WB:comb_120|data_2[2]               ; LCD_Display:comb_123|DATA_BUS_VALUE[6]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 2.633      ;
; -4.760 ; MEM_WB:comb_120|data_2[1]               ; LCD_Display:comb_123|DATA_BUS_VALUE[1]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 2.631      ;
; -4.736 ; MEM_WB:comb_120|data_2[5]               ; LCD_Display:comb_123|DATA_BUS_VALUE[0]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 2.607      ;
; -4.717 ; MEM_WB:comb_120|data_2[4]               ; LCD_Display:comb_123|DATA_BUS_VALUE[0]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 2.588      ;
; -4.678 ; MEM_WB:comb_120|data_2[4]               ; LCD_Display:comb_123|DATA_BUS_VALUE[2]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 2.549      ;
; -4.624 ; MEM_WB:comb_120|data_2[4]               ; LCD_Display:comb_123|DATA_BUS_VALUE[3]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 2.495      ;
; -4.605 ; MEM_WB:comb_120|data_2[1]               ; LCD_Display:comb_123|DATA_BUS_VALUE[0]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 2.476      ;
; -4.601 ; MEM_WB:comb_120|data_2[4]               ; LCD_Display:comb_123|DATA_BUS_VALUE[1]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 2.472      ;
; -4.563 ; MEM_WB:comb_120|data_2[2]               ; LCD_Display:comb_123|DATA_BUS_VALUE[5]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.164     ; 2.435      ;
; -4.524 ; MEM_WB:comb_120|data_2[5]               ; LCD_Display:comb_123|DATA_BUS_VALUE[5]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.164     ; 2.396      ;
; -4.467 ; MEM_WB:comb_120|data_2[5]               ; LCD_Display:comb_123|DATA_BUS_VALUE[6]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 2.338      ;
; -4.393 ; MEM_WB:comb_120|data_2[1]               ; LCD_Display:comb_123|DATA_BUS_VALUE[5]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.164     ; 2.265      ;
; -4.336 ; MEM_WB:comb_120|data_2[1]               ; LCD_Display:comb_123|DATA_BUS_VALUE[6]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 2.207      ;
; -4.322 ; MEM_WB:comb_120|data_2[0]               ; LCD_Display:comb_123|DATA_BUS_VALUE[0]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 2.193      ;
; -4.283 ; MEM_WB:comb_120|data_2[0]               ; LCD_Display:comb_123|DATA_BUS_VALUE[2]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 2.154      ;
; -4.229 ; MEM_WB:comb_120|data_2[0]               ; LCD_Display:comb_123|DATA_BUS_VALUE[3]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 2.100      ;
; -4.206 ; MEM_WB:comb_120|data_2[0]               ; LCD_Display:comb_123|DATA_BUS_VALUE[1]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -3.165     ; 2.077      ;
; -2.901 ; LCD_Display:comb_123|CHAR_COUNT[4]      ; LCD_Display:comb_123|DATA_BUS_VALUE[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.935      ;
; -2.896 ; LCD_Display:comb_123|CHAR_COUNT[4]      ; LCD_Display:comb_123|DATA_BUS_VALUE[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.930      ;
; -2.890 ; LCD_Display:comb_123|CHAR_COUNT[1]      ; LCD_Display:comb_123|DATA_BUS_VALUE[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 3.920      ;
; -2.871 ; LCD_Display:comb_123|CHAR_COUNT[4]      ; LCD_Display:comb_123|DATA_BUS_VALUE[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 3.901      ;
; -2.850 ; LCD_Display:comb_123|CHAR_COUNT[0]      ; LCD_Display:comb_123|DATA_BUS_VALUE[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.884      ;
; -2.845 ; LCD_Display:comb_123|CHAR_COUNT[0]      ; LCD_Display:comb_123|DATA_BUS_VALUE[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.879      ;
; -2.841 ; LCD_Display:comb_123|CHAR_COUNT[1]      ; LCD_Display:comb_123|DATA_BUS_VALUE[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.875      ;
; -2.838 ; LCD_Display:comb_123|CHAR_COUNT[2]      ; LCD_Display:comb_123|DATA_BUS_VALUE[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.872      ;
; -2.833 ; LCD_Display:comb_123|CHAR_COUNT[2]      ; LCD_Display:comb_123|DATA_BUS_VALUE[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.867      ;
; -2.822 ; LCD_Display:comb_123|CHAR_COUNT[4]      ; LCD_Display:comb_123|DATA_BUS_VALUE[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.856      ;
; -2.806 ; LCD_Display:comb_123|CHAR_COUNT[2]      ; LCD_Display:comb_123|DATA_BUS_VALUE[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 3.836      ;
; -2.805 ; LCD_Display:comb_123|CHAR_COUNT[1]      ; LCD_Display:comb_123|DATA_BUS_VALUE[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.839      ;
; -2.800 ; LCD_Display:comb_123|CHAR_COUNT[1]      ; LCD_Display:comb_123|DATA_BUS_VALUE[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.834      ;
; -2.757 ; LCD_Display:comb_123|CHAR_COUNT[2]      ; LCD_Display:comb_123|DATA_BUS_VALUE[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.791      ;
; -2.744 ; LCD_Display:comb_123|CHAR_COUNT[0]      ; LCD_Display:comb_123|DATA_BUS_VALUE[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.778      ;
; -2.721 ; LCD_Display:comb_123|CHAR_COUNT[0]      ; LCD_Display:comb_123|DATA_BUS_VALUE[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 3.751      ;
; -2.684 ; LCD_Display:comb_123|CHAR_COUNT[4]      ; LCD_Display:comb_123|DATA_BUS_VALUE[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.718      ;
; -2.649 ; LCD_Display:comb_123|CHAR_COUNT[3]      ; LCD_Display:comb_123|DATA_BUS_VALUE[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 3.679      ;
; -2.600 ; LCD_Display:comb_123|CHAR_COUNT[3]      ; LCD_Display:comb_123|DATA_BUS_VALUE[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.634      ;
; -2.563 ; LCD_Display:comb_123|CHAR_COUNT[1]      ; LCD_Display:comb_123|DATA_BUS_VALUE[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.597      ;
; -2.521 ; LCD_Display:comb_123|CHAR_COUNT[2]      ; LCD_Display:comb_123|DATA_BUS_VALUE[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.555      ;
; -2.435 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.471      ;
; -2.435 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.471      ;
; -2.435 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.471      ;
; -2.435 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.471      ;
; -2.435 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.471      ;
; -2.435 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.471      ;
; -2.435 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.471      ;
; -2.435 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.471      ;
; -2.435 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.471      ;
; -2.435 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[9] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.471      ;
; -2.435 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.471      ;
; -2.435 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.471      ;
; -2.435 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.471      ;
; -2.435 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.471      ;
; -2.435 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.471      ;
; -2.435 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.471      ;
; -2.435 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.471      ;
; -2.435 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.471      ;
; -2.435 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.471      ;
; -2.435 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[9] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.471      ;
; -2.430 ; LCD_Display:comb_123|CHAR_COUNT[3]      ; LCD_Display:comb_123|DATA_BUS_VALUE[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.464      ;
; -2.425 ; LCD_Display:comb_123|CHAR_COUNT[3]      ; LCD_Display:comb_123|DATA_BUS_VALUE[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.459      ;
; -2.420 ; LCD_Display:comb_123|CHAR_COUNT[1]      ; LCD_Display:comb_123|DATA_BUS_VALUE[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.454      ;
; -2.401 ; LCD_Display:comb_123|CHAR_COUNT[4]      ; LCD_Display:comb_123|DATA_BUS_VALUE[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.435      ;
; -2.394 ; LCD_Display:comb_123|CHAR_COUNT[0]      ; LCD_Display:comb_123|DATA_BUS_VALUE[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.428      ;
; -2.355 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.391      ;
; -2.355 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.391      ;
; -2.355 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.391      ;
; -2.355 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.391      ;
; -2.355 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.391      ;
; -2.355 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.391      ;
; -2.355 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.391      ;
; -2.355 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.391      ;
; -2.355 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.391      ;
; -2.355 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[9] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.391      ;
; -2.351 ; LCD_Display:comb_123|CHAR_COUNT[1]      ; LCD_Display:comb_123|DATA_BUS_VALUE[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.386      ;
; -2.336 ; LCD_Display:comb_123|CHAR_COUNT[2]      ; LCD_Display:comb_123|DATA_BUS_VALUE[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.370      ;
; -2.332 ; LCD_Display:comb_123|CHAR_COUNT[4]      ; LCD_Display:comb_123|DATA_BUS_VALUE[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.367      ;
; -2.324 ; LCD_Display:comb_123|CHAR_COUNT[3]      ; LCD_Display:comb_123|DATA_BUS_VALUE[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.358      ;
; -2.323 ; LCD_Display:comb_123|CHAR_COUNT[0]      ; LCD_Display:comb_123|DATA_BUS_VALUE[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.357      ;
; -2.267 ; LCD_Display:comb_123|CHAR_COUNT[2]      ; LCD_Display:comb_123|DATA_BUS_VALUE[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.302      ;
; -2.182 ; LCD_Display:comb_123|CHAR_COUNT[0]      ; LCD_Display:comb_123|DATA_BUS_VALUE[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.217      ;
; -2.179 ; LCD_Display:comb_123|CHAR_COUNT[3]      ; LCD_Display:comb_123|DATA_BUS_VALUE[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.213      ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'KEY[1]'                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.026     ; 3.103      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:comb_7|clock_100Khz_reg'                                                                                                                                   ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.262 ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.298      ;
; -0.055 ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.091      ;
; -0.049 ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.085      ;
; -0.017 ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.053      ;
; 0.219  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.817      ;
; 0.223  ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.813      ;
; 0.223  ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.813      ;
; 0.224  ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.812      ;
; 0.379  ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:comb_7|clock_10Khz_reg'                                                                                                                                ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.242 ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.278      ;
; -0.055 ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.091      ;
; -0.048 ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.084      ;
; -0.017 ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.053      ;
; 0.220  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.816      ;
; 0.222  ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.814      ;
; 0.223  ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.813      ;
; 0.224  ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.812      ;
; 0.379  ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:comb_7|clock_1Mhz_reg'                                                                                                                                   ;
+--------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.072 ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.108      ;
; -0.072 ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.108      ;
; -0.038 ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.074      ;
; -0.008 ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.044      ;
; 0.067  ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.969      ;
; 0.231  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.805      ;
; 0.231  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.805      ;
; 0.231  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.805      ;
; 0.379  ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:comb_7|clock_100hz_reg'                                                                                                                                ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.069 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 1.105      ;
; -0.068 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 1.104      ;
; -0.044 ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 1.080      ;
; -0.012 ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 1.048      ;
; 0.066  ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.970      ;
; 0.227  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.227  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.228  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.808      ;
; 0.379  ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:comb_7|clock_10Hz_reg'                                                                                                                             ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.062 ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 1.098      ;
; -0.036 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 1.072      ;
; -0.035 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 1.071      ;
; -0.033 ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 1.069      ;
; 0.236  ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.800      ;
; 0.237  ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.799      ;
; 0.237  ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.799      ;
; 0.239  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.797      ;
; 0.379  ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:comb_7|clock_1Khz_reg'                                                                                                                                 ;
+--------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.062 ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.098      ;
; -0.038 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.074      ;
; -0.034 ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.070      ;
; -0.031 ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.067      ;
; 0.235  ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.801      ;
; 0.235  ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.801      ;
; 0.239  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.797      ;
; 0.240  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.796      ;
; 0.379  ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                        ;
+-------+-------------------------------------------------+-------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.117 ; clk_div:comb_7|clock_100Khz_int                 ; clk_div:comb_7|clock_100Khz_reg                 ; clk_div:comb_7|clock_1Mhz_reg   ; CLOCK_50    ; 0.000        ; 0.549      ; 0.932      ;
; 0.136 ; clk_div:comb_7|clock_100hz_int                  ; clk_div:comb_7|clock_100hz_reg                  ; clk_div:comb_7|clock_1Khz_reg   ; CLOCK_50    ; 0.000        ; 0.390      ; 0.792      ;
; 0.160 ; clk_div:comb_7|clock_1Khz_int                   ; clk_div:comb_7|clock_1Khz_reg                   ; clk_div:comb_7|clock_10Khz_reg  ; CLOCK_50    ; 0.000        ; 0.355      ; 0.781      ;
; 0.198 ; clk_div:comb_7|clock_10Hz_int                   ; clk_div:comb_7|clock_10Hz_reg                   ; clk_div:comb_7|clock_100hz_reg  ; CLOCK_50    ; 0.000        ; 0.338      ; 0.802      ;
; 0.273 ; clk_div:comb_7|clock_10Khz_int                  ; clk_div:comb_7|clock_10Khz_reg                  ; clk_div:comb_7|clock_100Khz_reg ; CLOCK_50    ; 0.000        ; 0.380      ; 0.919      ;
; 0.387 ; clk_div:comb_7|clock_1Hz_int                    ; clk_div:comb_7|clock_1Hz_reg                    ; clk_div:comb_7|clock_10Hz_reg   ; CLOCK_50    ; 0.000        ; 0.139      ; 0.792      ;
; 0.391 ; LCD_Display:comb_123|next_command.RETURN_HOME   ; LCD_Display:comb_123|next_command.RETURN_HOME   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:comb_123|next_command.LINE2         ; LCD_Display:comb_123|next_command.LINE2         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:comb_123|next_command.RESET2        ; LCD_Display:comb_123|next_command.RESET2        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:comb_123|next_command.RESET3        ; LCD_Display:comb_123|next_command.RESET3        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:comb_123|next_command.FUNC_SET      ; LCD_Display:comb_123|next_command.FUNC_SET      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:comb_123|next_command.DISPLAY_ON    ; LCD_Display:comb_123|next_command.DISPLAY_ON    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:comb_123|next_command.MODE_SET      ; LCD_Display:comb_123|next_command.MODE_SET      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:comb_123|next_command.Print_String  ; LCD_Display:comb_123|next_command.Print_String  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:comb_123|DATA_BUS_VALUE[7]          ; LCD_Display:comb_123|DATA_BUS_VALUE[7]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:comb_123|LCD_RS                     ; LCD_Display:comb_123|LCD_RS                     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:comb_123|LCD_EN                     ; LCD_Display:comb_123|LCD_EN                     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; clk_div:comb_7|clock_1Mhz_int                   ; clk_div:comb_7|clock_1Mhz_reg                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.782      ;
; 0.520 ; LCD_Display:comb_123|next_command.FUNC_SET      ; LCD_Display:comb_123|state.FUNC_SET             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.786      ;
; 0.527 ; LCD_Display:comb_123|state.RESET2               ; LCD_Display:comb_123|next_command.RESET3        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.530 ; LCD_Display:comb_123|CLK_COUNT_400HZ[19]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[19]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ; LCD_Display:comb_123|state.DISPLAY_OFF          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; LCD_Display:comb_123|state.RESET3               ; LCD_Display:comb_123|next_command.FUNC_SET      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.798      ;
; 0.541 ; LCD_Display:comb_123|state.DISPLAY_CLEAR        ; LCD_Display:comb_123|next_command.DISPLAY_ON    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.807      ;
; 0.569 ; LCD_Display:comb_123|CHAR_COUNT[4]              ; LCD_Display:comb_123|CHAR_COUNT[4]              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.835      ;
; 0.569 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|LCD_RS                     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.835      ;
; 0.572 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.DISPLAY_CLEAR        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.838      ;
; 0.581 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.847      ;
; 0.648 ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ; LCD_Display:comb_123|state.DISPLAY_CLEAR        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.914      ;
; 0.654 ; LCD_Display:comb_123|next_command.DISPLAY_ON    ; LCD_Display:comb_123|state.DISPLAY_ON           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.002      ; 0.922      ;
; 0.661 ; LCD_Display:comb_123|next_command.RESET2        ; LCD_Display:comb_123|state.RESET2               ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.927      ;
; 0.689 ; clk_div:comb_7|count_1Mhz[4]                    ; clk_div:comb_7|clock_1Mhz_int                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.955      ;
; 0.689 ; LCD_Display:comb_123|state.DROP_LCD_EN          ; LCD_Display:comb_123|state.HOLD                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.955      ;
; 0.710 ; LCD_Display:comb_123|next_command.MODE_SET      ; LCD_Display:comb_123|state.MODE_SET             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; -0.002     ; 0.974      ;
; 0.714 ; LCD_Display:comb_123|next_command.LINE2         ; LCD_Display:comb_123|state.LINE2                ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; -0.002     ; 0.978      ;
; 0.716 ; LCD_Display:comb_123|next_command.RETURN_HOME   ; LCD_Display:comb_123|state.RETURN_HOME          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; -0.002     ; 0.980      ;
; 0.727 ; LCD_Display:comb_123|state.DISPLAY_ON           ; LCD_Display:comb_123|next_command.MODE_SET      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; -0.002     ; 0.991      ;
; 0.788 ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.797 ; LCD_Display:comb_123|CLK_COUNT_400HZ[10]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[10]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.063      ;
; 0.798 ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.802 ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.806 ; LCD_Display:comb_123|CLK_COUNT_400HZ[9]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[9]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.807 ; LCD_Display:comb_123|state.RESET1               ; LCD_Display:comb_123|next_command.RESET2        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.073      ;
; 0.808 ; LCD_Display:comb_123|CLK_COUNT_400HZ[11]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[11]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.074      ;
; 0.809 ; clk_div:comb_7|count_1Mhz[1]                    ; clk_div:comb_7|count_1Mhz[1]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; LCD_Display:comb_123|next_command.RESET3        ; LCD_Display:comb_123|state.RESET3               ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.813 ; LCD_Display:comb_123|CLK_COUNT_400HZ[12]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[12]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; LCD_Display:comb_123|CLK_COUNT_400HZ[14]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[14]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; LCD_Display:comb_123|CLK_COUNT_400HZ[17]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[17]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.819 ; clk_div:comb_7|count_1Mhz[3]                    ; clk_div:comb_7|count_1Mhz[3]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.085      ;
; 0.820 ; clk_div:comb_7|count_1Mhz[5]                    ; clk_div:comb_7|count_1Mhz[5]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.086      ;
; 0.821 ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.087      ;
; 0.827 ; clk_div:comb_7|count_1Mhz[5]                    ; clk_div:comb_7|clock_1Mhz_int                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.093      ;
; 0.828 ; LCD_Display:comb_123|state.DROP_LCD_EN          ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.094      ;
; 0.834 ; LCD_Display:comb_123|CLK_COUNT_400HZ[2]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[2]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.100      ;
; 0.835 ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; LCD_Display:comb_123|CHAR_COUNT[3]              ; LCD_Display:comb_123|CHAR_COUNT[3]              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.838 ; clk_div:comb_7|count_1Mhz[0]                    ; clk_div:comb_7|count_1Mhz[0]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.841 ; LCD_Display:comb_123|CLK_COUNT_400HZ[18]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[18]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; LCD_Display:comb_123|state.FUNC_SET             ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.845 ; LCD_Display:comb_123|CLK_COUNT_400HZ[13]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[13]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; LCD_Display:comb_123|CLK_COUNT_400HZ[15]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[15]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; LCD_Display:comb_123|CLK_COUNT_400HZ[16]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[16]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.849 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|next_command.DISPLAY_ON    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.115      ;
; 0.854 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|next_command.RETURN_HOME   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.120      ;
; 0.854 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|next_command.MODE_SET      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.120      ;
; 0.856 ; clk_div:comb_7|count_1Mhz[4]                    ; clk_div:comb_7|count_1Mhz[4]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.122      ;
; 0.857 ; clk_div:comb_7|count_1Mhz[6]                    ; clk_div:comb_7|count_1Mhz[6]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.123      ;
; 0.859 ; clk_div:comb_7|count_1Mhz[2]                    ; clk_div:comb_7|count_1Mhz[2]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.125      ;
; 0.864 ; clk_div:comb_7|count_1Mhz[6]                    ; clk_div:comb_7|clock_1Mhz_int                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.130      ;
; 0.965 ; clk_div:comb_7|count_1Mhz[3]                    ; clk_div:comb_7|clock_1Mhz_int                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.231      ;
; 0.969 ; LCD_Display:comb_123|state.LINE2                ; LCD_Display:comb_123|DATA_BUS_VALUE[7]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.002      ; 1.237      ;
; 0.994 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|LCD_EN                     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.002      ; 1.262      ;
; 0.995 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.002      ; 1.263      ;
; 0.997 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.RESET3               ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.002      ; 1.265      ;
; 1.001 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.RESET2               ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.002      ; 1.269      ;
; 1.002 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|next_command.RESET2        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.002      ; 1.270      ;
; 1.003 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|DATA_BUS_VALUE[7]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.269      ;
; 1.016 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.282      ;
; 1.038 ; LCD_Display:comb_123|CHAR_COUNT[1]              ; LCD_Display:comb_123|CHAR_COUNT[1]              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.304      ;
; 1.080 ; clk_div:comb_7|count_1Mhz[1]                    ; clk_div:comb_7|clock_1Mhz_int                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.346      ;
; 1.099 ; LCD_Display:comb_123|state.Print_String         ; LCD_Display:comb_123|DATA_BUS_VALUE[4]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; -0.002     ; 1.363      ;
; 1.111 ; LCD_Display:comb_123|state.DROP_LCD_EN          ; LCD_Display:comb_123|DATA_BUS_VALUE[7]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.377      ;
; 1.112 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.DISPLAY_ON           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.002      ; 1.380      ;
; 1.113 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.FUNC_SET             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.002      ; 1.381      ;
; 1.116 ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.DISPLAY_OFF          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.002      ; 1.384      ;
; 1.180 ; LCD_Display:comb_123|CLK_COUNT_400HZ[10]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[11]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.446      ;
; 1.181 ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.447      ;
; 1.185 ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.451      ;
; 1.185 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.451      ;
; 1.191 ; LCD_Display:comb_123|CLK_COUNT_400HZ[11]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[12]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.457      ;
; 1.195 ; LCD_Display:comb_123|CLK_COUNT_400HZ[12]        ; LCD_Display:comb_123|CLK_400HZ_Enable           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.461      ;
; 1.196 ; LCD_Display:comb_123|CLK_COUNT_400HZ[12]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[13]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.462      ;
; 1.197 ; LCD_Display:comb_123|CLK_COUNT_400HZ[14]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[15]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.463      ;
; 1.202 ; clk_div:comb_7|count_1Mhz[3]                    ; clk_div:comb_7|count_1Mhz[4]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.468      ;
; 1.203 ; clk_div:comb_7|count_1Mhz[5]                    ; clk_div:comb_7|count_1Mhz[6]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 1.469      ;
+-------+-------------------------------------------------+-------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:comb_7|clock_100Khz_reg'                                                                                                                                   ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.546 ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.812      ;
; 0.547 ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.813      ;
; 0.547 ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.813      ;
; 0.551 ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.817      ;
; 0.787 ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.053      ;
; 0.819 ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.085      ;
; 0.825 ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.091      ;
; 1.032 ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.298      ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:comb_7|clock_100hz_reg'                                                                                                                                ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.542 ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.808      ;
; 0.543 ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.543 ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.704 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.970      ;
; 0.782 ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 1.048      ;
; 0.814 ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 1.080      ;
; 0.838 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 1.105      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:comb_7|clock_10Hz_reg'                                                                                                                             ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.531 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.797      ;
; 0.533 ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.799      ;
; 0.533 ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.800      ;
; 0.803 ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 1.069      ;
; 0.805 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 1.072      ;
; 0.832 ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 1.098      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:comb_7|clock_10Khz_reg'                                                                                                                                ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.546 ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.812      ;
; 0.547 ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.813      ;
; 0.548 ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.814      ;
; 0.550 ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.816      ;
; 0.787 ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.053      ;
; 0.818 ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.084      ;
; 0.825 ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.091      ;
; 1.012 ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.278      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:comb_7|clock_1Khz_reg'                                                                                                                                 ;
+-------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.530 ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.797      ;
; 0.535 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.801      ;
; 0.535 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.801      ;
; 0.801 ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.067      ;
; 0.804 ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.070      ;
; 0.808 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.074      ;
; 0.832 ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.098      ;
+-------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:comb_7|clock_1Mhz_reg'                                                                                                                                   ;
+-------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.391 ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.539 ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.805      ;
; 0.703 ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.969      ;
; 0.778 ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.044      ;
; 0.808 ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.074      ;
; 0.842 ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.108      ;
+-------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'KEY[1]'                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.531 ; CLK_CNT:comb_121|counter[15]                                                                 ; CLK_CNT:comb_121|counter[15]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.797      ;
; 0.538 ; hazard_detection_unit:comb_111|inst_1[13]                                                    ; hazard_detection_unit:comb_111|inst_2[13] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.804      ;
; 0.541 ; hazard_detection_unit:comb_111|inst_1[12]                                                    ; hazard_detection_unit:comb_111|inst_2[12] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.807      ;
; 0.703 ; hazard_detection_unit:comb_111|inst_1[11]                                                    ; hazard_detection_unit:comb_111|inst_2[11] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.969      ;
; 0.706 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[9]  ; IF_ID:comb_110|IF_ID[9]                   ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.033     ; 0.939      ;
; 0.708 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[8]  ; IF_ID:comb_110|IF_ID[8]                   ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.033     ; 0.941      ;
; 0.716 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[11] ; IF_ID:comb_110|IF_ID[11]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.033     ; 0.949      ;
; 0.716 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[5]  ; IF_ID:comb_110|IF_ID[5]                   ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.033     ; 0.949      ;
; 0.719 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[1]  ; IF_ID:comb_110|IF_ID[1]                   ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.033     ; 0.952      ;
; 0.795 ; CLK_CNT:comb_121|counter[0]                                                                  ; CLK_CNT:comb_121|counter[0]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.061      ;
; 0.805 ; CLK_CNT:comb_121|counter[1]                                                                  ; CLK_CNT:comb_121|counter[1]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[3]  ; IF_ID:comb_110|IF_ID[3]                   ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.033     ; 1.038      ;
; 0.806 ; CLK_CNT:comb_121|counter[2]                                                                  ; CLK_CNT:comb_121|counter[2]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; CLK_CNT:comb_121|counter[4]                                                                  ; CLK_CNT:comb_121|counter[4]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; CLK_CNT:comb_121|counter[7]                                                                  ; CLK_CNT:comb_121|counter[7]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; CLK_CNT:comb_121|counter[9]                                                                  ; CLK_CNT:comb_121|counter[9]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; CLK_CNT:comb_121|counter[11]                                                                 ; CLK_CNT:comb_121|counter[11]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; CLK_CNT:comb_121|counter[13]                                                                 ; CLK_CNT:comb_121|counter[13]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; CLK_CNT:comb_121|counter[14]                                                                 ; CLK_CNT:comb_121|counter[14]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.811 ; IF_ID:comb_110|IF_ID[11]                                                                     ; hazard_detection_unit:comb_111|inst_1[11] ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 1.076      ;
; 0.821 ; ID_EX:comb_116|data_1[4]                                                                     ; EX_MEM:comb_118|data_2[4]                 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.087      ;
; 0.838 ; CLK_CNT:comb_121|counter[3]                                                                  ; CLK_CNT:comb_121|counter[3]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; CLK_CNT:comb_121|counter[8]                                                                  ; CLK_CNT:comb_121|counter[8]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; CLK_CNT:comb_121|counter[10]                                                                 ; CLK_CNT:comb_121|counter[10]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; CLK_CNT:comb_121|counter[12]                                                                 ; CLK_CNT:comb_121|counter[12]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; CLK_CNT:comb_121|counter[5]                                                                  ; CLK_CNT:comb_121|counter[5]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; CLK_CNT:comb_121|counter[6]                                                                  ; CLK_CNT:comb_121|counter[6]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.105      ;
; 0.851 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[7]  ; IF_ID:comb_110|IF_ID[7]                   ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.033     ; 1.084      ;
; 0.853 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[10] ; IF_ID:comb_110|IF_ID[10]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.033     ; 1.086      ;
; 0.854 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29] ; IF_ID:comb_110|IF_ID[29]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.033     ; 1.087      ;
; 0.856 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31] ; IF_ID:comb_110|IF_ID[31]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.033     ; 1.089      ;
; 0.858 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[4]  ; IF_ID:comb_110|IF_ID[4]                   ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.033     ; 1.091      ;
; 0.859 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[6]  ; IF_ID:comb_110|IF_ID[6]                   ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.033     ; 1.092      ;
; 0.935 ; ID_EX:comb_116|data_2[3]                                                                     ; EX_MEM:comb_118|data_2[3]                 ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 1.200      ;
; 0.939 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14] ; IF_ID:comb_110|IF_ID[14]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.035     ; 1.170      ;
; 0.943 ; pc_controller:comb_108|PC[7]                                                                 ; pc_controller:comb_108|PC[7]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.209      ;
; 0.946 ; ID_EX:comb_116|data_1[0]                                                                     ; EX_MEM:comb_118|data_2[0]                 ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 1.211      ;
; 0.950 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13] ; IF_ID:comb_110|IF_ID[13]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.035     ; 1.181      ;
; 0.961 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28] ; IF_ID:comb_110|IF_ID[28]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.033     ; 1.194      ;
; 0.964 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25] ; IF_ID:comb_110|IF_ID[25]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.034     ; 1.196      ;
; 0.965 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26] ; IF_ID:comb_110|IF_ID[26]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.034     ; 1.197      ;
; 0.971 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12] ; IF_ID:comb_110|IF_ID[12]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.035     ; 1.202      ;
; 0.975 ; ID_EX:comb_116|data_2[2]                                                                     ; EX_MEM:comb_118|data_2[2]                 ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 1.240      ;
; 0.978 ; ID_EX:comb_116|data_2[4]                                                                     ; EX_MEM:comb_118|data_2[4]                 ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 1.243      ;
; 0.979 ; ID_EX:comb_116|data_1[1]                                                                     ; EX_MEM:comb_118|data_2[1]                 ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 1.244      ;
; 0.994 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30] ; IF_ID:comb_110|IF_ID[30]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.033     ; 1.227      ;
; 1.008 ; ID_EX:comb_116|data_2[0]                                                                     ; EX_MEM:comb_118|data_2[0]                 ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 1.273      ;
; 1.012 ; ID_EX:comb_116|data_2[1]                                                                     ; EX_MEM:comb_118|data_2[1]                 ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 1.277      ;
; 1.013 ; ID_EX:comb_116|data_1[2]                                                                     ; EX_MEM:comb_118|data_2[2]                 ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 1.278      ;
; 1.017 ; reg_file:comb_115|data_out_1[4]                                                              ; ID_EX:comb_116|data_1[4]                  ; KEY[1]       ; KEY[1]      ; -0.500       ; 0.000      ; 0.783      ;
; 1.059 ; IF_ID:comb_110|IF_ID[14]                                                                     ; hazard_detection_unit:comb_111|inst_1[14] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.001      ; 1.326      ;
; 1.063 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[2]  ; IF_ID:comb_110|IF_ID[2]                   ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.033     ; 1.296      ;
; 1.070 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22] ; IF_ID:comb_110|IF_ID[22]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.035     ; 1.301      ;
; 1.071 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15] ; IF_ID:comb_110|IF_ID[15]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.035     ; 1.302      ;
; 1.071 ; IF_ID:comb_110|IF_ID[13]                                                                     ; hazard_detection_unit:comb_111|inst_1[13] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.001      ; 1.338      ;
; 1.075 ; hazard_detection_unit:comb_111|inst_1[15]                                                    ; hazard_detection_unit:comb_111|inst_2[15] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.341      ;
; 1.086 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18] ; IF_ID:comb_110|IF_ID[18]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.034     ; 1.318      ;
; 1.092 ; IF_ID:comb_110|IF_ID[15]                                                                     ; hazard_detection_unit:comb_111|inst_1[15] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.001      ; 1.359      ;
; 1.094 ; IF_ID:comb_110|IF_ID[12]                                                                     ; hazard_detection_unit:comb_111|inst_1[12] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.001      ; 1.361      ;
; 1.096 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[0]  ; IF_ID:comb_110|IF_ID[0]                   ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.033     ; 1.329      ;
; 1.100 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27] ; IF_ID:comb_110|IF_ID[27]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.034     ; 1.332      ;
; 1.103 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20] ; IF_ID:comb_110|IF_ID[20]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.034     ; 1.335      ;
; 1.111 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16] ; IF_ID:comb_110|IF_ID[16]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.034     ; 1.343      ;
; 1.114 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17] ; IF_ID:comb_110|IF_ID[17]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.034     ; 1.346      ;
; 1.116 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19] ; IF_ID:comb_110|IF_ID[19]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.034     ; 1.348      ;
; 1.119 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24] ; IF_ID:comb_110|IF_ID[24]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.034     ; 1.351      ;
; 1.129 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23] ; IF_ID:comb_110|IF_ID[23]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.034     ; 1.361      ;
; 1.166 ; reg_file:comb_115|data_out_1[3]                                                              ; ID_EX:comb_116|data_1[3]                  ; KEY[1]       ; KEY[1]      ; -0.500       ; 0.000      ; 0.932      ;
; 1.166 ; IF_ID:comb_110|IF_ID[22]                                                                     ; reg_file:comb_115|data_out_1[1]           ; KEY[1]       ; KEY[1]      ; -0.500       ; 0.000      ; 0.932      ;
; 1.170 ; reg_file:comb_115|data_out_2[3]                                                              ; ID_EX:comb_116|data_2[3]                  ; KEY[1]       ; KEY[1]      ; -0.500       ; -0.002     ; 0.934      ;
; 1.177 ; EX_MEM:comb_118|data_2[2]                                                                    ; MEM_WB:comb_120|data_2[2]                 ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.007     ; 1.436      ;
; 1.178 ; CLK_CNT:comb_121|counter[0]                                                                  ; CLK_CNT:comb_121|counter[1]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.444      ;
; 1.183 ; IF_ID:comb_110|IF_ID[23]                                                                     ; reg_file:comb_115|data_out_1[2]           ; KEY[1]       ; KEY[1]      ; -0.500       ; -0.001     ; 0.948      ;
; 1.188 ; CLK_CNT:comb_121|counter[1]                                                                  ; CLK_CNT:comb_121|counter[2]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.454      ;
; 1.189 ; CLK_CNT:comb_121|counter[14]                                                                 ; CLK_CNT:comb_121|counter[15]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; CLK_CNT:comb_121|counter[13]                                                                 ; CLK_CNT:comb_121|counter[14]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; CLK_CNT:comb_121|counter[2]                                                                  ; CLK_CNT:comb_121|counter[3]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; CLK_CNT:comb_121|counter[9]                                                                  ; CLK_CNT:comb_121|counter[10]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; CLK_CNT:comb_121|counter[11]                                                                 ; CLK_CNT:comb_121|counter[12]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; CLK_CNT:comb_121|counter[4]                                                                  ; CLK_CNT:comb_121|counter[5]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.455      ;
; 1.205 ; reg_file:comb_115|data_out_2[2]                                                              ; ID_EX:comb_116|data_2[2]                  ; KEY[1]       ; KEY[1]      ; -0.500       ; -0.002     ; 0.969      ;
; 1.207 ; ID_EX:comb_116|data_1[4]                                                                     ; EX_MEM:comb_118|data_2[5]                 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.473      ;
; 1.209 ; reg_file:comb_115|data_out_2[0]                                                              ; ID_EX:comb_116|data_2[0]                  ; KEY[1]       ; KEY[1]      ; -0.500       ; -0.002     ; 0.973      ;
; 1.211 ; IF_ID:comb_110|IF_ID[18]                                                                     ; reg_file:comb_115|data_out_2[2]           ; KEY[1]       ; KEY[1]      ; -0.500       ; -0.001     ; 0.976      ;
; 1.212 ; reg_file:comb_115|data_out_2[4]                                                              ; ID_EX:comb_116|data_2[4]                  ; KEY[1]       ; KEY[1]      ; -0.500       ; -0.002     ; 0.976      ;
; 1.212 ; IF_ID:comb_110|IF_ID[21]                                                                     ; reg_file:comb_115|data_out_1[0]           ; KEY[1]       ; KEY[1]      ; -0.500       ; -0.001     ; 0.977      ;
; 1.213 ; reg_file:comb_115|data_out_1[0]                                                              ; ID_EX:comb_116|data_1[0]                  ; KEY[1]       ; KEY[1]      ; -0.500       ; -0.002     ; 0.977      ;
; 1.213 ; reg_file:comb_115|data_out_1[1]                                                              ; ID_EX:comb_116|data_1[1]                  ; KEY[1]       ; KEY[1]      ; -0.500       ; -0.002     ; 0.977      ;
; 1.213 ; reg_file:comb_115|data_out_2[1]                                                              ; ID_EX:comb_116|data_2[1]                  ; KEY[1]       ; KEY[1]      ; -0.500       ; -0.002     ; 0.977      ;
; 1.214 ; reg_file:comb_115|data_out_1[2]                                                              ; ID_EX:comb_116|data_1[2]                  ; KEY[1]       ; KEY[1]      ; -0.500       ; -0.002     ; 0.978      ;
; 1.214 ; IF_ID:comb_110|IF_ID[17]                                                                     ; reg_file:comb_115|data_out_2[1]           ; KEY[1]       ; KEY[1]      ; -0.500       ; -0.001     ; 0.979      ;
; 1.216 ; IF_ID:comb_110|IF_ID[16]                                                                     ; reg_file:comb_115|data_out_2[0]           ; KEY[1]       ; KEY[1]      ; -0.500       ; -0.001     ; 0.981      ;
; 1.219 ; IF_ID:comb_110|IF_ID[19]                                                                     ; reg_file:comb_115|data_out_2[3]           ; KEY[1]       ; KEY[1]      ; -0.500       ; -0.001     ; 0.984      ;
; 1.224 ; CLK_CNT:comb_121|counter[3]                                                                  ; CLK_CNT:comb_121|counter[4]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; CLK_CNT:comb_121|counter[8]                                                                  ; CLK_CNT:comb_121|counter[9]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; CLK_CNT:comb_121|counter[10]                                                                 ; CLK_CNT:comb_121|counter[11]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; CLK_CNT:comb_121|counter[12]                                                                 ; CLK_CNT:comb_121|counter[13]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.490      ;
; 1.225 ; CLK_CNT:comb_121|counter[6]                                                                  ; CLK_CNT:comb_121|counter[7]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; CLK_CNT:comb_121|counter[5]                                                                  ; CLK_CNT:comb_121|counter[6]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.491      ;
; 1.226 ; IF_ID:comb_110|IF_ID[24]                                                                     ; reg_file:comb_115|data_out_1[3]           ; KEY[1]       ; KEY[1]      ; -0.500       ; 0.000      ; 0.992      ;
+-------+----------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY[1]'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                               ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[10]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[10]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[11]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[11]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[9]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[9]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[1] ; Rise       ; KEY[1]                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[0]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[0]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[10]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[10]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[11]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[11]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[12]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[12]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[13]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[13]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[14]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[14]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[15]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[15]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[1]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[1]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[2]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[2]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[3]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[3]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[4]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[4]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[5]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[5]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[6]                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|LCD_EN                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|LCD_EN                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DROP_LCD_EN          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:comb_7|clock_100Khz_reg'                                                                                   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|count_10Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|count_10Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:comb_7|clock_100hz_reg'                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|count_10hz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|count_10hz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:comb_7|clock_10Hz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|clock_1Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|clock_1Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|count_1hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|count_1hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|count_1hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|count_1hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|count_1hz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|count_1hz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_10Hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_10Hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_10Hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_10Hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_10Hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_10Hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_1Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_1Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|count_1hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|count_1hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|count_1hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|count_1hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|count_1hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|count_1hz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:comb_7|clock_10Khz_reg'                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|count_1Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|count_1Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:comb_7|clock_1Khz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|count_100hz[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|count_100hz[2]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:comb_7|clock_1Mhz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|count_100Khz[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|count_100Khz[2]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; KEY[1]     ; 2.111  ; 2.111  ; Rise       ; KEY[1]          ;
;  KEY[0]   ; KEY[1]     ; 2.111  ; 2.111  ; Rise       ; KEY[1]          ;
; SW[*]     ; KEY[1]     ; 1.012  ; 1.012  ; Rise       ; KEY[1]          ;
;  SW[0]    ; KEY[1]     ; -2.237 ; -2.237 ; Rise       ; KEY[1]          ;
;  SW[1]    ; KEY[1]     ; -2.215 ; -2.215 ; Rise       ; KEY[1]          ;
;  SW[2]    ; KEY[1]     ; -2.248 ; -2.248 ; Rise       ; KEY[1]          ;
;  SW[3]    ; KEY[1]     ; -2.438 ; -2.438 ; Rise       ; KEY[1]          ;
;  SW[4]    ; KEY[1]     ; -2.410 ; -2.410 ; Rise       ; KEY[1]          ;
;  SW[5]    ; KEY[1]     ; -1.912 ; -1.912 ; Rise       ; KEY[1]          ;
;  SW[6]    ; KEY[1]     ; -2.412 ; -2.412 ; Rise       ; KEY[1]          ;
;  SW[7]    ; KEY[1]     ; -1.900 ; -1.900 ; Rise       ; KEY[1]          ;
;  SW[8]    ; KEY[1]     ; -2.107 ; -2.107 ; Rise       ; KEY[1]          ;
;  SW[9]    ; KEY[1]     ; -2.206 ; -2.206 ; Rise       ; KEY[1]          ;
;  SW[10]   ; KEY[1]     ; -3.885 ; -3.885 ; Rise       ; KEY[1]          ;
;  SW[11]   ; KEY[1]     ; -3.841 ; -3.841 ; Rise       ; KEY[1]          ;
;  SW[12]   ; KEY[1]     ; -3.661 ; -3.661 ; Rise       ; KEY[1]          ;
;  SW[13]   ; KEY[1]     ; 0.421  ; 0.421  ; Rise       ; KEY[1]          ;
;  SW[14]   ; KEY[1]     ; 0.288  ; 0.288  ; Rise       ; KEY[1]          ;
;  SW[15]   ; KEY[1]     ; 1.012  ; 1.012  ; Rise       ; KEY[1]          ;
;  SW[16]   ; KEY[1]     ; 0.875  ; 0.875  ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; KEY[1]     ; -1.233 ; -1.233 ; Rise       ; KEY[1]          ;
;  KEY[0]   ; KEY[1]     ; -1.233 ; -1.233 ; Rise       ; KEY[1]          ;
; SW[*]     ; KEY[1]     ; 4.115  ; 4.115  ; Rise       ; KEY[1]          ;
;  SW[0]    ; KEY[1]     ; 2.467  ; 2.467  ; Rise       ; KEY[1]          ;
;  SW[1]    ; KEY[1]     ; 2.445  ; 2.445  ; Rise       ; KEY[1]          ;
;  SW[2]    ; KEY[1]     ; 2.478  ; 2.478  ; Rise       ; KEY[1]          ;
;  SW[3]    ; KEY[1]     ; 2.668  ; 2.668  ; Rise       ; KEY[1]          ;
;  SW[4]    ; KEY[1]     ; 2.640  ; 2.640  ; Rise       ; KEY[1]          ;
;  SW[5]    ; KEY[1]     ; 2.142  ; 2.142  ; Rise       ; KEY[1]          ;
;  SW[6]    ; KEY[1]     ; 2.642  ; 2.642  ; Rise       ; KEY[1]          ;
;  SW[7]    ; KEY[1]     ; 2.130  ; 2.130  ; Rise       ; KEY[1]          ;
;  SW[8]    ; KEY[1]     ; 2.337  ; 2.337  ; Rise       ; KEY[1]          ;
;  SW[9]    ; KEY[1]     ; 2.436  ; 2.436  ; Rise       ; KEY[1]          ;
;  SW[10]   ; KEY[1]     ; 4.115  ; 4.115  ; Rise       ; KEY[1]          ;
;  SW[11]   ; KEY[1]     ; 4.071  ; 4.071  ; Rise       ; KEY[1]          ;
;  SW[12]   ; KEY[1]     ; 3.891  ; 3.891  ; Rise       ; KEY[1]          ;
;  SW[13]   ; KEY[1]     ; -0.191 ; -0.191 ; Rise       ; KEY[1]          ;
;  SW[14]   ; KEY[1]     ; -0.058 ; -0.058 ; Rise       ; KEY[1]          ;
;  SW[15]   ; KEY[1]     ; 0.053  ; 0.053  ; Rise       ; KEY[1]          ;
;  SW[16]   ; KEY[1]     ; 0.180  ; 0.180  ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; LCD_DATA[*]  ; CLOCK_50   ; 6.805  ; 6.805  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[0] ; CLOCK_50   ; 6.604  ; 6.604  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[1] ; CLOCK_50   ; 6.589  ; 6.589  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[2] ; CLOCK_50   ; 6.608  ; 6.608  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[3] ; CLOCK_50   ; 6.774  ; 6.774  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[4] ; CLOCK_50   ; 6.573  ; 6.573  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[5] ; CLOCK_50   ; 6.805  ; 6.805  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[6] ; CLOCK_50   ; 6.796  ; 6.796  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[7] ; CLOCK_50   ; 6.596  ; 6.596  ; Rise       ; CLOCK_50        ;
; LCD_EN       ; CLOCK_50   ; 6.566  ; 6.566  ; Rise       ; CLOCK_50        ;
; LCD_RS       ; CLOCK_50   ; 6.267  ; 6.267  ; Rise       ; CLOCK_50        ;
; HEX0[*]      ; KEY[1]     ; 12.536 ; 12.536 ; Rise       ; KEY[1]          ;
;  HEX0[0]     ; KEY[1]     ; 12.536 ; 12.536 ; Rise       ; KEY[1]          ;
;  HEX0[1]     ; KEY[1]     ; 12.512 ; 12.512 ; Rise       ; KEY[1]          ;
;  HEX0[2]     ; KEY[1]     ; 12.509 ; 12.509 ; Rise       ; KEY[1]          ;
;  HEX0[3]     ; KEY[1]     ; 12.285 ; 12.285 ; Rise       ; KEY[1]          ;
;  HEX0[4]     ; KEY[1]     ; 12.287 ; 12.287 ; Rise       ; KEY[1]          ;
;  HEX0[5]     ; KEY[1]     ; 12.261 ; 12.261 ; Rise       ; KEY[1]          ;
;  HEX0[6]     ; KEY[1]     ; 12.268 ; 12.268 ; Rise       ; KEY[1]          ;
; HEX1[*]      ; KEY[1]     ; 10.763 ; 10.763 ; Rise       ; KEY[1]          ;
;  HEX1[0]     ; KEY[1]     ; 10.656 ; 10.656 ; Rise       ; KEY[1]          ;
;  HEX1[1]     ; KEY[1]     ; 10.763 ; 10.763 ; Rise       ; KEY[1]          ;
;  HEX1[2]     ; KEY[1]     ; 10.327 ; 10.327 ; Rise       ; KEY[1]          ;
;  HEX1[3]     ; KEY[1]     ; 10.311 ; 10.311 ; Rise       ; KEY[1]          ;
;  HEX1[4]     ; KEY[1]     ; 10.373 ; 10.373 ; Rise       ; KEY[1]          ;
;  HEX1[5]     ; KEY[1]     ; 10.598 ; 10.598 ; Rise       ; KEY[1]          ;
;  HEX1[6]     ; KEY[1]     ; 10.625 ; 10.625 ; Rise       ; KEY[1]          ;
; HEX2[*]      ; KEY[1]     ; 10.963 ; 10.963 ; Rise       ; KEY[1]          ;
;  HEX2[0]     ; KEY[1]     ; 10.936 ; 10.936 ; Rise       ; KEY[1]          ;
;  HEX2[1]     ; KEY[1]     ; 10.618 ; 10.618 ; Rise       ; KEY[1]          ;
;  HEX2[2]     ; KEY[1]     ; 10.698 ; 10.698 ; Rise       ; KEY[1]          ;
;  HEX2[3]     ; KEY[1]     ; 10.660 ; 10.660 ; Rise       ; KEY[1]          ;
;  HEX2[4]     ; KEY[1]     ; 10.822 ; 10.822 ; Rise       ; KEY[1]          ;
;  HEX2[5]     ; KEY[1]     ; 10.963 ; 10.963 ; Rise       ; KEY[1]          ;
;  HEX2[6]     ; KEY[1]     ; 10.960 ; 10.960 ; Rise       ; KEY[1]          ;
; HEX3[*]      ; KEY[1]     ; 11.029 ; 11.029 ; Rise       ; KEY[1]          ;
;  HEX3[0]     ; KEY[1]     ; 10.928 ; 10.928 ; Rise       ; KEY[1]          ;
;  HEX3[1]     ; KEY[1]     ; 10.770 ; 10.770 ; Rise       ; KEY[1]          ;
;  HEX3[2]     ; KEY[1]     ; 10.810 ; 10.810 ; Rise       ; KEY[1]          ;
;  HEX3[3]     ; KEY[1]     ; 10.769 ; 10.769 ; Rise       ; KEY[1]          ;
;  HEX3[4]     ; KEY[1]     ; 10.813 ; 10.813 ; Rise       ; KEY[1]          ;
;  HEX3[5]     ; KEY[1]     ; 10.990 ; 10.990 ; Rise       ; KEY[1]          ;
;  HEX3[6]     ; KEY[1]     ; 11.029 ; 11.029 ; Rise       ; KEY[1]          ;
; HEX4[*]      ; KEY[1]     ; 10.905 ; 10.905 ; Rise       ; KEY[1]          ;
;  HEX4[0]     ; KEY[1]     ; 10.836 ; 10.836 ; Rise       ; KEY[1]          ;
;  HEX4[1]     ; KEY[1]     ; 10.889 ; 10.889 ; Rise       ; KEY[1]          ;
;  HEX4[2]     ; KEY[1]     ; 10.889 ; 10.889 ; Rise       ; KEY[1]          ;
;  HEX4[3]     ; KEY[1]     ; 10.815 ; 10.815 ; Rise       ; KEY[1]          ;
;  HEX4[4]     ; KEY[1]     ; 10.835 ; 10.835 ; Rise       ; KEY[1]          ;
;  HEX4[6]     ; KEY[1]     ; 10.905 ; 10.905 ; Rise       ; KEY[1]          ;
; HEX5[*]      ; KEY[1]     ; 11.126 ; 11.126 ; Rise       ; KEY[1]          ;
;  HEX5[0]     ; KEY[1]     ; 10.837 ; 10.837 ; Rise       ; KEY[1]          ;
;  HEX5[1]     ; KEY[1]     ; 11.126 ; 11.126 ; Rise       ; KEY[1]          ;
;  HEX5[2]     ; KEY[1]     ; 11.089 ; 11.089 ; Rise       ; KEY[1]          ;
;  HEX5[3]     ; KEY[1]     ; 10.854 ; 10.854 ; Rise       ; KEY[1]          ;
;  HEX5[4]     ; KEY[1]     ; 10.831 ; 10.831 ; Rise       ; KEY[1]          ;
;  HEX5[5]     ; KEY[1]     ; 10.862 ; 10.862 ; Rise       ; KEY[1]          ;
;  HEX5[6]     ; KEY[1]     ; 10.836 ; 10.836 ; Rise       ; KEY[1]          ;
; HEX6[*]      ; KEY[1]     ; 10.555 ; 10.555 ; Rise       ; KEY[1]          ;
;  HEX6[0]     ; KEY[1]     ; 10.244 ; 10.244 ; Rise       ; KEY[1]          ;
;  HEX6[1]     ; KEY[1]     ; 10.239 ; 10.239 ; Rise       ; KEY[1]          ;
;  HEX6[2]     ; KEY[1]     ; 10.222 ; 10.222 ; Rise       ; KEY[1]          ;
;  HEX6[3]     ; KEY[1]     ; 10.510 ; 10.510 ; Rise       ; KEY[1]          ;
;  HEX6[4]     ; KEY[1]     ; 10.516 ; 10.516 ; Rise       ; KEY[1]          ;
;  HEX6[5]     ; KEY[1]     ; 10.478 ; 10.478 ; Rise       ; KEY[1]          ;
;  HEX6[6]     ; KEY[1]     ; 10.555 ; 10.555 ; Rise       ; KEY[1]          ;
; HEX7[*]      ; KEY[1]     ; 11.017 ; 11.017 ; Rise       ; KEY[1]          ;
;  HEX7[0]     ; KEY[1]     ; 10.723 ; 10.723 ; Rise       ; KEY[1]          ;
;  HEX7[1]     ; KEY[1]     ; 10.732 ; 10.732 ; Rise       ; KEY[1]          ;
;  HEX7[2]     ; KEY[1]     ; 10.646 ; 10.646 ; Rise       ; KEY[1]          ;
;  HEX7[3]     ; KEY[1]     ; 10.702 ; 10.702 ; Rise       ; KEY[1]          ;
;  HEX7[4]     ; KEY[1]     ; 10.689 ; 10.689 ; Rise       ; KEY[1]          ;
;  HEX7[5]     ; KEY[1]     ; 11.017 ; 11.017 ; Rise       ; KEY[1]          ;
;  HEX7[6]     ; KEY[1]     ; 10.891 ; 10.891 ; Rise       ; KEY[1]          ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; LCD_DATA[*]  ; CLOCK_50   ; 6.573  ; 6.573  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[0] ; CLOCK_50   ; 6.604  ; 6.604  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[1] ; CLOCK_50   ; 6.589  ; 6.589  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[2] ; CLOCK_50   ; 6.608  ; 6.608  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[3] ; CLOCK_50   ; 6.774  ; 6.774  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[4] ; CLOCK_50   ; 6.573  ; 6.573  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[5] ; CLOCK_50   ; 6.805  ; 6.805  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[6] ; CLOCK_50   ; 6.796  ; 6.796  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[7] ; CLOCK_50   ; 6.596  ; 6.596  ; Rise       ; CLOCK_50        ;
; LCD_EN       ; CLOCK_50   ; 6.566  ; 6.566  ; Rise       ; CLOCK_50        ;
; LCD_RS       ; CLOCK_50   ; 6.267  ; 6.267  ; Rise       ; CLOCK_50        ;
; HEX0[*]      ; KEY[1]     ; 11.887 ; 11.887 ; Rise       ; KEY[1]          ;
;  HEX0[0]     ; KEY[1]     ; 12.147 ; 12.147 ; Rise       ; KEY[1]          ;
;  HEX0[1]     ; KEY[1]     ; 12.122 ; 12.122 ; Rise       ; KEY[1]          ;
;  HEX0[2]     ; KEY[1]     ; 12.113 ; 12.113 ; Rise       ; KEY[1]          ;
;  HEX0[3]     ; KEY[1]     ; 11.900 ; 11.900 ; Rise       ; KEY[1]          ;
;  HEX0[4]     ; KEY[1]     ; 11.901 ; 11.901 ; Rise       ; KEY[1]          ;
;  HEX0[5]     ; KEY[1]     ; 11.887 ; 11.887 ; Rise       ; KEY[1]          ;
;  HEX0[6]     ; KEY[1]     ; 11.896 ; 11.896 ; Rise       ; KEY[1]          ;
; HEX1[*]      ; KEY[1]     ; 9.799  ; 9.799  ; Rise       ; KEY[1]          ;
;  HEX1[0]     ; KEY[1]     ; 10.148 ; 10.148 ; Rise       ; KEY[1]          ;
;  HEX1[1]     ; KEY[1]     ; 10.250 ; 10.250 ; Rise       ; KEY[1]          ;
;  HEX1[2]     ; KEY[1]     ; 9.842  ; 9.842  ; Rise       ; KEY[1]          ;
;  HEX1[3]     ; KEY[1]     ; 9.799  ; 9.799  ; Rise       ; KEY[1]          ;
;  HEX1[4]     ; KEY[1]     ; 9.862  ; 9.862  ; Rise       ; KEY[1]          ;
;  HEX1[5]     ; KEY[1]     ; 10.087 ; 10.087 ; Rise       ; KEY[1]          ;
;  HEX1[6]     ; KEY[1]     ; 10.113 ; 10.113 ; Rise       ; KEY[1]          ;
; HEX2[*]      ; KEY[1]     ; 10.142 ; 10.142 ; Rise       ; KEY[1]          ;
;  HEX2[0]     ; KEY[1]     ; 10.492 ; 10.492 ; Rise       ; KEY[1]          ;
;  HEX2[1]     ; KEY[1]     ; 10.142 ; 10.142 ; Rise       ; KEY[1]          ;
;  HEX2[2]     ; KEY[1]     ; 10.223 ; 10.223 ; Rise       ; KEY[1]          ;
;  HEX2[3]     ; KEY[1]     ; 10.190 ; 10.190 ; Rise       ; KEY[1]          ;
;  HEX2[4]     ; KEY[1]     ; 10.379 ; 10.379 ; Rise       ; KEY[1]          ;
;  HEX2[5]     ; KEY[1]     ; 10.492 ; 10.492 ; Rise       ; KEY[1]          ;
;  HEX2[6]     ; KEY[1]     ; 10.485 ; 10.485 ; Rise       ; KEY[1]          ;
; HEX3[*]      ; KEY[1]     ; 10.176 ; 10.176 ; Rise       ; KEY[1]          ;
;  HEX3[0]     ; KEY[1]     ; 10.328 ; 10.328 ; Rise       ; KEY[1]          ;
;  HEX3[1]     ; KEY[1]     ; 10.176 ; 10.176 ; Rise       ; KEY[1]          ;
;  HEX3[2]     ; KEY[1]     ; 10.220 ; 10.220 ; Rise       ; KEY[1]          ;
;  HEX3[3]     ; KEY[1]     ; 10.177 ; 10.177 ; Rise       ; KEY[1]          ;
;  HEX3[4]     ; KEY[1]     ; 10.218 ; 10.218 ; Rise       ; KEY[1]          ;
;  HEX3[5]     ; KEY[1]     ; 10.425 ; 10.425 ; Rise       ; KEY[1]          ;
;  HEX3[6]     ; KEY[1]     ; 10.438 ; 10.438 ; Rise       ; KEY[1]          ;
; HEX4[*]      ; KEY[1]     ; 10.543 ; 10.543 ; Rise       ; KEY[1]          ;
;  HEX4[0]     ; KEY[1]     ; 10.564 ; 10.564 ; Rise       ; KEY[1]          ;
;  HEX4[1]     ; KEY[1]     ; 10.658 ; 10.658 ; Rise       ; KEY[1]          ;
;  HEX4[2]     ; KEY[1]     ; 10.658 ; 10.658 ; Rise       ; KEY[1]          ;
;  HEX4[3]     ; KEY[1]     ; 10.543 ; 10.543 ; Rise       ; KEY[1]          ;
;  HEX4[4]     ; KEY[1]     ; 10.563 ; 10.563 ; Rise       ; KEY[1]          ;
;  HEX4[6]     ; KEY[1]     ; 10.630 ; 10.630 ; Rise       ; KEY[1]          ;
; HEX5[*]      ; KEY[1]     ; 10.563 ; 10.563 ; Rise       ; KEY[1]          ;
;  HEX5[0]     ; KEY[1]     ; 10.563 ; 10.563 ; Rise       ; KEY[1]          ;
;  HEX5[1]     ; KEY[1]     ; 10.865 ; 10.865 ; Rise       ; KEY[1]          ;
;  HEX5[2]     ; KEY[1]     ; 10.854 ; 10.854 ; Rise       ; KEY[1]          ;
;  HEX5[3]     ; KEY[1]     ; 10.587 ; 10.587 ; Rise       ; KEY[1]          ;
;  HEX5[4]     ; KEY[1]     ; 10.565 ; 10.565 ; Rise       ; KEY[1]          ;
;  HEX5[5]     ; KEY[1]     ; 10.588 ; 10.588 ; Rise       ; KEY[1]          ;
;  HEX5[6]     ; KEY[1]     ; 10.570 ; 10.570 ; Rise       ; KEY[1]          ;
; HEX6[*]      ; KEY[1]     ; 9.932  ; 9.932  ; Rise       ; KEY[1]          ;
;  HEX6[0]     ; KEY[1]     ; 9.938  ; 9.938  ; Rise       ; KEY[1]          ;
;  HEX6[1]     ; KEY[1]     ; 9.933  ; 9.933  ; Rise       ; KEY[1]          ;
;  HEX6[2]     ; KEY[1]     ; 9.932  ; 9.932  ; Rise       ; KEY[1]          ;
;  HEX6[3]     ; KEY[1]     ; 10.205 ; 10.205 ; Rise       ; KEY[1]          ;
;  HEX6[4]     ; KEY[1]     ; 10.203 ; 10.203 ; Rise       ; KEY[1]          ;
;  HEX6[5]     ; KEY[1]     ; 10.200 ; 10.200 ; Rise       ; KEY[1]          ;
;  HEX6[6]     ; KEY[1]     ; 10.243 ; 10.243 ; Rise       ; KEY[1]          ;
; HEX7[*]      ; KEY[1]     ; 10.529 ; 10.529 ; Rise       ; KEY[1]          ;
;  HEX7[0]     ; KEY[1]     ; 10.559 ; 10.559 ; Rise       ; KEY[1]          ;
;  HEX7[1]     ; KEY[1]     ; 10.572 ; 10.572 ; Rise       ; KEY[1]          ;
;  HEX7[2]     ; KEY[1]     ; 10.533 ; 10.533 ; Rise       ; KEY[1]          ;
;  HEX7[3]     ; KEY[1]     ; 10.540 ; 10.540 ; Rise       ; KEY[1]          ;
;  HEX7[4]     ; KEY[1]     ; 10.529 ; 10.529 ; Rise       ; KEY[1]          ;
;  HEX7[5]     ; KEY[1]     ; 10.853 ; 10.853 ; Rise       ; KEY[1]          ;
;  HEX7[6]     ; KEY[1]     ; 10.727 ; 10.727 ; Rise       ; KEY[1]          ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------+
; Fast Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_50                        ; -1.994 ; -23.721       ;
; KEY[1]                          ; -0.979 ; -32.810       ;
; clk_div:comb_7|clock_100Khz_reg ; 0.419  ; 0.000         ;
; clk_div:comb_7|clock_10Khz_reg  ; 0.431  ; 0.000         ;
; clk_div:comb_7|clock_1Mhz_reg   ; 0.506  ; 0.000         ;
; clk_div:comb_7|clock_100hz_reg  ; 0.508  ; 0.000         ;
; clk_div:comb_7|clock_10Hz_reg   ; 0.509  ; 0.000         ;
; clk_div:comb_7|clock_1Khz_reg   ; 0.510  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_50                        ; -0.023 ; -0.032        ;
; clk_div:comb_7|clock_100Khz_reg ; 0.215  ; 0.000         ;
; clk_div:comb_7|clock_100hz_reg  ; 0.215  ; 0.000         ;
; clk_div:comb_7|clock_10Hz_reg   ; 0.215  ; 0.000         ;
; clk_div:comb_7|clock_10Khz_reg  ; 0.215  ; 0.000         ;
; clk_div:comb_7|clock_1Khz_reg   ; 0.215  ; 0.000         ;
; clk_div:comb_7|clock_1Mhz_reg   ; 0.215  ; 0.000         ;
; KEY[1]                          ; 0.243  ; 0.000         ;
+---------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; KEY[1]                          ; -1.423 ; -210.524      ;
; CLOCK_50                        ; -1.380 ; -76.380       ;
; clk_div:comb_7|clock_100Khz_reg ; -0.500 ; -4.000        ;
; clk_div:comb_7|clock_100hz_reg  ; -0.500 ; -4.000        ;
; clk_div:comb_7|clock_10Hz_reg   ; -0.500 ; -4.000        ;
; clk_div:comb_7|clock_10Khz_reg  ; -0.500 ; -4.000        ;
; clk_div:comb_7|clock_1Khz_reg   ; -0.500 ; -4.000        ;
; clk_div:comb_7|clock_1Mhz_reg   ; -0.500 ; -4.000        ;
+---------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                     ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.994 ; MEM_WB:comb_120|data_2[3]               ; LCD_Display:comb_123|DATA_BUS_VALUE[4]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.576     ; 1.450      ;
; -1.973 ; MEM_WB:comb_120|data_2[3]               ; LCD_Display:comb_123|DATA_BUS_VALUE[1]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 1.432      ;
; -1.963 ; MEM_WB:comb_120|data_2[2]               ; LCD_Display:comb_123|DATA_BUS_VALUE[2]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 1.422      ;
; -1.963 ; MEM_WB:comb_120|data_2[2]               ; LCD_Display:comb_123|DATA_BUS_VALUE[3]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 1.422      ;
; -1.935 ; MEM_WB:comb_120|data_2[5]               ; LCD_Display:comb_123|DATA_BUS_VALUE[2]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 1.394      ;
; -1.935 ; MEM_WB:comb_120|data_2[5]               ; LCD_Display:comb_123|DATA_BUS_VALUE[3]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 1.394      ;
; -1.911 ; MEM_WB:comb_120|data_2[2]               ; LCD_Display:comb_123|DATA_BUS_VALUE[1]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 1.370      ;
; -1.909 ; MEM_WB:comb_120|data_2[1]               ; LCD_Display:comb_123|DATA_BUS_VALUE[2]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 1.368      ;
; -1.909 ; MEM_WB:comb_120|data_2[1]               ; LCD_Display:comb_123|DATA_BUS_VALUE[3]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 1.368      ;
; -1.901 ; MEM_WB:comb_120|data_2[3]               ; LCD_Display:comb_123|DATA_BUS_VALUE[2]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 1.360      ;
; -1.901 ; MEM_WB:comb_120|data_2[3]               ; LCD_Display:comb_123|DATA_BUS_VALUE[3]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 1.360      ;
; -1.882 ; MEM_WB:comb_120|data_2[2]               ; LCD_Display:comb_123|DATA_BUS_VALUE[4]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.576     ; 1.338      ;
; -1.859 ; MEM_WB:comb_120|data_2[3]               ; LCD_Display:comb_123|DATA_BUS_VALUE[0]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 1.318      ;
; -1.830 ; MEM_WB:comb_120|data_2[5]               ; LCD_Display:comb_123|DATA_BUS_VALUE[4]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.576     ; 1.286      ;
; -1.811 ; MEM_WB:comb_120|data_2[3]               ; LCD_Display:comb_123|DATA_BUS_VALUE[6]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 1.270      ;
; -1.804 ; MEM_WB:comb_120|data_2[1]               ; LCD_Display:comb_123|DATA_BUS_VALUE[4]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.576     ; 1.260      ;
; -1.801 ; MEM_WB:comb_120|data_2[5]               ; LCD_Display:comb_123|DATA_BUS_VALUE[1]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 1.260      ;
; -1.775 ; MEM_WB:comb_120|data_2[1]               ; LCD_Display:comb_123|DATA_BUS_VALUE[1]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 1.234      ;
; -1.762 ; MEM_WB:comb_120|data_2[3]               ; LCD_Display:comb_123|DATA_BUS_VALUE[5]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.572     ; 1.222      ;
; -1.749 ; MEM_WB:comb_120|data_2[2]               ; LCD_Display:comb_123|DATA_BUS_VALUE[6]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 1.208      ;
; -1.747 ; MEM_WB:comb_120|data_2[2]               ; LCD_Display:comb_123|DATA_BUS_VALUE[0]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 1.206      ;
; -1.734 ; MEM_WB:comb_120|data_2[4]               ; LCD_Display:comb_123|DATA_BUS_VALUE[0]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 1.193      ;
; -1.713 ; MEM_WB:comb_120|data_2[4]               ; LCD_Display:comb_123|DATA_BUS_VALUE[2]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 1.172      ;
; -1.695 ; MEM_WB:comb_120|data_2[5]               ; LCD_Display:comb_123|DATA_BUS_VALUE[0]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 1.154      ;
; -1.693 ; MEM_WB:comb_120|data_2[4]               ; LCD_Display:comb_123|DATA_BUS_VALUE[3]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 1.152      ;
; -1.676 ; MEM_WB:comb_120|data_2[4]               ; LCD_Display:comb_123|DATA_BUS_VALUE[1]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 1.135      ;
; -1.669 ; MEM_WB:comb_120|data_2[1]               ; LCD_Display:comb_123|DATA_BUS_VALUE[0]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 1.128      ;
; -1.650 ; MEM_WB:comb_120|data_2[2]               ; LCD_Display:comb_123|DATA_BUS_VALUE[5]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.572     ; 1.110      ;
; -1.603 ; MEM_WB:comb_120|data_2[5]               ; LCD_Display:comb_123|DATA_BUS_VALUE[6]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 1.062      ;
; -1.598 ; MEM_WB:comb_120|data_2[5]               ; LCD_Display:comb_123|DATA_BUS_VALUE[5]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.572     ; 1.058      ;
; -1.577 ; MEM_WB:comb_120|data_2[1]               ; LCD_Display:comb_123|DATA_BUS_VALUE[6]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 1.036      ;
; -1.572 ; MEM_WB:comb_120|data_2[1]               ; LCD_Display:comb_123|DATA_BUS_VALUE[5]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.572     ; 1.032      ;
; -1.568 ; MEM_WB:comb_120|data_2[0]               ; LCD_Display:comb_123|DATA_BUS_VALUE[0]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 1.027      ;
; -1.547 ; MEM_WB:comb_120|data_2[0]               ; LCD_Display:comb_123|DATA_BUS_VALUE[2]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 1.006      ;
; -1.527 ; MEM_WB:comb_120|data_2[0]               ; LCD_Display:comb_123|DATA_BUS_VALUE[3]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 0.986      ;
; -1.510 ; MEM_WB:comb_120|data_2[0]               ; LCD_Display:comb_123|DATA_BUS_VALUE[1]  ; KEY[1]       ; CLOCK_50    ; 1.000        ; -1.573     ; 0.969      ;
; -0.755 ; LCD_Display:comb_123|CHAR_COUNT[4]      ; LCD_Display:comb_123|DATA_BUS_VALUE[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.784      ;
; -0.755 ; LCD_Display:comb_123|CHAR_COUNT[4]      ; LCD_Display:comb_123|DATA_BUS_VALUE[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.784      ;
; -0.729 ; LCD_Display:comb_123|CHAR_COUNT[1]      ; LCD_Display:comb_123|DATA_BUS_VALUE[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.755      ;
; -0.724 ; LCD_Display:comb_123|CHAR_COUNT[4]      ; LCD_Display:comb_123|DATA_BUS_VALUE[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.750      ;
; -0.720 ; LCD_Display:comb_123|CHAR_COUNT[2]      ; LCD_Display:comb_123|DATA_BUS_VALUE[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.749      ;
; -0.720 ; LCD_Display:comb_123|CHAR_COUNT[2]      ; LCD_Display:comb_123|DATA_BUS_VALUE[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.749      ;
; -0.708 ; LCD_Display:comb_123|CHAR_COUNT[1]      ; LCD_Display:comb_123|DATA_BUS_VALUE[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.737      ;
; -0.706 ; LCD_Display:comb_123|CHAR_COUNT[0]      ; LCD_Display:comb_123|DATA_BUS_VALUE[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.735      ;
; -0.706 ; LCD_Display:comb_123|CHAR_COUNT[0]      ; LCD_Display:comb_123|DATA_BUS_VALUE[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.735      ;
; -0.703 ; LCD_Display:comb_123|CHAR_COUNT[4]      ; LCD_Display:comb_123|DATA_BUS_VALUE[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.732      ;
; -0.695 ; LCD_Display:comb_123|CHAR_COUNT[1]      ; LCD_Display:comb_123|DATA_BUS_VALUE[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.724      ;
; -0.695 ; LCD_Display:comb_123|CHAR_COUNT[1]      ; LCD_Display:comb_123|DATA_BUS_VALUE[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.724      ;
; -0.666 ; LCD_Display:comb_123|CHAR_COUNT[2]      ; LCD_Display:comb_123|DATA_BUS_VALUE[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.692      ;
; -0.664 ; LCD_Display:comb_123|CHAR_COUNT[4]      ; LCD_Display:comb_123|DATA_BUS_VALUE[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.693      ;
; -0.654 ; LCD_Display:comb_123|CHAR_COUNT[0]      ; LCD_Display:comb_123|DATA_BUS_VALUE[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.683      ;
; -0.645 ; LCD_Display:comb_123|CHAR_COUNT[2]      ; LCD_Display:comb_123|DATA_BUS_VALUE[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.674      ;
; -0.645 ; LCD_Display:comb_123|CHAR_COUNT[0]      ; LCD_Display:comb_123|DATA_BUS_VALUE[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.671      ;
; -0.621 ; LCD_Display:comb_123|CHAR_COUNT[3]      ; LCD_Display:comb_123|DATA_BUS_VALUE[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.006     ; 1.647      ;
; -0.600 ; LCD_Display:comb_123|CHAR_COUNT[3]      ; LCD_Display:comb_123|DATA_BUS_VALUE[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.629      ;
; -0.594 ; LCD_Display:comb_123|CHAR_COUNT[1]      ; LCD_Display:comb_123|DATA_BUS_VALUE[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.623      ;
; -0.580 ; LCD_Display:comb_123|CHAR_COUNT[2]      ; LCD_Display:comb_123|DATA_BUS_VALUE[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.609      ;
; -0.573 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.605      ;
; -0.573 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.605      ;
; -0.573 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.605      ;
; -0.573 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.605      ;
; -0.573 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.605      ;
; -0.573 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.605      ;
; -0.573 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.605      ;
; -0.573 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.605      ;
; -0.573 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.605      ;
; -0.573 ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; LCD_Display:comb_123|CLK_COUNT_400HZ[9] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.605      ;
; -0.572 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.604      ;
; -0.572 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.604      ;
; -0.572 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.604      ;
; -0.572 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.604      ;
; -0.572 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.604      ;
; -0.572 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.604      ;
; -0.572 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.604      ;
; -0.572 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.604      ;
; -0.572 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.604      ;
; -0.572 ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; LCD_Display:comb_123|CLK_COUNT_400HZ[9] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.604      ;
; -0.559 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.591      ;
; -0.559 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.591      ;
; -0.559 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.591      ;
; -0.559 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.591      ;
; -0.559 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.591      ;
; -0.559 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.591      ;
; -0.559 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.591      ;
; -0.559 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.591      ;
; -0.559 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[8] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.591      ;
; -0.559 ; LCD_Display:comb_123|CLK_COUNT_400HZ[7] ; LCD_Display:comb_123|CLK_COUNT_400HZ[9] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.591      ;
; -0.546 ; LCD_Display:comb_123|CHAR_COUNT[1]      ; LCD_Display:comb_123|DATA_BUS_VALUE[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.575      ;
; -0.541 ; LCD_Display:comb_123|CHAR_COUNT[4]      ; LCD_Display:comb_123|DATA_BUS_VALUE[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.570      ;
; -0.528 ; LCD_Display:comb_123|CHAR_COUNT[3]      ; LCD_Display:comb_123|DATA_BUS_VALUE[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.557      ;
; -0.528 ; LCD_Display:comb_123|CHAR_COUNT[3]      ; LCD_Display:comb_123|DATA_BUS_VALUE[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.557      ;
; -0.510 ; LCD_Display:comb_123|CHAR_COUNT[0]      ; LCD_Display:comb_123|DATA_BUS_VALUE[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.539      ;
; -0.497 ; LCD_Display:comb_123|CHAR_COUNT[1]      ; LCD_Display:comb_123|DATA_BUS_VALUE[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.527      ;
; -0.492 ; LCD_Display:comb_123|CHAR_COUNT[0]      ; LCD_Display:comb_123|DATA_BUS_VALUE[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.521      ;
; -0.492 ; LCD_Display:comb_123|CHAR_COUNT[4]      ; LCD_Display:comb_123|DATA_BUS_VALUE[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.522      ;
; -0.489 ; LCD_Display:comb_123|CHAR_COUNT[3]      ; LCD_Display:comb_123|DATA_BUS_VALUE[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.518      ;
; -0.483 ; LCD_Display:comb_123|CHAR_COUNT[2]      ; LCD_Display:comb_123|DATA_BUS_VALUE[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.512      ;
; -0.442 ; LCD_Display:comb_123|CLK_COUNT_400HZ[5] ; LCD_Display:comb_123|CLK_COUNT_400HZ[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.474      ;
; -0.442 ; LCD_Display:comb_123|CLK_COUNT_400HZ[5] ; LCD_Display:comb_123|CLK_COUNT_400HZ[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.474      ;
; -0.442 ; LCD_Display:comb_123|CLK_COUNT_400HZ[5] ; LCD_Display:comb_123|CLK_COUNT_400HZ[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.474      ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'KEY[1]'                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12] ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.018     ; 1.960      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:comb_7|clock_100Khz_reg'                                                                                                                                  ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.419 ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.613      ;
; 0.507 ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.525      ;
; 0.508 ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.509 ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.523      ;
; 0.625 ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.407      ;
; 0.625 ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.407      ;
; 0.626 ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.406      ;
; 0.626 ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.406      ;
; 0.665 ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:comb_7|clock_10Khz_reg'                                                                                                                               ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.431 ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.601      ;
; 0.507 ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.525      ;
; 0.509 ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.523      ;
; 0.509 ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.523      ;
; 0.624 ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.408      ;
; 0.624 ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.408      ;
; 0.626 ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.406      ;
; 0.626 ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.406      ;
; 0.665 ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:comb_7|clock_1Mhz_reg'                                                                                                                                  ;
+-------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.506 ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.526      ;
; 0.506 ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.526      ;
; 0.514 ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.518      ;
; 0.515 ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.517      ;
; 0.562 ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.470      ;
; 0.629 ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.403      ;
; 0.630 ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.402      ;
; 0.630 ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.402      ;
; 0.665 ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:comb_7|clock_100hz_reg'                                                                                                                               ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.508 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.508 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.512 ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.520      ;
; 0.513 ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.519      ;
; 0.561 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.471      ;
; 0.627 ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.405      ;
; 0.628 ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.628 ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.665 ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:comb_7|clock_10Hz_reg'                                                                                                                            ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.509 ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.523      ;
; 0.510 ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.515 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.517      ;
; 0.517 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.515      ;
; 0.632 ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.400      ;
; 0.633 ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.399      ;
; 0.633 ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.399      ;
; 0.635 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.397      ;
; 0.665 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:comb_7|clock_1Khz_reg'                                                                                                                                ;
+-------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.510 ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.511 ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.521      ;
; 0.514 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.518      ;
; 0.518 ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.514      ;
; 0.631 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.401      ;
; 0.631 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.401      ;
; 0.634 ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.398      ;
; 0.635 ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.397      ;
; 0.665 ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                         ;
+--------+-------------------------------------------------+-------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -0.023 ; clk_div:comb_7|clock_100hz_int                  ; clk_div:comb_7|clock_100hz_reg                  ; clk_div:comb_7|clock_1Khz_reg   ; CLOCK_50    ; 0.000        ; 0.266      ; 0.395      ;
; -0.005 ; clk_div:comb_7|clock_1Khz_int                   ; clk_div:comb_7|clock_1Khz_reg                   ; clk_div:comb_7|clock_10Khz_reg  ; CLOCK_50    ; 0.000        ; 0.241      ; 0.388      ;
; -0.004 ; clk_div:comb_7|clock_100Khz_int                 ; clk_div:comb_7|clock_100Khz_reg                 ; clk_div:comb_7|clock_1Mhz_reg   ; CLOCK_50    ; 0.000        ; 0.333      ; 0.481      ;
; 0.016  ; clk_div:comb_7|clock_10Hz_int                   ; clk_div:comb_7|clock_10Hz_reg                   ; clk_div:comb_7|clock_100hz_reg  ; CLOCK_50    ; 0.000        ; 0.234      ; 0.402      ;
; 0.058  ; clk_div:comb_7|clock_10Khz_int                  ; clk_div:comb_7|clock_10Khz_reg                  ; clk_div:comb_7|clock_100Khz_reg ; CLOCK_50    ; 0.000        ; 0.264      ; 0.474      ;
; 0.095  ; clk_div:comb_7|clock_1Hz_int                    ; clk_div:comb_7|clock_1Hz_reg                    ; clk_div:comb_7|clock_10Hz_reg   ; CLOCK_50    ; 0.000        ; 0.149      ; 0.396      ;
; 0.215  ; LCD_Display:comb_123|next_command.RETURN_HOME   ; LCD_Display:comb_123|next_command.RETURN_HOME   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_Display:comb_123|next_command.LINE2         ; LCD_Display:comb_123|next_command.LINE2         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_Display:comb_123|next_command.RESET2        ; LCD_Display:comb_123|next_command.RESET2        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_Display:comb_123|next_command.RESET3        ; LCD_Display:comb_123|next_command.RESET3        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_Display:comb_123|next_command.FUNC_SET      ; LCD_Display:comb_123|next_command.FUNC_SET      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_Display:comb_123|next_command.DISPLAY_ON    ; LCD_Display:comb_123|next_command.DISPLAY_ON    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_Display:comb_123|next_command.MODE_SET      ; LCD_Display:comb_123|next_command.MODE_SET      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_Display:comb_123|next_command.Print_String  ; LCD_Display:comb_123|next_command.Print_String  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_Display:comb_123|DATA_BUS_VALUE[7]          ; LCD_Display:comb_123|DATA_BUS_VALUE[7]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_Display:comb_123|LCD_RS                     ; LCD_Display:comb_123|LCD_RS                     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_Display:comb_123|LCD_EN                     ; LCD_Display:comb_123|LCD_EN                     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; clk_div:comb_7|clock_1Mhz_int                   ; clk_div:comb_7|clock_1Mhz_reg                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; LCD_Display:comb_123|next_command.FUNC_SET      ; LCD_Display:comb_123|state.FUNC_SET             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.244  ; LCD_Display:comb_123|state.RESET2               ; LCD_Display:comb_123|next_command.RESET3        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; LCD_Display:comb_123|CLK_COUNT_400HZ[19]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[19]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.248  ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ; LCD_Display:comb_123|state.DISPLAY_OFF          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.248  ; LCD_Display:comb_123|state.RESET3               ; LCD_Display:comb_123|next_command.FUNC_SET      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.250  ; LCD_Display:comb_123|state.DISPLAY_CLEAR        ; LCD_Display:comb_123|next_command.DISPLAY_ON    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.402      ;
; 0.263  ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|LCD_RS                     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.415      ;
; 0.264  ; LCD_Display:comb_123|CHAR_COUNT[4]              ; LCD_Display:comb_123|CHAR_COUNT[4]              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.416      ;
; 0.267  ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.DISPLAY_CLEAR        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.419      ;
; 0.275  ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.427      ;
; 0.294  ; LCD_Display:comb_123|next_command.RESET2        ; LCD_Display:comb_123|state.RESET2               ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.446      ;
; 0.305  ; LCD_Display:comb_123|next_command.DISPLAY_ON    ; LCD_Display:comb_123|state.DISPLAY_ON           ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.002      ; 0.459      ;
; 0.313  ; clk_div:comb_7|count_1Mhz[4]                    ; clk_div:comb_7|clock_1Mhz_int                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.465      ;
; 0.315  ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ; LCD_Display:comb_123|state.DISPLAY_CLEAR        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.467      ;
; 0.326  ; LCD_Display:comb_123|next_command.MODE_SET      ; LCD_Display:comb_123|state.MODE_SET             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; -0.002     ; 0.476      ;
; 0.329  ; LCD_Display:comb_123|next_command.LINE2         ; LCD_Display:comb_123|state.LINE2                ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; -0.002     ; 0.479      ;
; 0.330  ; LCD_Display:comb_123|next_command.RETURN_HOME   ; LCD_Display:comb_123|state.RETURN_HOME          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; -0.002     ; 0.480      ;
; 0.334  ; LCD_Display:comb_123|state.DISPLAY_ON           ; LCD_Display:comb_123|next_command.MODE_SET      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; -0.002     ; 0.484      ;
; 0.340  ; LCD_Display:comb_123|state.DROP_LCD_EN          ; LCD_Display:comb_123|state.HOLD                 ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.492      ;
; 0.354  ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.506      ;
; 0.357  ; LCD_Display:comb_123|CLK_COUNT_400HZ[10]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[10]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; LCD_Display:comb_123|CLK_COUNT_400HZ[9]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[9]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; LCD_Display:comb_123|CLK_COUNT_400HZ[11]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[11]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; clk_div:comb_7|count_1Mhz[1]                    ; clk_div:comb_7|count_1Mhz[1]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.365  ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.367  ; LCD_Display:comb_123|CLK_COUNT_400HZ[12]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[12]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; LCD_Display:comb_123|CLK_COUNT_400HZ[17]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[17]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; LCD_Display:comb_123|CLK_COUNT_400HZ[14]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[14]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; LCD_Display:comb_123|state.RESET1               ; LCD_Display:comb_123|next_command.RESET2        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; clk_div:comb_7|count_1Mhz[3]                    ; clk_div:comb_7|count_1Mhz[3]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; clk_div:comb_7|count_1Mhz[5]                    ; clk_div:comb_7|count_1Mhz[5]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; LCD_Display:comb_123|CLK_COUNT_400HZ[2]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[2]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; clk_div:comb_7|count_1Mhz[0]                    ; clk_div:comb_7|count_1Mhz[0]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.376  ; LCD_Display:comb_123|CLK_COUNT_400HZ[18]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[18]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; LCD_Display:comb_123|CLK_COUNT_400HZ[13]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[13]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_Display:comb_123|CHAR_COUNT[3]              ; LCD_Display:comb_123|CHAR_COUNT[3]              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_Display:comb_123|state.DROP_LCD_EN          ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; LCD_Display:comb_123|CLK_COUNT_400HZ[15]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[15]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_Display:comb_123|CLK_COUNT_400HZ[16]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[16]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.379  ; LCD_Display:comb_123|next_command.RESET3        ; LCD_Display:comb_123|state.RESET3               ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.379  ; LCD_Display:comb_123|state.FUNC_SET             ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.380  ; clk_div:comb_7|count_1Mhz[5]                    ; clk_div:comb_7|clock_1Mhz_int                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.383  ; clk_div:comb_7|count_1Mhz[2]                    ; clk_div:comb_7|count_1Mhz[2]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.535      ;
; 0.384  ; clk_div:comb_7|count_1Mhz[4]                    ; clk_div:comb_7|count_1Mhz[4]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.536      ;
; 0.384  ; clk_div:comb_7|count_1Mhz[6]                    ; clk_div:comb_7|count_1Mhz[6]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.536      ;
; 0.388  ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|next_command.DISPLAY_ON    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.540      ;
; 0.390  ; clk_div:comb_7|count_1Mhz[6]                    ; clk_div:comb_7|clock_1Mhz_int                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.542      ;
; 0.392  ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|next_command.RETURN_HOME   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.544      ;
; 0.392  ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|next_command.MODE_SET      ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.544      ;
; 0.436  ; LCD_Display:comb_123|state.LINE2                ; LCD_Display:comb_123|DATA_BUS_VALUE[7]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.002      ; 0.590      ;
; 0.451  ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|DATA_BUS_VALUE[7]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.603      ;
; 0.453  ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|LCD_EN                     ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.002      ; 0.607      ;
; 0.453  ; clk_div:comb_7|count_1Mhz[3]                    ; clk_div:comb_7|clock_1Mhz_int                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.605      ;
; 0.454  ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.606      ;
; 0.456  ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.002      ; 0.610      ;
; 0.458  ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.RESET3               ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.002      ; 0.612      ;
; 0.461  ; LCD_Display:comb_123|CHAR_COUNT[1]              ; LCD_Display:comb_123|CHAR_COUNT[1]              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.613      ;
; 0.463  ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|next_command.RESET2        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.002      ; 0.617      ;
; 0.463  ; LCD_Display:comb_123|state.HOLD                 ; LCD_Display:comb_123|state.RESET2               ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.002      ; 0.617      ;
; 0.469  ; clk_div:comb_7|count_1Mhz[1]                    ; clk_div:comb_7|clock_1Mhz_int                   ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.621      ;
; 0.489  ; LCD_Display:comb_123|state.DROP_LCD_EN          ; LCD_Display:comb_123|DATA_BUS_VALUE[7]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.641      ;
; 0.491  ; LCD_Display:comb_123|state.Print_String         ; LCD_Display:comb_123|DATA_BUS_VALUE[4]          ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; -0.002     ; 0.641      ;
; 0.495  ; LCD_Display:comb_123|CLK_COUNT_400HZ[10]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[11]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.496  ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.498  ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; LCD_Display:comb_123|CLK_COUNT_400HZ[11]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[12]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.505  ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.505  ; LCD_Display:comb_123|CLK_COUNT_400HZ[12]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[13]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.506  ; LCD_Display:comb_123|CLK_COUNT_400HZ[14]        ; LCD_Display:comb_123|CLK_COUNT_400HZ[15]        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
; 0.507  ; clk_div:comb_7|count_1Mhz[3]                    ; clk_div:comb_7|count_1Mhz[4]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.659      ;
; 0.508  ; clk_div:comb_7|count_1Mhz[5]                    ; clk_div:comb_7|count_1Mhz[6]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.660      ;
; 0.511  ; LCD_Display:comb_123|CLK_COUNT_400HZ[2]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]         ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]         ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.664      ;
; 0.513  ; clk_div:comb_7|count_1Mhz[0]                    ; clk_div:comb_7|count_1Mhz[1]                    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.000      ; 0.665      ;
+--------+-------------------------------------------------+-------------------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:comb_7|clock_100Khz_reg'                                                                                                                                   ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.254 ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; clk_div:comb_7|count_10Khz[1]  ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.407      ;
; 0.371 ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|count_10Khz[2]  ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.525      ;
; 0.461 ; clk_div:comb_7|count_10Khz[0]  ; clk_div:comb_7|clock_10Khz_int ; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.613      ;
+-------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:comb_7|clock_100hz_reg'                                                                                                                                ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.252 ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.405      ;
; 0.319 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.471      ;
; 0.367 ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|count_10hz[0]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.520      ;
; 0.372 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|count_10hz[2]  ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; clk_div:comb_7|count_10hz[1]  ; clk_div:comb_7|clock_10Hz_int ; clk_div:comb_7|clock_100hz_reg ; clk_div:comb_7|clock_100hz_reg ; 0.000        ; 0.000      ; 0.524      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:comb_7|clock_10Hz_reg'                                                                                                                             ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.245 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; clk_div:comb_7|count_1hz[1]  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.400      ;
; 0.363 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.517      ;
; 0.370 ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|clock_1Hz_int ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; clk_div:comb_7|count_1hz[2]  ; clk_div:comb_7|count_1hz[0]  ; clk_div:comb_7|clock_10Hz_reg ; clk_div:comb_7|clock_10Hz_reg ; 0.000        ; 0.000      ; 0.523      ;
+-------+------------------------------+------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:comb_7|clock_10Khz_reg'                                                                                                                                ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.254 ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.406      ;
; 0.256 ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; clk_div:comb_7|count_1Khz[1]  ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.408      ;
; 0.371 ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.523      ;
; 0.373 ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|count_1Khz[2]  ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.525      ;
; 0.449 ; clk_div:comb_7|count_1Khz[0]  ; clk_div:comb_7|clock_1Khz_int ; clk_div:comb_7|clock_10Khz_reg ; clk_div:comb_7|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.601      ;
+-------+-------------------------------+-------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:comb_7|clock_1Khz_reg'                                                                                                                                 ;
+-------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.245 ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.398      ;
; 0.249 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.401      ;
; 0.362 ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.514      ;
; 0.366 ; clk_div:comb_7|count_100hz[1]  ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.518      ;
; 0.369 ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|count_100hz[0]  ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; clk_div:comb_7|count_100hz[2]  ; clk_div:comb_7|clock_100hz_int ; clk_div:comb_7|clock_1Khz_reg ; clk_div:comb_7|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.522      ;
+-------+--------------------------------+--------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:comb_7|clock_1Mhz_reg'                                                                                                                                   ;
+-------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.215 ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.250 ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.403      ;
; 0.318 ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.470      ;
; 0.365 ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|count_100Khz[0]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.518      ;
; 0.374 ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|count_100Khz[2]  ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; clk_div:comb_7|count_100Khz[1]  ; clk_div:comb_7|clock_100Khz_int ; clk_div:comb_7|clock_1Mhz_reg ; clk_div:comb_7|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.526      ;
+-------+---------------------------------+---------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'KEY[1]'                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.243 ; CLK_CNT:comb_121|counter[15]                                                                 ; CLK_CNT:comb_121|counter[15]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.395      ;
; 0.250 ; hazard_detection_unit:comb_111|inst_1[13]                                                    ; hazard_detection_unit:comb_111|inst_2[13] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.402      ;
; 0.253 ; hazard_detection_unit:comb_111|inst_1[12]                                                    ; hazard_detection_unit:comb_111|inst_2[12] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.405      ;
; 0.334 ; hazard_detection_unit:comb_111|inst_1[11]                                                    ; hazard_detection_unit:comb_111|inst_2[11] ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 0.485      ;
; 0.355 ; CLK_CNT:comb_121|counter[0]                                                                  ; CLK_CNT:comb_121|counter[0]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.507      ;
; 0.359 ; CLK_CNT:comb_121|counter[1]                                                                  ; CLK_CNT:comb_121|counter[1]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[9]  ; IF_ID:comb_110|IF_ID[9]                   ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.046     ; 0.465      ;
; 0.360 ; CLK_CNT:comb_121|counter[2]                                                                  ; CLK_CNT:comb_121|counter[2]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CLK_CNT:comb_121|counter[9]                                                                  ; CLK_CNT:comb_121|counter[9]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CLK_CNT:comb_121|counter[11]                                                                 ; CLK_CNT:comb_121|counter[11]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; CLK_CNT:comb_121|counter[4]                                                                  ; CLK_CNT:comb_121|counter[4]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CLK_CNT:comb_121|counter[7]                                                                  ; CLK_CNT:comb_121|counter[7]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CLK_CNT:comb_121|counter[13]                                                                 ; CLK_CNT:comb_121|counter[13]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CLK_CNT:comb_121|counter[14]                                                                 ; CLK_CNT:comb_121|counter[14]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[8]  ; IF_ID:comb_110|IF_ID[8]                   ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.046     ; 0.467      ;
; 0.365 ; ID_EX:comb_116|data_1[4]                                                                     ; EX_MEM:comb_118|data_2[4]                 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[11] ; IF_ID:comb_110|IF_ID[11]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.046     ; 0.472      ;
; 0.366 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[5]  ; IF_ID:comb_110|IF_ID[5]                   ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.046     ; 0.472      ;
; 0.367 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[1]  ; IF_ID:comb_110|IF_ID[1]                   ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.046     ; 0.473      ;
; 0.371 ; CLK_CNT:comb_121|counter[3]                                                                  ; CLK_CNT:comb_121|counter[3]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; CLK_CNT:comb_121|counter[8]                                                                  ; CLK_CNT:comb_121|counter[8]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; CLK_CNT:comb_121|counter[10]                                                                 ; CLK_CNT:comb_121|counter[10]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; CLK_CNT:comb_121|counter[5]                                                                  ; CLK_CNT:comb_121|counter[5]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; CLK_CNT:comb_121|counter[6]                                                                  ; CLK_CNT:comb_121|counter[6]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; CLK_CNT:comb_121|counter[12]                                                                 ; CLK_CNT:comb_121|counter[12]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.399 ; IF_ID:comb_110|IF_ID[11]                                                                     ; hazard_detection_unit:comb_111|inst_1[11] ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 0.550      ;
; 0.421 ; pc_controller:comb_108|PC[7]                                                                 ; pc_controller:comb_108|PC[7]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.573      ;
; 0.428 ; ID_EX:comb_116|data_2[3]                                                                     ; EX_MEM:comb_118|data_2[3]                 ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 0.579      ;
; 0.434 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[3]  ; IF_ID:comb_110|IF_ID[3]                   ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.046     ; 0.540      ;
; 0.435 ; ID_EX:comb_116|data_1[0]                                                                     ; EX_MEM:comb_118|data_2[0]                 ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 0.586      ;
; 0.437 ; ID_EX:comb_116|data_2[2]                                                                     ; EX_MEM:comb_118|data_2[2]                 ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 0.588      ;
; 0.438 ; ID_EX:comb_116|data_2[4]                                                                     ; EX_MEM:comb_118|data_2[4]                 ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 0.589      ;
; 0.441 ; ID_EX:comb_116|data_1[1]                                                                     ; EX_MEM:comb_118|data_2[1]                 ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 0.592      ;
; 0.447 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[7]  ; IF_ID:comb_110|IF_ID[7]                   ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.046     ; 0.553      ;
; 0.449 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[10] ; IF_ID:comb_110|IF_ID[10]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.046     ; 0.555      ;
; 0.449 ; ID_EX:comb_116|data_2[0]                                                                     ; EX_MEM:comb_118|data_2[0]                 ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 0.600      ;
; 0.450 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29] ; IF_ID:comb_110|IF_ID[29]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.046     ; 0.556      ;
; 0.451 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31] ; IF_ID:comb_110|IF_ID[31]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.046     ; 0.557      ;
; 0.451 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[4]  ; IF_ID:comb_110|IF_ID[4]                   ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.046     ; 0.557      ;
; 0.451 ; ID_EX:comb_116|data_1[2]                                                                     ; EX_MEM:comb_118|data_2[2]                 ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 0.602      ;
; 0.451 ; ID_EX:comb_116|data_2[1]                                                                     ; EX_MEM:comb_118|data_2[1]                 ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 0.602      ;
; 0.453 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[6]  ; IF_ID:comb_110|IF_ID[6]                   ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.046     ; 0.559      ;
; 0.467 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14] ; IF_ID:comb_110|IF_ID[14]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.049     ; 0.570      ;
; 0.473 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13] ; IF_ID:comb_110|IF_ID[13]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.049     ; 0.576      ;
; 0.478 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28] ; IF_ID:comb_110|IF_ID[28]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.046     ; 0.584      ;
; 0.481 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25] ; IF_ID:comb_110|IF_ID[25]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.047     ; 0.586      ;
; 0.481 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26] ; IF_ID:comb_110|IF_ID[26]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.047     ; 0.586      ;
; 0.493 ; CLK_CNT:comb_121|counter[0]                                                                  ; CLK_CNT:comb_121|counter[1]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.645      ;
; 0.497 ; CLK_CNT:comb_121|counter[1]                                                                  ; CLK_CNT:comb_121|counter[2]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; CLK_CNT:comb_121|counter[2]                                                                  ; CLK_CNT:comb_121|counter[3]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; CLK_CNT:comb_121|counter[9]                                                                  ; CLK_CNT:comb_121|counter[10]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; CLK_CNT:comb_121|counter[11]                                                                 ; CLK_CNT:comb_121|counter[12]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; CLK_CNT:comb_121|counter[14]                                                                 ; CLK_CNT:comb_121|counter[15]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; CLK_CNT:comb_121|counter[13]                                                                 ; CLK_CNT:comb_121|counter[14]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; CLK_CNT:comb_121|counter[4]                                                                  ; CLK_CNT:comb_121|counter[5]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.651      ;
; 0.500 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12] ; IF_ID:comb_110|IF_ID[12]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.049     ; 0.603      ;
; 0.505 ; ID_EX:comb_116|data_1[4]                                                                     ; EX_MEM:comb_118|data_2[5]                 ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.657      ;
; 0.506 ; IF_ID:comb_110|IF_ID[13]                                                                     ; hazard_detection_unit:comb_111|inst_1[13] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.001      ; 0.659      ;
; 0.510 ; hazard_detection_unit:comb_111|inst_1[15]                                                    ; hazard_detection_unit:comb_111|inst_2[15] ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 0.661      ;
; 0.511 ; IF_ID:comb_110|IF_ID[14]                                                                     ; hazard_detection_unit:comb_111|inst_1[14] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.001      ; 0.664      ;
; 0.511 ; CLK_CNT:comb_121|counter[8]                                                                  ; CLK_CNT:comb_121|counter[9]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; CLK_CNT:comb_121|counter[10]                                                                 ; CLK_CNT:comb_121|counter[11]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; CLK_CNT:comb_121|counter[3]                                                                  ; CLK_CNT:comb_121|counter[4]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; CLK_CNT:comb_121|counter[6]                                                                  ; CLK_CNT:comb_121|counter[7]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; CLK_CNT:comb_121|counter[12]                                                                 ; CLK_CNT:comb_121|counter[13]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; CLK_CNT:comb_121|counter[5]                                                                  ; CLK_CNT:comb_121|counter[6]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.664      ;
; 0.515 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30] ; IF_ID:comb_110|IF_ID[30]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.046     ; 0.621      ;
; 0.518 ; IF_ID:comb_110|IF_ID[15]                                                                     ; hazard_detection_unit:comb_111|inst_1[15] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.002      ; 0.672      ;
; 0.519 ; IF_ID:comb_110|IF_ID[12]                                                                     ; hazard_detection_unit:comb_111|inst_1[12] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.001      ; 0.672      ;
; 0.528 ; CLK_CNT:comb_121|counter[0]                                                                  ; CLK_CNT:comb_121|counter[2]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.680      ;
; 0.532 ; CLK_CNT:comb_121|counter[1]                                                                  ; CLK_CNT:comb_121|counter[3]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.684      ;
; 0.533 ; CLK_CNT:comb_121|counter[9]                                                                  ; CLK_CNT:comb_121|counter[11]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; CLK_CNT:comb_121|counter[2]                                                                  ; CLK_CNT:comb_121|counter[4]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; CLK_CNT:comb_121|counter[11]                                                                 ; CLK_CNT:comb_121|counter[13]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; CLK_CNT:comb_121|counter[13]                                                                 ; CLK_CNT:comb_121|counter[15]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; CLK_CNT:comb_121|counter[4]                                                                  ; CLK_CNT:comb_121|counter[6]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.686      ;
; 0.546 ; CLK_CNT:comb_121|counter[8]                                                                  ; CLK_CNT:comb_121|counter[10]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; CLK_CNT:comb_121|counter[10]                                                                 ; CLK_CNT:comb_121|counter[12]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; CLK_CNT:comb_121|counter[3]                                                                  ; CLK_CNT:comb_121|counter[5]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; CLK_CNT:comb_121|counter[12]                                                                 ; CLK_CNT:comb_121|counter[14]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; CLK_CNT:comb_121|counter[5]                                                                  ; CLK_CNT:comb_121|counter[7]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.699      ;
; 0.548 ; pc_controller:comb_108|PC[3]                                                                 ; pc_controller:comb_108|PC[3]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.700      ;
; 0.548 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15] ; IF_ID:comb_110|IF_ID[15]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.049     ; 0.651      ;
; 0.548 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22] ; IF_ID:comb_110|IF_ID[22]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.049     ; 0.651      ;
; 0.549 ; ID_EX:comb_116|data_1[3]                                                                     ; EX_MEM:comb_118|data_2[3]                 ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.004     ; 0.697      ;
; 0.554 ; CLK_CNT:comb_121|counter[7]                                                                  ; CLK_CNT:comb_121|counter[8]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.706      ;
; 0.555 ; hazard_detection_unit:comb_111|inst_1[14]                                                    ; hazard_detection_unit:comb_111|inst_2[14] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.707      ;
; 0.555 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[2]  ; IF_ID:comb_110|IF_ID[2]                   ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.046     ; 0.661      ;
; 0.556 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18] ; IF_ID:comb_110|IF_ID[18]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.048     ; 0.660      ;
; 0.563 ; CLK_CNT:comb_121|counter[0]                                                                  ; CLK_CNT:comb_121|counter[3]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.715      ;
; 0.564 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[0]  ; IF_ID:comb_110|IF_ID[0]                   ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.046     ; 0.670      ;
; 0.566 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27] ; IF_ID:comb_110|IF_ID[27]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.047     ; 0.671      ;
; 0.567 ; CLK_CNT:comb_121|counter[1]                                                                  ; CLK_CNT:comb_121|counter[4]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.719      ;
; 0.568 ; CLK_CNT:comb_121|counter[9]                                                                  ; CLK_CNT:comb_121|counter[12]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.720      ;
; 0.568 ; CLK_CNT:comb_121|counter[2]                                                                  ; CLK_CNT:comb_121|counter[5]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.720      ;
; 0.568 ; CLK_CNT:comb_121|counter[11]                                                                 ; CLK_CNT:comb_121|counter[14]              ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.720      ;
; 0.569 ; CLK_CNT:comb_121|counter[4]                                                                  ; CLK_CNT:comb_121|counter[7]               ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.721      ;
; 0.570 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20] ; IF_ID:comb_110|IF_ID[20]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.048     ; 0.674      ;
; 0.570 ; ID_EX:comb_116|data_1[0]                                                                     ; EX_MEM:comb_118|data_2[1]                 ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 0.721      ;
; 0.574 ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16] ; IF_ID:comb_110|IF_ID[16]                  ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.048     ; 0.678      ;
+-------+----------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY[1]'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                               ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[10]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[10]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[11]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[11]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[12]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[13]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[14]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[15]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[16]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[17]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[18]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[19]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[20]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[21]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[22]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[23]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[24]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[25]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[26]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[27]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[28]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[29]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[30]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[31]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[9]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|q_a[9]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; KEY[1] ; Rise       ; instr_memory:comb_109|altsyncram:altsyncram_component|altsyncram_dh81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[1] ; Rise       ; KEY[1]                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[0]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[0]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[10]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[10]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[11]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[11]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[12]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[12]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[13]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[13]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[14]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[14]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[15]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[15]                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[1]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[1]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[2]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[2]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[3]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[3]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[4]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[4]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[5]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[5]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; CLK_CNT:comb_121|counter[6]                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|LCD_EN                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|LCD_EN                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DISPLAY_ON           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_Display:comb_123|state.DROP_LCD_EN          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:comb_7|clock_100Khz_reg'                                                                                   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|clock_10Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|count_10Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|count_10Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|count_10Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; clk_div:comb_7|count_10Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100Khz_reg ; Rise       ; comb_7|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:comb_7|clock_100hz_reg'                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|clock_10Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|count_10hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|count_10hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|count_10hz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; clk_div:comb_7|count_10hz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_100hz_reg ; Rise       ; comb_7|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:comb_7|clock_10Hz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|clock_1Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|clock_1Hz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|count_1hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|count_1hz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|count_1hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|count_1hz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|count_1hz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; clk_div:comb_7|count_1hz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_10Hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_10Hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_10Hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_10Hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_10Hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_10Hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_1Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|clock_1Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|count_1hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|count_1hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|count_1hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|count_1hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|count_1hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Hz_reg ; Rise       ; comb_7|count_1hz[2]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:comb_7|clock_10Khz_reg'                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|clock_1Khz_int           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|count_1Khz[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|count_1Khz[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|count_1Khz[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; clk_div:comb_7|count_1Khz[2]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_10Khz_reg ; Rise       ; comb_7|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:comb_7|clock_1Khz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|clock_100hz_int         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|count_100hz[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|count_100hz[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|count_100hz[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; clk_div:comb_7|count_100hz[2]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Khz_reg ; Rise       ; comb_7|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:comb_7|clock_1Mhz_reg'                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|clock_100Khz_int        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|count_100Khz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|count_100Khz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|count_100Khz[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; clk_div:comb_7|count_100Khz[2]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_div:comb_7|clock_1Mhz_reg ; Rise       ; comb_7|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; KEY[1]     ; 1.294  ; 1.294  ; Rise       ; KEY[1]          ;
;  KEY[0]   ; KEY[1]     ; 1.294  ; 1.294  ; Rise       ; KEY[1]          ;
; SW[*]     ; KEY[1]     ; 0.708  ; 0.708  ; Rise       ; KEY[1]          ;
;  SW[0]    ; KEY[1]     ; -1.389 ; -1.389 ; Rise       ; KEY[1]          ;
;  SW[1]    ; KEY[1]     ; -1.379 ; -1.379 ; Rise       ; KEY[1]          ;
;  SW[2]    ; KEY[1]     ; -1.404 ; -1.404 ; Rise       ; KEY[1]          ;
;  SW[3]    ; KEY[1]     ; -1.453 ; -1.453 ; Rise       ; KEY[1]          ;
;  SW[4]    ; KEY[1]     ; -1.448 ; -1.448 ; Rise       ; KEY[1]          ;
;  SW[5]    ; KEY[1]     ; -1.224 ; -1.224 ; Rise       ; KEY[1]          ;
;  SW[6]    ; KEY[1]     ; -1.491 ; -1.491 ; Rise       ; KEY[1]          ;
;  SW[7]    ; KEY[1]     ; -1.192 ; -1.192 ; Rise       ; KEY[1]          ;
;  SW[8]    ; KEY[1]     ; -1.309 ; -1.309 ; Rise       ; KEY[1]          ;
;  SW[9]    ; KEY[1]     ; -1.337 ; -1.337 ; Rise       ; KEY[1]          ;
;  SW[10]   ; KEY[1]     ; -2.206 ; -2.206 ; Rise       ; KEY[1]          ;
;  SW[11]   ; KEY[1]     ; -2.191 ; -2.191 ; Rise       ; KEY[1]          ;
;  SW[12]   ; KEY[1]     ; -2.107 ; -2.107 ; Rise       ; KEY[1]          ;
;  SW[13]   ; KEY[1]     ; 0.362  ; 0.362  ; Rise       ; KEY[1]          ;
;  SW[14]   ; KEY[1]     ; 0.294  ; 0.294  ; Rise       ; KEY[1]          ;
;  SW[15]   ; KEY[1]     ; 0.708  ; 0.708  ; Rise       ; KEY[1]          ;
;  SW[16]   ; KEY[1]     ; 0.676  ; 0.676  ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; KEY[1]     ; -0.884 ; -0.884 ; Rise       ; KEY[1]          ;
;  KEY[0]   ; KEY[1]     ; -0.884 ; -0.884 ; Rise       ; KEY[1]          ;
; SW[*]     ; KEY[1]     ; 2.326  ; 2.326  ; Rise       ; KEY[1]          ;
;  SW[0]    ; KEY[1]     ; 1.509  ; 1.509  ; Rise       ; KEY[1]          ;
;  SW[1]    ; KEY[1]     ; 1.499  ; 1.499  ; Rise       ; KEY[1]          ;
;  SW[2]    ; KEY[1]     ; 1.524  ; 1.524  ; Rise       ; KEY[1]          ;
;  SW[3]    ; KEY[1]     ; 1.573  ; 1.573  ; Rise       ; KEY[1]          ;
;  SW[4]    ; KEY[1]     ; 1.568  ; 1.568  ; Rise       ; KEY[1]          ;
;  SW[5]    ; KEY[1]     ; 1.344  ; 1.344  ; Rise       ; KEY[1]          ;
;  SW[6]    ; KEY[1]     ; 1.611  ; 1.611  ; Rise       ; KEY[1]          ;
;  SW[7]    ; KEY[1]     ; 1.312  ; 1.312  ; Rise       ; KEY[1]          ;
;  SW[8]    ; KEY[1]     ; 1.429  ; 1.429  ; Rise       ; KEY[1]          ;
;  SW[9]    ; KEY[1]     ; 1.457  ; 1.457  ; Rise       ; KEY[1]          ;
;  SW[10]   ; KEY[1]     ; 2.326  ; 2.326  ; Rise       ; KEY[1]          ;
;  SW[11]   ; KEY[1]     ; 2.311  ; 2.311  ; Rise       ; KEY[1]          ;
;  SW[12]   ; KEY[1]     ; 2.227  ; 2.227  ; Rise       ; KEY[1]          ;
;  SW[13]   ; KEY[1]     ; -0.242 ; -0.242 ; Rise       ; KEY[1]          ;
;  SW[14]   ; KEY[1]     ; -0.174 ; -0.174 ; Rise       ; KEY[1]          ;
;  SW[15]   ; KEY[1]     ; -0.132 ; -0.132 ; Rise       ; KEY[1]          ;
;  SW[16]   ; KEY[1]     ; -0.091 ; -0.091 ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; LCD_DATA[*]  ; CLOCK_50   ; 3.803 ; 3.803 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[0] ; CLOCK_50   ; 3.714 ; 3.714 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[1] ; CLOCK_50   ; 3.703 ; 3.703 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[2] ; CLOCK_50   ; 3.721 ; 3.721 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[3] ; CLOCK_50   ; 3.800 ; 3.800 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[4] ; CLOCK_50   ; 3.692 ; 3.692 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[5] ; CLOCK_50   ; 3.803 ; 3.803 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[6] ; CLOCK_50   ; 3.801 ; 3.801 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[7] ; CLOCK_50   ; 3.714 ; 3.714 ; Rise       ; CLOCK_50        ;
; LCD_EN       ; CLOCK_50   ; 3.684 ; 3.684 ; Rise       ; CLOCK_50        ;
; LCD_RS       ; CLOCK_50   ; 3.550 ; 3.550 ; Rise       ; CLOCK_50        ;
; HEX0[*]      ; KEY[1]     ; 6.636 ; 6.636 ; Rise       ; KEY[1]          ;
;  HEX0[0]     ; KEY[1]     ; 6.636 ; 6.636 ; Rise       ; KEY[1]          ;
;  HEX0[1]     ; KEY[1]     ; 6.607 ; 6.607 ; Rise       ; KEY[1]          ;
;  HEX0[2]     ; KEY[1]     ; 6.607 ; 6.607 ; Rise       ; KEY[1]          ;
;  HEX0[3]     ; KEY[1]     ; 6.513 ; 6.513 ; Rise       ; KEY[1]          ;
;  HEX0[4]     ; KEY[1]     ; 6.518 ; 6.518 ; Rise       ; KEY[1]          ;
;  HEX0[5]     ; KEY[1]     ; 6.498 ; 6.498 ; Rise       ; KEY[1]          ;
;  HEX0[6]     ; KEY[1]     ; 6.497 ; 6.497 ; Rise       ; KEY[1]          ;
; HEX1[*]      ; KEY[1]     ; 5.758 ; 5.758 ; Rise       ; KEY[1]          ;
;  HEX1[0]     ; KEY[1]     ; 5.705 ; 5.705 ; Rise       ; KEY[1]          ;
;  HEX1[1]     ; KEY[1]     ; 5.758 ; 5.758 ; Rise       ; KEY[1]          ;
;  HEX1[2]     ; KEY[1]     ; 5.524 ; 5.524 ; Rise       ; KEY[1]          ;
;  HEX1[3]     ; KEY[1]     ; 5.497 ; 5.497 ; Rise       ; KEY[1]          ;
;  HEX1[4]     ; KEY[1]     ; 5.541 ; 5.541 ; Rise       ; KEY[1]          ;
;  HEX1[5]     ; KEY[1]     ; 5.634 ; 5.634 ; Rise       ; KEY[1]          ;
;  HEX1[6]     ; KEY[1]     ; 5.653 ; 5.653 ; Rise       ; KEY[1]          ;
; HEX2[*]      ; KEY[1]     ; 5.816 ; 5.816 ; Rise       ; KEY[1]          ;
;  HEX2[0]     ; KEY[1]     ; 5.816 ; 5.816 ; Rise       ; KEY[1]          ;
;  HEX2[1]     ; KEY[1]     ; 5.641 ; 5.641 ; Rise       ; KEY[1]          ;
;  HEX2[2]     ; KEY[1]     ; 5.708 ; 5.708 ; Rise       ; KEY[1]          ;
;  HEX2[3]     ; KEY[1]     ; 5.687 ; 5.687 ; Rise       ; KEY[1]          ;
;  HEX2[4]     ; KEY[1]     ; 5.758 ; 5.758 ; Rise       ; KEY[1]          ;
;  HEX2[5]     ; KEY[1]     ; 5.814 ; 5.814 ; Rise       ; KEY[1]          ;
;  HEX2[6]     ; KEY[1]     ; 5.809 ; 5.809 ; Rise       ; KEY[1]          ;
; HEX3[*]      ; KEY[1]     ; 5.834 ; 5.834 ; Rise       ; KEY[1]          ;
;  HEX3[0]     ; KEY[1]     ; 5.782 ; 5.782 ; Rise       ; KEY[1]          ;
;  HEX3[1]     ; KEY[1]     ; 5.728 ; 5.728 ; Rise       ; KEY[1]          ;
;  HEX3[2]     ; KEY[1]     ; 5.757 ; 5.757 ; Rise       ; KEY[1]          ;
;  HEX3[3]     ; KEY[1]     ; 5.727 ; 5.727 ; Rise       ; KEY[1]          ;
;  HEX3[4]     ; KEY[1]     ; 5.752 ; 5.752 ; Rise       ; KEY[1]          ;
;  HEX3[5]     ; KEY[1]     ; 5.820 ; 5.820 ; Rise       ; KEY[1]          ;
;  HEX3[6]     ; KEY[1]     ; 5.834 ; 5.834 ; Rise       ; KEY[1]          ;
; HEX4[*]      ; KEY[1]     ; 5.802 ; 5.802 ; Rise       ; KEY[1]          ;
;  HEX4[0]     ; KEY[1]     ; 5.764 ; 5.764 ; Rise       ; KEY[1]          ;
;  HEX4[1]     ; KEY[1]     ; 5.802 ; 5.802 ; Rise       ; KEY[1]          ;
;  HEX4[2]     ; KEY[1]     ; 5.802 ; 5.802 ; Rise       ; KEY[1]          ;
;  HEX4[3]     ; KEY[1]     ; 5.746 ; 5.746 ; Rise       ; KEY[1]          ;
;  HEX4[4]     ; KEY[1]     ; 5.766 ; 5.766 ; Rise       ; KEY[1]          ;
;  HEX4[6]     ; KEY[1]     ; 5.779 ; 5.779 ; Rise       ; KEY[1]          ;
; HEX5[*]      ; KEY[1]     ; 5.871 ; 5.871 ; Rise       ; KEY[1]          ;
;  HEX5[0]     ; KEY[1]     ; 5.752 ; 5.752 ; Rise       ; KEY[1]          ;
;  HEX5[1]     ; KEY[1]     ; 5.871 ; 5.871 ; Rise       ; KEY[1]          ;
;  HEX5[2]     ; KEY[1]     ; 5.866 ; 5.866 ; Rise       ; KEY[1]          ;
;  HEX5[3]     ; KEY[1]     ; 5.766 ; 5.766 ; Rise       ; KEY[1]          ;
;  HEX5[4]     ; KEY[1]     ; 5.746 ; 5.746 ; Rise       ; KEY[1]          ;
;  HEX5[5]     ; KEY[1]     ; 5.755 ; 5.755 ; Rise       ; KEY[1]          ;
;  HEX5[6]     ; KEY[1]     ; 5.748 ; 5.748 ; Rise       ; KEY[1]          ;
; HEX6[*]      ; KEY[1]     ; 5.646 ; 5.646 ; Rise       ; KEY[1]          ;
;  HEX6[0]     ; KEY[1]     ; 5.467 ; 5.467 ; Rise       ; KEY[1]          ;
;  HEX6[1]     ; KEY[1]     ; 5.466 ; 5.466 ; Rise       ; KEY[1]          ;
;  HEX6[2]     ; KEY[1]     ; 5.479 ; 5.479 ; Rise       ; KEY[1]          ;
;  HEX6[3]     ; KEY[1]     ; 5.631 ; 5.631 ; Rise       ; KEY[1]          ;
;  HEX6[4]     ; KEY[1]     ; 5.639 ; 5.639 ; Rise       ; KEY[1]          ;
;  HEX6[5]     ; KEY[1]     ; 5.622 ; 5.622 ; Rise       ; KEY[1]          ;
;  HEX6[6]     ; KEY[1]     ; 5.646 ; 5.646 ; Rise       ; KEY[1]          ;
; HEX7[*]      ; KEY[1]     ; 5.872 ; 5.872 ; Rise       ; KEY[1]          ;
;  HEX7[0]     ; KEY[1]     ; 5.743 ; 5.743 ; Rise       ; KEY[1]          ;
;  HEX7[1]     ; KEY[1]     ; 5.746 ; 5.746 ; Rise       ; KEY[1]          ;
;  HEX7[2]     ; KEY[1]     ; 5.705 ; 5.705 ; Rise       ; KEY[1]          ;
;  HEX7[3]     ; KEY[1]     ; 5.714 ; 5.714 ; Rise       ; KEY[1]          ;
;  HEX7[4]     ; KEY[1]     ; 5.710 ; 5.710 ; Rise       ; KEY[1]          ;
;  HEX7[5]     ; KEY[1]     ; 5.872 ; 5.872 ; Rise       ; KEY[1]          ;
;  HEX7[6]     ; KEY[1]     ; 5.818 ; 5.818 ; Rise       ; KEY[1]          ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; LCD_DATA[*]  ; CLOCK_50   ; 3.692 ; 3.692 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[0] ; CLOCK_50   ; 3.714 ; 3.714 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[1] ; CLOCK_50   ; 3.703 ; 3.703 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[2] ; CLOCK_50   ; 3.721 ; 3.721 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[3] ; CLOCK_50   ; 3.800 ; 3.800 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[4] ; CLOCK_50   ; 3.692 ; 3.692 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[5] ; CLOCK_50   ; 3.803 ; 3.803 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[6] ; CLOCK_50   ; 3.801 ; 3.801 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[7] ; CLOCK_50   ; 3.714 ; 3.714 ; Rise       ; CLOCK_50        ;
; LCD_EN       ; CLOCK_50   ; 3.684 ; 3.684 ; Rise       ; CLOCK_50        ;
; LCD_RS       ; CLOCK_50   ; 3.550 ; 3.550 ; Rise       ; CLOCK_50        ;
; HEX0[*]      ; KEY[1]     ; 6.334 ; 6.334 ; Rise       ; KEY[1]          ;
;  HEX0[0]     ; KEY[1]     ; 6.457 ; 6.457 ; Rise       ; KEY[1]          ;
;  HEX0[1]     ; KEY[1]     ; 6.431 ; 6.431 ; Rise       ; KEY[1]          ;
;  HEX0[2]     ; KEY[1]     ; 6.443 ; 6.443 ; Rise       ; KEY[1]          ;
;  HEX0[3]     ; KEY[1]     ; 6.342 ; 6.342 ; Rise       ; KEY[1]          ;
;  HEX0[4]     ; KEY[1]     ; 6.342 ; 6.342 ; Rise       ; KEY[1]          ;
;  HEX0[5]     ; KEY[1]     ; 6.334 ; 6.334 ; Rise       ; KEY[1]          ;
;  HEX0[6]     ; KEY[1]     ; 6.334 ; 6.334 ; Rise       ; KEY[1]          ;
; HEX1[*]      ; KEY[1]     ; 5.287 ; 5.287 ; Rise       ; KEY[1]          ;
;  HEX1[0]     ; KEY[1]     ; 5.494 ; 5.494 ; Rise       ; KEY[1]          ;
;  HEX1[1]     ; KEY[1]     ; 5.546 ; 5.546 ; Rise       ; KEY[1]          ;
;  HEX1[2]     ; KEY[1]     ; 5.312 ; 5.312 ; Rise       ; KEY[1]          ;
;  HEX1[3]     ; KEY[1]     ; 5.287 ; 5.287 ; Rise       ; KEY[1]          ;
;  HEX1[4]     ; KEY[1]     ; 5.331 ; 5.331 ; Rise       ; KEY[1]          ;
;  HEX1[5]     ; KEY[1]     ; 5.422 ; 5.422 ; Rise       ; KEY[1]          ;
;  HEX1[6]     ; KEY[1]     ; 5.445 ; 5.445 ; Rise       ; KEY[1]          ;
; HEX2[*]      ; KEY[1]     ; 5.438 ; 5.438 ; Rise       ; KEY[1]          ;
;  HEX2[0]     ; KEY[1]     ; 5.615 ; 5.615 ; Rise       ; KEY[1]          ;
;  HEX2[1]     ; KEY[1]     ; 5.438 ; 5.438 ; Rise       ; KEY[1]          ;
;  HEX2[2]     ; KEY[1]     ; 5.503 ; 5.503 ; Rise       ; KEY[1]          ;
;  HEX2[3]     ; KEY[1]     ; 5.487 ; 5.487 ; Rise       ; KEY[1]          ;
;  HEX2[4]     ; KEY[1]     ; 5.559 ; 5.559 ; Rise       ; KEY[1]          ;
;  HEX2[5]     ; KEY[1]     ; 5.614 ; 5.614 ; Rise       ; KEY[1]          ;
;  HEX2[6]     ; KEY[1]     ; 5.609 ; 5.609 ; Rise       ; KEY[1]          ;
; HEX3[*]      ; KEY[1]     ; 5.474 ; 5.474 ; Rise       ; KEY[1]          ;
;  HEX3[0]     ; KEY[1]     ; 5.523 ; 5.523 ; Rise       ; KEY[1]          ;
;  HEX3[1]     ; KEY[1]     ; 5.474 ; 5.474 ; Rise       ; KEY[1]          ;
;  HEX3[2]     ; KEY[1]     ; 5.501 ; 5.501 ; Rise       ; KEY[1]          ;
;  HEX3[3]     ; KEY[1]     ; 5.476 ; 5.476 ; Rise       ; KEY[1]          ;
;  HEX3[4]     ; KEY[1]     ; 5.497 ; 5.497 ; Rise       ; KEY[1]          ;
;  HEX3[5]     ; KEY[1]     ; 5.571 ; 5.571 ; Rise       ; KEY[1]          ;
;  HEX3[6]     ; KEY[1]     ; 5.582 ; 5.582 ; Rise       ; KEY[1]          ;
; HEX4[*]      ; KEY[1]     ; 5.625 ; 5.625 ; Rise       ; KEY[1]          ;
;  HEX4[0]     ; KEY[1]     ; 5.643 ; 5.643 ; Rise       ; KEY[1]          ;
;  HEX4[1]     ; KEY[1]     ; 5.681 ; 5.681 ; Rise       ; KEY[1]          ;
;  HEX4[2]     ; KEY[1]     ; 5.681 ; 5.681 ; Rise       ; KEY[1]          ;
;  HEX4[3]     ; KEY[1]     ; 5.625 ; 5.625 ; Rise       ; KEY[1]          ;
;  HEX4[4]     ; KEY[1]     ; 5.645 ; 5.645 ; Rise       ; KEY[1]          ;
;  HEX4[6]     ; KEY[1]     ; 5.660 ; 5.660 ; Rise       ; KEY[1]          ;
; HEX5[*]      ; KEY[1]     ; 5.629 ; 5.629 ; Rise       ; KEY[1]          ;
;  HEX5[0]     ; KEY[1]     ; 5.634 ; 5.634 ; Rise       ; KEY[1]          ;
;  HEX5[1]     ; KEY[1]     ; 5.761 ; 5.761 ; Rise       ; KEY[1]          ;
;  HEX5[2]     ; KEY[1]     ; 5.756 ; 5.756 ; Rise       ; KEY[1]          ;
;  HEX5[3]     ; KEY[1]     ; 5.653 ; 5.653 ; Rise       ; KEY[1]          ;
;  HEX5[4]     ; KEY[1]     ; 5.629 ; 5.629 ; Rise       ; KEY[1]          ;
;  HEX5[5]     ; KEY[1]     ; 5.641 ; 5.641 ; Rise       ; KEY[1]          ;
;  HEX5[6]     ; KEY[1]     ; 5.638 ; 5.638 ; Rise       ; KEY[1]          ;
; HEX6[*]      ; KEY[1]     ; 5.338 ; 5.338 ; Rise       ; KEY[1]          ;
;  HEX6[0]     ; KEY[1]     ; 5.342 ; 5.342 ; Rise       ; KEY[1]          ;
;  HEX6[1]     ; KEY[1]     ; 5.341 ; 5.341 ; Rise       ; KEY[1]          ;
;  HEX6[2]     ; KEY[1]     ; 5.338 ; 5.338 ; Rise       ; KEY[1]          ;
;  HEX6[3]     ; KEY[1]     ; 5.508 ; 5.508 ; Rise       ; KEY[1]          ;
;  HEX6[4]     ; KEY[1]     ; 5.505 ; 5.505 ; Rise       ; KEY[1]          ;
;  HEX6[5]     ; KEY[1]     ; 5.494 ; 5.494 ; Rise       ; KEY[1]          ;
;  HEX6[6]     ; KEY[1]     ; 5.515 ; 5.515 ; Rise       ; KEY[1]          ;
; HEX7[*]      ; KEY[1]     ; 5.646 ; 5.646 ; Rise       ; KEY[1]          ;
;  HEX7[0]     ; KEY[1]     ; 5.675 ; 5.675 ; Rise       ; KEY[1]          ;
;  HEX7[1]     ; KEY[1]     ; 5.679 ; 5.679 ; Rise       ; KEY[1]          ;
;  HEX7[2]     ; KEY[1]     ; 5.673 ; 5.673 ; Rise       ; KEY[1]          ;
;  HEX7[3]     ; KEY[1]     ; 5.650 ; 5.650 ; Rise       ; KEY[1]          ;
;  HEX7[4]     ; KEY[1]     ; 5.646 ; 5.646 ; Rise       ; KEY[1]          ;
;  HEX7[5]     ; KEY[1]     ; 5.804 ; 5.804 ; Rise       ; KEY[1]          ;
;  HEX7[6]     ; KEY[1]     ; 5.749 ; 5.749 ; Rise       ; KEY[1]          ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Clock                            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                 ; -5.346   ; -0.023 ; N/A      ; N/A     ; -1.423              ;
;  CLOCK_50                        ; -5.346   ; -0.023 ; N/A      ; N/A     ; -1.380              ;
;  KEY[1]                          ; -2.164   ; 0.243  ; N/A      ; N/A     ; -1.423              ;
;  clk_div:comb_7|clock_100Khz_reg ; -0.262   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:comb_7|clock_100hz_reg  ; -0.069   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:comb_7|clock_10Hz_reg   ; -0.062   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:comb_7|clock_10Khz_reg  ; -0.242   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:comb_7|clock_1Khz_reg   ; -0.062   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clk_div:comb_7|clock_1Mhz_reg   ; -0.072   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                  ; -243.751 ; -0.032 ; 0.0      ; 0.0     ; -310.904            ;
;  CLOCK_50                        ; -119.870 ; -0.032 ; N/A      ; N/A     ; -76.380             ;
;  KEY[1]                          ; -122.674 ; 0.000  ; N/A      ; N/A     ; -210.524            ;
;  clk_div:comb_7|clock_100Khz_reg ; -0.334   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:comb_7|clock_100hz_reg  ; -0.149   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:comb_7|clock_10Hz_reg   ; -0.131   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:comb_7|clock_10Khz_reg  ; -0.314   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:comb_7|clock_1Khz_reg   ; -0.127   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  clk_div:comb_7|clock_1Mhz_reg   ; -0.152   ; 0.000  ; N/A      ; N/A     ; -4.000              ;
+----------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; KEY[1]     ; 2.111  ; 2.111  ; Rise       ; KEY[1]          ;
;  KEY[0]   ; KEY[1]     ; 2.111  ; 2.111  ; Rise       ; KEY[1]          ;
; SW[*]     ; KEY[1]     ; 1.012  ; 1.012  ; Rise       ; KEY[1]          ;
;  SW[0]    ; KEY[1]     ; -1.389 ; -1.389 ; Rise       ; KEY[1]          ;
;  SW[1]    ; KEY[1]     ; -1.379 ; -1.379 ; Rise       ; KEY[1]          ;
;  SW[2]    ; KEY[1]     ; -1.404 ; -1.404 ; Rise       ; KEY[1]          ;
;  SW[3]    ; KEY[1]     ; -1.453 ; -1.453 ; Rise       ; KEY[1]          ;
;  SW[4]    ; KEY[1]     ; -1.448 ; -1.448 ; Rise       ; KEY[1]          ;
;  SW[5]    ; KEY[1]     ; -1.224 ; -1.224 ; Rise       ; KEY[1]          ;
;  SW[6]    ; KEY[1]     ; -1.491 ; -1.491 ; Rise       ; KEY[1]          ;
;  SW[7]    ; KEY[1]     ; -1.192 ; -1.192 ; Rise       ; KEY[1]          ;
;  SW[8]    ; KEY[1]     ; -1.309 ; -1.309 ; Rise       ; KEY[1]          ;
;  SW[9]    ; KEY[1]     ; -1.337 ; -1.337 ; Rise       ; KEY[1]          ;
;  SW[10]   ; KEY[1]     ; -2.206 ; -2.206 ; Rise       ; KEY[1]          ;
;  SW[11]   ; KEY[1]     ; -2.191 ; -2.191 ; Rise       ; KEY[1]          ;
;  SW[12]   ; KEY[1]     ; -2.107 ; -2.107 ; Rise       ; KEY[1]          ;
;  SW[13]   ; KEY[1]     ; 0.421  ; 0.421  ; Rise       ; KEY[1]          ;
;  SW[14]   ; KEY[1]     ; 0.294  ; 0.294  ; Rise       ; KEY[1]          ;
;  SW[15]   ; KEY[1]     ; 1.012  ; 1.012  ; Rise       ; KEY[1]          ;
;  SW[16]   ; KEY[1]     ; 0.875  ; 0.875  ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; KEY[1]     ; -0.884 ; -0.884 ; Rise       ; KEY[1]          ;
;  KEY[0]   ; KEY[1]     ; -0.884 ; -0.884 ; Rise       ; KEY[1]          ;
; SW[*]     ; KEY[1]     ; 4.115  ; 4.115  ; Rise       ; KEY[1]          ;
;  SW[0]    ; KEY[1]     ; 2.467  ; 2.467  ; Rise       ; KEY[1]          ;
;  SW[1]    ; KEY[1]     ; 2.445  ; 2.445  ; Rise       ; KEY[1]          ;
;  SW[2]    ; KEY[1]     ; 2.478  ; 2.478  ; Rise       ; KEY[1]          ;
;  SW[3]    ; KEY[1]     ; 2.668  ; 2.668  ; Rise       ; KEY[1]          ;
;  SW[4]    ; KEY[1]     ; 2.640  ; 2.640  ; Rise       ; KEY[1]          ;
;  SW[5]    ; KEY[1]     ; 2.142  ; 2.142  ; Rise       ; KEY[1]          ;
;  SW[6]    ; KEY[1]     ; 2.642  ; 2.642  ; Rise       ; KEY[1]          ;
;  SW[7]    ; KEY[1]     ; 2.130  ; 2.130  ; Rise       ; KEY[1]          ;
;  SW[8]    ; KEY[1]     ; 2.337  ; 2.337  ; Rise       ; KEY[1]          ;
;  SW[9]    ; KEY[1]     ; 2.436  ; 2.436  ; Rise       ; KEY[1]          ;
;  SW[10]   ; KEY[1]     ; 4.115  ; 4.115  ; Rise       ; KEY[1]          ;
;  SW[11]   ; KEY[1]     ; 4.071  ; 4.071  ; Rise       ; KEY[1]          ;
;  SW[12]   ; KEY[1]     ; 3.891  ; 3.891  ; Rise       ; KEY[1]          ;
;  SW[13]   ; KEY[1]     ; -0.191 ; -0.191 ; Rise       ; KEY[1]          ;
;  SW[14]   ; KEY[1]     ; -0.058 ; -0.058 ; Rise       ; KEY[1]          ;
;  SW[15]   ; KEY[1]     ; 0.053  ; 0.053  ; Rise       ; KEY[1]          ;
;  SW[16]   ; KEY[1]     ; 0.180  ; 0.180  ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; LCD_DATA[*]  ; CLOCK_50   ; 6.805  ; 6.805  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[0] ; CLOCK_50   ; 6.604  ; 6.604  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[1] ; CLOCK_50   ; 6.589  ; 6.589  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[2] ; CLOCK_50   ; 6.608  ; 6.608  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[3] ; CLOCK_50   ; 6.774  ; 6.774  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[4] ; CLOCK_50   ; 6.573  ; 6.573  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[5] ; CLOCK_50   ; 6.805  ; 6.805  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[6] ; CLOCK_50   ; 6.796  ; 6.796  ; Rise       ; CLOCK_50        ;
;  LCD_DATA[7] ; CLOCK_50   ; 6.596  ; 6.596  ; Rise       ; CLOCK_50        ;
; LCD_EN       ; CLOCK_50   ; 6.566  ; 6.566  ; Rise       ; CLOCK_50        ;
; LCD_RS       ; CLOCK_50   ; 6.267  ; 6.267  ; Rise       ; CLOCK_50        ;
; HEX0[*]      ; KEY[1]     ; 12.536 ; 12.536 ; Rise       ; KEY[1]          ;
;  HEX0[0]     ; KEY[1]     ; 12.536 ; 12.536 ; Rise       ; KEY[1]          ;
;  HEX0[1]     ; KEY[1]     ; 12.512 ; 12.512 ; Rise       ; KEY[1]          ;
;  HEX0[2]     ; KEY[1]     ; 12.509 ; 12.509 ; Rise       ; KEY[1]          ;
;  HEX0[3]     ; KEY[1]     ; 12.285 ; 12.285 ; Rise       ; KEY[1]          ;
;  HEX0[4]     ; KEY[1]     ; 12.287 ; 12.287 ; Rise       ; KEY[1]          ;
;  HEX0[5]     ; KEY[1]     ; 12.261 ; 12.261 ; Rise       ; KEY[1]          ;
;  HEX0[6]     ; KEY[1]     ; 12.268 ; 12.268 ; Rise       ; KEY[1]          ;
; HEX1[*]      ; KEY[1]     ; 10.763 ; 10.763 ; Rise       ; KEY[1]          ;
;  HEX1[0]     ; KEY[1]     ; 10.656 ; 10.656 ; Rise       ; KEY[1]          ;
;  HEX1[1]     ; KEY[1]     ; 10.763 ; 10.763 ; Rise       ; KEY[1]          ;
;  HEX1[2]     ; KEY[1]     ; 10.327 ; 10.327 ; Rise       ; KEY[1]          ;
;  HEX1[3]     ; KEY[1]     ; 10.311 ; 10.311 ; Rise       ; KEY[1]          ;
;  HEX1[4]     ; KEY[1]     ; 10.373 ; 10.373 ; Rise       ; KEY[1]          ;
;  HEX1[5]     ; KEY[1]     ; 10.598 ; 10.598 ; Rise       ; KEY[1]          ;
;  HEX1[6]     ; KEY[1]     ; 10.625 ; 10.625 ; Rise       ; KEY[1]          ;
; HEX2[*]      ; KEY[1]     ; 10.963 ; 10.963 ; Rise       ; KEY[1]          ;
;  HEX2[0]     ; KEY[1]     ; 10.936 ; 10.936 ; Rise       ; KEY[1]          ;
;  HEX2[1]     ; KEY[1]     ; 10.618 ; 10.618 ; Rise       ; KEY[1]          ;
;  HEX2[2]     ; KEY[1]     ; 10.698 ; 10.698 ; Rise       ; KEY[1]          ;
;  HEX2[3]     ; KEY[1]     ; 10.660 ; 10.660 ; Rise       ; KEY[1]          ;
;  HEX2[4]     ; KEY[1]     ; 10.822 ; 10.822 ; Rise       ; KEY[1]          ;
;  HEX2[5]     ; KEY[1]     ; 10.963 ; 10.963 ; Rise       ; KEY[1]          ;
;  HEX2[6]     ; KEY[1]     ; 10.960 ; 10.960 ; Rise       ; KEY[1]          ;
; HEX3[*]      ; KEY[1]     ; 11.029 ; 11.029 ; Rise       ; KEY[1]          ;
;  HEX3[0]     ; KEY[1]     ; 10.928 ; 10.928 ; Rise       ; KEY[1]          ;
;  HEX3[1]     ; KEY[1]     ; 10.770 ; 10.770 ; Rise       ; KEY[1]          ;
;  HEX3[2]     ; KEY[1]     ; 10.810 ; 10.810 ; Rise       ; KEY[1]          ;
;  HEX3[3]     ; KEY[1]     ; 10.769 ; 10.769 ; Rise       ; KEY[1]          ;
;  HEX3[4]     ; KEY[1]     ; 10.813 ; 10.813 ; Rise       ; KEY[1]          ;
;  HEX3[5]     ; KEY[1]     ; 10.990 ; 10.990 ; Rise       ; KEY[1]          ;
;  HEX3[6]     ; KEY[1]     ; 11.029 ; 11.029 ; Rise       ; KEY[1]          ;
; HEX4[*]      ; KEY[1]     ; 10.905 ; 10.905 ; Rise       ; KEY[1]          ;
;  HEX4[0]     ; KEY[1]     ; 10.836 ; 10.836 ; Rise       ; KEY[1]          ;
;  HEX4[1]     ; KEY[1]     ; 10.889 ; 10.889 ; Rise       ; KEY[1]          ;
;  HEX4[2]     ; KEY[1]     ; 10.889 ; 10.889 ; Rise       ; KEY[1]          ;
;  HEX4[3]     ; KEY[1]     ; 10.815 ; 10.815 ; Rise       ; KEY[1]          ;
;  HEX4[4]     ; KEY[1]     ; 10.835 ; 10.835 ; Rise       ; KEY[1]          ;
;  HEX4[6]     ; KEY[1]     ; 10.905 ; 10.905 ; Rise       ; KEY[1]          ;
; HEX5[*]      ; KEY[1]     ; 11.126 ; 11.126 ; Rise       ; KEY[1]          ;
;  HEX5[0]     ; KEY[1]     ; 10.837 ; 10.837 ; Rise       ; KEY[1]          ;
;  HEX5[1]     ; KEY[1]     ; 11.126 ; 11.126 ; Rise       ; KEY[1]          ;
;  HEX5[2]     ; KEY[1]     ; 11.089 ; 11.089 ; Rise       ; KEY[1]          ;
;  HEX5[3]     ; KEY[1]     ; 10.854 ; 10.854 ; Rise       ; KEY[1]          ;
;  HEX5[4]     ; KEY[1]     ; 10.831 ; 10.831 ; Rise       ; KEY[1]          ;
;  HEX5[5]     ; KEY[1]     ; 10.862 ; 10.862 ; Rise       ; KEY[1]          ;
;  HEX5[6]     ; KEY[1]     ; 10.836 ; 10.836 ; Rise       ; KEY[1]          ;
; HEX6[*]      ; KEY[1]     ; 10.555 ; 10.555 ; Rise       ; KEY[1]          ;
;  HEX6[0]     ; KEY[1]     ; 10.244 ; 10.244 ; Rise       ; KEY[1]          ;
;  HEX6[1]     ; KEY[1]     ; 10.239 ; 10.239 ; Rise       ; KEY[1]          ;
;  HEX6[2]     ; KEY[1]     ; 10.222 ; 10.222 ; Rise       ; KEY[1]          ;
;  HEX6[3]     ; KEY[1]     ; 10.510 ; 10.510 ; Rise       ; KEY[1]          ;
;  HEX6[4]     ; KEY[1]     ; 10.516 ; 10.516 ; Rise       ; KEY[1]          ;
;  HEX6[5]     ; KEY[1]     ; 10.478 ; 10.478 ; Rise       ; KEY[1]          ;
;  HEX6[6]     ; KEY[1]     ; 10.555 ; 10.555 ; Rise       ; KEY[1]          ;
; HEX7[*]      ; KEY[1]     ; 11.017 ; 11.017 ; Rise       ; KEY[1]          ;
;  HEX7[0]     ; KEY[1]     ; 10.723 ; 10.723 ; Rise       ; KEY[1]          ;
;  HEX7[1]     ; KEY[1]     ; 10.732 ; 10.732 ; Rise       ; KEY[1]          ;
;  HEX7[2]     ; KEY[1]     ; 10.646 ; 10.646 ; Rise       ; KEY[1]          ;
;  HEX7[3]     ; KEY[1]     ; 10.702 ; 10.702 ; Rise       ; KEY[1]          ;
;  HEX7[4]     ; KEY[1]     ; 10.689 ; 10.689 ; Rise       ; KEY[1]          ;
;  HEX7[5]     ; KEY[1]     ; 11.017 ; 11.017 ; Rise       ; KEY[1]          ;
;  HEX7[6]     ; KEY[1]     ; 10.891 ; 10.891 ; Rise       ; KEY[1]          ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; LCD_DATA[*]  ; CLOCK_50   ; 3.692 ; 3.692 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[0] ; CLOCK_50   ; 3.714 ; 3.714 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[1] ; CLOCK_50   ; 3.703 ; 3.703 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[2] ; CLOCK_50   ; 3.721 ; 3.721 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[3] ; CLOCK_50   ; 3.800 ; 3.800 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[4] ; CLOCK_50   ; 3.692 ; 3.692 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[5] ; CLOCK_50   ; 3.803 ; 3.803 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[6] ; CLOCK_50   ; 3.801 ; 3.801 ; Rise       ; CLOCK_50        ;
;  LCD_DATA[7] ; CLOCK_50   ; 3.714 ; 3.714 ; Rise       ; CLOCK_50        ;
; LCD_EN       ; CLOCK_50   ; 3.684 ; 3.684 ; Rise       ; CLOCK_50        ;
; LCD_RS       ; CLOCK_50   ; 3.550 ; 3.550 ; Rise       ; CLOCK_50        ;
; HEX0[*]      ; KEY[1]     ; 6.334 ; 6.334 ; Rise       ; KEY[1]          ;
;  HEX0[0]     ; KEY[1]     ; 6.457 ; 6.457 ; Rise       ; KEY[1]          ;
;  HEX0[1]     ; KEY[1]     ; 6.431 ; 6.431 ; Rise       ; KEY[1]          ;
;  HEX0[2]     ; KEY[1]     ; 6.443 ; 6.443 ; Rise       ; KEY[1]          ;
;  HEX0[3]     ; KEY[1]     ; 6.342 ; 6.342 ; Rise       ; KEY[1]          ;
;  HEX0[4]     ; KEY[1]     ; 6.342 ; 6.342 ; Rise       ; KEY[1]          ;
;  HEX0[5]     ; KEY[1]     ; 6.334 ; 6.334 ; Rise       ; KEY[1]          ;
;  HEX0[6]     ; KEY[1]     ; 6.334 ; 6.334 ; Rise       ; KEY[1]          ;
; HEX1[*]      ; KEY[1]     ; 5.287 ; 5.287 ; Rise       ; KEY[1]          ;
;  HEX1[0]     ; KEY[1]     ; 5.494 ; 5.494 ; Rise       ; KEY[1]          ;
;  HEX1[1]     ; KEY[1]     ; 5.546 ; 5.546 ; Rise       ; KEY[1]          ;
;  HEX1[2]     ; KEY[1]     ; 5.312 ; 5.312 ; Rise       ; KEY[1]          ;
;  HEX1[3]     ; KEY[1]     ; 5.287 ; 5.287 ; Rise       ; KEY[1]          ;
;  HEX1[4]     ; KEY[1]     ; 5.331 ; 5.331 ; Rise       ; KEY[1]          ;
;  HEX1[5]     ; KEY[1]     ; 5.422 ; 5.422 ; Rise       ; KEY[1]          ;
;  HEX1[6]     ; KEY[1]     ; 5.445 ; 5.445 ; Rise       ; KEY[1]          ;
; HEX2[*]      ; KEY[1]     ; 5.438 ; 5.438 ; Rise       ; KEY[1]          ;
;  HEX2[0]     ; KEY[1]     ; 5.615 ; 5.615 ; Rise       ; KEY[1]          ;
;  HEX2[1]     ; KEY[1]     ; 5.438 ; 5.438 ; Rise       ; KEY[1]          ;
;  HEX2[2]     ; KEY[1]     ; 5.503 ; 5.503 ; Rise       ; KEY[1]          ;
;  HEX2[3]     ; KEY[1]     ; 5.487 ; 5.487 ; Rise       ; KEY[1]          ;
;  HEX2[4]     ; KEY[1]     ; 5.559 ; 5.559 ; Rise       ; KEY[1]          ;
;  HEX2[5]     ; KEY[1]     ; 5.614 ; 5.614 ; Rise       ; KEY[1]          ;
;  HEX2[6]     ; KEY[1]     ; 5.609 ; 5.609 ; Rise       ; KEY[1]          ;
; HEX3[*]      ; KEY[1]     ; 5.474 ; 5.474 ; Rise       ; KEY[1]          ;
;  HEX3[0]     ; KEY[1]     ; 5.523 ; 5.523 ; Rise       ; KEY[1]          ;
;  HEX3[1]     ; KEY[1]     ; 5.474 ; 5.474 ; Rise       ; KEY[1]          ;
;  HEX3[2]     ; KEY[1]     ; 5.501 ; 5.501 ; Rise       ; KEY[1]          ;
;  HEX3[3]     ; KEY[1]     ; 5.476 ; 5.476 ; Rise       ; KEY[1]          ;
;  HEX3[4]     ; KEY[1]     ; 5.497 ; 5.497 ; Rise       ; KEY[1]          ;
;  HEX3[5]     ; KEY[1]     ; 5.571 ; 5.571 ; Rise       ; KEY[1]          ;
;  HEX3[6]     ; KEY[1]     ; 5.582 ; 5.582 ; Rise       ; KEY[1]          ;
; HEX4[*]      ; KEY[1]     ; 5.625 ; 5.625 ; Rise       ; KEY[1]          ;
;  HEX4[0]     ; KEY[1]     ; 5.643 ; 5.643 ; Rise       ; KEY[1]          ;
;  HEX4[1]     ; KEY[1]     ; 5.681 ; 5.681 ; Rise       ; KEY[1]          ;
;  HEX4[2]     ; KEY[1]     ; 5.681 ; 5.681 ; Rise       ; KEY[1]          ;
;  HEX4[3]     ; KEY[1]     ; 5.625 ; 5.625 ; Rise       ; KEY[1]          ;
;  HEX4[4]     ; KEY[1]     ; 5.645 ; 5.645 ; Rise       ; KEY[1]          ;
;  HEX4[6]     ; KEY[1]     ; 5.660 ; 5.660 ; Rise       ; KEY[1]          ;
; HEX5[*]      ; KEY[1]     ; 5.629 ; 5.629 ; Rise       ; KEY[1]          ;
;  HEX5[0]     ; KEY[1]     ; 5.634 ; 5.634 ; Rise       ; KEY[1]          ;
;  HEX5[1]     ; KEY[1]     ; 5.761 ; 5.761 ; Rise       ; KEY[1]          ;
;  HEX5[2]     ; KEY[1]     ; 5.756 ; 5.756 ; Rise       ; KEY[1]          ;
;  HEX5[3]     ; KEY[1]     ; 5.653 ; 5.653 ; Rise       ; KEY[1]          ;
;  HEX5[4]     ; KEY[1]     ; 5.629 ; 5.629 ; Rise       ; KEY[1]          ;
;  HEX5[5]     ; KEY[1]     ; 5.641 ; 5.641 ; Rise       ; KEY[1]          ;
;  HEX5[6]     ; KEY[1]     ; 5.638 ; 5.638 ; Rise       ; KEY[1]          ;
; HEX6[*]      ; KEY[1]     ; 5.338 ; 5.338 ; Rise       ; KEY[1]          ;
;  HEX6[0]     ; KEY[1]     ; 5.342 ; 5.342 ; Rise       ; KEY[1]          ;
;  HEX6[1]     ; KEY[1]     ; 5.341 ; 5.341 ; Rise       ; KEY[1]          ;
;  HEX6[2]     ; KEY[1]     ; 5.338 ; 5.338 ; Rise       ; KEY[1]          ;
;  HEX6[3]     ; KEY[1]     ; 5.508 ; 5.508 ; Rise       ; KEY[1]          ;
;  HEX6[4]     ; KEY[1]     ; 5.505 ; 5.505 ; Rise       ; KEY[1]          ;
;  HEX6[5]     ; KEY[1]     ; 5.494 ; 5.494 ; Rise       ; KEY[1]          ;
;  HEX6[6]     ; KEY[1]     ; 5.515 ; 5.515 ; Rise       ; KEY[1]          ;
; HEX7[*]      ; KEY[1]     ; 5.646 ; 5.646 ; Rise       ; KEY[1]          ;
;  HEX7[0]     ; KEY[1]     ; 5.675 ; 5.675 ; Rise       ; KEY[1]          ;
;  HEX7[1]     ; KEY[1]     ; 5.679 ; 5.679 ; Rise       ; KEY[1]          ;
;  HEX7[2]     ; KEY[1]     ; 5.673 ; 5.673 ; Rise       ; KEY[1]          ;
;  HEX7[3]     ; KEY[1]     ; 5.650 ; 5.650 ; Rise       ; KEY[1]          ;
;  HEX7[4]     ; KEY[1]     ; 5.646 ; 5.646 ; Rise       ; KEY[1]          ;
;  HEX7[5]     ; KEY[1]     ; 5.804 ; 5.804 ; Rise       ; KEY[1]          ;
;  HEX7[6]     ; KEY[1]     ; 5.749 ; 5.749 ; Rise       ; KEY[1]          ;
+--------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; clk_div:comb_7|clock_1Khz_reg   ; clk_div:comb_7|clock_1Khz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_1Mhz_reg   ; clk_div:comb_7|clock_1Mhz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_10Hz_reg   ; clk_div:comb_7|clock_10Hz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_10Khz_reg  ; clk_div:comb_7|clock_10Khz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_100hz_reg  ; clk_div:comb_7|clock_100hz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 12       ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_1Khz_reg   ; CLOCK_50                        ; 1        ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_1Mhz_reg   ; CLOCK_50                        ; 1        ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_10Hz_reg   ; CLOCK_50                        ; 1        ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_10Khz_reg  ; CLOCK_50                        ; 1        ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_100hz_reg  ; CLOCK_50                        ; 1        ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_100Khz_reg ; CLOCK_50                        ; 1        ; 0        ; 0        ; 0        ;
; CLOCK_50                        ; CLOCK_50                        ; 1289     ; 0        ; 0        ; 0        ;
; KEY[1]                          ; CLOCK_50                        ; 67       ; 0        ; 0        ; 0        ;
; KEY[1]                          ; KEY[1]                          ; 495      ; 10       ; 10       ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; clk_div:comb_7|clock_1Khz_reg   ; clk_div:comb_7|clock_1Khz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_1Mhz_reg   ; clk_div:comb_7|clock_1Mhz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_10Hz_reg   ; clk_div:comb_7|clock_10Hz_reg   ; 12       ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_10Khz_reg  ; clk_div:comb_7|clock_10Khz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_100hz_reg  ; clk_div:comb_7|clock_100hz_reg  ; 12       ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_100Khz_reg ; clk_div:comb_7|clock_100Khz_reg ; 12       ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_1Khz_reg   ; CLOCK_50                        ; 1        ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_1Mhz_reg   ; CLOCK_50                        ; 1        ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_10Hz_reg   ; CLOCK_50                        ; 1        ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_10Khz_reg  ; CLOCK_50                        ; 1        ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_100hz_reg  ; CLOCK_50                        ; 1        ; 0        ; 0        ; 0        ;
; clk_div:comb_7|clock_100Khz_reg ; CLOCK_50                        ; 1        ; 0        ; 0        ; 0        ;
; CLOCK_50                        ; CLOCK_50                        ; 1289     ; 0        ; 0        ; 0        ;
; KEY[1]                          ; CLOCK_50                        ; 67       ; 0        ; 0        ; 0        ;
; KEY[1]                          ; KEY[1]                          ; 495      ; 10       ; 10       ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 51    ; 51   ;
; Unconstrained Output Ports      ; 65    ; 65   ;
; Unconstrained Output Port Paths ; 211   ; 211  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Oct 28 23:31:11 2014
Info: Command: quartus_sta lab_4_2 -c lab_4_2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab_4_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name KEY[1] KEY[1]
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name clk_div:comb_7|clock_10Hz_reg clk_div:comb_7|clock_10Hz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:comb_7|clock_100hz_reg clk_div:comb_7|clock_100hz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:comb_7|clock_1Khz_reg clk_div:comb_7|clock_1Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:comb_7|clock_10Khz_reg clk_div:comb_7|clock_10Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:comb_7|clock_100Khz_reg clk_div:comb_7|clock_100Khz_reg
    Info (332105): create_clock -period 1.000 -name clk_div:comb_7|clock_1Mhz_reg clk_div:comb_7|clock_1Mhz_reg
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.346
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.346      -119.870 CLOCK_50 
    Info (332119):    -2.164      -122.674 KEY[1] 
    Info (332119):    -0.262        -0.334 clk_div:comb_7|clock_100Khz_reg 
    Info (332119):    -0.242        -0.314 clk_div:comb_7|clock_10Khz_reg 
    Info (332119):    -0.072        -0.152 clk_div:comb_7|clock_1Mhz_reg 
    Info (332119):    -0.069        -0.149 clk_div:comb_7|clock_100hz_reg 
    Info (332119):    -0.062        -0.131 clk_div:comb_7|clock_10Hz_reg 
    Info (332119):    -0.062        -0.127 clk_div:comb_7|clock_1Khz_reg 
Info (332146): Worst-case hold slack is 0.117
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.117         0.000 CLOCK_50 
    Info (332119):     0.391         0.000 clk_div:comb_7|clock_100Khz_reg 
    Info (332119):     0.391         0.000 clk_div:comb_7|clock_100hz_reg 
    Info (332119):     0.391         0.000 clk_div:comb_7|clock_10Hz_reg 
    Info (332119):     0.391         0.000 clk_div:comb_7|clock_10Khz_reg 
    Info (332119):     0.391         0.000 clk_div:comb_7|clock_1Khz_reg 
    Info (332119):     0.391         0.000 clk_div:comb_7|clock_1Mhz_reg 
    Info (332119):     0.531         0.000 KEY[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -210.524 KEY[1] 
    Info (332119):    -1.380       -76.380 CLOCK_50 
    Info (332119):    -0.500        -4.000 clk_div:comb_7|clock_100Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:comb_7|clock_100hz_reg 
    Info (332119):    -0.500        -4.000 clk_div:comb_7|clock_10Hz_reg 
    Info (332119):    -0.500        -4.000 clk_div:comb_7|clock_10Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:comb_7|clock_1Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:comb_7|clock_1Mhz_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.994
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.994       -23.721 CLOCK_50 
    Info (332119):    -0.979       -32.810 KEY[1] 
    Info (332119):     0.419         0.000 clk_div:comb_7|clock_100Khz_reg 
    Info (332119):     0.431         0.000 clk_div:comb_7|clock_10Khz_reg 
    Info (332119):     0.506         0.000 clk_div:comb_7|clock_1Mhz_reg 
    Info (332119):     0.508         0.000 clk_div:comb_7|clock_100hz_reg 
    Info (332119):     0.509         0.000 clk_div:comb_7|clock_10Hz_reg 
    Info (332119):     0.510         0.000 clk_div:comb_7|clock_1Khz_reg 
Info (332146): Worst-case hold slack is -0.023
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.023        -0.032 CLOCK_50 
    Info (332119):     0.215         0.000 clk_div:comb_7|clock_100Khz_reg 
    Info (332119):     0.215         0.000 clk_div:comb_7|clock_100hz_reg 
    Info (332119):     0.215         0.000 clk_div:comb_7|clock_10Hz_reg 
    Info (332119):     0.215         0.000 clk_div:comb_7|clock_10Khz_reg 
    Info (332119):     0.215         0.000 clk_div:comb_7|clock_1Khz_reg 
    Info (332119):     0.215         0.000 clk_div:comb_7|clock_1Mhz_reg 
    Info (332119):     0.243         0.000 KEY[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -210.524 KEY[1] 
    Info (332119):    -1.380       -76.380 CLOCK_50 
    Info (332119):    -0.500        -4.000 clk_div:comb_7|clock_100Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:comb_7|clock_100hz_reg 
    Info (332119):    -0.500        -4.000 clk_div:comb_7|clock_10Hz_reg 
    Info (332119):    -0.500        -4.000 clk_div:comb_7|clock_10Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:comb_7|clock_1Khz_reg 
    Info (332119):    -0.500        -4.000 clk_div:comb_7|clock_1Mhz_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 413 megabytes
    Info: Processing ended: Tue Oct 28 23:31:13 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


