{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 14:54:19 2023 " "Info: Processing started: Fri Jun 02 14:54:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off clock -c Clock " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clock -c Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "ring:inst7\|qout~26 " "Warning: Node \"ring:inst7\|qout~26\"" {  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 15 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp_low\[0\]~74 " "Warning: Node \"set_hour:inst3\|tmp_low\[0\]~74\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp_low\[1\]~70 " "Warning: Node \"set_hour:inst3\|tmp_low\[1\]~70\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp_low\[2\]~66 " "Warning: Node \"set_hour:inst3\|tmp_low\[2\]~66\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp_low\[3\]~62 " "Warning: Node \"set_hour:inst3\|tmp_low\[3\]~62\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp_low\[0\]~59 " "Warning: Node \"set_min:inst2\|tmp_low\[0\]~59\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp_low\[3\]~55 " "Warning: Node \"set_min:inst2\|tmp_low\[3\]~55\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp_high\[0\]~44 " "Warning: Node \"set_min:inst2\|tmp_high\[0\]~44\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp_high\[1\]~40 " "Warning: Node \"set_min:inst2\|tmp_high\[1\]~40\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp_high\[2\]~36 " "Warning: Node \"set_min:inst2\|tmp_high\[2\]~36\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp_high\[0\]~28 " "Warning: Node \"set_hour:inst3\|tmp_high\[0\]~28\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp_high\[1\]~24 " "Warning: Node \"set_hour:inst3\|tmp_high\[1\]~24\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp_low\[1\]~51 " "Warning: Node \"set_min:inst2\|tmp_low\[1\]~51\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp_low\[2\]~47 " "Warning: Node \"set_min:inst2\|tmp_low\[2\]~47\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_high\[3\]~51 " "Warning: Node \"set_min:inst2\|tmp1_high\[3\]~51\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_high\[3\]~34 " "Warning: Node \"set_min:inst2\|tmp1_high\[3\]~34\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_high\[2\]~47 " "Warning: Node \"set_min:inst2\|tmp1_high\[2\]~47\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_high\[2\]~30 " "Warning: Node \"set_min:inst2\|tmp1_high\[2\]~30\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_high\[1\]~43 " "Warning: Node \"set_min:inst2\|tmp1_high\[1\]~43\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_high\[1\]~26 " "Warning: Node \"set_min:inst2\|tmp1_high\[1\]~26\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_high\[0\]~39 " "Warning: Node \"set_min:inst2\|tmp1_high\[0\]~39\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_high\[0\]~22 " "Warning: Node \"set_min:inst2\|tmp1_high\[0\]~22\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_low\[3\]~47 " "Warning: Node \"set_min:inst2\|tmp1_low\[3\]~47\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_low\[3\]~30 " "Warning: Node \"set_min:inst2\|tmp1_low\[3\]~30\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_low\[2\]~43 " "Warning: Node \"set_min:inst2\|tmp1_low\[2\]~43\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_low\[2\]~26 " "Warning: Node \"set_min:inst2\|tmp1_low\[2\]~26\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_low\[1\]~39 " "Warning: Node \"set_min:inst2\|tmp1_low\[1\]~39\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_low\[1\]~22 " "Warning: Node \"set_min:inst2\|tmp1_low\[1\]~22\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_low\[0\]~35 " "Warning: Node \"set_min:inst2\|tmp1_low\[0\]~35\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "set_min:inst2\|tmp1_low\[0\]~18 " "Warning: Node \"set_min:inst2\|tmp1_low\[0\]~18\"" {  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_min.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_min.vhd" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp1_high\[3\]~34 " "Warning: Node \"set_hour:inst3\|tmp1_high\[3\]~34\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp1_high\[2\]~30 " "Warning: Node \"set_hour:inst3\|tmp1_high\[2\]~30\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp1_high\[1\]~26 " "Warning: Node \"set_hour:inst3\|tmp1_high\[1\]~26\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp1_high\[0\]~22 " "Warning: Node \"set_hour:inst3\|tmp1_high\[0\]~22\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp1_low\[3\]~30 " "Warning: Node \"set_hour:inst3\|tmp1_low\[3\]~30\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp1_low\[2\]~26 " "Warning: Node \"set_hour:inst3\|tmp1_low\[2\]~26\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp1_low\[1\]~22 " "Warning: Node \"set_hour:inst3\|tmp1_low\[1\]~22\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "set_hour:inst3\|tmp1_low\[0\]~18 " "Warning: Node \"set_hour:inst3\|tmp1_low\[0\]~18\"" {  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_1 " "Info: Assuming node \"clk_1\" is an undefined clock" {  } { { "clock.bdf" "" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 528 0 168 544 "clk_1" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "minute:inst\|count " "Info: Detected ripple clock \"minute:inst\|count\" as buffer" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 34 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "minute:inst\|count" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "second:inst5\|temp_cout " "Info: Detected ripple clock \"second:inst5\|temp_cout\" as buffer" {  } { { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "second:inst5\|temp_cout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_1 register minute:inst\|tmp_low\[0\] register minute:inst\|tmp_high\[1\] 71.43 MHz 14.0 ns Internal " "Info: Clock \"clk_1\" has Internal fmax of 71.43 MHz between source register \"minute:inst\|tmp_low\[0\]\" and destination register \"minute:inst\|tmp_high\[1\]\" (period= 14.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.000 ns + Longest register register " "Info: + Longest register to register delay is 9.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns minute:inst\|tmp_low\[0\] 1 REG LC99 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC99; Fanout = 18; REG Node = 'minute:inst\|tmp_low\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { minute:inst|tmp_low[0] } "NODE_NAME" } } { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 8.000 ns minute:inst\|tmp_high\[1\]~53 2 COMB LC22 1 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC22; Fanout = 1; COMB Node = 'minute:inst\|tmp_high\[1\]~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { minute:inst|tmp_low[0] minute:inst|tmp_high[1]~53 } "NODE_NAME" } } { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 9.000 ns minute:inst\|tmp_high\[1\] 3 REG LC23 10 " "Info: 3: + IC(0.000 ns) + CELL(1.000 ns) = 9.000 ns; Loc. = LC23; Fanout = 10; REG Node = 'minute:inst\|tmp_high\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { minute:inst|tmp_high[1]~53 minute:inst|tmp_high[1] } "NODE_NAME" } } { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.000 ns ( 77.78 % ) " "Info: Total cell delay = 7.000 ns ( 77.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 22.22 % ) " "Info: Total interconnect delay = 2.000 ns ( 22.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { minute:inst|tmp_low[0] minute:inst|tmp_high[1]~53 minute:inst|tmp_high[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { minute:inst|tmp_low[0] {} minute:inst|tmp_high[1]~53 {} minute:inst|tmp_high[1] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 6.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 19.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_1\" to destination register is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_1 1 CLK PIN_58 10 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 10; CLK Node = 'clk_1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "clock.bdf" "" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 528 0 168 544 "clk_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns second:inst5\|temp_cout 2 REG LC50 12 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC50; Fanout = 12; REG Node = 'second:inst5\|temp_cout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk_1 second:inst5|temp_cout } "NODE_NAME" } } { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 19.000 ns minute:inst\|tmp_high\[1\] 3 REG LC23 10 " "Info: 3: + IC(2.000 ns) + CELL(6.000 ns) = 19.000 ns; Loc. = LC23; Fanout = 10; REG Node = 'minute:inst\|tmp_high\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { second:inst5|temp_cout minute:inst|tmp_high[1] } "NODE_NAME" } } { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 78.95 % ) " "Info: Total cell delay = 15.000 ns ( 78.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 21.05 % ) " "Info: Total interconnect delay = 4.000 ns ( 21.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk_1 second:inst5|temp_cout minute:inst|tmp_high[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk_1 {} clk_1~out {} second:inst5|temp_cout {} minute:inst|tmp_high[1] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 source 19.000 ns - Longest register " "Info: - Longest clock path from clock \"clk_1\" to source register is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_1 1 CLK PIN_58 10 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 10; CLK Node = 'clk_1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "clock.bdf" "" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 528 0 168 544 "clk_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns second:inst5\|temp_cout 2 REG LC50 12 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC50; Fanout = 12; REG Node = 'second:inst5\|temp_cout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk_1 second:inst5|temp_cout } "NODE_NAME" } } { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 19.000 ns minute:inst\|tmp_low\[0\] 3 REG LC99 18 " "Info: 3: + IC(2.000 ns) + CELL(6.000 ns) = 19.000 ns; Loc. = LC99; Fanout = 18; REG Node = 'minute:inst\|tmp_low\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { second:inst5|temp_cout minute:inst|tmp_low[0] } "NODE_NAME" } } { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 78.95 % ) " "Info: Total cell delay = 15.000 ns ( 78.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 21.05 % ) " "Info: Total interconnect delay = 4.000 ns ( 21.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk_1 second:inst5|temp_cout minute:inst|tmp_low[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk_1 {} clk_1~out {} second:inst5|temp_cout {} minute:inst|tmp_low[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk_1 second:inst5|temp_cout minute:inst|tmp_high[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk_1 {} clk_1~out {} second:inst5|temp_cout {} minute:inst|tmp_high[1] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk_1 second:inst5|temp_cout minute:inst|tmp_low[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk_1 {} clk_1~out {} second:inst5|temp_cout {} minute:inst|tmp_low[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { minute:inst|tmp_low[0] minute:inst|tmp_high[1]~53 minute:inst|tmp_high[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { minute:inst|tmp_low[0] {} minute:inst|tmp_high[1]~53 {} minute:inst|tmp_high[1] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 6.000ns 1.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk_1 second:inst5|temp_cout minute:inst|tmp_high[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk_1 {} clk_1~out {} second:inst5|temp_cout {} minute:inst|tmp_high[1] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk_1 second:inst5|temp_cout minute:inst|tmp_low[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk_1 {} clk_1~out {} second:inst5|temp_cout {} minute:inst|tmp_low[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "second:inst5\|tmp_digit0\[0\] set clk_1 4.000 ns register " "Info: tsu for register \"second:inst5\|tmp_digit0\[0\]\" (data pin = \"set\", clock pin = \"clk_1\") is 4.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns + Longest pin register " "Info: + Longest pin to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns set 1 PIN PIN_79 136 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_79; Fanout = 136; PIN Node = 'set'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { set } "NODE_NAME" } } { "clock.bdf" "" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 312 16 184 328 "set" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns second:inst5\|tmp_digit0\[0\] 2 REG LC54 28 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC54; Fanout = 28; REG Node = 'second:inst5\|tmp_digit0\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { set second:inst5|tmp_digit0[0] } "NODE_NAME" } } { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { set second:inst5|tmp_digit0[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { set {} set~out {} second:inst5|tmp_digit0[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 10.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_1\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_1 1 CLK PIN_58 10 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 10; CLK Node = 'clk_1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "clock.bdf" "" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 528 0 168 544 "clk_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns second:inst5\|tmp_digit0\[0\] 2 REG LC54 28 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC54; Fanout = 28; REG Node = 'second:inst5\|tmp_digit0\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk_1 second:inst5|tmp_digit0[0] } "NODE_NAME" } } { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk_1 second:inst5|tmp_digit0[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk_1 {} clk_1~out {} second:inst5|tmp_digit0[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { set second:inst5|tmp_digit0[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { set {} set~out {} second:inst5|tmp_digit0[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk_1 second:inst5|tmp_digit0[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk_1 {} clk_1~out {} second:inst5|tmp_digit0[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_1 qout hour:inst1\|lpm_counter:tmp_low_rtl_0\|dffs\[0\] 59.000 ns register " "Info: tco from clock \"clk_1\" to destination pin \"qout\" through register \"hour:inst1\|lpm_counter:tmp_low_rtl_0\|dffs\[0\]\" is 59.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 source 28.000 ns + Longest register " "Info: + Longest clock path from clock \"clk_1\" to source register is 28.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_1 1 CLK PIN_58 10 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 10; CLK Node = 'clk_1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "clock.bdf" "" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 528 0 168 544 "clk_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns second:inst5\|temp_cout 2 REG LC50 12 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC50; Fanout = 12; REG Node = 'second:inst5\|temp_cout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk_1 second:inst5|temp_cout } "NODE_NAME" } } { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 20.000 ns minute:inst\|count 3 REG LC30 11 " "Info: 3: + IC(2.000 ns) + CELL(7.000 ns) = 20.000 ns; Loc. = LC30; Fanout = 11; REG Node = 'minute:inst\|count'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { second:inst5|temp_cout minute:inst|count } "NODE_NAME" } } { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 28.000 ns hour:inst1\|lpm_counter:tmp_low_rtl_0\|dffs\[0\] 4 REG LC83 16 " "Info: 4: + IC(2.000 ns) + CELL(6.000 ns) = 28.000 ns; Loc. = LC83; Fanout = 16; REG Node = 'hour:inst1\|lpm_counter:tmp_low_rtl_0\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { minute:inst|count hour:inst1|lpm_counter:tmp_low_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 286 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.000 ns ( 78.57 % ) " "Info: Total cell delay = 22.000 ns ( 78.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 21.43 % ) " "Info: Total interconnect delay = 6.000 ns ( 21.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "28.000 ns" { clk_1 second:inst5|temp_cout minute:inst|count hour:inst1|lpm_counter:tmp_low_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "28.000 ns" { clk_1 {} clk_1~out {} second:inst5|temp_cout {} minute:inst|count {} hour:inst1|lpm_counter:tmp_low_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 286 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "30.000 ns + Longest register pin " "Info: + Longest register to pin delay is 30.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hour:inst1\|lpm_counter:tmp_low_rtl_0\|dffs\[0\] 1 REG LC83 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC83; Fanout = 16; REG Node = 'hour:inst1\|lpm_counter:tmp_low_rtl_0\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour:inst1|lpm_counter:tmp_low_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 286 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 10.000 ns hour:inst1\|Equal3~4sexp2 2 COMB SEXP8 2 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 10.000 ns; Loc. = SEXP8; Fanout = 2; COMB Node = 'hour:inst1\|Equal3~4sexp2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { hour:inst1|lpm_counter:tmp_low_rtl_0|dffs[0] hour:inst1|Equal3~4sexp2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 17.000 ns ring:inst7\|qout~7 3 COMB LC5 3 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 17.000 ns; Loc. = LC5; Fanout = 3; COMB Node = 'ring:inst7\|qout~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { hour:inst1|Equal3~4sexp2 ring:inst7|qout~7 } "NODE_NAME" } } { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(9.000 ns) 26.000 ns ring:inst7\|qout~26 4 COMB LOOP LC80 3 " "Info: 4: + IC(0.000 ns) + CELL(9.000 ns) = 26.000 ns; Loc. = LC80; Fanout = 3; COMB LOOP Node = 'ring:inst7\|qout~26'" { { "Info" "ITDB_PART_OF_SCC" "ring:inst7\|qout~26 LC80 " "Info: Loc. = LC80; Node \"ring:inst7\|qout~26\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ring:inst7|qout~26 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ring:inst7|qout~26 } "NODE_NAME" } } { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { ring:inst7|qout~7 ring:inst7|qout~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 30.000 ns qout 5 PIN PIN_52 0 " "Info: 5: + IC(0.000 ns) + CELL(4.000 ns) = 30.000 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'qout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { ring:inst7|qout~26 qout } "NODE_NAME" } } { "clock.bdf" "" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 344 1248 1424 360 "qout" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "28.000 ns ( 93.33 % ) " "Info: Total cell delay = 28.000 ns ( 93.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 6.67 % ) " "Info: Total interconnect delay = 2.000 ns ( 6.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "30.000 ns" { hour:inst1|lpm_counter:tmp_low_rtl_0|dffs[0] hour:inst1|Equal3~4sexp2 ring:inst7|qout~7 ring:inst7|qout~26 qout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "30.000 ns" { hour:inst1|lpm_counter:tmp_low_rtl_0|dffs[0] {} hour:inst1|Equal3~4sexp2 {} ring:inst7|qout~7 {} ring:inst7|qout~26 {} qout {} } { 0.000ns 2.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 8.000ns 7.000ns 9.000ns 4.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "28.000 ns" { clk_1 second:inst5|temp_cout minute:inst|count hour:inst1|lpm_counter:tmp_low_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "28.000 ns" { clk_1 {} clk_1~out {} second:inst5|temp_cout {} minute:inst|count {} hour:inst1|lpm_counter:tmp_low_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 7.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "30.000 ns" { hour:inst1|lpm_counter:tmp_low_rtl_0|dffs[0] hour:inst1|Equal3~4sexp2 ring:inst7|qout~7 ring:inst7|qout~26 qout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "30.000 ns" { hour:inst1|lpm_counter:tmp_low_rtl_0|dffs[0] {} hour:inst1|Equal3~4sexp2 {} ring:inst7|qout~7 {} ring:inst7|qout~26 {} qout {} } { 0.000ns 2.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 8.000ns 7.000ns 9.000ns 4.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clr qout 49.000 ns Longest " "Info: Longest tpd from source pin \"clr\" to destination pin \"qout\" is 49.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clr 1 PIN PIN_54 173 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_54; Fanout = 173; PIN Node = 'clr'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "clock.bdf" "" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 344 0 168 360 "clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns set_hour:inst3\|tmp1_high\[3\]~5sexpand1 2 COMB SEXP113 10 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP113; Fanout = 10; COMB Node = 'set_hour:inst3\|tmp1_high\[3\]~5sexpand1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clr set_hour:inst3|tmp1_high[3]~5sexpand1 } "NODE_NAME" } } { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 19.000 ns set_hour:inst3\|tmp1_high\[3\]~34 3 COMB LOOP LC128 4 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC128; Fanout = 4; COMB LOOP Node = 'set_hour:inst3\|tmp1_high\[3\]~34'" { { "Info" "ITDB_PART_OF_SCC" "set_hour:inst3\|tmp1_high\[3\]~34 LC128 " "Info: Loc. = LC128; Node \"set_hour:inst3\|tmp1_high\[3\]~34\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_hour:inst3|tmp1_high[3]~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_hour:inst3|tmp1_high[3]~34 } "NODE_NAME" } } { "set_hour.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/set_hour.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { set_hour:inst3|tmp1_high[3]~5sexpand1 set_hour:inst3|tmp1_high[3]~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 29.000 ns hour:inst1\|Equal4~16sexp2 4 COMB SEXP16 2 " "Info: 4: + IC(2.000 ns) + CELL(8.000 ns) = 29.000 ns; Loc. = SEXP16; Fanout = 2; COMB Node = 'hour:inst1\|Equal4~16sexp2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { set_hour:inst3|tmp1_high[3]~34 hour:inst1|Equal4~16sexp2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 36.000 ns ring:inst7\|qout~7 5 COMB LC5 3 " "Info: 5: + IC(0.000 ns) + CELL(7.000 ns) = 36.000 ns; Loc. = LC5; Fanout = 3; COMB Node = 'ring:inst7\|qout~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { hour:inst1|Equal4~16sexp2 ring:inst7|qout~7 } "NODE_NAME" } } { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(9.000 ns) 45.000 ns ring:inst7\|qout~26 6 COMB LOOP LC80 3 " "Info: 6: + IC(0.000 ns) + CELL(9.000 ns) = 45.000 ns; Loc. = LC80; Fanout = 3; COMB LOOP Node = 'ring:inst7\|qout~26'" { { "Info" "ITDB_PART_OF_SCC" "ring:inst7\|qout~26 LC80 " "Info: Loc. = LC80; Node \"ring:inst7\|qout~26\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ring:inst7|qout~26 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ring:inst7|qout~26 } "NODE_NAME" } } { "ring.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/ring.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { ring:inst7|qout~7 ring:inst7|qout~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 49.000 ns qout 7 PIN PIN_52 0 " "Info: 7: + IC(0.000 ns) + CELL(4.000 ns) = 49.000 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'qout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { ring:inst7|qout~26 qout } "NODE_NAME" } } { "clock.bdf" "" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 344 1248 1424 360 "qout" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "45.000 ns ( 91.84 % ) " "Info: Total cell delay = 45.000 ns ( 91.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 8.16 % ) " "Info: Total interconnect delay = 4.000 ns ( 8.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "49.000 ns" { clr set_hour:inst3|tmp1_high[3]~5sexpand1 set_hour:inst3|tmp1_high[3]~34 hour:inst1|Equal4~16sexp2 ring:inst7|qout~7 ring:inst7|qout~26 qout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "49.000 ns" { clr {} clr~out {} set_hour:inst3|tmp1_high[3]~5sexpand1 {} set_hour:inst3|tmp1_high[3]~34 {} hour:inst1|Equal4~16sexp2 {} ring:inst7|qout~7 {} ring:inst7|qout~26 {} qout {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 8.000ns 7.000ns 9.000ns 4.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "minute:inst\|tmp_high\[0\] set clk_1 13.000 ns register " "Info: th for register \"minute:inst\|tmp_high\[0\]\" (data pin = \"set\", clock pin = \"clk_1\") is 13.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 19.000 ns + Longest register " "Info: + Longest clock path from clock \"clk_1\" to destination register is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk_1 1 CLK PIN_58 10 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 10; CLK Node = 'clk_1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "clock.bdf" "" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 528 0 168 544 "clk_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns second:inst5\|temp_cout 2 REG LC50 12 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC50; Fanout = 12; REG Node = 'second:inst5\|temp_cout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clk_1 second:inst5|temp_cout } "NODE_NAME" } } { "second.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/second.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 19.000 ns minute:inst\|tmp_high\[0\] 3 REG LC106 13 " "Info: 3: + IC(2.000 ns) + CELL(6.000 ns) = 19.000 ns; Loc. = LC106; Fanout = 13; REG Node = 'minute:inst\|tmp_high\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { second:inst5|temp_cout minute:inst|tmp_high[0] } "NODE_NAME" } } { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 78.95 % ) " "Info: Total cell delay = 15.000 ns ( 78.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 21.05 % ) " "Info: Total interconnect delay = 4.000 ns ( 21.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk_1 second:inst5|temp_cout minute:inst|tmp_high[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk_1 {} clk_1~out {} second:inst5|temp_cout {} minute:inst|tmp_high[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "4.000 ns + " "Info: + Micro hold delay of destination is 4.000 ns" {  } { { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns set 1 PIN PIN_79 136 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_79; Fanout = 136; PIN Node = 'set'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { set } "NODE_NAME" } } { "clock.bdf" "" { Schematic "G:/clock6.2.14.01/clock_blink/clock.bdf" { { 312 16 184 328 "set" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns minute:inst\|tmp_high\[0\] 2 REG LC106 13 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC106; Fanout = 13; REG Node = 'minute:inst\|tmp_high\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { set minute:inst|tmp_high[0] } "NODE_NAME" } } { "minute.vhd" "" { Text "G:/clock6.2.14.01/clock_blink/minute.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { set minute:inst|tmp_high[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { set {} set~out {} minute:inst|tmp_high[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { clk_1 second:inst5|temp_cout minute:inst|tmp_high[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { clk_1 {} clk_1~out {} second:inst5|temp_cout {} minute:inst|tmp_high[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 6.000ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { set minute:inst|tmp_high[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { set {} set~out {} minute:inst|tmp_high[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 71 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 14:54:19 2023 " "Info: Processing ended: Fri Jun 02 14:54:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
