<profile>

<section name = "Vitis HLS Report for 'fft_8pt_Pipeline_VITIS_LOOP_55_1'" level="0">
<item name = "Date">Sat May 31 09:38:48 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">fft_8pt</item>
<item name = "Solution">pynq (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.624 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">10, 10, 0.100 us, 0.100 us, 10, 10, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_55_1">8, 8, 1, 1, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 26, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln55_fu_96_p2">+, 0, 0, 13, 4, 1</column>
<column name="ap_condition_120">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln55_fu_90_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_2">9, 2, 4, 8</column>
<column name="i_fu_46">9, 2, 4, 8</column>
<column name="in_stream_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_fu_46">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_55_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_55_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_55_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_55_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_55_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_55_1, return value</column>
<column name="in_stream_TVALID">in, 1, axis, in_stream, pointer</column>
<column name="in_stream_TDATA">in, 96, axis, in_stream, pointer</column>
<column name="in_stream_TREADY">out, 1, axis, in_stream, pointer</column>
<column name="buffer_M_value_address0">out, 3, ap_memory, buffer_M_value, array</column>
<column name="buffer_M_value_ce0">out, 1, ap_memory, buffer_M_value, array</column>
<column name="buffer_M_value_we0">out, 1, ap_memory, buffer_M_value, array</column>
<column name="buffer_M_value_d0">out, 32, ap_memory, buffer_M_value, array</column>
<column name="buffer_M_value_1_address0">out, 3, ap_memory, buffer_M_value_1, array</column>
<column name="buffer_M_value_1_ce0">out, 1, ap_memory, buffer_M_value_1, array</column>
<column name="buffer_M_value_1_we0">out, 1, ap_memory, buffer_M_value_1, array</column>
<column name="buffer_M_value_1_d0">out, 32, ap_memory, buffer_M_value_1, array</column>
</table>
</item>
</section>
</profile>
