{
  "design": {
    "design_info": {
      "boundary_crc": "0xC5E1237F860D737F",
      "device": "xc7a35tcsg324-1",
      "gen_directory": "../../../../wyj_test_3-4.gen/sources_1/bd/wyj_test_3_4",
      "name": "wyj_test_3_4",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "util_vector_logic_0": "",
      "util_vector_logic_1": "",
      "util_vector_logic_2": "",
      "util_vector_logic_3": "",
      "ls163_0": "",
      "ls163_1": ""
    },
    "ports": {
      "CLK": {
        "direction": "I"
      },
      "PT": {
        "direction": "I"
      },
      "GND": {
        "direction": "I"
      },
      "Q0": {
        "direction": "O",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "Q1": {
        "direction": "O",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "Q2": {
        "direction": "O",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "Q3": {
        "direction": "O"
      },
      "Q4": {
        "direction": "O",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "4",
        "xci_name": "wyj_test_3_4_util_vector_logic_0_0",
        "xci_path": "ip\\wyj_test_3_4_util_vector_logic_0_0\\wyj_test_3_4_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "4",
        "xci_name": "wyj_test_3_4_util_vector_logic_0_1",
        "xci_path": "ip\\wyj_test_3_4_util_vector_logic_0_1\\wyj_test_3_4_util_vector_logic_0_1.xci",
        "inst_hier_path": "util_vector_logic_1"
      },
      "util_vector_logic_2": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "4",
        "xci_name": "wyj_test_3_4_util_vector_logic_0_2",
        "xci_path": "ip\\wyj_test_3_4_util_vector_logic_0_2\\wyj_test_3_4_util_vector_logic_0_2.xci",
        "inst_hier_path": "util_vector_logic_2"
      },
      "util_vector_logic_3": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "4",
        "xci_name": "wyj_test_3_4_util_vector_logic_0_3",
        "xci_path": "ip\\wyj_test_3_4_util_vector_logic_0_3\\wyj_test_3_4_util_vector_logic_0_3.xci",
        "inst_hier_path": "util_vector_logic_3"
      },
      "ls163_0": {
        "vlnv": "xilinx.com:uip:ls163:1.0",
        "ip_revision": "2",
        "xci_name": "wyj_test_3_4_ls163_0_0",
        "xci_path": "ip\\wyj_test_3_4_ls163_0_0\\wyj_test_3_4_ls163_0_0.xci",
        "inst_hier_path": "ls163_0"
      },
      "ls163_1": {
        "vlnv": "xilinx.com:uip:ls163:1.0",
        "ip_revision": "2",
        "xci_name": "wyj_test_3_4_ls163_0_1",
        "xci_path": "ip\\wyj_test_3_4_ls163_0_1\\wyj_test_3_4_ls163_0_1.xci",
        "inst_hier_path": "ls163_1"
      }
    },
    "nets": {
      "CLK_1": {
        "ports": [
          "CLK",
          "ls163_0/clk",
          "ls163_1/clk"
        ]
      },
      "GND_1": {
        "ports": [
          "GND",
          "ls163_0/d0",
          "ls163_0/d1",
          "ls163_0/d2",
          "ls163_0/d3",
          "ls163_1/d0",
          "ls163_1/d3",
          "ls163_1/d1",
          "ls163_1/d2"
        ]
      },
      "Net": {
        "ports": [
          "util_vector_logic_0/Res",
          "ls163_1/clr_l",
          "ls163_0/clr_l"
        ]
      },
      "Net1": {
        "ports": [
          "ls163_0/rco",
          "ls163_1/ent",
          "ls163_1/enp"
        ]
      },
      "PT_1": {
        "ports": [
          "PT",
          "ls163_0/ld_l",
          "ls163_0/enp",
          "ls163_0/ent",
          "ls163_1/ld_l"
        ]
      },
      "ls163_0_q0": {
        "ports": [
          "ls163_0/q0",
          "Q0",
          "util_vector_logic_1/Op1"
        ]
      },
      "ls163_0_q1": {
        "ports": [
          "ls163_0/q1",
          "Q1",
          "util_vector_logic_2/Op2"
        ]
      },
      "ls163_0_q2": {
        "ports": [
          "ls163_0/q2",
          "Q2",
          "util_vector_logic_3/Op1"
        ]
      },
      "ls163_0_q3": {
        "ports": [
          "ls163_0/q3",
          "Q3"
        ]
      },
      "ls163_1_q0": {
        "ports": [
          "ls163_1/q0",
          "Q4",
          "util_vector_logic_3/Op2"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "util_vector_logic_0/Op1"
        ]
      },
      "util_vector_logic_2_Res": {
        "ports": [
          "util_vector_logic_2/Res",
          "util_vector_logic_1/Op2"
        ]
      },
      "util_vector_logic_3_Res": {
        "ports": [
          "util_vector_logic_3/Res",
          "util_vector_logic_2/Op1"
        ]
      }
    }
  }
}