-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II 32-bit Version 12.1 (Build Build 177 11/07/2012)
-- Created on Fri Dec 14 23:20:23 2012

COMPONENT seg7_4
	PORT
	(
		numbers		:	 IN STD_LOGIC_VECTOR(19 DOWNTO 0);
		clk		:	 IN STD_LOGIC;
		rst_n		:	 IN STD_LOGIC;
		HEX0		:	 OUT STD_LOGIC_VECTOR(0 TO 6);
		HEX1		:	 OUT STD_LOGIC_VECTOR(0 TO 6);
		HEX2		:	 OUT STD_LOGIC_VECTOR(0 TO 6);
		HEX3		:	 OUT STD_LOGIC_VECTOR(0 TO 6);
		dp0		:	 OUT STD_LOGIC;
		dp1		:	 OUT STD_LOGIC;
		dp2		:	 OUT STD_LOGIC;
		dp3		:	 OUT STD_LOGIC
	);
END COMPONENT;