============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 24 2019  09:21:05 pm
  Module:                 FME_PIPE_6
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                    Instance                                         Module                      Cells  Cell Area  Net Area   Total Area 
-----------------------------------------------------------------------------------------------------------------------------------------
FME_PIPE_6                                                                                       21572     111410     46464       157874 
  U_inter                                       interpolation_bit_width10                        14573      74026     28900       102926 
    csa_tree_PUs_2__U_F6_U_S25_add_18_10_groupi csa_tree_PUs_2__U_F6_U_S25_add_18_10_group_2       105        591       204          795 
    csa_tree_PUs_2__U_F6_U_S5_add_18_10_groupi  csa_tree_PUs_2__U_F6_U_S5_add_18_10_group_2        105        591       204          795 
    csa_tree_PUs_1__U_F6_U_S25_add_18_10_groupi csa_tree_PUs_1__U_F6_U_S25_add_18_10_group_2       105        591       204          795 
    csa_tree_PUs_1__U_F6_U_S5_add_18_10_groupi  csa_tree_PUs_1__U_F6_U_S5_add_18_10_group_2        105        591       204          795 
    csa_tree_PUs_0__U_F6_U_S25_add_18_10_groupi csa_tree_PUs_0__U_F6_U_S25_add_18_10_group_2       105        591       204          795 
    csa_tree_PUs_0__U_F6_U_S5_add_18_10_groupi  csa_tree_PUs_0__U_F6_U_S5_add_18_10_group_2        105        556       203          759 
    csa_tree_PUs_8__U_F6_U_S25_add_18_10_groupi csa_tree_PUs_8__U_F6_U_S25_add_18_10_group_2       105        498       206          704 
    csa_tree_PUs_8__U_F6_U_S5_add_18_10_groupi  csa_tree_PUs_8__U_F6_U_S5_add_18_10_group_2        105        498       206          704 
    csa_tree_PUs_7__U_F6_U_S25_add_18_10_groupi csa_tree_PUs_7__U_F6_U_S25_add_18_10_group_2       105        498       206          704 
    csa_tree_PUs_7__U_F6_U_S5_add_18_10_groupi  csa_tree_PUs_7__U_F6_U_S5_add_18_10_group_2        105        498       206          704 
    csa_tree_PUs_6__U_F6_U_S25_add_18_10_groupi csa_tree_PUs_6__U_F6_U_S25_add_18_10_group_2       105        498       206          704 
    csa_tree_PUs_6__U_F6_U_S5_add_18_10_groupi  csa_tree_PUs_6__U_F6_U_S5_add_18_10_group_2        105        498       206          704 
    csa_tree_PUs_5__U_F6_U_S25_add_18_10_groupi csa_tree_PUs_5__U_F6_U_S25_add_18_10_group_2       105        498       206          704 
    csa_tree_PUs_5__U_F6_U_S5_add_18_10_groupi  csa_tree_PUs_5__U_F6_U_S5_add_18_10_group_2        105        498       206          704 
    csa_tree_PUs_4__U_F6_U_S25_add_18_10_groupi csa_tree_PUs_4__U_F6_U_S25_add_18_10_group_2       105        498       206          704 
    csa_tree_PUs_4__U_F6_U_S5_add_18_10_groupi  csa_tree_PUs_4__U_F6_U_S5_add_18_10_group_2        105        498       206          704 
    csa_tree_PUs_3__U_F6_U_S25_add_18_10_groupi csa_tree_PUs_3__U_F6_U_S25_add_18_10_group_2       105        498       206          704 
    csa_tree_PUs_3__U_F6_U_S5_add_18_10_groupi  csa_tree_PUs_3__U_F6_U_S5_add_18_10_group_2        105        498       206          704 
    PUs[0].U_F6_U_S12_add_41_16                 add_unsigned_2467                                  100        508       164          671 
    PUs[3].U_F6_U_S12_add_41_16                 add_unsigned_2467_3185                              98        508       162          669 
    PUs[5].U_F6_U_S12_add_41_16                 add_unsigned_2467_3183                              97        491       160          651 
    PUs[8].U_F6_U_S12_add_41_16                 add_unsigned_2467_3180                              97        490       160          651 
    PUs[2].U_F6_U_S14_add_18_10                 add_signed_2464_3045                               107        475       175          651 
    PUs[1].U_F6_U_S14_add_18_10                 add_signed_2464_3044                               107        475       175          651 
    PUs[0].U_F6_U_S14_add_18_10                 add_signed_2464_3043                               107        475       175          651 
    PUs[6].U_F6_U_S12_add_41_16                 add_unsigned_2467_3182                              97        491       159          650 
    PUs[1].U_F6_U_S12_add_41_16                 add_unsigned_2467_3187                              97        486       159          645 
    PUs[7].U_F6_U_S12_add_41_16                 add_unsigned_2467_3181                              97        485       159          644 
    PUs[8].U_F6_U_S14_add_18_10                 add_signed_2464                                    106        470       173          643 
    PUs[7].U_F6_U_S14_add_18_10                 add_signed_2464_3050                               106        470       173          643 
    PUs[6].U_F6_U_S14_add_18_10                 add_signed_2464_3049                               106        470       173          643 
    PUs[5].U_F6_U_S14_add_18_10                 add_signed_2464_3048                               106        470       173          643 
    PUs[4].U_F6_U_S14_add_18_10                 add_signed_2464_3047                               106        470       173          643 
    PUs[3].U_F6_U_S14_add_18_10                 add_signed_2464_3046                               106        470       173          643 
    PUs[4].U_F6_U_S12_add_41_16                 add_unsigned_2467_3184                              97        484       159          643 
    PUs[2].U_F6_U_S12_add_41_16                 add_unsigned_2467_3186                              97        484       158          642 
    PUs[8].U_F6_U_S23_add_18_10                 add_signed_2484                                     91        486       146          631 
    PUs[8].U_F6_U_S3_add_18_10                  add_signed_2484_3034                                91        486       146          631 
    PUs[7].U_F6_U_S23_add_18_10                 add_signed_2484_3033                                91        486       146          631 
    PUs[7].U_F6_U_S3_add_18_10                  add_signed_2484_3032                                91        486       146          631 
    PUs[6].U_F6_U_S23_add_18_10                 add_signed_2484_3031                                91        486       146          631 
    PUs[6].U_F6_U_S3_add_18_10                  add_signed_2484_3030                                91        486       146          631 
    PUs[5].U_F6_U_S23_add_18_10                 add_signed_2484_3029                                91        486       146          631 
    PUs[5].U_F6_U_S3_add_18_10                  add_signed_2484_3028                                91        486       146          631 
    PUs[4].U_F6_U_S23_add_18_10                 add_signed_2484_3027                                91        486       146          631 
    PUs[4].U_F6_U_S3_add_18_10                  add_signed_2484_3026                                91        486       146          631 
    PUs[3].U_F6_U_S23_add_18_10                 add_signed_2484_3025                                91        486       146          631 
    PUs[3].U_F6_U_S3_add_18_10                  add_signed_2484_3024                                91        486       146          631 
    PUs[2].U_F6_U_S23_add_18_10                 add_signed_2484_3023                                91        486       146          631 
    PUs[2].U_F6_U_S3_add_18_10                  add_signed_2484_3022                                91        486       146          631 
    PUs[1].U_F6_U_S23_add_18_10                 add_signed_2484_3021                                91        486       146          631 
    PUs[1].U_F6_U_S3_add_18_10                  add_signed_2484_3020                                91        486       146          631 
    PUs[0].U_F6_U_S23_add_18_10                 add_signed_2484_3019                                91        486       146          631 
    PUs[0].U_F6_U_S3_add_18_10                  add_signed_2484_3018                                91        486       146          631 
    addinc_PUs[0].U_F6_U_1_U_S1_add_18_16       add_signed_carry_1094                               78        495       127          621 
    addinc_PUs[4].U_F6_U_4_U_S1_add_18_16       add_signed_carry_1094_3196                          77        487       126          613 
    addinc_PUs[0].U_F6_U_4_U_S1_add_18_16       add_signed_carry_1094_3204                          76        485       124          609 
    addinc_PUs[3].U_F6_U_4_U_S1_add_18_16       add_signed_carry_1094_3198                          76        484       124          608 
    addinc_PUs[5].U_F6_U_4_U_S1_add_18_16       add_signed_carry_1094_3194                          77        480       126          606 
    addinc_PUs[1].U_F6_U_4_U_S1_add_18_16       add_signed_carry_1094_3202                          76        482       124          606 
    addinc_PUs[2].U_F6_U_1_U_S1_add_18_16       add_signed_carry_1094_3201                          77        479       125          605 
    addinc_PUs[2].U_F6_U_4_U_S1_add_18_16       add_signed_carry_1094_3200                          76        479       124          603 
    addinc_PUs[7].U_F6_U_4_U_S1_add_18_16       add_signed_carry_1094_3190                          77        476       125          602 
    addinc_PUs[8].U_F6_U_4_U_S1_add_18_16       add_signed_carry_1094_3188                          76        476       124          600 
    addinc_PUs[6].U_F6_U_4_U_S1_add_18_16       add_signed_carry_1094_3192                          76        476       124          600 
    addinc_PUs[1].U_F6_U_1_U_S1_add_18_16       add_signed_carry_1094_3203                          76        474       124          598 
    addinc_PUs[2].U_F6_U_0_U_S0_add_18_16       add_signed_carry_1220_3146                          83        402       137          539 
    addinc_PUs[5].U_F6_U_5_U_S0_add_18_16       add_signed_carry_1220_3133                          82        395       137          532 
    addinc_PUs[2].U_F6_U_5_U_S0_add_18_16       add_signed_carry_1220_3145                          81        395       131          527 
    addinc_PUs[0].U_F6_U_5_U_S0_add_18_16       add_signed_carry_1220_3153                          80        395       130          525 
    addinc_PUs[6].U_F6_U_5_U_S0_add_18_16       add_signed_carry_1220_3129                          81        383       133          516 
    addinc_PUs[0].U_F6_U_0_U_S0_add_18_16       add_signed_carry_1220_3154                          79        387       127          515 
    addinc_PUs[1].U_F6_U_0_U_S0_add_18_16       add_signed_carry_1220_3150                          80        384       131          515 
    addinc_PUs[7].U_F6_U_5_U_S0_add_18_16       add_signed_carry_1220_3125                          81        380       133          513 
    addinc_PUs[4].U_F6_U_5_U_S0_add_18_16       add_signed_carry_1220_3137                          79        386       125          512 
    addinc_PUs[4].U_F6_U_0_U_S0_add_18_16       add_signed_carry_1220_3138                          79        386       125          512 
    addinc_PUs[3].U_F6_U_0_U_S0_add_18_16       add_signed_carry_1220_3142                          80        381       130          511 
    addinc_PUs[1].U_F6_U_5_U_S0_add_18_16       add_signed_carry_1220_3149                          79        383       127          510 
    addinc_PUs[3].U_F6_U_5_U_S0_add_18_16       add_signed_carry_1220_3141                          78        383       125          508 
    addinc_PUs[8].U_F6_U_5_U_S0_add_18_16       add_signed_carry_1220_3121                          77        376       124          501 
    PUs[5].U_F6_U_4_U_S0_add_18_10              add_signed_2508_3098                                62        356       100          457 
    PUs[2].U_F6_U_4_U_S0_add_18_10              add_signed_2508_3110                                62        353        99          452 
    PUs[3].U_F6_U_4_U_S0_add_18_10              add_signed_2508_3106                                62        350       100          450 
    PUs[0].U_F6_U_4_U_S0_add_18_10              add_signed_2508_3118                                62        347        99          446 
    PUs[4].U_F6_U_4_U_S0_add_18_10              add_signed_2508_3102                                61        340        98          438 
    PUs[1].U_F6_U_4_U_S0_add_18_10              add_signed_2508_3114                                61        332        98          430 
    PUs[6].U_F6_U_4_U_S0_add_18_10              add_signed_2508_3094                                61        327        99          426 
    PUs[0].U_F6_U_3_U_S0_add_18_10              add_signed_2508_3119                                59        321        96          417 
    PUs[2].U_F6_U_S15_add_41_16                 add_unsigned_2462_3037                              76        271       130          401 
    PUs[1].U_F6_U_S15_add_41_16                 add_unsigned_2462_3036                              76        271       130          401 
    PUs[0].U_F6_U_S15_add_41_16                 add_unsigned_2462_3035                              76        271       130          401 
    PUs[7].U_F6_U_4_U_S0_add_18_10              add_signed_2508_3090                                61        294       100          394 
    addinc_PUs[3].U_F6_U_3_U_S2_add_18_16       add_signed_carry_453_3061                           76        265       125          390 
    addinc_PUs[6].U_F6_U_3_U_S2_add_18_16       add_signed_carry_453_3055                           76        264       125          389 
    PUs[0].U_F6_U_2_U_S0_add_18_10              add_signed_2508                                     59        292        96          388 
    PUs[0].U_F6_U_1_U_S0_add_18_10              add_signed_2508_3117                                61        289        99          388 
    addinc_PUs[5].U_F6_U_3_U_S2_add_18_16       add_signed_carry_453_3057                           76        263       125          387 
    PUs[8].U_F6_U_4_U_S0_add_18_10              add_signed_2508_3086                                61        287        99          386 
    addinc_PUs[0].U_F6_U_3_U_S2_add_18_16       add_signed_carry_453_3067                           74        262       119          381 
    csa_tree_PUs_2__U_F6_U_S13_add_18_10_groupi csa_tree_PUs_2__U_F6_U_S13_add_18_10_group_1319     64        261       117          378 
    csa_tree_PUs_1__U_F6_U_S13_add_18_10_groupi csa_tree_PUs_1__U_F6_U_S13_add_18_10_group_1321     64        259       117          377 
    csa_tree_PUs_6__U_F6_U_S13_add_18_10_groupi csa_tree_PUs_6__U_F6_U_S13_add_18_10_group_1311     64        259       117          376 
    addinc_PUs[7].U_F6_U_3_U_S2_add_18_16       add_signed_carry_453_3053                           73        258       117          375 
    addinc_PUs[2].U_F6_U_3_U_S2_add_18_16       add_signed_carry_453_3063                           73        258       117          375 
    addinc_PUs[1].U_F6_U_3_U_S2_add_18_16       add_signed_carry_453_3065                           73        258       117          375 
    addinc_PUs[0].U_F6_U_2_U_S2_add_18_16       add_signed_carry_453                                74        256       119          374 
    csa_tree_PUs_3__U_F6_U_S13_add_18_10_groupi csa_tree_PUs_3__U_F6_U_S13_add_18_10_group_1317     65        256       119          374 
    csa_tree_PUs_0__U_F6_U_S13_add_18_10_groupi csa_tree_PUs_0__U_F6_U_S13_add_18_10_group_1323     60        261       111          372 
    csa_tree_PUs_7__U_F6_U_S13_add_18_10_groupi csa_tree_PUs_7__U_F6_U_S13_add_18_10_group_1309     63        256       115          371 
    addinc_PUs[8].U_F6_U_3_U_S2_add_18_16       add_signed_carry_453_3051                           73        254       117          371 
    addinc_PUs[4].U_F6_U_3_U_S2_add_18_16       add_signed_carry_453_3059                           73        253       117          371 
    csa_tree_PUs_8__U_F6_U_S13_add_18_10_groupi csa_tree_PUs_8__U_F6_U_S13_add_18_10_group_1307     63        254       115          369 
    csa_tree_PUs_5__U_F6_U_S13_add_18_10_groupi csa_tree_PUs_5__U_F6_U_S13_add_18_10_group_1313     63        251       115          366 
    csa_tree_PUs_4__U_F6_U_S13_add_18_10_groupi csa_tree_PUs_4__U_F6_U_S13_add_18_10_group_1315     60        252       111          363 
    addinc_PUs[8].U_F6_U_S22_add_18_16          add_signed_carry_200_3155                           47        276        65          341 
    addinc_PUs[4].U_F6_U_S2_add_18_16           add_signed_carry_200_3164                           45        274        62          336 
    addinc_PUs[1].U_F6_U_S22_add_18_16          add_signed_carry_200_3169                           45        274        62          336 
    addinc_PUs[7].U_F6_U_S22_add_18_16          add_signed_carry_200_3157                           45        274        62          335 
    addinc_PUs[0].U_F6_U_S22_add_18_16          add_signed_carry_200_3171                           44        275        60          335 
    addinc_PUs[0].U_F6_U_S2_add_18_16           add_signed_carry_200                                45        273        62          335 
    addinc_PUs[3].U_F6_U_S22_add_18_16          add_signed_carry_200_3165                           45        272        62          334 
    addinc_PUs[2].U_F6_U_S22_add_18_16          add_signed_carry_200_3167                           45        272        62          334 
    addinc_PUs[8].U_F6_U_S2_add_18_16           add_signed_carry_200_3156                           44        273        60          333 
    addinc_PUs[7].U_F6_U_S2_add_18_16           add_signed_carry_200_3158                           45        270        62          332 
    addinc_PUs[6].U_F6_U_S2_add_18_16           add_signed_carry_200_3160                           45        270        62          332 
    addinc_PUs[4].U_F6_U_S22_add_18_16          add_signed_carry_200_3163                           45        270        62          332 
    addinc_PUs[5].U_F6_U_S2_add_18_16           add_signed_carry_200_3162                           45        269        62          331 
    addinc_PUs[6].U_F6_U_S22_add_18_16          add_signed_carry_200_3159                           44        270        60          331 
    addinc_PUs[3].U_F6_U_S2_add_18_16           add_signed_carry_200_3166                           44        270        60          330 
    addinc_PUs[1].U_F6_U_S2_add_18_16           add_signed_carry_200_3170                           44        269        60          329 
    addinc_PUs[2].U_F6_U_S2_add_18_16           add_signed_carry_200_3168                           44        268        60          329 
    addinc_PUs[5].U_F6_U_S22_add_18_16          add_signed_carry_200_3161                           44        267        60          328 
    PUs[8].U_F6_U_S15_add_41_16                 add_unsigned_2462                                   70        206       113          320 
    PUs[7].U_F6_U_S15_add_41_16                 add_unsigned_2462_3042                              70        206       113          320 
    PUs[6].U_F6_U_S15_add_41_16                 add_unsigned_2462_3041                              70        206       113          320 
    PUs[5].U_F6_U_S15_add_41_16                 add_unsigned_2462_3040                              70        206       113          320 
    PUs[4].U_F6_U_S15_add_41_16                 add_unsigned_2462_3039                              70        206       113          320 
    PUs[3].U_F6_U_S15_add_41_16                 add_unsigned_2462_3038                              70        206       113          320 
    PUs[6].U_F6_U_3_U_S1_add_18_10              add_signed_2503_3072                                56        214        98          311 
    PUs[7].U_F6_U_3_U_S1_add_18_10              add_signed_2503_3070                                56        216        94          310 
    PUs[4].U_F6_U_3_U_S1_add_18_10              add_signed_2503_3076                                55        210        94          304 
    PUs[2].U_F6_U_3_U_S1_add_18_10              add_signed_2503_3080                                55        210        94          304 
    PUs[3].U_F6_U_3_U_S1_add_18_10              add_signed_2503_3078                                55        207        94          301 
    PUs[8].U_F6_U_3_U_S1_add_18_10              add_signed_2503_3068                                56        203        96          298 
    PUs[0].U_F6_U_3_U_S1_add_18_10              add_signed_2503_3084                                54        207        91          298 
    PUs[5].U_F6_U_3_U_S1_add_18_10              add_signed_2503_3074                                54        205        92          297 
    PUs[0].U_F6_U_2_U_S1_add_18_10              add_signed_2503                                     55        202        94          296 
    PUs[1].U_F6_U_3_U_S1_add_18_10              add_signed_2503_3082                                53        202        89          291 
    addinc_PUs[1].U_F6_U_S1_add_18_16           add_signed_carry_1220_4957                          45        212        67          280 
    addinc_PUs[7].U_F6_U_S1_add_18_16           add_signed_carry_1220_4945                          47        206        71          277 
    PUs[6].U_F6_U_S10_add_41_16                 add_unsigned_2471_3174                              41        220        55          275 
    addinc_PUs[3].U_F6_U_S21_add_18_16          add_signed_carry_1220_4952                          45        207        67          274 
    addinc_PUs[8].U_F6_U_S1_add_18_16           add_signed_carry_1220_4943                          46        205        69          274 
    addinc_PUs[7].U_F6_U_S21_add_18_16          add_signed_carry_1220_4944                          46        205        69          274 
    addinc_PUs[4].U_F6_U_S1_add_18_16           add_signed_carry_1220_4951                          45        206        67          274 
    addinc_PUs[1].U_F6_U_S21_add_18_16          add_signed_carry_1220_4956                          45        204        67          272 
    PUs[4].U_F6_U_S10_add_41_16                 add_unsigned_2471_3176                              41        217        55          272 
    PUs[3].U_F6_U_S10_add_41_16                 add_unsigned_2471_3177                              41        217        55          272 
    addinc_PUs[5].U_F6_U_S1_add_18_16           add_signed_carry_1220_4949                          45        203        67          271 
    PUs[5].U_F6_U_S10_add_41_16                 add_unsigned_2471_3175                              41        216        55          271 
    addinc_PUs[8].U_F6_U_S21_add_18_16          add_signed_carry_1220_4942                          46        201        69          270 
    addinc_PUs[6].U_F6_U_S21_add_18_16          add_signed_carry_1220_4946                          46        201        69          270 
    addinc_PUs[2].U_F6_U_S1_add_18_16           add_signed_carry_1220_4955                          45        202        67          270 
    PUs[1].U_F6_U_S10_add_41_16                 add_unsigned_2471_3179                              40        215        53          269 
    addinc_PUs[0].U_F6_U_S21_add_18_16          add_signed_carry_1220_4958                          45        201        67          269 
    PUs[7].U_F6_U_S10_add_41_16                 add_unsigned_2471_3173                              40        215        53          268 
    addinc_PUs[2].U_F6_U_S21_add_18_16          add_signed_carry_1220_4954                          45        200        67          268 
    PUs[0].U_F6_U_S10_add_41_16                 add_unsigned_2471                                   41        213        55          268 
    PUs[2].U_F6_U_S10_add_41_16                 add_unsigned_2471_3178                              40        214        53          267 
    addinc_PUs[5].U_F6_U_S21_add_18_16          add_signed_carry_1220_4948                          45        198        67          266 
    addinc_PUs[4].U_F6_U_S21_add_18_16          add_signed_carry_1220_4950                          45        198        67          266 
    addinc_PUs[0].U_F6_U_S1_add_18_16           add_signed_carry_1220                               45        198        67          266 
    PUs[8].U_F6_U_S10_add_41_16                 add_unsigned_2471_3172                              41        211        55          265 
    addinc_PUs[6].U_F6_U_S1_add_18_16           add_signed_carry_1220_4947                          45        195        67          262 
    addinc_PUs[3].U_F6_U_S1_add_18_16           add_signed_carry_1220_4953                          45        195        67          262 
    PUs[8].U_F6_U_p11                           register_n_bit_width15_2628                         17        123         3          126 
    PUs[7].U_F6_U_p11                           register_n_bit_width15_2629                         17        123         3          126 
    PUs[6].U_F6_U_p11                           register_n_bit_width15_2630                         17        123         3          126 
    PUs[5].U_F6_U_p11                           register_n_bit_width15_2631                         17        123         3          126 
    PUs[4].U_F6_U_p11                           register_n_bit_width15_2632                         17        123         3          126 
    PUs[3].U_F6_U_p11                           register_n_bit_width15_2633                         17        123         3          126 
    PUs[2].U_F6_U_p11                           register_n_bit_width15_2634                         17        123         3          126 
    PUs[1].U_F6_U_p11                           register_n_bit_width15_2635                         17        123         3          126 
    PUs[0].U_F6_U_p11                           register_n_bit_width15                              17        123         3          126 
    PUs[8].U_F6_U_p23                           register_n_bit_width16_44                           15        117         0          117 
    PUs[8].U_F6_U_p4                            register_n_bit_width16_44_2677                      15        117         0          117 
    PUs[7].U_F6_U_p23                           register_n_bit_width16_44_2676                      15        117         0          117 
    PUs[7].U_F6_U_p4                            register_n_bit_width16_44_2675                      15        117         0          117 
    PUs[6].U_F6_U_p23                           register_n_bit_width16_44_2674                      15        117         0          117 
    PUs[6].U_F6_U_p4                            register_n_bit_width16_44_2673                      15        117         0          117 
    PUs[5].U_F6_U_p23                           register_n_bit_width16_44_2672                      15        117         0          117 
    PUs[5].U_F6_U_p4                            register_n_bit_width16_44_2671                      15        117         0          117 
    PUs[4].U_F6_U_p23                           register_n_bit_width16_44_2670                      15        117         0          117 
    PUs[4].U_F6_U_p4                            register_n_bit_width16_44_2669                      15        117         0          117 
    PUs[3].U_F6_U_p23                           register_n_bit_width16_44_2668                      15        117         0          117 
    PUs[3].U_F6_U_p4                            register_n_bit_width16_44_2667                      15        117         0          117 
    PUs[2].U_F6_U_p23                           register_n_bit_width16_44_2666                      15        117         0          117 
    PUs[2].U_F6_U_p4                            register_n_bit_width16_44_2665                      15        117         0          117 
    PUs[1].U_F6_U_p23                           register_n_bit_width16_44_2664                      15        117         0          117 
    PUs[1].U_F6_U_p4                            register_n_bit_width16_44_2663                      15        117         0          117 
    PUs[0].U_F6_U_p23                           register_n_bit_width16_44_2662                      15        117         0          117 
    PUs[0].U_F6_U_p4                            register_n_bit_width16_44_2661                      15        117         0          117 
    PUs[8].U_F6_U_p22                           register_n_bit_width16_2645                         14        109         0          109 
    PUs[8].U_F6_U_p3                            register_n_bit_width16_2653                         14        109         0          109 
    PUs[7].U_F6_U_p22                           register_n_bit_width16_2646                         14        109         0          109 
    PUs[7].U_F6_U_p3                            register_n_bit_width16_2654                         14        109         0          109 
    PUs[6].U_F6_U_p22                           register_n_bit_width16_2647                         14        109         0          109 
    PUs[6].U_F6_U_p3                            register_n_bit_width16_2655                         14        109         0          109 
    PUs[5].U_F6_U_p22                           register_n_bit_width16_2648                         14        109         0          109 
    PUs[5].U_F6_U_p3                            register_n_bit_width16_2656                         14        109         0          109 
    PUs[4].U_F6_U_p22                           register_n_bit_width16_2649                         14        109         0          109 
    PUs[4].U_F6_U_p3                            register_n_bit_width16_2657                         14        109         0          109 
    PUs[3].U_F6_U_p22                           register_n_bit_width16_2650                         14        109         0          109 
    PUs[3].U_F6_U_p3                            register_n_bit_width16_2658                         14        109         0          109 
    PUs[2].U_F6_U_p22                           register_n_bit_width16_2651                         14        109         0          109 
    PUs[2].U_F6_U_p3                            register_n_bit_width16_2659                         14        109         0          109 
    PUs[1].U_F6_U_p22                           register_n_bit_width16_2652                         14        109         0          109 
    PUs[1].U_F6_U_p3                            register_n_bit_width16_2660                         14        109         0          109 
    PUs[0].U_F6_U_p22                           register_n_bit_width16_2644                         14        109         0          109 
    PUs[0].U_F6_U_p3                            register_n_bit_width16                              14        109         0          109 
    PUs[8].U_F6_U_p12                           register_n_bit_width15_17                           13        101         0          101 
    PUs[8].U_F6_U_p10                           register_n_bit_width16_7_2679                       13        101         0          101 
    PUs[7].U_F6_U_p12                           register_n_bit_width15_17_2643                      13        101         0          101 
    PUs[7].U_F6_U_p10                           register_n_bit_width16_7_2680                       13        101         0          101 
    PUs[6].U_F6_U_p12                           register_n_bit_width15_17_2642                      13        101         0          101 
    PUs[6].U_F6_U_p10                           register_n_bit_width16_7_2681                       13        101         0          101 
    PUs[5].U_F6_U_p12                           register_n_bit_width15_17_2641                      13        101         0          101 
    PUs[5].U_F6_U_p10                           register_n_bit_width16_7_2682                       13        101         0          101 
    PUs[4].U_F6_U_p12                           register_n_bit_width15_17_2640                      13        101         0          101 
    PUs[4].U_F6_U_p10                           register_n_bit_width16_7_2683                       13        101         0          101 
    PUs[3].U_F6_U_p12                           register_n_bit_width15_17_2639                      13        101         0          101 
    PUs[3].U_F6_U_p10                           register_n_bit_width16_7_2684                       13        101         0          101 
    PUs[2].U_F6_U_p12                           register_n_bit_width15_17_2638                      13        101         0          101 
    PUs[2].U_F6_U_p10                           register_n_bit_width16_7_2685                       13        101         0          101 
    PUs[1].U_F6_U_p12                           register_n_bit_width15_17_2637                      13        101         0          101 
    PUs[1].U_F6_U_p10                           register_n_bit_width16_7                            13        101         0          101 
    PUs[0].U_F6_U_p12                           register_n_bit_width15_17_2636                      13        101         0          101 
    PUs[0].U_F6_U_p10                           register_n_bit_width16_7_2678                       13        101         0          101 
    PUs[8].U_F6_U_p21                           register_n_bit_width12_35                           12         94         0           94 
    PUs[8].U_F6_U_p2                            register_n_bit_width12_35_2627                      12         94         0           94 
    PUs[7].U_F6_U_p21                           register_n_bit_width12_35_2626                      12         94         0           94 
    PUs[7].U_F6_U_p2                            register_n_bit_width12_35_2625                      12         94         0           94 
    PUs[6].U_F6_U_p21                           register_n_bit_width12_35_2624                      12         94         0           94 
    PUs[6].U_F6_U_p2                            register_n_bit_width12_35_2623                      12         94         0           94 
    PUs[5].U_F6_U_p21                           register_n_bit_width12_35_2622                      12         94         0           94 
    PUs[5].U_F6_U_p2                            register_n_bit_width12_35_2621                      12         94         0           94 
    PUs[4].U_F6_U_p21                           register_n_bit_width12_35_2620                      12         94         0           94 
    PUs[4].U_F6_U_p2                            register_n_bit_width12_35_2619                      12         94         0           94 
    PUs[3].U_F6_U_p21                           register_n_bit_width12_35_2618                      12         94         0           94 
    PUs[3].U_F6_U_p2                            register_n_bit_width12_35_2617                      12         94         0           94 
    PUs[2].U_F6_U_p21                           register_n_bit_width12_35_2616                      12         94         0           94 
    PUs[2].U_F6_U_p2                            register_n_bit_width12_35_2615                      12         94         0           94 
    PUs[1].U_F6_U_p21                           register_n_bit_width12_35_2614                      12         94         0           94 
    PUs[1].U_F6_U_p2                            register_n_bit_width12_35_2613                      12         94         0           94 
    PUs[0].U_F6_U_p21                           register_n_bit_width12_35_2612                      12         94         0           94 
    PUs[0].U_F6_U_p2                            register_n_bit_width12_35_2611                      12         94         0           94 
    PUs[8].U_F6_U_p20                           register_n_bit_width12_2595                         11         86         0           86 
    PUs[8].U_F6_U_p1                            register_n_bit_width12_2603                         11         86         0           86 
    PUs[7].U_F6_U_p20                           register_n_bit_width12_2596                         11         86         0           86 
    PUs[7].U_F6_U_p1                            register_n_bit_width12_2604                         11         86         0           86 
    PUs[6].U_F6_U_p20                           register_n_bit_width12_2597                         11         86         0           86 
    PUs[6].U_F6_U_p1                            register_n_bit_width12_2605                         11         86         0           86 
    PUs[5].U_F6_U_p20                           register_n_bit_width12_2598                         11         86         0           86 
    PUs[5].U_F6_U_p1                            register_n_bit_width12_2606                         11         86         0           86 
    PUs[4].U_F6_U_p20                           register_n_bit_width12_2599                         11         86         0           86 
    PUs[4].U_F6_U_p1                            register_n_bit_width12_2607                         11         86         0           86 
    PUs[3].U_F6_U_p20                           register_n_bit_width12_2600                         11         86         0           86 
    PUs[3].U_F6_U_p1                            register_n_bit_width12_2608                         11         86         0           86 
    PUs[2].U_F6_U_p20                           register_n_bit_width12_2601                         11         86         0           86 
    PUs[2].U_F6_U_p1                            register_n_bit_width12_2609                         11         86         0           86 
    PUs[1].U_F6_U_p20                           register_n_bit_width12_2602                         11         86         0           86 
    PUs[1].U_F6_U_p1                            register_n_bit_width12_2610                         11         86         0           86 
    PUs[0].U_F6_U_p20                           register_n_bit_width12_2594                         11         86         0           86 
    PUs[0].U_F6_U_p1                            register_n_bit_width12                              11         86         0           86 
    PUs[8].U_F6_U_S0                            somador_n_np1_bit_width10_1272                       4         21         4           25 
      add_41_16                                 add_unsigned_1897_4972                               4         21         4           25 
    PUs[7].U_F6_U_S0                            somador_n_np1_bit_width10_1274                       4         21         4           25 
      add_41_16                                 add_unsigned_1897_4971                               4         21         4           25 
    PUs[6].U_F6_U_S0                            somador_n_np1_bit_width10_1276                       4         21         4           25 
      add_41_16                                 add_unsigned_1897_4970                               4         21         4           25 
    PUs[5].U_F6_U_S0                            somador_n_np1_bit_width10_1278                       4         21         4           25 
      add_41_16                                 add_unsigned_1897_4969                               4         21         4           25 
    PUs[4].U_F6_U_S20                           somador_n_np1_bit_width10_1279                       4         21         4           25 
      add_41_16                                 add_unsigned_1897_4968                               4         21         4           25 
    PUs[4].U_F6_U_S0                            somador_n_np1_bit_width10_1280                       4         21         4           25 
      add_41_16                                 add_unsigned_1897_4967                               4         21         4           25 
    PUs[3].U_F6_U_S20                           somador_n_np1_bit_width10_1281                       4         21         4           25 
      add_41_16                                 add_unsigned_1897_4966                               4         21         4           25 
    PUs[3].U_F6_U_S0                            somador_n_np1_bit_width10_1282                       4         21         4           25 
      add_41_16                                 add_unsigned_1897_4965                               4         21         4           25 
    PUs[2].U_F6_U_S20                           somador_n_np1_bit_width10_1283                       4         21         4           25 
      add_41_16                                 add_unsigned_1897_4964                               4         21         4           25 
    PUs[2].U_F6_U_S0                            somador_n_np1_bit_width10_1284                       4         21         4           25 
      add_41_16                                 add_unsigned_1897_4963                               4         21         4           25 
    PUs[1].U_F6_U_S20                           somador_n_np1_bit_width10_1285                       4         21         4           25 
      add_41_16                                 add_unsigned_1897_4962                               4         21         4           25 
    PUs[1].U_F6_U_S0                            somador_n_np1_bit_width10_1286                       4         21         4           25 
      add_41_16                                 add_unsigned_1897_4961                               4         21         4           25 
    PUs[0].U_F6_U_S20                           somador_n_np1_bit_width10_1287                       4         21         4           25 
      add_41_16                                 add_unsigned_1897_4960                               4         21         4           25 
    PUs[0].U_F6_U_S0                            somador_n_np1_bit_width10                            4         21         4           25 
      add_41_16                                 add_unsigned_1897                                    4         21         4           25 
  U_buffer                                      buffer_shift                                      5749      29786     13093        42879 
  U_crtl                                        CRTL_bit_width10                                    94        505       177          682 
    inc_add_1001_29                             increment_unsigned_22_23                             9         41         9           50 
    inc_add_986_29                              increment_unsigned_19_4959                           9         36         9           45 
    inc_add_971_29                              increment_unsigned_19                                9         36         9           45 
    lt_913_18                                   lt_signed_1888                                       2          9         1           11 
    lt_906_18                                   lt_signed_1890                                       2          9         1           11 
    lt_899_18                                   lt_signed_1892                                       2          9         1           11 
  clipping[8].U_clip                            clip8_bit_width10_827                               15         47        14           61 
    gte_769_34                                  geq_signed_1782_2999                                 6         19         7           26 
  clipping[7].U_clip                            clip8_bit_width10_828                               15         47        14           61 
    gte_769_34                                  geq_signed_1782_2998                                 6         19         7           26 
  clipping[6].U_clip                            clip8_bit_width10_829                               15         47        14           61 
    gte_769_34                                  geq_signed_1782_2997                                 6         19         7           26 
  clipping[5].U_clip                            clip8_bit_width10_830                               15         47        14           61 
    gte_769_34                                  geq_signed_1782_2996                                 6         19         7           26 
  clipping[4].U_clip                            clip8_bit_width10_831                               15         47        14           61 
    gte_769_34                                  geq_signed_1782_2995                                 6         19         7           26 
  clipping[3].U_clip                            clip8_bit_width10_832                               15         47        14           61 
    gte_769_34                                  geq_signed_1782_2994                                 6         19         7           26 
  clipping[2].U_clip                            clip8_bit_width10_833                               15         47        14           61 
    gte_769_34                                  geq_signed_1782_2993                                 6         19         7           26 
  clipping[1].U_clip                            clip8_bit_width10_834                               15         47        14           61 
    gte_769_34                                  geq_signed_1782_2992                                 6         19         7           26 
  clipping[0].U_clip                            clip8_bit_width10                                   15         47        14           61 
    gte_769_34                                  geq_signed_1782_3000                                 6         19         7           26 
  clipping[26].U_clip_gte_769_34                geq_signed_1782                                      6         19         7           26 
  clipping[25].U_clip_gte_769_34                geq_signed_1782_3017                                 6         19         7           26 
  clipping[24].U_clip_gte_769_34                geq_signed_1782_3016                                 6         19         7           26 
  clipping[23].U_clip_gte_769_34                geq_signed_1782_3015                                 6         19         7           26 
  clipping[22].U_clip_gte_769_34                geq_signed_1782_3014                                 6         19         7           26 
  clipping[21].U_clip_gte_769_34                geq_signed_1782_3013                                 6         19         7           26 
  clipping[20].U_clip_gte_769_34                geq_signed_1782_3012                                 6         19         7           26 
  clipping[19].U_clip_gte_769_34                geq_signed_1782_3011                                 6         19         7           26 
  clipping[18].U_clip_gte_769_34                geq_signed_1782_3010                                 6         19         7           26 
  clipping[17].U_clip_gte_769_34                geq_signed_1782_3009                                 6         19         7           26 
  clipping[16].U_clip_gte_769_34                geq_signed_1782_3008                                 6         19         7           26 
  clipping[15].U_clip_gte_769_34                geq_signed_1782_3007                                 6         19         7           26 
  clipping[14].U_clip_gte_769_34                geq_signed_1782_3006                                 6         19         7           26 
  clipping[13].U_clip_gte_769_34                geq_signed_1782_3005                                 6         19         7           26 
  clipping[12].U_clip_gte_769_34                geq_signed_1782_3004                                 6         19         7           26 
  clipping[11].U_clip_gte_769_34                geq_signed_1782_3003                                 6         19         7           26 
  clipping[10].U_clip_gte_769_34                geq_signed_1782_3002                                 6         19         7           26 
  clipping[9].U_clip_gte_769_34                 geq_signed_1782_3001                                 6         19         7           26 
