INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/led_lights/led_lights.srcs/sources_1/ip/ctc8_0/ctc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctc8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/led_lights/led_lights.srcs/sources_1/ip/ctc8_0/sim/ctc8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctc8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/led_lights/led_lights.srcs/sources_1/new/s_38.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s_38
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/led_lights/led_lights.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/led_lights/led_lights.srcs/sources_1/new/led_lights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_lights
WARNING: [VRFC 10-611] empty port in module declaration [D:/VivadoProject/led_lights/led_lights.srcs/sources_1/new/led_lights.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/led_lights/led_lights.srcs/sim_1/new/led_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/led_lights/led_lights.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
