{"sha": "4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NGNiNDY0MGMyYzM0ZjU1MGM3ZTc4YzViOWQ0NTZmYzNlYzViNjQ4NA==", "commit": {"author": {"name": "Alan Lawrence", "email": "alan.lawrence@arm.com", "date": "2015-09-08T19:43:39Z"}, "committer": {"name": "Alan Lawrence", "email": "alalaw01@gcc.gnu.org", "date": "2015-09-08T19:43:39Z"}, "message": "ARM/AArch64 Testsuite] Add float16 lane_f16_indices tests\n\n\tPR target/63870\n\t* gcc.target/aarch64/advsimd-intrinsics/vld2_lane_f16_indices_1.c: New.\n\t* gcc.target/aarch64/advsimd-intrinsics/vld2q_lane_f16_indices_1.c: New.\n\t* gcc.target/aarch64/advsimd-intrinsics/vld3_lane_f16_indices_1.c: New.\n\t* gcc.target/aarch64/advsimd-intrinsics/vld3q_lane_f16_indices_1.c: New.\n\t* gcc.target/aarch64/advsimd-intrinsics/vld4_lane_f16_indices_1.c: New.\n\t* gcc.target/aarch64/advsimd-intrinsics/vld4q_lane_f16_indices_1.c: New.\n\t* gcc.target/aarch64/advsimd-intrinsics/vst2_lane_f16_indices_1.c: New.\n\t* gcc.target/aarch64/advsimd-intrinsics/vst2q_lane_f16_indices_1.c: New.\n\t* gcc.target/aarch64/advsimd-intrinsics/vst3_lane_f16_indices_1.c: New.\n\t* gcc.target/aarch64/advsimd-intrinsics/vst3q_lane_f16_indices_1.c: New.\n\t* gcc.target/aarch64/advsimd-intrinsics/vst4_lane_f16_indices_1.c: New.\n\t* gcc.target/aarch64/advsimd-intrinsics/vst4q_lane_f16_indices_1.c: New.\n\nFrom-SVN: r227557", "tree": {"sha": "9d1af329392c2a74ce82a53b556617b4fc0e76d3", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/9d1af329392c2a74ce82a53b556617b4fc0e76d3"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/comments", "author": null, "committer": null, "parents": [{"sha": "48c44783acb1c9e0cd3f65dd6ce16f9871921e41", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/48c44783acb1c9e0cd3f65dd6ce16f9871921e41", "html_url": "https://github.com/Rust-GCC/gccrs/commit/48c44783acb1c9e0cd3f65dd6ce16f9871921e41"}], "stats": {"total": 202, "additions": 202, "deletions": 0}, "files": [{"sha": "74652c315fb4dcb90b00cdadf87a939c461f539d", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 16, "deletions": 0, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484", "patch": "@@ -1,3 +1,19 @@\n+2015-09-08  Alan Lawrence  <alan.lawrence@arm.com>\n+\n+\tPR target/63870\n+\t* gcc.target/aarch64/advsimd-intrinsics/vld2_lane_f16_indices_1.c: New.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vld2q_lane_f16_indices_1.c: New.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vld3_lane_f16_indices_1.c: New.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vld3q_lane_f16_indices_1.c: New.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vld4_lane_f16_indices_1.c: New.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vld4q_lane_f16_indices_1.c: New.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vst2_lane_f16_indices_1.c: New.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vst2q_lane_f16_indices_1.c: New.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vst3_lane_f16_indices_1.c: New.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vst3q_lane_f16_indices_1.c: New.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vst4_lane_f16_indices_1.c: New.\n+\t* gcc.target/aarch64/advsimd-intrinsics/vst4q_lane_f16_indices_1.c: New.\n+\n 2015-09-08  Alan Lawrence  <alan.lawrence@arm.com>\n \n \t* gcc.target/aarch64/advsimd-intrinsics/vcvt_f16.c: New."}, {"sha": "2174d6eaa8ff1a1d28261b5f1ef3d137d206070d", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld2_lane_f16_indices_1.c", "status": "added", "additions": 16, "deletions": 0, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvld2_lane_f16_indices_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvld2_lane_f16_indices_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvld2_lane_f16_indices_1.c?ref=4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484", "patch": "@@ -0,0 +1,16 @@\n+#include <arm_neon.h>\n+\n+/* { dg-do compile } */\n+/* { dg-skip-if \"\" { *-*-* } { \"-fno-fat-lto-objects\" } } */\n+/* { dg-excess-errors \"\" { xfail arm*-*-* } } */\n+\n+float16x4x2_t\n+f_vld2_lane_f16 (float16_t * p, float16x4x2_t v)\n+{\n+  float16x4x2_t res;\n+  /* { dg-error \"lane 4 out of range 0 - 3\" \"\" { xfail arm*-*-* } 0 } */\n+  res = vld2_lane_f16 (p, v, 4);\n+  /* { dg-error \"lane -1 out of range 0 - 3\" \"\" { xfail arm*-*-* } 0 } */\n+  res = vld2_lane_f16 (p, v, -1);\n+  return res;\n+}"}, {"sha": "83ae82c82423b9fbcb98c04d0b26ca69db7a5faa", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld2q_lane_f16_indices_1.c", "status": "added", "additions": 16, "deletions": 0, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvld2q_lane_f16_indices_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvld2q_lane_f16_indices_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvld2q_lane_f16_indices_1.c?ref=4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484", "patch": "@@ -0,0 +1,16 @@\n+#include <arm_neon.h>\n+\n+/* { dg-do compile } */\n+/* { dg-skip-if \"\" { *-*-* } { \"-fno-fat-lto-objects\" } } */\n+/* { dg-excess-errors \"\" { xfail arm*-*-* } } */\n+\n+float16x8x2_t\n+f_vld2q_lane_f16 (float16_t * p, float16x8x2_t v)\n+{\n+  float16x8x2_t res;\n+  /* { dg-error \"lane 8 out of range 0 - 7\" \"\" { xfail arm*-*-* } 0 } */\n+  res = vld2q_lane_f16 (p, v, 8);\n+  /* { dg-error \"lane -1 out of range 0 - 7\" \"\" { xfail arm*-*-* } 0 } */\n+  res = vld2q_lane_f16 (p, v, -1);\n+  return res;\n+}"}, {"sha": "21b7861ba7549ffb692effad2c4e5194c67f3a3c", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld3_lane_f16_indices_1.c", "status": "added", "additions": 16, "deletions": 0, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvld3_lane_f16_indices_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvld3_lane_f16_indices_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvld3_lane_f16_indices_1.c?ref=4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484", "patch": "@@ -0,0 +1,16 @@\n+#include <arm_neon.h>\n+\n+/* { dg-do compile } */\n+/* { dg-skip-if \"\" { *-*-* } { \"-fno-fat-lto-objects\" } } */\n+/* { dg-excess-errors \"\" { xfail arm*-*-* } } */\n+\n+float16x4x3_t\n+f_vld3_lane_f16 (float16_t * p, float16x4x3_t v)\n+{\n+  float16x4x3_t res;\n+  /* { dg-error \"lane 4 out of range 0 - 3\" \"\" { xfail arm*-*-* } 0 } */\n+  res = vld3_lane_f16 (p, v, 4);\n+  /* { dg-error \"lane -1 out of range 0 - 3\" \"\" { xfail arm*-*-* } 0 } */\n+  res = vld3_lane_f16 (p, v, -1);\n+  return res;\n+}"}, {"sha": "95ec3913eef77afdf8ce1a7d7a95ddfa3bdf9fc3", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld3q_lane_f16_indices_1.c", "status": "added", "additions": 16, "deletions": 0, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvld3q_lane_f16_indices_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvld3q_lane_f16_indices_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvld3q_lane_f16_indices_1.c?ref=4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484", "patch": "@@ -0,0 +1,16 @@\n+#include <arm_neon.h>\n+\n+/* { dg-do compile } */\n+/* { dg-skip-if \"\" { *-*-* } { \"-fno-fat-lto-objects\" } } */\n+/* { dg-excess-errors \"\" { xfail arm*-*-* } } */\n+\n+float16x8x3_t\n+f_vld3q_lane_f16 (float16_t * p, float16x8x3_t v)\n+{\n+  float16x8x3_t res;\n+  /* { dg-error \"lane 8 out of range 0 - 7\" \"\" { xfail arm*-*-* } 0 } */\n+  res = vld3q_lane_f16 (p, v, 8);\n+  /* { dg-error \"lane -1 out of range 0 - 7\" \"\" { xfail arm*-*-* } 0 } */\n+  res = vld3q_lane_f16 (p, v, -1);\n+  return res;\n+}"}, {"sha": "bd7ecf06690e330ad4fce6c5c4534ab7302e6953", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld4_lane_f16_indices_1.c", "status": "added", "additions": 16, "deletions": 0, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvld4_lane_f16_indices_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvld4_lane_f16_indices_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvld4_lane_f16_indices_1.c?ref=4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484", "patch": "@@ -0,0 +1,16 @@\n+#include <arm_neon.h>\n+\n+/* { dg-do compile } */\n+/* { dg-skip-if \"\" { *-*-* } { \"-fno-fat-lto-objects\" } } */\n+/* { dg-excess-errors \"\" { xfail arm*-*-* } } */\n+\n+float16x4x4_t\n+f_vld4_lane_f16 (float16_t * p, float16x4x4_t v)\n+{\n+  float16x4x4_t res;\n+  /* { dg-error \"lane 4 out of range 0 - 3\" \"\" { xfail arm*-*-* } 0 } */\n+  res = vld4_lane_f16 (p, v, 4);\n+  /* { dg-error \"lane -1 out of range 0 - 3\" \"\" { xfail arm*-*-* } 0 } */\n+  res = vld4_lane_f16 (p, v, -1);\n+  return res;\n+}"}, {"sha": "c27559f4ee894b62cbc38612e669586c24f32939", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vld4q_lane_f16_indices_1.c", "status": "added", "additions": 16, "deletions": 0, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvld4q_lane_f16_indices_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvld4q_lane_f16_indices_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvld4q_lane_f16_indices_1.c?ref=4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484", "patch": "@@ -0,0 +1,16 @@\n+#include <arm_neon.h>\n+\n+/* { dg-do compile } */\n+/* { dg-skip-if \"\" { *-*-* } { \"-fno-fat-lto-objects\" } } */\n+/* { dg-excess-errors \"\" { xfail arm*-*-* } } */\n+\n+float16x8x4_t\n+f_vld4q_lane_f16 (float16_t * p, float16x8x4_t v)\n+{\n+  float16x8x4_t res;\n+  /* { dg-error \"lane 8 out of range 0 - 7\" \"\" { xfail arm*-*-* } 0 } */\n+  res = vld4q_lane_f16 (p, v, 8);\n+  /* { dg-error \"lane -1 out of range 0 - 7\" \"\" { xfail arm*-*-* } 0 } */\n+  res = vld4q_lane_f16 (p, v, -1);\n+  return res;\n+}"}, {"sha": "dbf5241b5916b474e45cd65b64b310aaca9d5cc3", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst2_lane_f16_indices_1.c", "status": "added", "additions": 15, "deletions": 0, "changes": 15, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvst2_lane_f16_indices_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvst2_lane_f16_indices_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvst2_lane_f16_indices_1.c?ref=4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484", "patch": "@@ -0,0 +1,15 @@\n+#include <arm_neon.h>\n+\n+/* { dg-do compile } */\n+/* { dg-skip-if \"\" { *-*-* } { \"-fno-fat-lto-objects\" } } */\n+/* { dg-excess-errors \"\" { xfail arm*-*-* } } */\n+\n+void\n+f_vst2_lane_f16 (float16_t * p, float16x4x2_t v)\n+{\n+  /* { dg-error \"lane 4 out of range 0 - 3\" \"\" { xfail arm*-*-* } 0 } */\n+  vst2_lane_f16 (p, v, 4);\n+  /* { dg-error \"lane -1 out of range 0 - 3\" \"\" { xfail arm*-*-* } 0 } */\n+  vst2_lane_f16 (p, v, -1);\n+  return;\n+}"}, {"sha": "e3c0296534bfc7ab9c6b2c59b9c784b9040af255", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst2q_lane_f16_indices_1.c", "status": "added", "additions": 15, "deletions": 0, "changes": 15, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvst2q_lane_f16_indices_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvst2q_lane_f16_indices_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvst2q_lane_f16_indices_1.c?ref=4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484", "patch": "@@ -0,0 +1,15 @@\n+#include <arm_neon.h>\n+\n+/* { dg-do compile } */\n+/* { dg-skip-if \"\" { *-*-* } { \"-fno-fat-lto-objects\" } } */\n+/* { dg-excess-errors \"\" { xfail arm*-*-* } } */\n+\n+void\n+f_vst2q_lane_f16 (float16_t * p, float16x8x2_t v)\n+{\n+  /* { dg-error \"lane 8 out of range 0 - 7\" \"\" { xfail arm*-*-* } 0 } */\n+  vst2q_lane_f16 (p, v, 8);\n+  /* { dg-error \"lane -1 out of range 0 - 7\" \"\" { xfail arm*-*-* } 0 } */\n+  vst2q_lane_f16 (p, v, -1);\n+  return;\n+}"}, {"sha": "406dfd410a1ca4ad2d8f41b344779bc92167583f", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst3_lane_f16_indices_1.c", "status": "added", "additions": 15, "deletions": 0, "changes": 15, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvst3_lane_f16_indices_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvst3_lane_f16_indices_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvst3_lane_f16_indices_1.c?ref=4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484", "patch": "@@ -0,0 +1,15 @@\n+#include <arm_neon.h>\n+\n+/* { dg-do compile } */\n+/* { dg-skip-if \"\" { *-*-* } { \"-fno-fat-lto-objects\" } } */\n+/* { dg-excess-errors \"\" { xfail arm*-*-* } } */\n+\n+void\n+f_vst3_lane_f16 (float16_t * p, float16x4x3_t v)\n+{\n+  /* { dg-error \"lane 4 out of range 0 - 3\" \"\" { xfail arm*-*-* } 0 } */\n+  vst3_lane_f16 (p, v, 4);\n+  /* { dg-error \"lane -1 out of range 0 - 3\" \"\" { xfail arm*-*-* } 0 } */\n+  vst3_lane_f16 (p, v, -1);\n+  return;\n+}"}, {"sha": "4e8b24cff8af6f5dc17ecacd85a7c2adca9836ff", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst3q_lane_f16_indices_1.c", "status": "added", "additions": 15, "deletions": 0, "changes": 15, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvst3q_lane_f16_indices_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvst3q_lane_f16_indices_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvst3q_lane_f16_indices_1.c?ref=4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484", "patch": "@@ -0,0 +1,15 @@\n+#include <arm_neon.h>\n+\n+/* { dg-do compile } */\n+/* { dg-skip-if \"\" { *-*-* } { \"-fno-fat-lto-objects\" } } */\n+/* { dg-excess-errors \"\" { xfail arm*-*-* } } */\n+\n+void\n+f_vst3q_lane_f16 (float16_t * p, float16x8x3_t v)\n+{\n+  /* { dg-error \"lane 8 out of range 0 - 7\" \"\" { xfail arm*-*-* } 0 } */\n+  vst3q_lane_f16 (p, v, 8);\n+  /* { dg-error \"lane -1 out of range 0 - 7\" \"\" { xfail arm*-*-* } 0 } */\n+  vst3q_lane_f16 (p, v, -1);\n+  return;\n+}"}, {"sha": "0fe651167127922b926440f5edef11c101887bd7", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst4_lane_f16_indices_1.c", "status": "added", "additions": 15, "deletions": 0, "changes": 15, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvst4_lane_f16_indices_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvst4_lane_f16_indices_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvst4_lane_f16_indices_1.c?ref=4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484", "patch": "@@ -0,0 +1,15 @@\n+#include <arm_neon.h>\n+\n+/* { dg-do compile } */\n+/* { dg-skip-if \"\" { *-*-* } { \"-fno-fat-lto-objects\" } } */\n+/* { dg-excess-errors \"\" { xfail arm*-*-* } } */\n+\n+void\n+f_vst4_lane_f16 (float16_t * p, float16x4x4_t v)\n+{\n+  /* { dg-error \"lane 4 out of range 0 - 3\" \"\" { xfail arm*-*-* } 0 } */\n+  vst4_lane_f16 (p, v, 4);\n+  /* { dg-error \"lane -1 out of range 0 - 3\" \"\" { xfail arm*-*-* } 0 } */\n+  vst4_lane_f16 (p, v, -1);\n+  return;\n+}"}, {"sha": "9a5f09aa5fa06e96790ffa291805fe31afde28a3", "filename": "gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/vst4q_lane_f16_indices_1.c", "status": "added", "additions": 15, "deletions": 0, "changes": 15, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvst4q_lane_f16_indices_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvst4q_lane_f16_indices_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Faarch64%2Fadvsimd-intrinsics%2Fvst4q_lane_f16_indices_1.c?ref=4cb4640c2c34f550c7e78c5b9d456fc3ec5b6484", "patch": "@@ -0,0 +1,15 @@\n+#include <arm_neon.h>\n+\n+/* { dg-do compile } */\n+/* { dg-skip-if \"\" { *-*-* } { \"-fno-fat-lto-objects\" } } */\n+/* { dg-excess-errors \"\" { xfail arm*-*-* } } */\n+\n+void\n+f_vst4q_lane_f16 (float16_t * p, float16x8x4_t v)\n+{\n+  /* { dg-error \"lane 8 out of range 0 - 7\" \"\" { xfail arm*-*-* } 0 } */\n+  vst4q_lane_f16 (p, v, 8);\n+  /* { dg-error \"lane -1 out of range 0 - 7\" \"\" { xfail arm*-*-* } 0 } */\n+  vst4q_lane_f16 (p, v, -1);\n+  return;\n+}"}]}